
ProjektAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008688  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08008810  08008810  00018810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800890c  0800890c  0001890c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008910  08008910  00018910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a0  20000000  08008914  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003858  200000a0  080089b4  000200a0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200038f8  080089b4  000238f8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002199b  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003d01  00000000  00000000  00041a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000013e8  00000000  00000000  00045770  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001258  00000000  00000000  00046b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009e1f  00000000  00000000  00047db0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000061c4  00000000  00000000  00051bcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00057d93  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000051a0  00000000  00000000  00057e10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080087f8 	.word	0x080087f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a4 	.word	0x200000a4
 80001c4:	080087f8 	.word	0x080087f8

080001c8 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	607b      	str	r3, [r7, #4]
 80001d0:	4603      	mov	r3, r0
 80001d2:	81fb      	strh	r3, [r7, #14]
 80001d4:	460b      	mov	r3, r1
 80001d6:	81bb      	strh	r3, [r7, #12]
 80001d8:	4613      	mov	r3, r2
 80001da:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80001e0:	f000 fc96 	bl	8000b10 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80001e4:	89fb      	ldrh	r3, [r7, #14]
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	2201      	movs	r2, #1
 80001ea:	2102      	movs	r1, #2
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fb01 	bl	80007f4 <CODEC_IO_Write>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	697b      	ldr	r3, [r7, #20]
 80001f8:	4413      	add	r3, r2
 80001fa:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80001fc:	89bb      	ldrh	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	2b03      	cmp	r3, #3
 8000202:	d81b      	bhi.n	800023c <cs43l22_Init+0x74>
 8000204:	a201      	add	r2, pc, #4	; (adr r2, 800020c <cs43l22_Init+0x44>)
 8000206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800020a:	bf00      	nop
 800020c:	0800021d 	.word	0x0800021d
 8000210:	08000225 	.word	0x08000225
 8000214:	0800022d 	.word	0x0800022d
 8000218:	08000235 	.word	0x08000235
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800021c:	4b5b      	ldr	r3, [pc, #364]	; (800038c <cs43l22_Init+0x1c4>)
 800021e:	22fa      	movs	r2, #250	; 0xfa
 8000220:	701a      	strb	r2, [r3, #0]
    break;
 8000222:	e00f      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000224:	4b59      	ldr	r3, [pc, #356]	; (800038c <cs43l22_Init+0x1c4>)
 8000226:	22af      	movs	r2, #175	; 0xaf
 8000228:	701a      	strb	r2, [r3, #0]
    break;
 800022a:	e00b      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800022c:	4b57      	ldr	r3, [pc, #348]	; (800038c <cs43l22_Init+0x1c4>)
 800022e:	22aa      	movs	r2, #170	; 0xaa
 8000230:	701a      	strb	r2, [r3, #0]
    break;
 8000232:	e007      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000234:	4b55      	ldr	r3, [pc, #340]	; (800038c <cs43l22_Init+0x1c4>)
 8000236:	2205      	movs	r2, #5
 8000238:	701a      	strb	r2, [r3, #0]
    break;    
 800023a:	e003      	b.n	8000244 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800023c:	4b53      	ldr	r3, [pc, #332]	; (800038c <cs43l22_Init+0x1c4>)
 800023e:	2205      	movs	r2, #5
 8000240:	701a      	strb	r2, [r3, #0]
    break;    
 8000242:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000244:	89fb      	ldrh	r3, [r7, #14]
 8000246:	b2d8      	uxtb	r0, r3
 8000248:	4b50      	ldr	r3, [pc, #320]	; (800038c <cs43l22_Init+0x1c4>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	461a      	mov	r2, r3
 8000250:	2104      	movs	r1, #4
 8000252:	f000 facf 	bl	80007f4 <CODEC_IO_Write>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	4413      	add	r3, r2
 800025e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000260:	89fb      	ldrh	r3, [r7, #14]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2281      	movs	r2, #129	; 0x81
 8000266:	2105      	movs	r1, #5
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fac3 	bl	80007f4 <CODEC_IO_Write>
 800026e:	4603      	mov	r3, r0
 8000270:	461a      	mov	r2, r3
 8000272:	697b      	ldr	r3, [r7, #20]
 8000274:	4413      	add	r3, r2
 8000276:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000278:	89fb      	ldrh	r3, [r7, #14]
 800027a:	b2db      	uxtb	r3, r3
 800027c:	2204      	movs	r2, #4
 800027e:	2106      	movs	r1, #6
 8000280:	4618      	mov	r0, r3
 8000282:	f000 fab7 	bl	80007f4 <CODEC_IO_Write>
 8000286:	4603      	mov	r3, r0
 8000288:	461a      	mov	r2, r3
 800028a:	697b      	ldr	r3, [r7, #20]
 800028c:	4413      	add	r3, r2
 800028e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000290:	7afa      	ldrb	r2, [r7, #11]
 8000292:	89fb      	ldrh	r3, [r7, #14]
 8000294:	4611      	mov	r1, r2
 8000296:	4618      	mov	r0, r3
 8000298:	f000 f964 	bl	8000564 <cs43l22_SetVolume>
 800029c:	4602      	mov	r2, r0
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	4413      	add	r3, r2
 80002a2:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	2b02      	cmp	r3, #2
 80002a8:	d023      	beq.n	80002f2 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80002aa:	89fb      	ldrh	r3, [r7, #14]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2206      	movs	r2, #6
 80002b0:	210f      	movs	r1, #15
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fa9e 	bl	80007f4 <CODEC_IO_Write>
 80002b8:	4603      	mov	r3, r0
 80002ba:	461a      	mov	r2, r3
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	4413      	add	r3, r2
 80002c0:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80002c2:	89fb      	ldrh	r3, [r7, #14]
 80002c4:	b2db      	uxtb	r3, r3
 80002c6:	2200      	movs	r2, #0
 80002c8:	2124      	movs	r1, #36	; 0x24
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 fa92 	bl	80007f4 <CODEC_IO_Write>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	4413      	add	r3, r2
 80002d8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80002da:	89fb      	ldrh	r3, [r7, #14]
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2200      	movs	r2, #0
 80002e0:	2125      	movs	r1, #37	; 0x25
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fa86 	bl	80007f4 <CODEC_IO_Write>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	4413      	add	r3, r2
 80002f0:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80002f2:	89fb      	ldrh	r3, [r7, #14]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	2200      	movs	r2, #0
 80002f8:	210a      	movs	r1, #10
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 fa7a 	bl	80007f4 <CODEC_IO_Write>
 8000300:	4603      	mov	r3, r0
 8000302:	461a      	mov	r2, r3
 8000304:	697b      	ldr	r3, [r7, #20]
 8000306:	4413      	add	r3, r2
 8000308:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800030a:	89fb      	ldrh	r3, [r7, #14]
 800030c:	b2db      	uxtb	r3, r3
 800030e:	2204      	movs	r2, #4
 8000310:	210e      	movs	r1, #14
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fa6e 	bl	80007f4 <CODEC_IO_Write>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	4413      	add	r3, r2
 8000320:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000322:	89fb      	ldrh	r3, [r7, #14]
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2200      	movs	r2, #0
 8000328:	2127      	movs	r1, #39	; 0x27
 800032a:	4618      	mov	r0, r3
 800032c:	f000 fa62 	bl	80007f4 <CODEC_IO_Write>
 8000330:	4603      	mov	r3, r0
 8000332:	461a      	mov	r2, r3
 8000334:	697b      	ldr	r3, [r7, #20]
 8000336:	4413      	add	r3, r2
 8000338:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	b2db      	uxtb	r3, r3
 800033e:	220f      	movs	r2, #15
 8000340:	211f      	movs	r1, #31
 8000342:	4618      	mov	r0, r3
 8000344:	f000 fa56 	bl	80007f4 <CODEC_IO_Write>
 8000348:	4603      	mov	r3, r0
 800034a:	461a      	mov	r2, r3
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	4413      	add	r3, r2
 8000350:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000352:	89fb      	ldrh	r3, [r7, #14]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	220a      	movs	r2, #10
 8000358:	211a      	movs	r1, #26
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fa4a 	bl	80007f4 <CODEC_IO_Write>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	4413      	add	r3, r2
 8000368:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800036a:	89fb      	ldrh	r3, [r7, #14]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	220a      	movs	r2, #10
 8000370:	211b      	movs	r1, #27
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fa3e 	bl	80007f4 <CODEC_IO_Write>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4413      	add	r3, r2
 8000380:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000382:	697b      	ldr	r3, [r7, #20]
}
 8000384:	4618      	mov	r0, r3
 8000386:	3718      	adds	r7, #24
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	200000bc 	.word	0x200000bc

08000390 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000394:	f000 fbf2 	bl	8000b7c <AUDIO_IO_DeInit>
}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}

0800039c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b084      	sub	sp, #16
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80003a6:	f000 fbb3 	bl	8000b10 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80003aa:	88fb      	ldrh	r3, [r7, #6]
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2101      	movs	r1, #1
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fc3b 	bl	8000c2c <AUDIO_IO_Read>
 80003b6:	4603      	mov	r3, r0
 80003b8:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80003ba:	7bfb      	ldrb	r3, [r7, #15]
 80003bc:	f023 0307 	bic.w	r3, r3, #7
 80003c0:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	3710      	adds	r7, #16
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	6039      	str	r1, [r7, #0]
 80003d6:	80fb      	strh	r3, [r7, #6]
 80003d8:	4613      	mov	r3, r2
 80003da:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80003e0:	4b16      	ldr	r3, [pc, #88]	; (800043c <cs43l22_Play+0x70>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d123      	bne.n	8000430 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80003e8:	88fb      	ldrh	r3, [r7, #6]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	2206      	movs	r2, #6
 80003ee:	210e      	movs	r1, #14
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 f9ff 	bl	80007f4 <CODEC_IO_Write>
 80003f6:	4603      	mov	r3, r0
 80003f8:	461a      	mov	r2, r3
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4413      	add	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000400:	88fb      	ldrh	r3, [r7, #6]
 8000402:	2100      	movs	r1, #0
 8000404:	4618      	mov	r0, r3
 8000406:	f000 f919 	bl	800063c <cs43l22_SetMute>
 800040a:	4602      	mov	r2, r0
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	4413      	add	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8000412:	88fb      	ldrh	r3, [r7, #6]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	229e      	movs	r2, #158	; 0x9e
 8000418:	2102      	movs	r1, #2
 800041a:	4618      	mov	r0, r3
 800041c:	f000 f9ea 	bl	80007f4 <CODEC_IO_Write>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	4413      	add	r3, r2
 8000428:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800042a:	4b04      	ldr	r3, [pc, #16]	; (800043c <cs43l22_Play+0x70>)
 800042c:	2200      	movs	r2, #0
 800042e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000430:	68fb      	ldr	r3, [r7, #12]
}
 8000432:	4618      	mov	r0, r3
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000030 	.word	0x20000030

08000440 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800044e:	88fb      	ldrh	r3, [r7, #6]
 8000450:	2101      	movs	r1, #1
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f8f2 	bl	800063c <cs43l22_SetMute>
 8000458:	4602      	mov	r2, r0
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	4413      	add	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000460:	88fb      	ldrh	r3, [r7, #6]
 8000462:	b2db      	uxtb	r3, r3
 8000464:	2201      	movs	r2, #1
 8000466:	2102      	movs	r1, #2
 8000468:	4618      	mov	r0, r3
 800046a:	f000 f9c3 	bl	80007f4 <CODEC_IO_Write>
 800046e:	4603      	mov	r3, r0
 8000470:	461a      	mov	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	4413      	add	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000478:	68fb      	ldr	r3, [r7, #12]
}
 800047a:	4618      	mov	r0, r3
 800047c:	3710      	adds	r7, #16
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
	...

08000484 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800048e:	2300      	movs	r3, #0
 8000490:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8000492:	2300      	movs	r3, #0
 8000494:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000496:	88fb      	ldrh	r3, [r7, #6]
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f000 f8ce 	bl	800063c <cs43l22_SetMute>
 80004a0:	4602      	mov	r2, r0
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	4413      	add	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80004a8:	2300      	movs	r3, #0
 80004aa:	60bb      	str	r3, [r7, #8]
 80004ac:	e002      	b.n	80004b4 <cs43l22_Resume+0x30>
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	3301      	adds	r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	2bfe      	cmp	r3, #254	; 0xfe
 80004b8:	d9f9      	bls.n	80004ae <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80004ba:	88fb      	ldrh	r3, [r7, #6]
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <cs43l22_Resume+0x74>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	461a      	mov	r2, r3
 80004c6:	2104      	movs	r1, #4
 80004c8:	f000 f994 	bl	80007f4 <CODEC_IO_Write>
 80004cc:	4603      	mov	r3, r0
 80004ce:	461a      	mov	r2, r3
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	4413      	add	r3, r2
 80004d4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80004d6:	88fb      	ldrh	r3, [r7, #6]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	229e      	movs	r2, #158	; 0x9e
 80004dc:	2102      	movs	r1, #2
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 f988 	bl	80007f4 <CODEC_IO_Write>
 80004e4:	4603      	mov	r3, r0
 80004e6:	461a      	mov	r2, r3
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4413      	add	r3, r2
 80004ec:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80004ee:	68fb      	ldr	r3, [r7, #12]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	200000bc 	.word	0x200000bc

080004fc <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	6039      	str	r1, [r7, #0]
 8000506:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800050c:	88fb      	ldrh	r3, [r7, #6]
 800050e:	2101      	movs	r1, #1
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f893 	bl	800063c <cs43l22_SetMute>
 8000516:	4602      	mov	r2, r0
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4413      	add	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2204      	movs	r2, #4
 8000524:	210e      	movs	r1, #14
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f964 	bl	80007f4 <CODEC_IO_Write>
 800052c:	4603      	mov	r3, r0
 800052e:	461a      	mov	r2, r3
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	4413      	add	r3, r2
 8000534:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8000536:	88fb      	ldrh	r3, [r7, #6]
 8000538:	b2db      	uxtb	r3, r3
 800053a:	229f      	movs	r2, #159	; 0x9f
 800053c:	2102      	movs	r1, #2
 800053e:	4618      	mov	r0, r3
 8000540:	f000 f958 	bl	80007f4 <CODEC_IO_Write>
 8000544:	4603      	mov	r3, r0
 8000546:	461a      	mov	r2, r3
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4413      	add	r3, r2
 800054c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <cs43l22_Stop+0x64>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
  return counter;    
 8000554:	68fb      	ldr	r3, [r7, #12]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3710      	adds	r7, #16
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000030 	.word	0x20000030

08000564 <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	460a      	mov	r2, r1
 800056e:	80fb      	strh	r3, [r7, #6]
 8000570:	4613      	mov	r3, r2
 8000572:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000578:	797b      	ldrb	r3, [r7, #5]
 800057a:	2b64      	cmp	r3, #100	; 0x64
 800057c:	d80b      	bhi.n	8000596 <cs43l22_SetVolume+0x32>
 800057e:	797a      	ldrb	r2, [r7, #5]
 8000580:	4613      	mov	r3, r2
 8000582:	021b      	lsls	r3, r3, #8
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	4a25      	ldr	r2, [pc, #148]	; (800061c <cs43l22_SetVolume+0xb8>)
 8000588:	fb82 1203 	smull	r1, r2, r2, r3
 800058c:	1152      	asrs	r2, r2, #5
 800058e:	17db      	asrs	r3, r3, #31
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	b2db      	uxtb	r3, r3
 8000594:	e000      	b.n	8000598 <cs43l22_SetVolume+0x34>
 8000596:	2364      	movs	r3, #100	; 0x64
 8000598:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 800059a:	797b      	ldrb	r3, [r7, #5]
 800059c:	2be6      	cmp	r3, #230	; 0xe6
 800059e:	d91c      	bls.n	80005da <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	b2d8      	uxtb	r0, r3
 80005a4:	7afb      	ldrb	r3, [r7, #11]
 80005a6:	3319      	adds	r3, #25
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	2120      	movs	r1, #32
 80005ae:	f000 f921 	bl	80007f4 <CODEC_IO_Write>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	4413      	add	r3, r2
 80005ba:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	b2d8      	uxtb	r0, r3
 80005c0:	7afb      	ldrb	r3, [r7, #11]
 80005c2:	3319      	adds	r3, #25
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	461a      	mov	r2, r3
 80005c8:	2121      	movs	r1, #33	; 0x21
 80005ca:	f000 f913 	bl	80007f4 <CODEC_IO_Write>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	4413      	add	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e01b      	b.n	8000612 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80005da:	88fb      	ldrh	r3, [r7, #6]
 80005dc:	b2d8      	uxtb	r0, r3
 80005de:	7afb      	ldrb	r3, [r7, #11]
 80005e0:	3319      	adds	r3, #25
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	461a      	mov	r2, r3
 80005e6:	2120      	movs	r1, #32
 80005e8:	f000 f904 	bl	80007f4 <CODEC_IO_Write>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	b2d8      	uxtb	r0, r3
 80005fa:	7afb      	ldrb	r3, [r7, #11]
 80005fc:	3319      	adds	r3, #25
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	461a      	mov	r2, r3
 8000602:	2121      	movs	r1, #33	; 0x21
 8000604:	f000 f8f6 	bl	80007f4 <CODEC_IO_Write>
 8000608:	4603      	mov	r3, r0
 800060a:	461a      	mov	r2, r3
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	4413      	add	r3, r2
 8000610:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000612:	68fb      	ldr	r3, [r7, #12]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	51eb851f 	.word	0x51eb851f

08000620 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	80fb      	strh	r3, [r7, #6]
  return 0;
 800062c:	2300      	movs	r3, #0
}
 800062e:	4618      	mov	r0, r3
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	6039      	str	r1, [r7, #0]
 8000646:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d124      	bne.n	800069c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000652:	88fb      	ldrh	r3, [r7, #6]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	2104      	movs	r1, #4
 800065a:	4618      	mov	r0, r3
 800065c:	f000 f8ca 	bl	80007f4 <CODEC_IO_Write>
 8000660:	4603      	mov	r3, r0
 8000662:	461a      	mov	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	4413      	add	r3, r2
 8000668:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2201      	movs	r2, #1
 8000670:	2122      	movs	r1, #34	; 0x22
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f8be 	bl	80007f4 <CODEC_IO_Write>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4413      	add	r3, r2
 8000680:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2201      	movs	r2, #1
 8000688:	2123      	movs	r1, #35	; 0x23
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f8b2 	bl	80007f4 <CODEC_IO_Write>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	e025      	b.n	80006e8 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2200      	movs	r2, #0
 80006a2:	2122      	movs	r1, #34	; 0x22
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f8a5 	bl	80007f4 <CODEC_IO_Write>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80006b4:	88fb      	ldrh	r3, [r7, #6]
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	2123      	movs	r1, #35	; 0x23
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 f899 	bl	80007f4 <CODEC_IO_Write>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4413      	add	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	b2d8      	uxtb	r0, r3
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <cs43l22_SetMute+0xb8>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	2104      	movs	r1, #4
 80006da:	f000 f88b 	bl	80007f4 <CODEC_IO_Write>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	4413      	add	r3, r2
 80006e6:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80006e8:	68fb      	ldr	r3, [r7, #12]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200000bc 	.word	0x200000bc

080006f8 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	460a      	mov	r2, r1
 8000702:	80fb      	strh	r3, [r7, #6]
 8000704:	4613      	mov	r3, r2
 8000706:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800070c:	797b      	ldrb	r3, [r7, #5]
 800070e:	3b01      	subs	r3, #1
 8000710:	2b03      	cmp	r3, #3
 8000712:	d84b      	bhi.n	80007ac <cs43l22_SetOutputMode+0xb4>
 8000714:	a201      	add	r2, pc, #4	; (adr r2, 800071c <cs43l22_SetOutputMode+0x24>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	0800072d 	.word	0x0800072d
 8000720:	0800074d 	.word	0x0800074d
 8000724:	0800076d 	.word	0x0800076d
 8000728:	0800078d 	.word	0x0800078d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	22fa      	movs	r2, #250	; 0xfa
 8000732:	2104      	movs	r1, #4
 8000734:	4618      	mov	r0, r3
 8000736:	f000 f85d 	bl	80007f4 <CODEC_IO_Write>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	4413      	add	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000744:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000746:	22fa      	movs	r2, #250	; 0xfa
 8000748:	701a      	strb	r2, [r3, #0]
      break;
 800074a:	e03f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800074c:	88fb      	ldrh	r3, [r7, #6]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	22af      	movs	r2, #175	; 0xaf
 8000752:	2104      	movs	r1, #4
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f84d 	bl	80007f4 <CODEC_IO_Write>
 800075a:	4603      	mov	r3, r0
 800075c:	461a      	mov	r2, r3
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4413      	add	r3, r2
 8000762:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000764:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000766:	22af      	movs	r2, #175	; 0xaf
 8000768:	701a      	strb	r2, [r3, #0]
      break;
 800076a:	e02f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800076c:	88fb      	ldrh	r3, [r7, #6]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	22aa      	movs	r2, #170	; 0xaa
 8000772:	2104      	movs	r1, #4
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f83d 	bl	80007f4 <CODEC_IO_Write>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000786:	22aa      	movs	r2, #170	; 0xaa
 8000788:	701a      	strb	r2, [r3, #0]
      break;
 800078a:	e01f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2205      	movs	r2, #5
 8000792:	2104      	movs	r1, #4
 8000794:	4618      	mov	r0, r3
 8000796:	f000 f82d 	bl	80007f4 <CODEC_IO_Write>
 800079a:	4603      	mov	r3, r0
 800079c:	461a      	mov	r2, r3
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	4413      	add	r3, r2
 80007a2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007a6:	2205      	movs	r2, #5
 80007a8:	701a      	strb	r2, [r3, #0]
      break;    
 80007aa:	e00f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80007ac:	88fb      	ldrh	r3, [r7, #6]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2205      	movs	r2, #5
 80007b2:	2104      	movs	r1, #4
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f81d 	bl	80007f4 <CODEC_IO_Write>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007c6:	2205      	movs	r2, #5
 80007c8:	701a      	strb	r2, [r3, #0]
      break;
 80007ca:	bf00      	nop
  }  
  return counter;
 80007cc:	68fb      	ldr	r3, [r7, #12]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200000bc 	.word	0x200000bc

080007dc <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	80fb      	strh	r3, [r7, #6]
  return 0;
 80007e6:	2300      	movs	r3, #0
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
 80007fe:	460b      	mov	r3, r1
 8000800:	71bb      	strb	r3, [r7, #6]
 8000802:	4613      	mov	r3, r2
 8000804:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800080a:	797a      	ldrb	r2, [r7, #5]
 800080c:	79b9      	ldrb	r1, [r7, #6]
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f9f3 	bl	8000bfc <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	b2db      	uxtb	r3, r3
}
 800081a:	4618      	mov	r0, r3
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 8000828:	4812      	ldr	r0, [pc, #72]	; (8000874 <I2C1_Init+0x50>)
 800082a:	f003 fdb3 	bl	8004394 <HAL_I2C_GetState>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11d      	bne.n	8000870 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <I2C1_Init+0x50>)
 8000836:	4a10      	ldr	r2, [pc, #64]	; (8000878 <I2C1_Init+0x54>)
 8000838:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <I2C1_Init+0x50>)
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <I2C1_Init+0x58>)
 800083e:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000846:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <I2C1_Init+0x50>)
 8000848:	2201      	movs	r2, #1
 800084a:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <I2C1_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800085e:	4b05      	ldr	r3, [pc, #20]	; (8000874 <I2C1_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 8000864:	4803      	ldr	r0, [pc, #12]	; (8000874 <I2C1_Init+0x50>)
 8000866:	f000 f80b 	bl	8000880 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 800086a:	4802      	ldr	r0, [pc, #8]	; (8000874 <I2C1_Init+0x50>)
 800086c:	f003 fa74 	bl	8003d58 <HAL_I2C_Init>
  }
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	200000c0 	.word	0x200000c0
 8000878:	40005400 	.word	0x40005400
 800087c:	90112626 	.word	0x90112626

08000880 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b0ae      	sub	sp, #184	; 0xb8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000888:	4a3a      	ldr	r2, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088a:	4b3a      	ldr	r3, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800088e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000892:	6593      	str	r3, [r2, #88]	; 0x58
 8000894:	4b37      	ldr	r3, [pc, #220]	; (8000974 <I2C1_MspInit+0xf4>)
 8000896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089c:	61bb      	str	r3, [r7, #24]
 800089e:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 80008a0:	f004 f9e2 	bl	8004c68 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a33      	ldr	r2, [pc, #204]	; (8000978 <I2C1_MspInit+0xf8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d15e      	bne.n	800096c <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80008b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4618      	mov	r0, r3
 80008be:	f005 fd01 	bl	80062c4 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80008c2:	4a2c      	ldr	r2, [pc, #176]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c4:	4b2b      	ldr	r3, [pc, #172]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ce:	4b29      	ldr	r3, [pc, #164]	; (8000974 <I2C1_MspInit+0xf4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80008da:	4a26      	ldr	r2, [pc, #152]	; (8000974 <I2C1_MspInit+0xf4>)
 80008dc:	4b25      	ldr	r3, [pc, #148]	; (8000974 <I2C1_MspInit+0xf4>)
 80008de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e6:	4b23      	ldr	r3, [pc, #140]	; (8000974 <I2C1_MspInit+0xf4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 80008f2:	23c0      	movs	r3, #192	; 0xc0
 80008f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80008f8:	2312      	movs	r3, #18
 80008fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80008fe:	2301      	movs	r3, #1
 8000900:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 800090a:	2304      	movs	r3, #4
 800090c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 8000910:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000914:	4619      	mov	r1, r3
 8000916:	4819      	ldr	r0, [pc, #100]	; (800097c <I2C1_MspInit+0xfc>)
 8000918:	f002 ff62 	bl	80037e0 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 800091c:	4a15      	ldr	r2, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 8000920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000922:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000926:	6593      	str	r3, [r2, #88]	; 0x58
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <I2C1_MspInit+0xf4>)
 800092a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800092c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8000934:	4a0f      	ldr	r2, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800093a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800093e:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8000940:	4a0c      	ldr	r2, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000946:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800094a:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	201f      	movs	r0, #31
 8000952:	f002 f8fa 	bl	8002b4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000956:	201f      	movs	r0, #31
 8000958:	f002 f913 	bl	8002b82 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	2020      	movs	r0, #32
 8000962:	f002 f8f2 	bl	8002b4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000966:	2020      	movs	r0, #32
 8000968:	f002 f90b 	bl	8002b82 <HAL_NVIC_EnableIRQ>
  }
}
 800096c:	bf00      	nop
 800096e:	37b8      	adds	r7, #184	; 0xb8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	40005400 	.word	0x40005400
 800097c:	48000400 	.word	0x48000400

08000980 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <I2C1_DeInit+0x20>)
 8000986:	f003 fd05 	bl	8004394 <HAL_I2C_GetState>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d005      	beq.n	800099c <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <I2C1_DeInit+0x20>)
 8000992:	f003 fa6f 	bl	8003e74 <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8000996:	4802      	ldr	r0, [pc, #8]	; (80009a0 <I2C1_DeInit+0x20>)
 8000998:	f000 f804 	bl	80009a4 <I2C1_MspDeInit>
  }
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000c0 	.word	0x200000c0

080009a4 <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a24      	ldr	r2, [pc, #144]	; (8000a44 <I2C1_MspDeInit+0xa0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d141      	bne.n	8000a3a <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80009b6:	4a24      	ldr	r2, [pc, #144]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009b8:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009c2:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80009ce:	4a1e      	ldr	r2, [pc, #120]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d0:	4b1d      	ldr	r3, [pc, #116]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 80009e6:	21c0      	movs	r1, #192	; 0xc0
 80009e8:	4818      	ldr	r0, [pc, #96]	; (8000a4c <I2C1_MspDeInit+0xa8>)
 80009ea:	f003 f8a5 	bl	8003b38 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80009ee:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f8:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80009fa:	4a13      	ldr	r2, [pc, #76]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a04:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a10:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000a12:	201f      	movs	r0, #31
 8000a14:	f002 f8c3 	bl	8002b9e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000a18:	2020      	movs	r0, #32
 8000a1a:	f002 f8c0 	bl	8002b9e <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6593      	str	r3, [r2, #88]	; 0x58
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 8000a36:	f004 f927 	bl	8004c88 <HAL_PWREx_DisableVddIO2>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40005400 	.word	0x40005400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af04      	add	r7, sp, #16
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	4603      	mov	r3, r0
 8000a5a:	81fb      	strh	r3, [r7, #14]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	81bb      	strh	r3, [r7, #12]
 8000a60:	4613      	mov	r3, r2
 8000a62:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000a64:	2300      	movs	r3, #0
 8000a66:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <I2C1_WriteBuffer+0x4c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	8978      	ldrh	r0, [r7, #10]
 8000a6e:	89ba      	ldrh	r2, [r7, #12]
 8000a70:	89f9      	ldrh	r1, [r7, #14]
 8000a72:	9302      	str	r3, [sp, #8]
 8000a74:	8c3b      	ldrh	r3, [r7, #32]
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4808      	ldr	r0, [pc, #32]	; (8000aa0 <I2C1_WriteBuffer+0x50>)
 8000a80:	f003 fa3c 	bl	8003efc <HAL_I2C_Mem_Write>
 8000a84:	4603      	mov	r3, r0
 8000a86:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000a88:	7dfb      	ldrb	r3, [r7, #23]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000a8e:	f000 f833 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000034 	.word	0x20000034
 8000aa0:	200000c0 	.word	0x200000c0

08000aa4 <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af04      	add	r7, sp, #16
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	4603      	mov	r3, r0
 8000aae:	81fb      	strh	r3, [r7, #14]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	81bb      	strh	r3, [r7, #12]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <I2C1_ReadBuffer+0x4c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	8978      	ldrh	r0, [r7, #10]
 8000ac2:	89ba      	ldrh	r2, [r7, #12]
 8000ac4:	89f9      	ldrh	r1, [r7, #14]
 8000ac6:	9302      	str	r3, [sp, #8]
 8000ac8:	8c3b      	ldrh	r3, [r7, #32]
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	4808      	ldr	r0, [pc, #32]	; (8000af4 <I2C1_ReadBuffer+0x50>)
 8000ad4:	f003 fb38 	bl	8004148 <HAL_I2C_Mem_Read>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000adc:	7dfb      	ldrb	r3, [r7, #23]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000ae2:	f000 f809 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000034 	.word	0x20000034
 8000af4:	200000c0 	.word	0x200000c0

08000af8 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8000afc:	4803      	ldr	r0, [pc, #12]	; (8000b0c <I2C1_Error+0x14>)
 8000afe:	f003 f9b9 	bl	8003e74 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8000b02:	f7ff fe8f 	bl	8000824 <I2C1_Init>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200000c0 	.word	0x200000c0

08000b10 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1c:	f043 0310 	orr.w	r3, r3, #16
 8000b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000b2e:	2308      	movs	r3, #8
 8000b30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	2301      	movs	r3, #1
 8000b34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b36:	2302      	movs	r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	4619      	mov	r1, r3
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b44:	f002 fe4c 	bl	80037e0 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8000b48:	f7ff fe6c 	bl	8000824 <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4809      	ldr	r0, [pc, #36]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b52:	f003 f8e9 	bl	8003d28 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b56:	2005      	movs	r0, #5
 8000b58:	f001 feea 	bl	8002930 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2108      	movs	r1, #8
 8000b60:	4805      	ldr	r0, [pc, #20]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b62:	f003 f8e1 	bl	8003d28 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b66:	2005      	movs	r0, #5
 8000b68:	f001 fee2 	bl	8002930 <HAL_Delay>
}
 8000b6c:	bf00      	nop
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	48001000 	.word	0x48001000

08000b7c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	4a1c      	ldr	r2, [pc, #112]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b88:	f043 0310 	orr.w	r3, r3, #16
 8000b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8e:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b92:	f003 0310 	and.w	r3, r3, #16
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8000b9e:	237c      	movs	r3, #124	; 0x7c
 8000ba0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4619      	mov	r1, r3
 8000bae:	4812      	ldr	r0, [pc, #72]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bb0:	f002 fe16 	bl	80037e0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	480f      	ldr	r0, [pc, #60]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bba:	f003 f8b5 	bl	8003d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2108      	movs	r1, #8
 8000bc2:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bc4:	f003 f8b0 	bl	8003d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2110      	movs	r1, #16
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bce:	f003 f8ab 	bl	8003d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2120      	movs	r1, #32
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bd8:	f003 f8a6 	bl	8003d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2140      	movs	r1, #64	; 0x40
 8000be0:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000be2:	f003 f8a1 	bl	8003d28 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 8000be6:	f7ff fecb 	bl	8000980 <I2C1_DeInit>
}
 8000bea:	bf00      	nop
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48001000 	.word	0x48001000

08000bfc <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af02      	add	r7, sp, #8
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
 8000c06:	460b      	mov	r3, r1
 8000c08:	71bb      	strb	r3, [r7, #6]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	b298      	uxth	r0, r3
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	b299      	uxth	r1, r3
 8000c16:	1d7a      	adds	r2, r7, #5
 8000c18:	2301      	movs	r3, #1
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f7ff ff16 	bl	8000a50 <I2C1_WriteBuffer>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	71fb      	strb	r3, [r7, #7]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	b298      	uxth	r0, r3
 8000c44:	79bb      	ldrb	r3, [r7, #6]
 8000c46:	b299      	uxth	r1, r3
 8000c48:	f107 020f 	add.w	r2, r7, #15
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	4613      	mov	r3, r2
 8000c52:	2201      	movs	r2, #1
 8000c54:	f7ff ff26 	bl	8000aa4 <I2C1_ReadBuffer>

  return Read_Value;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <BSP_AUDIO_OUT_Init>:
  *         the SAI PLL input clock runs at 8 MHz.
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice,
                           uint8_t Volume,
                           uint32_t AudioFreq)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	603a      	str	r2, [r7, #0]
 8000c6e:	80fb      	strh	r3, [r7, #6]
 8000c70:	460b      	mov	r3, r1
 8000c72:	717b      	strb	r3, [r7, #5]
  /* Initialize the audio output context */
  hAudioOut.AudioDrv           = &cs43l22_drv;
 8000c74:	4b1e      	ldr	r3, [pc, #120]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c76:	4a1f      	ldr	r2, [pc, #124]	; (8000cf4 <BSP_AUDIO_OUT_Init+0x90>)
 8000c78:	601a      	str	r2, [r3, #0]
  hAudioOut.CbError            = (Audio_CallbackTypeDef)NULL;
 8000c7a:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	605a      	str	r2, [r3, #4]
  hAudioOut.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 8000c80:	4b1b      	ldr	r3, [pc, #108]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  hAudioOut.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]

  /* Configure the SAI PLL according to the requested audio frequency */
  if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 8000c8c:	6838      	ldr	r0, [r7, #0]
 8000c8e:	f000 fd3d 	bl	800170c <AUDIO_SAIPLLConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <BSP_AUDIO_OUT_Init+0x38>
  {
    return AUDIO_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e024      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* SAI data transfer preparation: prepare the Media to be used for the audio
     transfer from memory to SAI peripheral. */
  if (AUDIO_SAIx_Init(AudioFreq) != AUDIO_OK)
 8000c9c:	6838      	ldr	r0, [r7, #0]
 8000c9e:	f000 fa3b 	bl	8001118 <AUDIO_SAIx_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <BSP_AUDIO_OUT_Init+0x48>
  {
    return AUDIO_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e01c      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Retieve audio codec identifier */
  if (cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS) != CS43L22_ID)
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <BSP_AUDIO_OUT_Init+0x90>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	2094      	movs	r0, #148	; 0x94
 8000cb2:	4798      	blx	r3
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2be0      	cmp	r3, #224	; 0xe0
 8000cb8:	d001      	beq.n	8000cbe <BSP_AUDIO_OUT_Init+0x5a>
  {
    return AUDIO_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e013      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Reset the audio codec Registers */
  AUDIO_CODEC_Reset();
 8000cbe:	f000 fb4b 	bl	8001358 <AUDIO_CODEC_Reset>

  /* Initialize the audio codec internal registers */
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681c      	ldr	r4, [r3, #0]
 8000cc8:	797a      	ldrb	r2, [r7, #5]
 8000cca:	88f9      	ldrh	r1, [r7, #6]
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2094      	movs	r0, #148	; 0x94
 8000cd0:	47a0      	blx	r4
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <BSP_AUDIO_OUT_Init+0x78>
                               OutputDevice,
                               Volume,
                               AudioFreq) != 0)
  {
    return AUDIO_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e004      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Set the requested volume */
  BSP_AUDIO_OUT_SetVolume(Volume);
 8000cdc:	797b      	ldrb	r3, [r7, #5]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f836 	bl	8000d50 <BSP_AUDIO_OUT_SetVolume>

  return AUDIO_OK;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd90      	pop	{r4, r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000010c 	.word	0x2000010c
 8000cf4:	20000000 	.word	0x20000000

08000cf8 <BSP_AUDIO_OUT_Play>:
  * @param  pData: pointer on PCM samples buffer
  * @param  Size: Number of audio data BYTES.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t *pData, uint32_t Size)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  /* Initiate a DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_Transmit_DMA(&BSP_AUDIO_hSai, (uint8_t *)pData, DMA_MAX(Size)) != HAL_OK)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	bf28      	it	cs
 8000d0c:	4613      	movcs	r3, r2
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	480c      	ldr	r0, [pc, #48]	; (8000d48 <BSP_AUDIO_OUT_Play+0x50>)
 8000d16:	f006 fed9 	bl	8007acc <HAL_SAI_Transmit_DMA>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <BSP_AUDIO_OUT_Play+0x2c>
  {
    return AUDIO_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e00d      	b.n	8000d40 <BSP_AUDIO_OUT_Play+0x48>
  }

  /* Call the audio Codec Play function */
  if (hAudioOut.AudioDrv->Play(AUDIO_I2C_ADDRESS, pData, Size) != 0)
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <BSP_AUDIO_OUT_Play+0x54>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	b292      	uxth	r2, r2
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	2094      	movs	r0, #148	; 0x94
 8000d32:	4798      	blx	r3
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <BSP_AUDIO_OUT_Play+0x46>
  {
    return AUDIO_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e000      	b.n	8000d40 <BSP_AUDIO_OUT_Play+0x48>
  }

  return AUDIO_OK;
 8000d3e:	2300      	movs	r3, #0
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20003290 	.word	0x20003290
 8000d4c:	2000010c 	.word	0x2000010c

08000d50 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
  *         Mute and 100 for Max volume level).
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if (hAudioOut.AudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000d5a:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
 8000d60:	79fa      	ldrb	r2, [r7, #7]
 8000d62:	4611      	mov	r1, r2
 8000d64:	2094      	movs	r0, #148	; 0x94
 8000d66:	4798      	blx	r3
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <BSP_AUDIO_OUT_SetVolume+0x24>
  }

  return AUDIO_OK;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	2000010c 	.word	0x2000010c

08000d80 <BSP_AUDIO_OUT_ChangeAudioConfig>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio out configuration.
  * @retval None
  */
void BSP_AUDIO_OUT_ChangeAudioConfig(uint32_t AudioOutOption)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /********** Playback Buffer circular/normal mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_CIRCULARMODE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d00e      	beq.n	8000db0 <BSP_AUDIO_OUT_ChangeAudioConfig+0x30>
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8000d92:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000d94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d96:	4618      	mov	r0, r3
 8000d98:	f002 fb3e 	bl	8003418 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_CIRCULAR;
 8000d9c:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000da0:	2220      	movs	r2, #32
 8000da2:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000da6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 fa77 	bl	800329c <HAL_DMA_Init>
 8000dae:	e00d      	b.n	8000dcc <BSP_AUDIO_OUT_ChangeAudioConfig+0x4c>
  }
  else /* BSP_AUDIO_OUT_NORMALMODE */
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000db2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000db4:	4618      	mov	r0, r3
 8000db6:	f002 fb2f 	bl	8003418 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_NORMAL;
 8000dba:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f002 fa68 	bl	800329c <HAL_DMA_Init>
  }

  /********** Playback Buffer stereo/mono mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_STEREOMODE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f003 0304 	and.w	r3, r3, #4
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d016      	beq.n	8000e04 <BSP_AUDIO_OUT_ChangeAudioConfig+0x84>
  {
    /* Disable SAI peripheral to allow access to SAI internal registers */
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8000dd6:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000ddc:	6812      	ldr	r2, [r2, #0]
 8000dde:	6812      	ldr	r2, [r2, #0]
 8000de0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000de4:	601a      	str	r2, [r3, #0]

    /* Update the SAI audio frame slot configuration */
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8000dec:	4813      	ldr	r0, [pc, #76]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dee:	f006 fcfd 	bl	80077ec <HAL_SAI_Init>

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8000df2:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a11      	ldr	r2, [pc, #68]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000df8:	6812      	ldr	r2, [r2, #0]
 8000dfa:	6812      	ldr	r2, [r2, #0]
 8000dfc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e00:	601a      	str	r2, [r3, #0]
    HAL_SAI_Init(&BSP_AUDIO_hSai);

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
  }
}
 8000e02:	e016      	b.n	8000e32 <BSP_AUDIO_OUT_ChangeAudioConfig+0xb2>
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e0a:	6812      	ldr	r2, [r2, #0]
 8000e0c:	6812      	ldr	r2, [r2, #0]
 8000e0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e12:	601a      	str	r2, [r3, #0]
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_MONOMODE;
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8000e1c:	4807      	ldr	r0, [pc, #28]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e1e:	f006 fce5 	bl	80077ec <HAL_SAI_Init>
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e28:	6812      	ldr	r2, [r2, #0]
 8000e2a:	6812      	ldr	r2, [r2, #0]
 8000e2c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20003290 	.word	0x20003290

08000e40 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'TransferComplete' function (if any) */
  if (hAudioOut.CbTransferComplete != (Audio_CallbackTypeDef)NULL)
 8000e48:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <HAL_SAI_TxCpltCallback+0x20>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <HAL_SAI_TxCpltCallback+0x16>
  {
    hAudioOut.CbTransferComplete();
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_SAI_TxCpltCallback+0x20>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	4798      	blx	r3
  }
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	2000010c 	.word	0x2000010c

08000e64 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'HalfTransfer' callback function (if any) */
  if (hAudioOut.CbHalfTransfer != (Audio_CallbackTypeDef)NULL)
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d002      	beq.n	8000e7a <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    hAudioOut.CbHalfTransfer();
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	4798      	blx	r3
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	2000010c 	.word	0x2000010c

08000e88 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'ErrorCallback' callback function (if any) */
  if (hAudioOut.CbError != (Audio_CallbackTypeDef)NULL)
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_SAI_ErrorCallback+0x20>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <HAL_SAI_ErrorCallback+0x16>
  {
    hAudioOut.CbError();
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <HAL_SAI_ErrorCallback+0x20>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	4798      	blx	r3
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000010c 	.word	0x2000010c

08000eac <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured for the SAI peripheral.
  * @param  ChnlNbr: Audio frequency to be configured for the SAI peripheral.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  /* Update the audio input context */
  hAudioIn.Frequency          = AudioFreq;
 8000eb8:	4a16      	ldr	r2, [pc, #88]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hAudioIn.BitResolution      = BitRes;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hAudioIn.ChannelNbr         = ChnlNbr;
 8000ec8:	4a12      	ldr	r2, [pc, #72]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hAudioIn.CbError            = (Audio_CallbackTypeDef)NULL;
 8000ed0:	4b10      	ldr	r3, [pc, #64]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hAudioIn.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hAudioIn.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Configure the SAI PLL according to the requested audio frequency */
  if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f000 fc0f 	bl	800170c <AUDIO_SAIPLLConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <BSP_AUDIO_IN_Init+0x4c>
  {
    return AUDIO_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e008      	b.n	8000f0a <BSP_AUDIO_IN_Init+0x5e>
  }

  /* Initializes the Digital Filter for Sigma-Delta Modulators interface */
  if (AUDIO_DFSDMx_Init(AudioFreq) != AUDIO_OK)
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f000 fa3d 	bl	8001378 <AUDIO_DFSDMx_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <BSP_AUDIO_IN_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <BSP_AUDIO_IN_Init+0x5e>
  }

  return AUDIO_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000011c 	.word	0x2000011c

08000f18 <BSP_AUDIO_IN_Record>:
  * @param  size: Current size of the recorded buffer
  * @note   The Right channel is start at first with synchro on start of Left channel
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_IN_Record(uint16_t *pbuf, uint32_t size)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  hAudioIn.pRecBuf = pbuf;
 8000f22:	4a16      	ldr	r2, [pc, #88]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  hAudioIn.RecSize = size;
 8000f2a:	4a14      	ldr	r2, [pc, #80]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Allocate hAudioIn.LeftRecBuff buffer */
#if defined(BSP_AUDIO_USE_RTOS)
  hAudioIn.LeftRecBuff  = (int32_t *)k_malloc(size * sizeof(int32_t));
#else
  hAudioIn.LeftRecBuff  = (int32_t *)malloc(size * sizeof(int32_t));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f007 fbd0 	bl	80086dc <malloc>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif
  if (hAudioIn.LeftRecBuff == NULL)
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <BSP_AUDIO_IN_Record+0x3c>
  {
    return AUDIO_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e00f      	b.n	8000f74 <BSP_AUDIO_IN_Record+0x5c>
  }

  /* Call the Media layer start function for left channel */
  if (HAL_DFSDM_FilterRegularStart_DMA(&BSP_AUDIO_hDfsdmLeftFilter,
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f56:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
                                       (int32_t *)hAudioIn.LeftRecBuff,
                                       (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR)) != HAL_OK)
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  if (HAL_DFSDM_FilterRegularStart_DMA(&BSP_AUDIO_hDfsdmLeftFilter,
 8000f60:	461a      	mov	r2, r3
 8000f62:	4807      	ldr	r0, [pc, #28]	; (8000f80 <BSP_AUDIO_IN_Record+0x68>)
 8000f64:	f002 f840 	bl	8002fe8 <HAL_DFSDM_FilterRegularStart_DMA>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <BSP_AUDIO_IN_Record+0x5a>
  {
    return AUDIO_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <BSP_AUDIO_IN_Record+0x5c>
  }

  return AUDIO_OK;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000011c 	.word	0x2000011c
 8000f80:	2000323c 	.word	0x2000323c

08000f84 <HAL_DFSDM_FilterRegConvCpltCallback>:
            using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t index;
  uint32_t recbufsize = (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8000f8c:	4b23      	ldr	r3, [pc, #140]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f92:	60bb      	str	r3, [r7, #8]

  for (index = (recbufsize / 2); index < recbufsize; index++)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	085b      	lsrs	r3, r3, #1
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e02e      	b.n	8000ffa <HAL_DFSDM_FilterRegConvCpltCallback+0x76>
  {
    hAudioIn.pRecBuf[index] = (uint16_t)(SaturaLH((hAudioIn.LeftRecBuff[index] >> 8), -32768, 32767));
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000f9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	441a      	add	r2, r3
 8000fa8:	4b1c      	ldr	r3, [pc, #112]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000faa:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	121b      	asrs	r3, r3, #8
 8000fb8:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8000fbc:	db17      	blt.n	8000fee <HAL_DFSDM_FilterRegConvCpltCallback+0x6a>
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000fc0:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	440b      	add	r3, r1
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	121b      	asrs	r3, r3, #8
 8000fce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000fd2:	da09      	bge.n	8000fe8 <HAL_DFSDM_FilterRegConvCpltCallback+0x64>
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000fd6:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	121b      	asrs	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	e004      	b.n	8000ff2 <HAL_DFSDM_FilterRegConvCpltCallback+0x6e>
 8000fe8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000fec:	e001      	b.n	8000ff2 <HAL_DFSDM_FilterRegConvCpltCallback+0x6e>
 8000fee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ff2:	8013      	strh	r3, [r2, #0]
  for (index = (recbufsize / 2); index < recbufsize; index++)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d3cc      	bcc.n	8000f9c <HAL_DFSDM_FilterRegConvCpltCallback+0x18>
  }

  /* Invoke the registered 'TransferComplete' function (if any) */
  if (hAudioIn.CbTransferComplete != (Audio_CallbackTypeDef)NULL)
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8001004:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_DFSDM_FilterRegConvCpltCallback+0x90>
  {
    hAudioIn.CbTransferComplete();
 800100c:	4b03      	ldr	r3, [pc, #12]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 800100e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001012:	4798      	blx	r3
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	2000011c 	.word	0x2000011c

08001020 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t index;
  uint32_t recbufsize = (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8001028:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 800102a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800102e:	60bb      	str	r3, [r7, #8]


  for (index = 0; index < (recbufsize / 2); index++)
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	e02e      	b.n	8001094 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x74>
  {
    hAudioIn.pRecBuf[index] = (uint16_t)(SaturaLH((hAudioIn.LeftRecBuff[index] >> 8), -32768, 32767));
 8001036:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001038:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	441a      	add	r2, r3
 8001042:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001044:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	440b      	add	r3, r1
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	121b      	asrs	r3, r3, #8
 8001052:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001056:	db17      	blt.n	8001088 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x68>
 8001058:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 800105a:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	440b      	add	r3, r1
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	121b      	asrs	r3, r3, #8
 8001068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800106c:	da09      	bge.n	8001082 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x62>
 800106e:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001070:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	121b      	asrs	r3, r3, #8
 800107e:	b29b      	uxth	r3, r3
 8001080:	e004      	b.n	800108c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x6c>
 8001082:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001086:	e001      	b.n	800108c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x6c>
 8001088:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800108c:	8013      	strh	r3, [r2, #0]
  for (index = 0; index < (recbufsize / 2); index++)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3301      	adds	r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	085a      	lsrs	r2, r3, #1
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	429a      	cmp	r2, r3
 800109c:	d8cb      	bhi.n	8001036 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x16>
  }

  /* Invoke the registered 'HalfTransfer' callback function (if any) */
  if (hAudioIn.CbHalfTransfer != (Audio_CallbackTypeDef)NULL)
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 80010a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x90>
  {
    hAudioIn.CbHalfTransfer();
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 80010aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80010ae:	4798      	blx	r3
  }
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000011c 	.word	0x2000011c

080010bc <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'ErrorCallback' callback function (if any) */
  if (hAudioIn.CbError != (Audio_CallbackTypeDef)NULL)
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <HAL_DFSDM_FilterErrorCallback+0x24>)
 80010c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d003      	beq.n	80010d6 <HAL_DFSDM_FilterErrorCallback+0x1a>
  {
    hAudioIn.CbError();
 80010ce:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <HAL_DFSDM_FilterErrorCallback+0x24>)
 80010d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80010d4:	4798      	blx	r3
  }
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000011c 	.word	0x2000011c

080010e4 <BSP_AUDIO_IN_RegisterCallbacks>:
  * @retval None
  */
void BSP_AUDIO_IN_RegisterCallbacks(Audio_CallbackTypeDef ErrorCallback,
                                    Audio_CallbackTypeDef HalfTransferCallback,
                                    Audio_CallbackTypeDef TransferCompleteCallback)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  hAudioIn.CbError            = ErrorCallback;
 80010f0:	4a08      	ldr	r2, [pc, #32]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  hAudioIn.CbHalfTransfer     = HalfTransferCallback;
 80010f8:	4a06      	ldr	r2, [pc, #24]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  hAudioIn.CbTransferComplete = TransferCompleteCallback;
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	2000011c 	.word	0x2000011c

08001118 <AUDIO_SAIx_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123
  *         and user can update this configuration using
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_SAIx_Init(uint32_t AudioFreq)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8001120:	4b4c      	ldr	r3, [pc, #304]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a4b      	ldr	r2, [pc, #300]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001126:	6812      	ldr	r2, [r2, #0]
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800112e:	601a      	str	r2, [r3, #0]

  /* Initialize the BSP_AUDIO_hSai Instance parameter */
  BSP_AUDIO_hSai.Instance = AUDIO_SAIx;
 8001130:	4b48      	ldr	r3, [pc, #288]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001132:	4a49      	ldr	r2, [pc, #292]	; (8001258 <AUDIO_SAIx_Init+0x140>)
 8001134:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  BSP_AUDIO_hSai.Init.AudioMode      = SAI_MODEMASTER_TX;
 8001136:	4b47      	ldr	r3, [pc, #284]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001138:	2200      	movs	r2, #0
 800113a:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hSai.Init.Synchro        = SAI_ASYNCHRONOUS;
 800113c:	4b45      	ldr	r3, [pc, #276]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]
  BSP_AUDIO_hSai.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 8001142:	4b44      	ldr	r3, [pc, #272]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001144:	2200      	movs	r2, #0
 8001146:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hSai.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 8001148:	4b42      	ldr	r3, [pc, #264]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800114a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800114e:	611a      	str	r2, [r3, #16]
  BSP_AUDIO_hSai.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 8001150:	4b40      	ldr	r3, [pc, #256]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001152:	2200      	movs	r2, #0
 8001154:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hSai.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 8001156:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001158:	2201      	movs	r2, #1
 800115a:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hSai.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 800115c:	4b3d      	ldr	r3, [pc, #244]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  BSP_AUDIO_hSai.Init.Mckdiv         = SAIClockDivider(AudioFreq);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001168:	d029      	beq.n	80011be <AUDIO_SAIx_Init+0xa6>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001170:	4293      	cmp	r3, r2
 8001172:	d022      	beq.n	80011ba <AUDIO_SAIx_Init+0xa2>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800117a:	d01c      	beq.n	80011b6 <AUDIO_SAIx_Init+0x9e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f245 6222 	movw	r2, #22050	; 0x5622
 8001182:	4293      	cmp	r3, r2
 8001184:	d015      	beq.n	80011b2 <AUDIO_SAIx_Init+0x9a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800118c:	d00f      	beq.n	80011ae <AUDIO_SAIx_Init+0x96>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001194:	4293      	cmp	r3, r2
 8001196:	d008      	beq.n	80011aa <AUDIO_SAIx_Init+0x92>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <AUDIO_SAIx_Init+0x8e>
 80011a2:	2302      	movs	r3, #2
 80011a4:	e00c      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00a      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011aa:	2300      	movs	r3, #0
 80011ac:	e008      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011ae:	2303      	movs	r3, #3
 80011b0:	e006      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011b2:	2301      	movs	r3, #1
 80011b4:	e004      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011b6:	2306      	movs	r3, #6
 80011b8:	e002      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011ba:	2302      	movs	r3, #2
 80011bc:	e000      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011be:	230c      	movs	r3, #12
 80011c0:	4a24      	ldr	r2, [pc, #144]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011c2:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24
  BSP_AUDIO_hSai.Init.CompandingMode = SAI_NOCOMPANDING;
 80011ca:	4b22      	ldr	r3, [pc, #136]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_AUDIO_hSai.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	; 0x2c
  BSP_AUDIO_hSai.Init.Protocol       = SAI_FREE_PROTOCOL;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	631a      	str	r2, [r3, #48]	; 0x30
  BSP_AUDIO_hSai.Init.DataSize       = SAI_DATASIZE_16;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011de:	2280      	movs	r2, #128	; 0x80
 80011e0:	635a      	str	r2, [r3, #52]	; 0x34
  BSP_AUDIO_hSai.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	639a      	str	r2, [r3, #56]	; 0x38
  BSP_AUDIO_hSai.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	63da      	str	r2, [r3, #60]	; 0x3c
  Frame Length: 32
  Frame active Length: 16
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  BSP_AUDIO_hSai.FrameInit.FrameLength = 32;
 80011ee:	4b19      	ldr	r3, [pc, #100]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011f0:	2220      	movs	r2, #32
 80011f2:	641a      	str	r2, [r3, #64]	; 0x40
  BSP_AUDIO_hSai.FrameInit.ActiveFrameLength = 16;
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	645a      	str	r2, [r3, #68]	; 0x44
  BSP_AUDIO_hSai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80011fa:	4b16      	ldr	r3, [pc, #88]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001200:	649a      	str	r2, [r3, #72]	; 0x48
  BSP_AUDIO_hSai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001204:	2200      	movs	r2, #0
 8001206:	64da      	str	r2, [r3, #76]	; 0x4c
  BSP_AUDIO_hSai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800120a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800120e:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 2
  Slot Active: Slots 0 and 1 actives */
  BSP_AUDIO_hSai.SlotInit.FirstBitOffset = 0;
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001212:	2200      	movs	r2, #0
 8001214:	655a      	str	r2, [r3, #84]	; 0x54
  BSP_AUDIO_hSai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001218:	2200      	movs	r2, #0
 800121a:	659a      	str	r2, [r3, #88]	; 0x58
  BSP_AUDIO_hSai.SlotInit.SlotNumber = 2;
 800121c:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800121e:	2202      	movs	r2, #2
 8001220:	65da      	str	r2, [r3, #92]	; 0x5c
  BSP_AUDIO_hSai.SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001224:	2203      	movs	r2, #3
 8001226:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initializes the SAI peripheral*/
  if (HAL_SAI_Init(&BSP_AUDIO_hSai) != HAL_OK)
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800122a:	f006 fadf 	bl	80077ec <HAL_SAI_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <AUDIO_SAIx_Init+0x120>
  {
    return AUDIO_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e008      	b.n	800124a <AUDIO_SAIx_Init+0x132>
  }

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	6812      	ldr	r2, [r2, #0]
 8001242:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001246:	601a      	str	r2, [r3, #0]

  return AUDIO_OK;
 8001248:	2300      	movs	r3, #0

}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20003290 	.word	0x20003290
 8001258:	40015404 	.word	0x40015404

0800125c <HAL_SAI_MspInit>:
  * @brief  SAI MSP Init
  * @param  hsai : pointer to a SAI_HandleTypeDef structure
  * @retval None
  */
void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08a      	sub	sp, #40	; 0x28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable SAI clock */
  AUDIO_SAIx_CLK_ENABLE();
 8001264:	4a37      	ldr	r2, [pc, #220]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 8001266:	4b37      	ldr	r3, [pc, #220]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 8001268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800126a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800126e:	6613      	str	r3, [r2, #96]	; 0x60
 8001270:	4b34      	ldr	r3, [pc, #208]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 8001272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	693b      	ldr	r3, [r7, #16]

  /* Enable GPIO clock */
  AUDIO_SAIx_MCK_SCK_SD_FS_ENABLE();
 800127c:	4a31      	ldr	r2, [pc, #196]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 800127e:	4b31      	ldr	r3, [pc, #196]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001282:	f043 0310 	orr.w	r3, r3, #16
 8001286:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001288:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 800128a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128c:	f003 0310 	and.w	r3, r3, #16
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	68fb      	ldr	r3, [r7, #12]

  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  GPIO_InitStruct.Pin = AUDIO_SAIx_FS_PIN | AUDIO_SAIx_SCK_PIN | AUDIO_SAIx_SD_PIN | AUDIO_SAIx_MCK_PIN;
 8001294:	2374      	movs	r3, #116	; 0x74
 8001296:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a0:	2303      	movs	r3, #3
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = AUDIO_SAIx_MCK_SCK_SD_FS_AF;
 80012a4:	230d      	movs	r3, #13
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_SAIx_MCK_SCK_SD_FS_GPIO_PORT, &GPIO_InitStruct);
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	4619      	mov	r1, r3
 80012ae:	4826      	ldr	r0, [pc, #152]	; (8001348 <HAL_SAI_MspInit+0xec>)
 80012b0:	f002 fa96 	bl	80037e0 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_SAIx_DMAx_CLK_ENABLE();
 80012b4:	4a23      	ldr	r2, [pc, #140]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 80012b6:	4b23      	ldr	r3, [pc, #140]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 80012b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ba:	f043 0302 	orr.w	r3, r3, #2
 80012be:	6493      	str	r3, [r2, #72]	; 0x48
 80012c0:	4b20      	ldr	r3, [pc, #128]	; (8001344 <HAL_SAI_MspInit+0xe8>)
 80012c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]

  if (hsai->Instance == AUDIO_SAIx)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a1e      	ldr	r2, [pc, #120]	; (800134c <HAL_SAI_MspInit+0xf0>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d129      	bne.n	800132a <HAL_SAI_MspInit+0xce>
  {
    /* Configure the hDmaSai handle parameters */
    hDmaSai.Init.Request             = DMA_REQUEST_1;
 80012d6:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012d8:	2201      	movs	r2, #1
 80012da:	605a      	str	r2, [r3, #4]
    hDmaSai.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80012dc:	4b1c      	ldr	r3, [pc, #112]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012de:	2210      	movs	r2, #16
 80012e0:	609a      	str	r2, [r3, #8]
    hDmaSai.Init.PeriphInc           = DMA_PINC_DISABLE;
 80012e2:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
    hDmaSai.Init.MemInc              = DMA_MINC_ENABLE;
 80012e8:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012ea:	2280      	movs	r2, #128	; 0x80
 80012ec:	611a      	str	r2, [r3, #16]
    hDmaSai.Init.PeriphDataAlignment = AUDIO_SAIx_DMAx_PERIPH_DATA_SIZE;
 80012ee:	4b18      	ldr	r3, [pc, #96]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012f4:	615a      	str	r2, [r3, #20]
    hDmaSai.Init.MemDataAlignment    = AUDIO_SAIx_DMAx_MEM_DATA_SIZE;
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 80012f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012fc:	619a      	str	r2, [r3, #24]
    hDmaSai.Init.Mode                = DMA_NORMAL;
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
    hDmaSai.Init.Priority            = DMA_PRIORITY_HIGH;
 8001304:	4b12      	ldr	r3, [pc, #72]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 8001306:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800130a:	621a      	str	r2, [r3, #32]

    hDmaSai.Instance = AUDIO_SAIx_DMAx_CHANNEL;
 800130c:	4b10      	ldr	r3, [pc, #64]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 800130e:	4a11      	ldr	r2, [pc, #68]	; (8001354 <HAL_SAI_MspInit+0xf8>)
 8001310:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hDmaSai);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 8001316:	66da      	str	r2, [r3, #108]	; 0x6c
 8001318:	4a0d      	ldr	r2, [pc, #52]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6293      	str	r3, [r2, #40]	; 0x28

    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hDmaSai);
 800131e:	480c      	ldr	r0, [pc, #48]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 8001320:	f002 f87a 	bl	8003418 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    HAL_DMA_Init(&hDmaSai);
 8001324:	480a      	ldr	r0, [pc, #40]	; (8001350 <HAL_SAI_MspInit+0xf4>)
 8001326:	f001 ffb9 	bl	800329c <HAL_DMA_Init>
  }

  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2105      	movs	r1, #5
 800132e:	2038      	movs	r0, #56	; 0x38
 8001330:	f001 fc0b 	bl	8002b4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_SAIx_DMAx_IRQ);
 8001334:	2038      	movs	r0, #56	; 0x38
 8001336:	f001 fc24 	bl	8002b82 <HAL_NVIC_EnableIRQ>
}
 800133a:	bf00      	nop
 800133c:	3728      	adds	r7, #40	; 0x28
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40021000 	.word	0x40021000
 8001348:	48001000 	.word	0x48001000
 800134c:	40015404 	.word	0x40015404
 8001350:	200001c0 	.word	0x200001c0
 8001354:	40020408 	.word	0x40020408

08001358 <AUDIO_CODEC_Reset>:
  * @brief  Resets the audio codec. It restores the default configuration of the
  *         codec (this function shall be called before initializing the codec).
  * @retval None
  */
static void AUDIO_CODEC_Reset(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* Initialize the audio driver structure */
  hAudioOut.AudioDrv = &cs43l22_drv;
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <AUDIO_CODEC_Reset+0x18>)
 800135e:	4a05      	ldr	r2, [pc, #20]	; (8001374 <AUDIO_CODEC_Reset+0x1c>)
 8001360:	601a      	str	r2, [r3, #0]

  hAudioOut.AudioDrv->Reset(AUDIO_I2C_ADDRESS);
 8001362:	4b03      	ldr	r3, [pc, #12]	; (8001370 <AUDIO_CODEC_Reset+0x18>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001368:	2094      	movs	r0, #148	; 0x94
 800136a:	4798      	blx	r3
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	2000010c 	.word	0x2000010c
 8001374:	20000000 	.word	0x20000000

08001378 <AUDIO_DFSDMx_Init>:
  * @brief  Initializes the Digital Filter for Sigma-Delta Modulators interface (DFSDM).
  * @param  AudioFreq: Audio frequency to be used to set correctly the DFSDM peripheral.
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_DFSDMx_Init(uint32_t AudioFreq)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /*####CHANNEL 2####*/
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Activation   = ENABLE;
 8001380:	4b94      	ldr	r3, [pc, #592]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001382:	2201      	movs	r2, #1
 8001384:	711a      	strb	r2, [r3, #4]
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Selection    = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8001386:	4b93      	ldr	r3, [pc, #588]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138c:	609a      	str	r2, [r3, #8]
  /* Set the DFSDM clock OUT audio frequency configuration */
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Divider      = DFSDMClockDivider(AudioFreq);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001394:	d022      	beq.n	80013dc <AUDIO_DFSDMx_Init+0x64>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f642 3211 	movw	r2, #11025	; 0x2b11
 800139c:	4293      	cmp	r3, r2
 800139e:	d01b      	beq.n	80013d8 <AUDIO_DFSDMx_Init+0x60>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80013a6:	d015      	beq.n	80013d4 <AUDIO_DFSDMx_Init+0x5c>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f245 6222 	movw	r2, #22050	; 0x5622
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d00e      	beq.n	80013d0 <AUDIO_DFSDMx_Init+0x58>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80013b8:	d008      	beq.n	80013cc <AUDIO_DFSDMx_Init+0x54>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f64a 4244 	movw	r2, #44100	; 0xac44
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d101      	bne.n	80013c8 <AUDIO_DFSDMx_Init+0x50>
 80013c4:	2304      	movs	r3, #4
 80013c6:	e00a      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013c8:	2320      	movs	r3, #32
 80013ca:	e008      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013cc:	2318      	movs	r3, #24
 80013ce:	e006      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013d0:	2304      	movs	r3, #4
 80013d2:	e004      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013d4:	2318      	movs	r3, #24
 80013d6:	e002      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013d8:	2304      	movs	r3, #4
 80013da:	e000      	b.n	80013de <AUDIO_DFSDMx_Init+0x66>
 80013dc:	2318      	movs	r3, #24
 80013de:	4a7d      	ldr	r2, [pc, #500]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013e0:	60d3      	str	r3, [r2, #12]
  hAudioIn.hDfsdmLeftChannel.Init.Input.Multiplexer        = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80013e2:	4b7c      	ldr	r3, [pc, #496]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  hAudioIn.hDfsdmLeftChannel.Init.Input.DataPacking        = DFSDM_CHANNEL_STANDARD_MODE;
 80013e8:	4b7a      	ldr	r3, [pc, #488]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  hAudioIn.hDfsdmLeftChannel.Init.Input.Pins               = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80013ee:	4b79      	ldr	r3, [pc, #484]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  /* Request to sample stable data for LEFT micro on Rising edge */
  hAudioIn.hDfsdmLeftChannel.Init.SerialInterface.Type     = DFSDM_CHANNEL_SPI_RISING;
 80013f4:	4b77      	ldr	r3, [pc, #476]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	61da      	str	r2, [r3, #28]
  hAudioIn.hDfsdmLeftChannel.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80013fa:	4b76      	ldr	r3, [pc, #472]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 80013fc:	2204      	movs	r2, #4
 80013fe:	621a      	str	r2, [r3, #32]
  hAudioIn.hDfsdmLeftChannel.Init.Awd.FilterOrder          = DFSDM_CHANNEL_SINC1_ORDER;
 8001400:	4b74      	ldr	r3, [pc, #464]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001402:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001406:	625a      	str	r2, [r3, #36]	; 0x24
  hAudioIn.hDfsdmLeftChannel.Init.Awd.Oversampling         = 10;
 8001408:	4b72      	ldr	r3, [pc, #456]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 800140a:	220a      	movs	r2, #10
 800140c:	629a      	str	r2, [r3, #40]	; 0x28
  hAudioIn.hDfsdmLeftChannel.Init.Offset                   = 0;
 800140e:	4b71      	ldr	r3, [pc, #452]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001410:	2200      	movs	r2, #0
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c
  hAudioIn.hDfsdmLeftChannel.Init.RightBitShift            = DFSDMRightBitShift(AudioFreq);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800141a:	d029      	beq.n	8001470 <AUDIO_DFSDMx_Init+0xf8>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001422:	4293      	cmp	r3, r2
 8001424:	d022      	beq.n	800146c <AUDIO_DFSDMx_Init+0xf4>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800142c:	d01c      	beq.n	8001468 <AUDIO_DFSDMx_Init+0xf0>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f245 6222 	movw	r2, #22050	; 0x5622
 8001434:	4293      	cmp	r3, r2
 8001436:	d015      	beq.n	8001464 <AUDIO_DFSDMx_Init+0xec>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800143e:	d00f      	beq.n	8001460 <AUDIO_DFSDMx_Init+0xe8>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001446:	4293      	cmp	r3, r2
 8001448:	d008      	beq.n	800145c <AUDIO_DFSDMx_Init+0xe4>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001450:	4293      	cmp	r3, r2
 8001452:	d101      	bne.n	8001458 <AUDIO_DFSDMx_Init+0xe0>
 8001454:	2302      	movs	r3, #2
 8001456:	e00c      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 8001458:	2300      	movs	r3, #0
 800145a:	e00a      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 800145c:	2300      	movs	r3, #0
 800145e:	e008      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 8001460:	2306      	movs	r3, #6
 8001462:	e006      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 8001464:	2303      	movs	r3, #3
 8001466:	e004      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 8001468:	2303      	movs	r3, #3
 800146a:	e002      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 800146c:	2306      	movs	r3, #6
 800146e:	e000      	b.n	8001472 <AUDIO_DFSDMx_Init+0xfa>
 8001470:	2306      	movs	r3, #6
 8001472:	4a58      	ldr	r2, [pc, #352]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001474:	6313      	str	r3, [r2, #48]	; 0x30

  hAudioIn.hDfsdmLeftChannel.Instance                      = DFSDM1_Channel2;
 8001476:	4b57      	ldr	r3, [pc, #348]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 8001478:	4a57      	ldr	r2, [pc, #348]	; (80015d8 <AUDIO_DFSDMx_Init+0x260>)
 800147a:	601a      	str	r2, [r3, #0]

  /* Init the DFSDM Channel */
  if (HAL_DFSDM_ChannelInit(&hAudioIn.hDfsdmLeftChannel) != HAL_OK)
 800147c:	4855      	ldr	r0, [pc, #340]	; (80015d4 <AUDIO_DFSDMx_Init+0x25c>)
 800147e:	f001 fbd3 	bl	8002c28 <HAL_DFSDM_ChannelInit>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <AUDIO_DFSDMx_Init+0x114>
  {
    return AUDIO_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e09e      	b.n	80015ca <AUDIO_DFSDMx_Init+0x252>
  }

  /*####FILTER 0####*/
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.Trigger         = DFSDM_FILTER_SW_TRIGGER;
 800148c:	4b53      	ldr	r3, [pc, #332]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.FastMode        = ENABLE;
 8001492:	4b52      	ldr	r3, [pc, #328]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 8001494:	2201      	movs	r2, #1
 8001496:	721a      	strb	r2, [r3, #8]
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.DmaMode         = ENABLE;
 8001498:	4b50      	ldr	r3, [pc, #320]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 800149a:	2201      	movs	r2, #1
 800149c:	725a      	strb	r2, [r3, #9]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.Trigger        = DFSDM_FILTER_SW_TRIGGER;
 800149e:	4b4f      	ldr	r3, [pc, #316]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ScanMode       = DISABLE;
 80014a4:	4b4d      	ldr	r3, [pc, #308]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	741a      	strb	r2, [r3, #16]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.DmaMode        = DISABLE;
 80014aa:	4b4c      	ldr	r3, [pc, #304]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	745a      	strb	r2, [r3, #17]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ExtTrigger     = DFSDM_FILTER_EXT_TRIG_TIM8_TRGO;
 80014b0:	4b4a      	ldr	r3, [pc, #296]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80014b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014b6:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_BOTH_EDGES;
 80014b8:	4b48      	ldr	r3, [pc, #288]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80014ba:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80014be:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.SincOrder        = DFSDMFilterOrder(AudioFreq);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80014c6:	d030      	beq.n	800152a <AUDIO_DFSDMx_Init+0x1b2>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f642 3211 	movw	r2, #11025	; 0x2b11
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d028      	beq.n	8001524 <AUDIO_DFSDMx_Init+0x1ac>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80014d8:	d021      	beq.n	800151e <AUDIO_DFSDMx_Init+0x1a6>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f245 6222 	movw	r2, #22050	; 0x5622
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d019      	beq.n	8001518 <AUDIO_DFSDMx_Init+0x1a0>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80014ea:	d012      	beq.n	8001512 <AUDIO_DFSDMx_Init+0x19a>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f64a 4244 	movw	r2, #44100	; 0xac44
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d00a      	beq.n	800150c <AUDIO_DFSDMx_Init+0x194>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d102      	bne.n	8001506 <AUDIO_DFSDMx_Init+0x18e>
 8001500:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001504:	e013      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 8001506:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800150a:	e010      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 800150c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001510:	e00d      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 8001512:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001516:	e00a      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 8001518:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800151c:	e007      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 800151e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001522:	e004      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 8001524:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001528:	e001      	b.n	800152e <AUDIO_DFSDMx_Init+0x1b6>
 800152a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800152e:	4a2b      	ldr	r2, [pc, #172]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 8001530:	61d3      	str	r3, [r2, #28]
  /* Set the DFSDM Filters Oversampling to have correct sample rate */
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.Oversampling     = DFSDMOverSampling(AudioFreq);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001538:	d02a      	beq.n	8001590 <AUDIO_DFSDMx_Init+0x218>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001540:	4293      	cmp	r3, r2
 8001542:	d022      	beq.n	800158a <AUDIO_DFSDMx_Init+0x212>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800154a:	d01c      	beq.n	8001586 <AUDIO_DFSDMx_Init+0x20e>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f245 6222 	movw	r2, #22050	; 0x5622
 8001552:	4293      	cmp	r3, r2
 8001554:	d015      	beq.n	8001582 <AUDIO_DFSDMx_Init+0x20a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800155c:	d00f      	beq.n	800157e <AUDIO_DFSDMx_Init+0x206>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001564:	4293      	cmp	r3, r2
 8001566:	d008      	beq.n	800157a <AUDIO_DFSDMx_Init+0x202>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800156e:	4293      	cmp	r3, r2
 8001570:	d101      	bne.n	8001576 <AUDIO_DFSDMx_Init+0x1fe>
 8001572:	2320      	movs	r3, #32
 8001574:	e00e      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 8001576:	2310      	movs	r3, #16
 8001578:	e00c      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 800157a:	2340      	movs	r3, #64	; 0x40
 800157c:	e00a      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 800157e:	2340      	movs	r3, #64	; 0x40
 8001580:	e008      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 8001582:	2380      	movs	r3, #128	; 0x80
 8001584:	e006      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 8001586:	2380      	movs	r3, #128	; 0x80
 8001588:	e004      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 800158a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158e:	e001      	b.n	8001594 <AUDIO_DFSDMx_Init+0x21c>
 8001590:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001594:	4a11      	ldr	r2, [pc, #68]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 8001596:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.IntOversampling  = 1;
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 800159a:	2201      	movs	r2, #1
 800159c:	625a      	str	r2, [r3, #36]	; 0x24

  BSP_AUDIO_hDfsdmLeftFilter.Instance                          = AUDIO_DFSDMx_LEFT_FILTER;
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80015a0:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <AUDIO_DFSDMx_Init+0x268>)
 80015a2:	601a      	str	r2, [r3, #0]

  /* Init the DFSDM Filter */
  if (HAL_DFSDM_FilterInit(&BSP_AUDIO_hDfsdmLeftFilter) != HAL_OK)
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80015a6:	f001 fbff 	bl	8002da8 <HAL_DFSDM_FilterInit>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <AUDIO_DFSDMx_Init+0x23c>
  {
    return AUDIO_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e00a      	b.n	80015ca <AUDIO_DFSDMx_Init+0x252>
  }

  /* Configure regular channel */
  if (HAL_DFSDM_FilterConfigRegChannel(&BSP_AUDIO_hDfsdmLeftFilter,
 80015b4:	2201      	movs	r2, #1
 80015b6:	490b      	ldr	r1, [pc, #44]	; (80015e4 <AUDIO_DFSDMx_Init+0x26c>)
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <AUDIO_DFSDMx_Init+0x264>)
 80015ba:	f001 fccf 	bl	8002f5c <HAL_DFSDM_FilterConfigRegChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <AUDIO_DFSDMx_Init+0x250>
                                       DFSDM_CHANNEL_2,
                                       DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
  {
    return AUDIO_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <AUDIO_DFSDMx_Init+0x252>
  }

  return AUDIO_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	2000011c 	.word	0x2000011c
 80015d8:	40016040 	.word	0x40016040
 80015dc:	2000323c 	.word	0x2000323c
 80015e0:	40016100 	.word	0x40016100
 80015e4:	00020004 	.word	0x00020004

080015e8 <HAL_DFSDM_ChannelMspInit>:
  * @brief  Initializes the DFSDM channel MSP.
  * @param  hdfsdm_channel : DFSDM channel handle.
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable DFSDM clock */
  AUDIO_DFSDMx_CLK_ENABLE();
 80015f0:	4a16      	ldr	r2, [pc, #88]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 80015f2:	4b16      	ldr	r3, [pc, #88]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 80015f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015fa:	6613      	str	r3, [r2, #96]	; 0x60
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 80015fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001600:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	693b      	ldr	r3, [r7, #16]

  /* Enable GPIO clock */
  AUDIO_DFSDMx_CKOUT_DMIC_DATIN_GPIO_CLK_ENABLE();
 8001608:	4a10      	ldr	r2, [pc, #64]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 800160a:	4b10      	ldr	r3, [pc, #64]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160e:	f043 0310 	orr.w	r3, r3, #16
 8001612:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001614:	4b0d      	ldr	r3, [pc, #52]	; (800164c <HAL_DFSDM_ChannelMspInit+0x64>)
 8001616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	68fb      	ldr	r3, [r7, #12]

  /* DFSDM pins configuration: DFSDM_CKOUT, DMIC_DATIN pins ------------------*/
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_CKOUT_PIN | AUDIO_DFSDMx_DMIC_DATIN_PIN;
 8001620:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_CKOUT_DMIC_DATIN_AF;
 8001632:	2306      	movs	r3, #6
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AUDIO_DFSDMx_CKOUT_DMIC_DATIN_GPIO_PORT, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <HAL_DFSDM_ChannelMspInit+0x68>)
 800163e:	f002 f8cf 	bl	80037e0 <HAL_GPIO_Init>
}
 8001642:	bf00      	nop
 8001644:	3728      	adds	r7, #40	; 0x28
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40021000 	.word	0x40021000
 8001650:	48001000 	.word	0x48001000

08001654 <HAL_DFSDM_FilterMspInit>:
  * @brief  Initializes the DFSDM filter MSP.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Enable DFSDM clock */
  AUDIO_DFSDMx_CLK_ENABLE();
 800165c:	4a27      	ldr	r2, [pc, #156]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 800165e:	4b27      	ldr	r3, [pc, #156]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 8001660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001662:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001666:	6613      	str	r3, [r2, #96]	; 0x60
 8001668:	4b24      	ldr	r3, [pc, #144]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 800166a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800166c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DMA clock */
  AUDIO_DFSDMx_DMAx_CLK_ENABLE();
 8001674:	4a21      	ldr	r2, [pc, #132]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 8001676:	4b21      	ldr	r3, [pc, #132]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 8001678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	6493      	str	r3, [r2, #72]	; 0x48
 8001680:	4b1e      	ldr	r3, [pc, #120]	; (80016fc <HAL_DFSDM_FilterMspInit+0xa8>)
 8001682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]

  /* Configure the hAudioIn.hDmaDfsdmLeft handle parameters */
  hAudioIn.hDmaDfsdmLeft.Init.Request             = DMA_REQUEST_0;
 800168c:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 800168e:	2200      	movs	r2, #0
 8001690:	63da      	str	r2, [r3, #60]	; 0x3c
  hAudioIn.hDmaDfsdmLeft.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001692:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 8001694:	2200      	movs	r2, #0
 8001696:	641a      	str	r2, [r3, #64]	; 0x40
  hAudioIn.hDmaDfsdmLeft.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001698:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 800169a:	2200      	movs	r2, #0
 800169c:	645a      	str	r2, [r3, #68]	; 0x44
  hAudioIn.hDmaDfsdmLeft.Init.MemInc              = DMA_MINC_ENABLE;
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016a0:	2280      	movs	r2, #128	; 0x80
 80016a2:	649a      	str	r2, [r3, #72]	; 0x48
  hAudioIn.hDmaDfsdmLeft.Init.PeriphDataAlignment = AUDIO_DFSDMx_DMAx_PERIPH_DATA_SIZE;
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016aa:	64da      	str	r2, [r3, #76]	; 0x4c
  hAudioIn.hDmaDfsdmLeft.Init.MemDataAlignment    = AUDIO_DFSDMx_DMAx_MEM_DATA_SIZE;
 80016ac:	4b14      	ldr	r3, [pc, #80]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016b2:	651a      	str	r2, [r3, #80]	; 0x50
  hAudioIn.hDmaDfsdmLeft.Init.Mode                = DMA_CIRCULAR;
 80016b4:	4b12      	ldr	r3, [pc, #72]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016b6:	2220      	movs	r2, #32
 80016b8:	655a      	str	r2, [r3, #84]	; 0x54
  hAudioIn.hDmaDfsdmLeft.Init.Priority            = DMA_PRIORITY_HIGH;
 80016ba:	4b11      	ldr	r3, [pc, #68]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016c0:	659a      	str	r2, [r3, #88]	; 0x58

  hAudioIn.hDmaDfsdmLeft.Instance               = AUDIO_DFSDMx_DMAx_LEFT_CHANNEL;
 80016c2:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016c4:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <HAL_DFSDM_FilterMspInit+0xb0>)
 80016c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Associate the DMA handle */
  __HAL_LINKDMA(hdfsdm_filter, hdmaReg, hAudioIn.hDmaDfsdmLeft);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a0f      	ldr	r2, [pc, #60]	; (8001708 <HAL_DFSDM_FilterMspInit+0xb4>)
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28
 80016ce:	4a0c      	ldr	r2, [pc, #48]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6613      	str	r3, [r2, #96]	; 0x60

  /* Reset DMA handle state */
  __HAL_DMA_RESET_HANDLE_STATE(&hAudioIn.hDmaDfsdmLeft);
 80016d4:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <HAL_DFSDM_FilterMspInit+0xac>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Configure the DMA Channel */
  HAL_DMA_Init(&hAudioIn.hDmaDfsdmLeft);
 80016dc:	480a      	ldr	r0, [pc, #40]	; (8001708 <HAL_DFSDM_FilterMspInit+0xb4>)
 80016de:	f001 fddd 	bl	800329c <HAL_DMA_Init>

  /* DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_DFSDMx_DMAx_LEFT_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2105      	movs	r1, #5
 80016e6:	200e      	movs	r0, #14
 80016e8:	f001 fa2f 	bl	8002b4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_DFSDMx_DMAx_LEFT_IRQ);
 80016ec:	200e      	movs	r0, #14
 80016ee:	f001 fa48 	bl	8002b82 <HAL_NVIC_EnableIRQ>
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
 8001700:	2000011c 	.word	0x2000011c
 8001704:	40020044 	.word	0x40020044
 8001708:	20000154 	.word	0x20000154

0800170c <AUDIO_SAIPLLConfig>:
  * @note   The SAI PLL input clock must be configured in the user application.
  *         The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input clock runs at 8 MHz.
  */
static uint8_t AUDIO_SAIPLLConfig(uint32_t Frequency)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b0a4      	sub	sp, #144	; 0x90
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef RCC_ExCLKInitStruct;

  /* Retrieve actual RCC configuration */
  HAL_RCCEx_GetPeriphCLKConfig(&RCC_ExCLKInitStruct);
 8001714:	f107 0308 	add.w	r3, r7, #8
 8001718:	4618      	mov	r0, r3
 800171a:	f005 f8b7 	bl	800688c <HAL_RCCEx_GetPeriphCLKConfig>

  if ((Frequency == AUDIO_FREQUENCY_11K)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001724:	4293      	cmp	r3, r2
 8001726:	d009      	beq.n	800173c <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_22K)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f245 6222 	movw	r2, #22050	; 0x5622
 800172e:	4293      	cmp	r3, r2
 8001730:	d004      	beq.n	800173c <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_44K))
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001738:	4293      	cmp	r3, r2
 800173a:	d10c      	bne.n	8001756 <AUDIO_SAIPLLConfig+0x4a>
  {
    /* Configure PLLSAI prescalers */
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 24 = VCO_192M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 192/17 = 11.294 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 800173c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001740:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 24;
 8001742:	2318      	movs	r3, #24
 8001744:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 17;
 8001746:	2311      	movs	r3, #17
 8001748:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800174a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001750:	2300      	movs	r3, #0
 8001752:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001754:	e00b      	b.n	800176e <AUDIO_SAIPLLConfig+0x62>
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 43 = VCO_344M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 344/7 = 49.142 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 8001756:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800175a:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 43;
 800175c:	232b      	movs	r3, #43	; 0x2b
 800175e:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 7;
 8001760:	2307      	movs	r3, #7
 8001762:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001764:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 800176a:	2300      	movs	r3, #0
 800176c:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct) != HAL_OK)
 800176e:	f107 0308 	add.w	r3, r7, #8
 8001772:	4618      	mov	r0, r3
 8001774:	f004 fda6 	bl	80062c4 <HAL_RCCEx_PeriphCLKConfig>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <AUDIO_SAIPLLConfig+0x76>
  {
    return AUDIO_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <AUDIO_SAIPLLConfig+0x78>
  }

  return AUDIO_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3790      	adds	r7, #144	; 0x90
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 8001792:	4a1a      	ldr	r2, [pc, #104]	; (80017fc <BSP_LCD_GLASS_Init+0x70>)
 8001794:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 8001798:	2200      	movs	r2, #0
 800179a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 800179e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80017a2:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80017aa:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017ac:	2240      	movs	r2, #64	; 0x40
 80017ae:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017b8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80017bc:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017c6:	2240      	movs	r2, #64	; 0x40
 80017c8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017dc:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80017e4:	4804      	ldr	r0, [pc, #16]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017e6:	f000 f843 	bl	8001870 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80017ea:	4803      	ldr	r0, [pc, #12]	; (80017f8 <BSP_LCD_GLASS_Init+0x6c>)
 80017ec:	f003 f804 	bl	80047f8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80017f0:	f000 f834 	bl	800185c <BSP_LCD_GLASS_Clear>
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20003324 	.word	0x20003324
 80017fc:	40002400 	.word	0x40002400

08001800 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001808:	2300      	movs	r3, #0
 800180a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800180c:	e00b      	b.n	8001826 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	2200      	movs	r2, #0
 8001812:	2100      	movs	r1, #0
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f9b9 	bl	8001b8c <WriteChar>

    /* Point on the next character */
    ptr++;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3301      	adds	r3, #1
 800181e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	3301      	adds	r3, #1
 8001824:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	bf14      	ite	ne
 800182e:	2301      	movne	r3, #1
 8001830:	2300      	moveq	r3, #0
 8001832:	b2da      	uxtb	r2, r3
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	2b05      	cmp	r3, #5
 8001838:	bf94      	ite	ls
 800183a:	2301      	movls	r3, #1
 800183c:	2300      	movhi	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	4013      	ands	r3, r2
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1e2      	bne.n	800180e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001848:	4803      	ldr	r0, [pc, #12]	; (8001858 <BSP_LCD_GLASS_DisplayString+0x58>)
 800184a:	f003 f94a 	bl	8004ae2 <HAL_LCD_UpdateDisplayRequest>
}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20003324 	.word	0x20003324

0800185c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001860:	4802      	ldr	r0, [pc, #8]	; (800186c <BSP_LCD_GLASS_Clear+0x10>)
 8001862:	f003 f8e4 	bl	8004a2e <HAL_LCD_Clear>
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20003324 	.word	0x20003324

08001870 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0c0      	sub	sp, #256	; 0x100
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001878:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001888:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800188c:	2244      	movs	r2, #68	; 0x44
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f006 ff2b 	bl	80086ec <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	2288      	movs	r2, #136	; 0x88
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f006 ff24 	bl	80086ec <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a4:	4a51      	ldr	r2, [pc, #324]	; (80019ec <LCD_MspInit+0x17c>)
 80018a6:	4b51      	ldr	r3, [pc, #324]	; (80019ec <LCD_MspInit+0x17c>)
 80018a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ae:	6593      	str	r3, [r2, #88]	; 0x58
 80018b0:	4b4e      	ldr	r3, [pc, #312]	; (80019ec <LCD_MspInit+0x17c>)
 80018b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b8:	61fb      	str	r3, [r7, #28]
 80018ba:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80018bc:	2304      	movs	r3, #4
 80018be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80018ce:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80018d2:	4618      	mov	r0, r3
 80018d4:	f003 ff36 	bl	8005744 <HAL_RCC_OscConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d000      	beq.n	80018e0 <LCD_MspInit+0x70>
  {
    while (1);
 80018de:	e7fe      	b.n	80018de <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018e4:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80018ee:	f107 0320 	add.w	r3, r7, #32
 80018f2:	4618      	mov	r0, r3
 80018f4:	f004 fce6 	bl	80062c4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f8:	4a3c      	ldr	r2, [pc, #240]	; (80019ec <LCD_MspInit+0x17c>)
 80018fa:	4b3c      	ldr	r3, [pc, #240]	; (80019ec <LCD_MspInit+0x17c>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001904:	4b39      	ldr	r3, [pc, #228]	; (80019ec <LCD_MspInit+0x17c>)
 8001906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001910:	4a36      	ldr	r2, [pc, #216]	; (80019ec <LCD_MspInit+0x17c>)
 8001912:	4b36      	ldr	r3, [pc, #216]	; (80019ec <LCD_MspInit+0x17c>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800191c:	4b33      	ldr	r3, [pc, #204]	; (80019ec <LCD_MspInit+0x17c>)
 800191e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001928:	4a30      	ldr	r2, [pc, #192]	; (80019ec <LCD_MspInit+0x17c>)
 800192a:	4b30      	ldr	r3, [pc, #192]	; (80019ec <LCD_MspInit+0x17c>)
 800192c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <LCD_MspInit+0x17c>)
 8001936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001938:	f003 0304 	and.w	r3, r3, #4
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001940:	4a2a      	ldr	r2, [pc, #168]	; (80019ec <LCD_MspInit+0x17c>)
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <LCD_MspInit+0x17c>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001946:	f043 0308 	orr.w	r3, r3, #8
 800194a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800194c:	4b27      	ldr	r3, [pc, #156]	; (80019ec <LCD_MspInit+0x17c>)
 800194e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001958:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800195c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001960:	2302      	movs	r3, #2
 8001962:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800196c:	2303      	movs	r3, #3
 800196e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001972:	230b      	movs	r3, #11
 8001974:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001978:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001982:	f001 ff2d 	bl	80037e0 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001986:	f24f 2333 	movw	r3, #62003	; 0xf233
 800198a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800198e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001992:	4619      	mov	r1, r3
 8001994:	4816      	ldr	r0, [pc, #88]	; (80019f0 <LCD_MspInit+0x180>)
 8001996:	f001 ff23 	bl	80037e0 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800199a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800199e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80019a2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80019a6:	4619      	mov	r1, r3
 80019a8:	4812      	ldr	r0, [pc, #72]	; (80019f4 <LCD_MspInit+0x184>)
 80019aa:	f001 ff19 	bl	80037e0 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80019ae:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80019b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80019b6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80019ba:	4619      	mov	r1, r3
 80019bc:	480e      	ldr	r0, [pc, #56]	; (80019f8 <LCD_MspInit+0x188>)
 80019be:	f001 ff0f 	bl	80037e0 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80019c2:	2002      	movs	r0, #2
 80019c4:	f000 ffb4 	bl	8002930 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80019c8:	4a08      	ldr	r2, [pc, #32]	; (80019ec <LCD_MspInit+0x17c>)
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <LCD_MspInit+0x17c>)
 80019cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019d2:	6593      	str	r3, [r2, #88]	; 0x58
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <LCD_MspInit+0x17c>)
 80019d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
}
 80019e0:	bf00      	nop
 80019e2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000
 80019f0:	48000400 	.word	0x48000400
 80019f4:	48000800 	.word	0x48000800
 80019f8:	48000c00 	.word	0x48000c00

080019fc <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	737b      	strb	r3, [r7, #13]
 8001a14:	2300      	movs	r3, #0
 8001a16:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b2f      	cmp	r3, #47	; 0x2f
 8001a1e:	d04d      	beq.n	8001abc <Convert+0xc0>
 8001a20:	2b2f      	cmp	r3, #47	; 0x2f
 8001a22:	dc11      	bgt.n	8001a48 <Convert+0x4c>
 8001a24:	2b29      	cmp	r3, #41	; 0x29
 8001a26:	d02e      	beq.n	8001a86 <Convert+0x8a>
 8001a28:	2b29      	cmp	r3, #41	; 0x29
 8001a2a:	dc06      	bgt.n	8001a3a <Convert+0x3e>
 8001a2c:	2b25      	cmp	r3, #37	; 0x25
 8001a2e:	d04c      	beq.n	8001aca <Convert+0xce>
 8001a30:	2b28      	cmp	r3, #40	; 0x28
 8001a32:	d025      	beq.n	8001a80 <Convert+0x84>
 8001a34:	2b20      	cmp	r3, #32
 8001a36:	d01c      	beq.n	8001a72 <Convert+0x76>
 8001a38:	e057      	b.n	8001aea <Convert+0xee>
 8001a3a:	2b2b      	cmp	r3, #43	; 0x2b
 8001a3c:	d03a      	beq.n	8001ab4 <Convert+0xb8>
 8001a3e:	2b2b      	cmp	r3, #43	; 0x2b
 8001a40:	db1a      	blt.n	8001a78 <Convert+0x7c>
 8001a42:	2b2d      	cmp	r3, #45	; 0x2d
 8001a44:	d032      	beq.n	8001aac <Convert+0xb0>
 8001a46:	e050      	b.n	8001aea <Convert+0xee>
 8001a48:	2b6d      	cmp	r3, #109	; 0x6d
 8001a4a:	d023      	beq.n	8001a94 <Convert+0x98>
 8001a4c:	2b6d      	cmp	r3, #109	; 0x6d
 8001a4e:	dc04      	bgt.n	8001a5a <Convert+0x5e>
 8001a50:	2b39      	cmp	r3, #57	; 0x39
 8001a52:	dd42      	ble.n	8001ada <Convert+0xde>
 8001a54:	2b64      	cmp	r3, #100	; 0x64
 8001a56:	d019      	beq.n	8001a8c <Convert+0x90>
 8001a58:	e047      	b.n	8001aea <Convert+0xee>
 8001a5a:	2bb0      	cmp	r3, #176	; 0xb0
 8001a5c:	d031      	beq.n	8001ac2 <Convert+0xc6>
 8001a5e:	2bb0      	cmp	r3, #176	; 0xb0
 8001a60:	dc02      	bgt.n	8001a68 <Convert+0x6c>
 8001a62:	2b6e      	cmp	r3, #110	; 0x6e
 8001a64:	d01a      	beq.n	8001a9c <Convert+0xa0>
 8001a66:	e040      	b.n	8001aea <Convert+0xee>
 8001a68:	2bb5      	cmp	r3, #181	; 0xb5
 8001a6a:	d01b      	beq.n	8001aa4 <Convert+0xa8>
 8001a6c:	2bff      	cmp	r3, #255	; 0xff
 8001a6e:	d030      	beq.n	8001ad2 <Convert+0xd6>
 8001a70:	e03b      	b.n	8001aea <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8001a72:	2300      	movs	r3, #0
 8001a74:	81fb      	strh	r3, [r7, #14]
      break;
 8001a76:	e057      	b.n	8001b28 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8001a78:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001a7c:	81fb      	strh	r3, [r7, #14]
      break;
 8001a7e:	e053      	b.n	8001b28 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001a80:	2328      	movs	r3, #40	; 0x28
 8001a82:	81fb      	strh	r3, [r7, #14]
      break;
 8001a84:	e050      	b.n	8001b28 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001a86:	2311      	movs	r3, #17
 8001a88:	81fb      	strh	r3, [r7, #14]
      break;
 8001a8a:	e04d      	b.n	8001b28 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8001a8c:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001a90:	81fb      	strh	r3, [r7, #14]
      break;
 8001a92:	e049      	b.n	8001b28 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8001a94:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001a98:	81fb      	strh	r3, [r7, #14]
      break;
 8001a9a:	e045      	b.n	8001b28 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8001a9c:	f242 2310 	movw	r3, #8720	; 0x2210
 8001aa0:	81fb      	strh	r3, [r7, #14]
      break;
 8001aa2:	e041      	b.n	8001b28 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8001aa4:	f246 0384 	movw	r3, #24708	; 0x6084
 8001aa8:	81fb      	strh	r3, [r7, #14]
      break;
 8001aaa:	e03d      	b.n	8001b28 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8001aac:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ab0:	81fb      	strh	r3, [r7, #14]
      break;
 8001ab2:	e039      	b.n	8001b28 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8001ab4:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001ab8:	81fb      	strh	r3, [r7, #14]
      break;
 8001aba:	e035      	b.n	8001b28 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8001abc:	23c0      	movs	r3, #192	; 0xc0
 8001abe:	81fb      	strh	r3, [r7, #14]
      break;
 8001ac0:	e032      	b.n	8001b28 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8001ac2:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001ac6:	81fb      	strh	r3, [r7, #14]
      break;
 8001ac8:	e02e      	b.n	8001b28 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8001aca:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001ace:	81fb      	strh	r3, [r7, #14]
      break;
 8001ad0:	e02a      	b.n	8001b28 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8001ad2:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001ad6:	81fb      	strh	r3, [r7, #14]
      break ;
 8001ad8:	e026      	b.n	8001b28 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	3b30      	subs	r3, #48	; 0x30
 8001ae0:	4a27      	ldr	r2, [pc, #156]	; (8001b80 <Convert+0x184>)
 8001ae2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ae6:	81fb      	strh	r3, [r7, #14]
      break;
 8001ae8:	e01e      	b.n	8001b28 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b5a      	cmp	r3, #90	; 0x5a
 8001af0:	d80a      	bhi.n	8001b08 <Convert+0x10c>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b40      	cmp	r3, #64	; 0x40
 8001af8:	d906      	bls.n	8001b08 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	3b41      	subs	r3, #65	; 0x41
 8001b00:	4a20      	ldr	r2, [pc, #128]	; (8001b84 <Convert+0x188>)
 8001b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b06:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b7a      	cmp	r3, #122	; 0x7a
 8001b0e:	d80a      	bhi.n	8001b26 <Convert+0x12a>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b60      	cmp	r3, #96	; 0x60
 8001b16:	d906      	bls.n	8001b26 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	3b61      	subs	r3, #97	; 0x61
 8001b1e:	4a19      	ldr	r2, [pc, #100]	; (8001b84 <Convert+0x188>)
 8001b20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b24:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001b26:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001b28:	78fb      	ldrb	r3, [r7, #3]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d103      	bne.n	8001b36 <Convert+0x13a>
  {
    ch |= 0x0002;
 8001b2e:	89fb      	ldrh	r3, [r7, #14]
 8001b30:	f043 0302 	orr.w	r3, r3, #2
 8001b34:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8001b36:	78bb      	ldrb	r3, [r7, #2]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d103      	bne.n	8001b44 <Convert+0x148>
  {
    ch |= 0x0020;
 8001b3c:	89fb      	ldrh	r3, [r7, #14]
 8001b3e:	f043 0320 	orr.w	r3, r3, #32
 8001b42:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001b44:	230c      	movs	r3, #12
 8001b46:	737b      	strb	r3, [r7, #13]
 8001b48:	2300      	movs	r3, #0
 8001b4a:	733b      	strb	r3, [r7, #12]
 8001b4c:	e00f      	b.n	8001b6e <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001b4e:	7b3b      	ldrb	r3, [r7, #12]
 8001b50:	89f9      	ldrh	r1, [r7, #14]
 8001b52:	7b7a      	ldrb	r2, [r7, #13]
 8001b54:	fa41 f202 	asr.w	r2, r1, r2
 8001b58:	f002 020f 	and.w	r2, r2, #15
 8001b5c:	490a      	ldr	r1, [pc, #40]	; (8001b88 <Convert+0x18c>)
 8001b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001b62:	7b7b      	ldrb	r3, [r7, #13]
 8001b64:	3b04      	subs	r3, #4
 8001b66:	737b      	strb	r3, [r7, #13]
 8001b68:	7b3b      	ldrb	r3, [r7, #12]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	733b      	strb	r3, [r7, #12]
 8001b6e:	7b3b      	ldrb	r3, [r7, #12]
 8001b70:	2b03      	cmp	r3, #3
 8001b72:	d9ec      	bls.n	8001b4e <Convert+0x152>
  }
}
 8001b74:	bf00      	nop
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	080088b0 	.word	0x080088b0
 8001b84:	0800887c 	.word	0x0800887c
 8001b88:	20003314 	.word	0x20003314

08001b8c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	4608      	mov	r0, r1
 8001b96:	4611      	mov	r1, r2
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	70fb      	strb	r3, [r7, #3]
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	70bb      	strb	r3, [r7, #2]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8001baa:	78ba      	ldrb	r2, [r7, #2]
 8001bac:	78fb      	ldrb	r3, [r7, #3]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f7ff ff23 	bl	80019fc <Convert>

  switch (Position)
 8001bb6:	787b      	ldrb	r3, [r7, #1]
 8001bb8:	2b05      	cmp	r3, #5
 8001bba:	f200 835b 	bhi.w	8002274 <WriteChar+0x6e8>
 8001bbe:	a201      	add	r2, pc, #4	; (adr r2, 8001bc4 <WriteChar+0x38>)
 8001bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc4:	08001bdd 	.word	0x08001bdd
 8001bc8:	08001cd7 	.word	0x08001cd7
 8001bcc:	08001df1 	.word	0x08001df1
 8001bd0:	08001ef3 	.word	0x08001ef3
 8001bd4:	08002021 	.word	0x08002021
 8001bd8:	0800216b 	.word	0x0800216b
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001bdc:	4b80      	ldr	r3, [pc, #512]	; (8001de0 <WriteChar+0x254>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	f003 0210 	and.w	r2, r3, #16
 8001be6:	4b7e      	ldr	r3, [pc, #504]	; (8001de0 <WriteChar+0x254>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	085b      	lsrs	r3, r3, #1
 8001bec:	05db      	lsls	r3, r3, #23
 8001bee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bf2:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001bf4:	4b7a      	ldr	r3, [pc, #488]	; (8001de0 <WriteChar+0x254>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	089b      	lsrs	r3, r3, #2
 8001bfa:	059b      	lsls	r3, r3, #22
 8001bfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c00:	431a      	orrs	r2, r3
 8001c02:	4b77      	ldr	r3, [pc, #476]	; (8001de0 <WriteChar+0x254>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4a74      	ldr	r2, [pc, #464]	; (8001de4 <WriteChar+0x258>)
 8001c12:	2100      	movs	r1, #0
 8001c14:	4874      	ldr	r0, [pc, #464]	; (8001de8 <WriteChar+0x25c>)
 8001c16:	f002 feab 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c1a:	4b71      	ldr	r3, [pc, #452]	; (8001de0 <WriteChar+0x254>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	f003 0210 	and.w	r2, r3, #16
 8001c24:	4b6e      	ldr	r3, [pc, #440]	; (8001de0 <WriteChar+0x254>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	085b      	lsrs	r3, r3, #1
 8001c2a:	05db      	lsls	r3, r3, #23
 8001c2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c30:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001c32:	4b6b      	ldr	r3, [pc, #428]	; (8001de0 <WriteChar+0x254>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	089b      	lsrs	r3, r3, #2
 8001c38:	059b      	lsls	r3, r3, #22
 8001c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	4b67      	ldr	r3, [pc, #412]	; (8001de0 <WriteChar+0x254>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4a65      	ldr	r2, [pc, #404]	; (8001de4 <WriteChar+0x258>)
 8001c50:	2102      	movs	r1, #2
 8001c52:	4865      	ldr	r0, [pc, #404]	; (8001de8 <WriteChar+0x25c>)
 8001c54:	f002 fe8c 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c58:	4b61      	ldr	r3, [pc, #388]	; (8001de0 <WriteChar+0x254>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	f003 0210 	and.w	r2, r3, #16
 8001c62:	4b5f      	ldr	r3, [pc, #380]	; (8001de0 <WriteChar+0x254>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	085b      	lsrs	r3, r3, #1
 8001c68:	05db      	lsls	r3, r3, #23
 8001c6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c6e:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001c70:	4b5b      	ldr	r3, [pc, #364]	; (8001de0 <WriteChar+0x254>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	089b      	lsrs	r3, r3, #2
 8001c76:	059b      	lsls	r3, r3, #22
 8001c78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	4b58      	ldr	r3, [pc, #352]	; (8001de0 <WriteChar+0x254>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4a55      	ldr	r2, [pc, #340]	; (8001de4 <WriteChar+0x258>)
 8001c8e:	2104      	movs	r1, #4
 8001c90:	4855      	ldr	r0, [pc, #340]	; (8001de8 <WriteChar+0x25c>)
 8001c92:	f002 fe6d 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001c96:	4b52      	ldr	r3, [pc, #328]	; (8001de0 <WriteChar+0x254>)
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	011b      	lsls	r3, r3, #4
 8001c9c:	f003 0210 	and.w	r2, r3, #16
 8001ca0:	4b4f      	ldr	r3, [pc, #316]	; (8001de0 <WriteChar+0x254>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	085b      	lsrs	r3, r3, #1
 8001ca6:	05db      	lsls	r3, r3, #23
 8001ca8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001cac:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001cae:	4b4c      	ldr	r3, [pc, #304]	; (8001de0 <WriteChar+0x254>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	059b      	lsls	r3, r3, #22
 8001cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	4b48      	ldr	r3, [pc, #288]	; (8001de0 <WriteChar+0x254>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4a46      	ldr	r2, [pc, #280]	; (8001de4 <WriteChar+0x258>)
 8001ccc:	2106      	movs	r1, #6
 8001cce:	4846      	ldr	r0, [pc, #280]	; (8001de8 <WriteChar+0x25c>)
 8001cd0:	f002 fe4e 	bl	8004970 <HAL_LCD_Write>
      break;
 8001cd4:	e2cf      	b.n	8002276 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001cd6:	4b42      	ldr	r3, [pc, #264]	; (8001de0 <WriteChar+0x254>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	019b      	lsls	r3, r3, #6
 8001cdc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001ce0:	4b3f      	ldr	r3, [pc, #252]	; (8001de0 <WriteChar+0x254>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	085b      	lsrs	r3, r3, #1
 8001ce6:	035b      	lsls	r3, r3, #13
 8001ce8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cec:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001cee:	4b3c      	ldr	r3, [pc, #240]	; (8001de0 <WriteChar+0x254>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	089b      	lsrs	r3, r3, #2
 8001cf4:	031b      	lsls	r3, r3, #12
 8001cf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	4b38      	ldr	r3, [pc, #224]	; (8001de0 <WriteChar+0x254>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	08db      	lsrs	r3, r3, #3
 8001d02:	015b      	lsls	r3, r3, #5
 8001d04:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4a37      	ldr	r2, [pc, #220]	; (8001dec <WriteChar+0x260>)
 8001d10:	2100      	movs	r1, #0
 8001d12:	4835      	ldr	r0, [pc, #212]	; (8001de8 <WriteChar+0x25c>)
 8001d14:	f002 fe2c 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d18:	4b31      	ldr	r3, [pc, #196]	; (8001de0 <WriteChar+0x254>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	019b      	lsls	r3, r3, #6
 8001d1e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001d22:	4b2f      	ldr	r3, [pc, #188]	; (8001de0 <WriteChar+0x254>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	085b      	lsrs	r3, r3, #1
 8001d28:	035b      	lsls	r3, r3, #13
 8001d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d2e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001d30:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <WriteChar+0x254>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	089b      	lsrs	r3, r3, #2
 8001d36:	031b      	lsls	r3, r3, #12
 8001d38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	4b28      	ldr	r3, [pc, #160]	; (8001de0 <WriteChar+0x254>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	08db      	lsrs	r3, r3, #3
 8001d44:	015b      	lsls	r3, r3, #5
 8001d46:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4a26      	ldr	r2, [pc, #152]	; (8001dec <WriteChar+0x260>)
 8001d52:	2102      	movs	r1, #2
 8001d54:	4824      	ldr	r0, [pc, #144]	; (8001de8 <WriteChar+0x25c>)
 8001d56:	f002 fe0b 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <WriteChar+0x254>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	019b      	lsls	r3, r3, #6
 8001d60:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001d64:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <WriteChar+0x254>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	085b      	lsrs	r3, r3, #1
 8001d6a:	035b      	lsls	r3, r3, #13
 8001d6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d70:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001d72:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <WriteChar+0x254>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	089b      	lsrs	r3, r3, #2
 8001d78:	031b      	lsls	r3, r3, #12
 8001d7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <WriteChar+0x254>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	08db      	lsrs	r3, r3, #3
 8001d86:	015b      	lsls	r3, r3, #5
 8001d88:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	4a16      	ldr	r2, [pc, #88]	; (8001dec <WriteChar+0x260>)
 8001d94:	2104      	movs	r1, #4
 8001d96:	4814      	ldr	r0, [pc, #80]	; (8001de8 <WriteChar+0x25c>)
 8001d98:	f002 fdea 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001d9c:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <WriteChar+0x254>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	019b      	lsls	r3, r3, #6
 8001da2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <WriteChar+0x254>)
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	085b      	lsrs	r3, r3, #1
 8001dac:	035b      	lsls	r3, r3, #13
 8001dae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001db2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001db4:	4b0a      	ldr	r3, [pc, #40]	; (8001de0 <WriteChar+0x254>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	089b      	lsrs	r3, r3, #2
 8001dba:	031b      	lsls	r3, r3, #12
 8001dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <WriteChar+0x254>)
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	08db      	lsrs	r3, r3, #3
 8001dc8:	015b      	lsls	r3, r3, #5
 8001dca:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4a05      	ldr	r2, [pc, #20]	; (8001dec <WriteChar+0x260>)
 8001dd6:	2106      	movs	r1, #6
 8001dd8:	4803      	ldr	r0, [pc, #12]	; (8001de8 <WriteChar+0x25c>)
 8001dda:	f002 fdc9 	bl	8004970 <HAL_LCD_Write>
      break;
 8001dde:	e24a      	b.n	8002276 <WriteChar+0x6ea>
 8001de0:	20003314 	.word	0x20003314
 8001de4:	ff3fffe7 	.word	0xff3fffe7
 8001de8:	20003324 	.word	0x20003324
 8001dec:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001df0:	4b88      	ldr	r3, [pc, #544]	; (8002014 <WriteChar+0x488>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	03db      	lsls	r3, r3, #15
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b86      	ldr	r3, [pc, #536]	; (8002014 <WriteChar+0x488>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	085b      	lsrs	r3, r3, #1
 8001dfe:	075b      	lsls	r3, r3, #29
 8001e00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e04:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001e06:	4b83      	ldr	r3, [pc, #524]	; (8002014 <WriteChar+0x488>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	089b      	lsrs	r3, r3, #2
 8001e0c:	071b      	lsls	r3, r3, #28
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e12:	431a      	orrs	r2, r3
 8001e14:	4b7f      	ldr	r3, [pc, #508]	; (8002014 <WriteChar+0x488>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	08db      	lsrs	r3, r3, #3
 8001e1a:	039b      	lsls	r3, r3, #14
 8001e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4a7c      	ldr	r2, [pc, #496]	; (8002018 <WriteChar+0x48c>)
 8001e28:	2100      	movs	r1, #0
 8001e2a:	487c      	ldr	r0, [pc, #496]	; (800201c <WriteChar+0x490>)
 8001e2c:	f002 fda0 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001e30:	4b78      	ldr	r3, [pc, #480]	; (8002014 <WriteChar+0x488>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	03db      	lsls	r3, r3, #15
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	4b76      	ldr	r3, [pc, #472]	; (8002014 <WriteChar+0x488>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	085b      	lsrs	r3, r3, #1
 8001e3e:	075b      	lsls	r3, r3, #29
 8001e40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e44:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001e46:	4b73      	ldr	r3, [pc, #460]	; (8002014 <WriteChar+0x488>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	089b      	lsrs	r3, r3, #2
 8001e4c:	071b      	lsls	r3, r3, #28
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e52:	431a      	orrs	r2, r3
 8001e54:	4b6f      	ldr	r3, [pc, #444]	; (8002014 <WriteChar+0x488>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	08db      	lsrs	r3, r3, #3
 8001e5a:	039b      	lsls	r3, r3, #14
 8001e5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4a6c      	ldr	r2, [pc, #432]	; (8002018 <WriteChar+0x48c>)
 8001e68:	2102      	movs	r1, #2
 8001e6a:	486c      	ldr	r0, [pc, #432]	; (800201c <WriteChar+0x490>)
 8001e6c:	f002 fd80 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001e70:	4b68      	ldr	r3, [pc, #416]	; (8002014 <WriteChar+0x488>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	03db      	lsls	r3, r3, #15
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	4b66      	ldr	r3, [pc, #408]	; (8002014 <WriteChar+0x488>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	085b      	lsrs	r3, r3, #1
 8001e7e:	075b      	lsls	r3, r3, #29
 8001e80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e84:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001e86:	4b63      	ldr	r3, [pc, #396]	; (8002014 <WriteChar+0x488>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	089b      	lsrs	r3, r3, #2
 8001e8c:	071b      	lsls	r3, r3, #28
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e92:	431a      	orrs	r2, r3
 8001e94:	4b5f      	ldr	r3, [pc, #380]	; (8002014 <WriteChar+0x488>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	08db      	lsrs	r3, r3, #3
 8001e9a:	039b      	lsls	r3, r3, #14
 8001e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4a5c      	ldr	r2, [pc, #368]	; (8002018 <WriteChar+0x48c>)
 8001ea8:	2104      	movs	r1, #4
 8001eaa:	485c      	ldr	r0, [pc, #368]	; (800201c <WriteChar+0x490>)
 8001eac:	f002 fd60 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001eb0:	4b58      	ldr	r3, [pc, #352]	; (8002014 <WriteChar+0x488>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	03db      	lsls	r3, r3, #15
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	4b56      	ldr	r3, [pc, #344]	; (8002014 <WriteChar+0x488>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	085b      	lsrs	r3, r3, #1
 8001ebe:	075b      	lsls	r3, r3, #29
 8001ec0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ec4:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001ec6:	4b53      	ldr	r3, [pc, #332]	; (8002014 <WriteChar+0x488>)
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	089b      	lsrs	r3, r3, #2
 8001ecc:	071b      	lsls	r3, r3, #28
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	4b4f      	ldr	r3, [pc, #316]	; (8002014 <WriteChar+0x488>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	039b      	lsls	r3, r3, #14
 8001edc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4a4c      	ldr	r2, [pc, #304]	; (8002018 <WriteChar+0x48c>)
 8001ee8:	2106      	movs	r1, #6
 8001eea:	484c      	ldr	r0, [pc, #304]	; (800201c <WriteChar+0x490>)
 8001eec:	f002 fd40 	bl	8004970 <HAL_LCD_Write>
      break;
 8001ef0:	e1c1      	b.n	8002276 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001ef2:	4b48      	ldr	r3, [pc, #288]	; (8002014 <WriteChar+0x488>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	07da      	lsls	r2, r3, #31
 8001ef8:	4b46      	ldr	r3, [pc, #280]	; (8002014 <WriteChar+0x488>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	08db      	lsrs	r3, r3, #3
 8001efe:	079b      	lsls	r3, r3, #30
 8001f00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001f0e:	2100      	movs	r1, #0
 8001f10:	4842      	ldr	r0, [pc, #264]	; (800201c <WriteChar+0x490>)
 8001f12:	f002 fd2d 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001f16:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <WriteChar+0x488>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0202 	and.w	r2, r3, #2
 8001f1e:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <WriteChar+0x488>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	089b      	lsrs	r3, r3, #2
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f06f 0203 	mvn.w	r2, #3
 8001f32:	2101      	movs	r1, #1
 8001f34:	4839      	ldr	r0, [pc, #228]	; (800201c <WriteChar+0x490>)
 8001f36:	f002 fd1b 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001f3a:	4b36      	ldr	r3, [pc, #216]	; (8002014 <WriteChar+0x488>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	07da      	lsls	r2, r3, #31
 8001f40:	4b34      	ldr	r3, [pc, #208]	; (8002014 <WriteChar+0x488>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	08db      	lsrs	r3, r3, #3
 8001f46:	079b      	lsls	r3, r3, #30
 8001f48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001f56:	2102      	movs	r1, #2
 8001f58:	4830      	ldr	r0, [pc, #192]	; (800201c <WriteChar+0x490>)
 8001f5a:	f002 fd09 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001f5e:	4b2d      	ldr	r3, [pc, #180]	; (8002014 <WriteChar+0x488>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0202 	and.w	r2, r3, #2
 8001f66:	4b2b      	ldr	r3, [pc, #172]	; (8002014 <WriteChar+0x488>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	4313      	orrs	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f06f 0203 	mvn.w	r2, #3
 8001f7a:	2103      	movs	r1, #3
 8001f7c:	4827      	ldr	r0, [pc, #156]	; (800201c <WriteChar+0x490>)
 8001f7e:	f002 fcf7 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001f82:	4b24      	ldr	r3, [pc, #144]	; (8002014 <WriteChar+0x488>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	07da      	lsls	r2, r3, #31
 8001f88:	4b22      	ldr	r3, [pc, #136]	; (8002014 <WriteChar+0x488>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	08db      	lsrs	r3, r3, #3
 8001f8e:	079b      	lsls	r3, r3, #30
 8001f90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	481e      	ldr	r0, [pc, #120]	; (800201c <WriteChar+0x490>)
 8001fa2:	f002 fce5 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001fa6:	4b1b      	ldr	r3, [pc, #108]	; (8002014 <WriteChar+0x488>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 0202 	and.w	r2, r3, #2
 8001fae:	4b19      	ldr	r3, [pc, #100]	; (8002014 <WriteChar+0x488>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	089b      	lsrs	r3, r3, #2
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f06f 0203 	mvn.w	r2, #3
 8001fc2:	2105      	movs	r1, #5
 8001fc4:	4815      	ldr	r0, [pc, #84]	; (800201c <WriteChar+0x490>)
 8001fc6:	f002 fcd3 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001fca:	4b12      	ldr	r3, [pc, #72]	; (8002014 <WriteChar+0x488>)
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	07da      	lsls	r2, r3, #31
 8001fd0:	4b10      	ldr	r3, [pc, #64]	; (8002014 <WriteChar+0x488>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	08db      	lsrs	r3, r3, #3
 8001fd6:	079b      	lsls	r3, r3, #30
 8001fd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001fe6:	2106      	movs	r1, #6
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <WriteChar+0x490>)
 8001fea:	f002 fcc1 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <WriteChar+0x488>)
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f003 0202 	and.w	r2, r3, #2
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <WriteChar+0x488>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	089b      	lsrs	r3, r3, #2
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	4313      	orrs	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f06f 0203 	mvn.w	r2, #3
 800200a:	2107      	movs	r1, #7
 800200c:	4803      	ldr	r0, [pc, #12]	; (800201c <WriteChar+0x490>)
 800200e:	f002 fcaf 	bl	8004970 <HAL_LCD_Write>
      break;
 8002012:	e130      	b.n	8002276 <WriteChar+0x6ea>
 8002014:	20003314 	.word	0x20003314
 8002018:	cfff3fff 	.word	0xcfff3fff
 800201c:	20003324 	.word	0x20003324

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002020:	4b97      	ldr	r3, [pc, #604]	; (8002280 <WriteChar+0x6f4>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	085b      	lsrs	r3, r3, #1
 8002026:	065b      	lsls	r3, r3, #25
 8002028:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800202c:	4b94      	ldr	r3, [pc, #592]	; (8002280 <WriteChar+0x6f4>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	089b      	lsrs	r3, r3, #2
 8002032:	061b      	lsls	r3, r3, #24
 8002034:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002038:	4313      	orrs	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002042:	2100      	movs	r1, #0
 8002044:	488f      	ldr	r0, [pc, #572]	; (8002284 <WriteChar+0x6f8>)
 8002046:	f002 fc93 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800204a:	4b8d      	ldr	r3, [pc, #564]	; (8002280 <WriteChar+0x6f4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	f003 0208 	and.w	r2, r3, #8
 8002054:	4b8a      	ldr	r3, [pc, #552]	; (8002280 <WriteChar+0x6f4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	08db      	lsrs	r3, r3, #3
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	4313      	orrs	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f06f 020c 	mvn.w	r2, #12
 800206a:	2101      	movs	r1, #1
 800206c:	4885      	ldr	r0, [pc, #532]	; (8002284 <WriteChar+0x6f8>)
 800206e:	f002 fc7f 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002072:	4b83      	ldr	r3, [pc, #524]	; (8002280 <WriteChar+0x6f4>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	085b      	lsrs	r3, r3, #1
 8002078:	065b      	lsls	r3, r3, #25
 800207a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800207e:	4b80      	ldr	r3, [pc, #512]	; (8002280 <WriteChar+0x6f4>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002094:	2102      	movs	r1, #2
 8002096:	487b      	ldr	r0, [pc, #492]	; (8002284 <WriteChar+0x6f8>)
 8002098:	f002 fc6a 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800209c:	4b78      	ldr	r3, [pc, #480]	; (8002280 <WriteChar+0x6f4>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	f003 0208 	and.w	r2, r3, #8
 80020a6:	4b76      	ldr	r3, [pc, #472]	; (8002280 <WriteChar+0x6f4>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	08db      	lsrs	r3, r3, #3
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	4313      	orrs	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f06f 020c 	mvn.w	r2, #12
 80020bc:	2103      	movs	r1, #3
 80020be:	4871      	ldr	r0, [pc, #452]	; (8002284 <WriteChar+0x6f8>)
 80020c0:	f002 fc56 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80020c4:	4b6e      	ldr	r3, [pc, #440]	; (8002280 <WriteChar+0x6f4>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	085b      	lsrs	r3, r3, #1
 80020ca:	065b      	lsls	r3, r3, #25
 80020cc:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80020d0:	4b6b      	ldr	r3, [pc, #428]	; (8002280 <WriteChar+0x6f4>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	089b      	lsrs	r3, r3, #2
 80020d6:	061b      	lsls	r3, r3, #24
 80020d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020dc:	4313      	orrs	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80020e6:	2104      	movs	r1, #4
 80020e8:	4866      	ldr	r0, [pc, #408]	; (8002284 <WriteChar+0x6f8>)
 80020ea:	f002 fc41 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80020ee:	4b64      	ldr	r3, [pc, #400]	; (8002280 <WriteChar+0x6f4>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	f003 0208 	and.w	r2, r3, #8
 80020f8:	4b61      	ldr	r3, [pc, #388]	; (8002280 <WriteChar+0x6f4>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	08db      	lsrs	r3, r3, #3
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	4313      	orrs	r3, r2
 8002106:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f06f 020c 	mvn.w	r2, #12
 800210e:	2105      	movs	r1, #5
 8002110:	485c      	ldr	r0, [pc, #368]	; (8002284 <WriteChar+0x6f8>)
 8002112:	f002 fc2d 	bl	8004970 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002116:	4b5a      	ldr	r3, [pc, #360]	; (8002280 <WriteChar+0x6f4>)
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	085b      	lsrs	r3, r3, #1
 800211c:	065b      	lsls	r3, r3, #25
 800211e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002122:	4b57      	ldr	r3, [pc, #348]	; (8002280 <WriteChar+0x6f4>)
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	089b      	lsrs	r3, r3, #2
 8002128:	061b      	lsls	r3, r3, #24
 800212a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800212e:	4313      	orrs	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002138:	2106      	movs	r1, #6
 800213a:	4852      	ldr	r0, [pc, #328]	; (8002284 <WriteChar+0x6f8>)
 800213c:	f002 fc18 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002140:	4b4f      	ldr	r3, [pc, #316]	; (8002280 <WriteChar+0x6f4>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	f003 0208 	and.w	r2, r3, #8
 800214a:	4b4d      	ldr	r3, [pc, #308]	; (8002280 <WriteChar+0x6f4>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	08db      	lsrs	r3, r3, #3
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	f003 0304 	and.w	r3, r3, #4
 8002156:	4313      	orrs	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f06f 020c 	mvn.w	r2, #12
 8002160:	2107      	movs	r1, #7
 8002162:	4848      	ldr	r0, [pc, #288]	; (8002284 <WriteChar+0x6f8>)
 8002164:	f002 fc04 	bl	8004970 <HAL_LCD_Write>
      break;
 8002168:	e085      	b.n	8002276 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800216a:	4b45      	ldr	r3, [pc, #276]	; (8002280 <WriteChar+0x6f4>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	045b      	lsls	r3, r3, #17
 8002170:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002174:	4b42      	ldr	r3, [pc, #264]	; (8002280 <WriteChar+0x6f4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	085b      	lsrs	r3, r3, #1
 800217a:	021b      	lsls	r3, r3, #8
 800217c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002180:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002182:	4b3f      	ldr	r3, [pc, #252]	; (8002280 <WriteChar+0x6f4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	089b      	lsrs	r3, r3, #2
 8002188:	025b      	lsls	r3, r3, #9
 800218a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800218e:	431a      	orrs	r2, r3
 8002190:	4b3b      	ldr	r3, [pc, #236]	; (8002280 <WriteChar+0x6f4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	069b      	lsls	r3, r3, #26
 8002198:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800219c:	4313      	orrs	r3, r2
 800219e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4a39      	ldr	r2, [pc, #228]	; (8002288 <WriteChar+0x6fc>)
 80021a4:	2100      	movs	r1, #0
 80021a6:	4837      	ldr	r0, [pc, #220]	; (8002284 <WriteChar+0x6f8>)
 80021a8:	f002 fbe2 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80021ac:	4b34      	ldr	r3, [pc, #208]	; (8002280 <WriteChar+0x6f4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	045b      	lsls	r3, r3, #17
 80021b2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80021b6:	4b32      	ldr	r3, [pc, #200]	; (8002280 <WriteChar+0x6f4>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	085b      	lsrs	r3, r3, #1
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80021c4:	4b2e      	ldr	r3, [pc, #184]	; (8002280 <WriteChar+0x6f4>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	089b      	lsrs	r3, r3, #2
 80021ca:	025b      	lsls	r3, r3, #9
 80021cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021d0:	431a      	orrs	r2, r3
 80021d2:	4b2b      	ldr	r3, [pc, #172]	; (8002280 <WriteChar+0x6f4>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	08db      	lsrs	r3, r3, #3
 80021d8:	069b      	lsls	r3, r3, #26
 80021da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80021de:	4313      	orrs	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4a28      	ldr	r2, [pc, #160]	; (8002288 <WriteChar+0x6fc>)
 80021e6:	2102      	movs	r1, #2
 80021e8:	4826      	ldr	r0, [pc, #152]	; (8002284 <WriteChar+0x6f8>)
 80021ea:	f002 fbc1 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80021ee:	4b24      	ldr	r3, [pc, #144]	; (8002280 <WriteChar+0x6f4>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	045b      	lsls	r3, r3, #17
 80021f4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80021f8:	4b21      	ldr	r3, [pc, #132]	; (8002280 <WriteChar+0x6f4>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	085b      	lsrs	r3, r3, #1
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002204:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002206:	4b1e      	ldr	r3, [pc, #120]	; (8002280 <WriteChar+0x6f4>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	025b      	lsls	r3, r3, #9
 800220e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002212:	431a      	orrs	r2, r3
 8002214:	4b1a      	ldr	r3, [pc, #104]	; (8002280 <WriteChar+0x6f4>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	08db      	lsrs	r3, r3, #3
 800221a:	069b      	lsls	r3, r3, #26
 800221c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002220:	4313      	orrs	r3, r2
 8002222:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4a18      	ldr	r2, [pc, #96]	; (8002288 <WriteChar+0x6fc>)
 8002228:	2104      	movs	r1, #4
 800222a:	4816      	ldr	r0, [pc, #88]	; (8002284 <WriteChar+0x6f8>)
 800222c:	f002 fba0 	bl	8004970 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002230:	4b13      	ldr	r3, [pc, #76]	; (8002280 <WriteChar+0x6f4>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	045b      	lsls	r3, r3, #17
 8002236:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800223a:	4b11      	ldr	r3, [pc, #68]	; (8002280 <WriteChar+0x6f4>)
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	085b      	lsrs	r3, r3, #1
 8002240:	021b      	lsls	r3, r3, #8
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <WriteChar+0x6f4>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	025b      	lsls	r3, r3, #9
 8002250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002254:	431a      	orrs	r2, r3
 8002256:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <WriteChar+0x6f4>)
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	08db      	lsrs	r3, r3, #3
 800225c:	069b      	lsls	r3, r3, #26
 800225e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4a07      	ldr	r2, [pc, #28]	; (8002288 <WriteChar+0x6fc>)
 800226a:	2106      	movs	r1, #6
 800226c:	4805      	ldr	r0, [pc, #20]	; (8002284 <WriteChar+0x6f8>)
 800226e:	f002 fb7f 	bl	8004970 <HAL_LCD_Write>
      break;
 8002272:	e000      	b.n	8002276 <WriteChar+0x6ea>

    default:
      break;
 8002274:	bf00      	nop
  }
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20003314 	.word	0x20003314
 8002284:	20003324 	.word	0x20003324
 8002288:	fbfdfcff 	.word	0xfbfdfcff

0800228c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8002292:	4b23      	ldr	r3, [pc, #140]	; (8002320 <BSP_QSPI_Init+0x94>)
 8002294:	4a23      	ldr	r2, [pc, #140]	; (8002324 <BSP_QSPI_Init+0x98>)
 8002296:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8002298:	4821      	ldr	r0, [pc, #132]	; (8002320 <BSP_QSPI_Init+0x94>)
 800229a:	f002 fd89 	bl	8004db0 <HAL_QSPI_DeInit>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e037      	b.n	8002318 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 80022a8:	f000 f972 	bl	8002590 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 80022ac:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022ae:	2201      	movs	r2, #1
 80022b0:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 80022b2:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022b4:	2204      	movs	r2, #4
 80022b6:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022c2:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	fa93 f3a3 	rbit	r3, r3
 80022ca:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022cc:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 80022ce:	fab3 f383 	clz	r3, r3
 80022d2:	3b01      	subs	r3, #1
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022d8:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80022da:	4b11      	ldr	r3, [pc, #68]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022dc:	2200      	movs	r2, #0
 80022de:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80022e0:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80022e6:	480e      	ldr	r0, [pc, #56]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022e8:	f002 fcde 	bl	8004ca8 <HAL_QSPI_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e010      	b.n	8002318 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 80022f6:	480a      	ldr	r0, [pc, #40]	; (8002320 <BSP_QSPI_Init+0x94>)
 80022f8:	f000 f996 	bl	8002628 <QSPI_ResetMemory>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 8002302:	2304      	movs	r3, #4
 8002304:	e008      	b.n	8002318 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8002306:	4806      	ldr	r0, [pc, #24]	; (8002320 <BSP_QSPI_Init+0x94>)
 8002308:	f000 f9d2 	bl	80026b0 <QSPI_DummyCyclesCfg>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8002312:	2304      	movs	r3, #4
 8002314:	e000      	b.n	8002318 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20003360 	.word	0x20003360
 8002324:	a0001000 	.word	0xa0001000

08002328 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b092      	sub	sp, #72	; 0x48
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002334:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002338:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 800233a:	23eb      	movs	r3, #235	; 0xeb
 800233c:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 800233e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002342:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8002344:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002348:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800234e:	2300      	movs	r3, #0
 8002350:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8002352:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002356:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8002358:	230a      	movs	r3, #10
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002360:	2300      	movs	r3, #0
 8002362:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002364:	2300      	movs	r3, #0
 8002366:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002368:	2300      	movs	r3, #0
 800236a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800236c:	f107 0310 	add.w	r3, r7, #16
 8002370:	f241 3288 	movw	r2, #5000	; 0x1388
 8002374:	4619      	mov	r1, r3
 8002376:	480c      	ldr	r0, [pc, #48]	; (80023a8 <BSP_QSPI_Read+0x80>)
 8002378:	f002 fd4a 	bl	8004e10 <HAL_QSPI_Command>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e00b      	b.n	800239e <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002386:	f241 3288 	movw	r2, #5000	; 0x1388
 800238a:	68f9      	ldr	r1, [r7, #12]
 800238c:	4806      	ldr	r0, [pc, #24]	; (80023a8 <BSP_QSPI_Read+0x80>)
 800238e:	f002 fe34 	bl	8004ffa <HAL_QSPI_Receive>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3748      	adds	r7, #72	; 0x48
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20003360 	.word	0x20003360

080023ac <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b096      	sub	sp, #88	; 0x58
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80023c0:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80023c2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d901      	bls.n	80023ce <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4413      	add	r3, r2
 80023d8:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80023da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 80023e0:	2312      	movs	r3, #18
 80023e2:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80023e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80023e8:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80023ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ee:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80023f0:	2300      	movs	r3, #0
 80023f2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80023f4:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80023f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80023fe:	2300      	movs	r3, #0
 8002400:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002402:	2300      	movs	r3, #0
 8002404:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002406:	2300      	movs	r3, #0
 8002408:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800240a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800240c:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 800240e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002410:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8002412:	4824      	ldr	r0, [pc, #144]	; (80024a4 <BSP_QSPI_Write+0xf8>)
 8002414:	f000 f9c2 	bl	800279c <QSPI_WriteEnable>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e03b      	b.n	800249a <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	f241 3288 	movw	r2, #5000	; 0x1388
 800242a:	4619      	mov	r1, r3
 800242c:	481d      	ldr	r0, [pc, #116]	; (80024a4 <BSP_QSPI_Write+0xf8>)
 800242e:	f002 fcef 	bl	8004e10 <HAL_QSPI_Command>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e02e      	b.n	800249a <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800243c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002440:	68f9      	ldr	r1, [r7, #12]
 8002442:	4818      	ldr	r0, [pc, #96]	; (80024a4 <BSP_QSPI_Write+0xf8>)
 8002444:	f002 fd44 	bl	8004ed0 <HAL_QSPI_Transmit>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e023      	b.n	800249a <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002452:	f241 3188 	movw	r1, #5000	; 0x1388
 8002456:	4813      	ldr	r0, [pc, #76]	; (80024a4 <BSP_QSPI_Write+0xf8>)
 8002458:	f000 f9ec 	bl	8002834 <QSPI_AutoPollingMemReady>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e019      	b.n	800249a <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8002466:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800246a:	4413      	add	r3, r2
 800246c:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002472:	4413      	add	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 8002476:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002478:	f503 7280 	add.w	r2, r3, #256	; 0x100
 800247c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800247e:	429a      	cmp	r2, r3
 8002480:	d903      	bls.n	800248a <BSP_QSPI_Write+0xde>
 8002482:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	e001      	b.n	800248e <BSP_QSPI_Write+0xe2>
 800248a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800248e:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8002490:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002494:	429a      	cmp	r2, r3
 8002496:	d3b8      	bcc.n	800240a <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3758      	adds	r7, #88	; 0x58
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20003360 	.word	0x20003360

080024a8 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b090      	sub	sp, #64	; 0x40
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80024b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024b4:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 80024b6:	2320      	movs	r3, #32
 80024b8:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 80024ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80024c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024c4:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80024d6:	2300      	movs	r3, #0
 80024d8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80024da:	2300      	movs	r3, #0
 80024dc:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80024de:	2300      	movs	r3, #0
 80024e0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80024e2:	4812      	ldr	r0, [pc, #72]	; (800252c <BSP_QSPI_Erase_Block+0x84>)
 80024e4:	f000 f95a 	bl	800279c <QSPI_WriteEnable>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e017      	b.n	8002522 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024f2:	f107 0308 	add.w	r3, r7, #8
 80024f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024fa:	4619      	mov	r1, r3
 80024fc:	480b      	ldr	r0, [pc, #44]	; (800252c <BSP_QSPI_Erase_Block+0x84>)
 80024fe:	f002 fc87 	bl	8004e10 <HAL_QSPI_Command>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e00a      	b.n	8002522 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 800250c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8002510:	4806      	ldr	r0, [pc, #24]	; (800252c <BSP_QSPI_Erase_Block+0x84>)
 8002512:	f000 f98f 	bl	8002834 <QSPI_AutoPollingMemReady>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e000      	b.n	8002522 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3740      	adds	r7, #64	; 0x40
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20003360 	.word	0x20003360

08002530 <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b090      	sub	sp, #64	; 0x40
 8002534:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      sCommand;
  QSPI_MemoryMappedTypeDef sMemMappedCfg;

  /* Configure the command for the read instruction */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002536:	f44f 7380 	mov.w	r3, #256	; 0x100
 800253a:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 800253c:	23eb      	movs	r3, #235	; 0xeb
 800253e:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8002540:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8002546:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800254a:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800254c:	2300      	movs	r3, #0
 800254e:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8002550:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002554:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8002556:	230a      	movs	r3, #10
 8002558:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800255e:	2300      	movs	r3, #0
 8002560:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002562:	2300      	movs	r3, #0
 8002564:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]

  if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 800256a:	463a      	mov	r2, r7
 800256c:	f107 0308 	add.w	r3, r7, #8
 8002570:	4619      	mov	r1, r3
 8002572:	4806      	ldr	r0, [pc, #24]	; (800258c <BSP_QSPI_EnableMemoryMappedMode+0x5c>)
 8002574:	f002 fe5a 	bl	800522c <HAL_QSPI_MemoryMapped>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <BSP_QSPI_EnableMemoryMappedMode+0x52>
  {
    return QSPI_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e000      	b.n	8002584 <BSP_QSPI_EnableMemoryMappedMode+0x54>
  }

  return QSPI_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3740      	adds	r7, #64	; 0x40
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20003360 	.word	0x20003360

08002590 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8002596:	4a22      	ldr	r2, [pc, #136]	; (8002620 <QSPI_MspInit+0x90>)
 8002598:	4b21      	ldr	r3, [pc, #132]	; (8002620 <QSPI_MspInit+0x90>)
 800259a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800259c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a0:	6513      	str	r3, [r2, #80]	; 0x50
 80025a2:	4b1f      	ldr	r3, [pc, #124]	; (8002620 <QSPI_MspInit+0x90>)
 80025a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 80025ae:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <QSPI_MspInit+0x90>)
 80025b0:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <QSPI_MspInit+0x90>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 80025ba:	4a19      	ldr	r2, [pc, #100]	; (8002620 <QSPI_MspInit+0x90>)
 80025bc:	4b18      	ldr	r3, [pc, #96]	; (8002620 <QSPI_MspInit+0x90>)
 80025be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025c4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025c6:	4a16      	ldr	r2, [pc, #88]	; (8002620 <QSPI_MspInit+0x90>)
 80025c8:	4b15      	ldr	r3, [pc, #84]	; (8002620 <QSPI_MspInit+0x90>)
 80025ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025cc:	f043 0310 	orr.w	r3, r3, #16
 80025d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025d2:	4b13      	ldr	r3, [pc, #76]	; (8002620 <QSPI_MspInit+0x90>)
 80025d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d6:	f003 0310 	and.w	r3, r3, #16
 80025da:	607b      	str	r3, [r7, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 80025de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80025e8:	2301      	movs	r3, #1
 80025ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80025f0:	230a      	movs	r3, #10
 80025f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f4:	f107 030c 	add.w	r3, r7, #12
 80025f8:	4619      	mov	r1, r3
 80025fa:	480a      	ldr	r0, [pc, #40]	; (8002624 <QSPI_MspInit+0x94>)
 80025fc:	f001 f8f0 	bl	80037e0 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8002600:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8002604:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800260a:	f107 030c 	add.w	r3, r7, #12
 800260e:	4619      	mov	r1, r3
 8002610:	4804      	ldr	r0, [pc, #16]	; (8002624 <QSPI_MspInit+0x94>)
 8002612:	f001 f8e5 	bl	80037e0 <HAL_GPIO_Init>
}
 8002616:	bf00      	nop
 8002618:	3720      	adds	r7, #32
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
 8002624:	48001000 	.word	0x48001000

08002628 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b090      	sub	sp, #64	; 0x40
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002630:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002634:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8002636:	2366      	movs	r3, #102	; 0x66
 8002638:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800263e:	2300      	movs	r3, #0
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8002642:	2300      	movs	r3, #0
 8002644:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800264a:	2300      	movs	r3, #0
 800264c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800264e:	2300      	movs	r3, #0
 8002650:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002652:	2300      	movs	r3, #0
 8002654:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002656:	f107 0308 	add.w	r3, r7, #8
 800265a:	f241 3288 	movw	r2, #5000	; 0x1388
 800265e:	4619      	mov	r1, r3
 8002660:	4812      	ldr	r0, [pc, #72]	; (80026ac <QSPI_ResetMemory+0x84>)
 8002662:	f002 fbd5 	bl	8004e10 <HAL_QSPI_Command>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e019      	b.n	80026a4 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8002670:	2399      	movs	r3, #153	; 0x99
 8002672:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002674:	f107 0308 	add.w	r3, r7, #8
 8002678:	f241 3288 	movw	r2, #5000	; 0x1388
 800267c:	4619      	mov	r1, r3
 800267e:	480b      	ldr	r0, [pc, #44]	; (80026ac <QSPI_ResetMemory+0x84>)
 8002680:	f002 fbc6 	bl	8004e10 <HAL_QSPI_Command>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e00a      	b.n	80026a4 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800268e:	f241 3188 	movw	r1, #5000	; 0x1388
 8002692:	4806      	ldr	r0, [pc, #24]	; (80026ac <QSPI_ResetMemory+0x84>)
 8002694:	f000 f8ce 	bl	8002834 <QSPI_AutoPollingMemReady>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3740      	adds	r7, #64	; 0x40
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20003360 	.word	0x20003360

080026b0 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b094      	sub	sp, #80	; 0x50
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80026b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 80026be:	2385      	movs	r3, #133	; 0x85
 80026c0:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80026c2:	2300      	movs	r3, #0
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80026c6:	2300      	movs	r3, #0
 80026c8:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80026ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ce:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 80026d4:	2301      	movs	r3, #1
 80026d6:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80026dc:	2300      	movs	r3, #0
 80026de:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80026e0:	2300      	movs	r3, #0
 80026e2:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ec:	4619      	mov	r1, r3
 80026ee:	482a      	ldr	r0, [pc, #168]	; (8002798 <QSPI_DummyCyclesCfg+0xe8>)
 80026f0:	f002 fb8e 	bl	8004e10 <HAL_QSPI_Command>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e047      	b.n	800278e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026fe:	f107 030f 	add.w	r3, r7, #15
 8002702:	f241 3288 	movw	r2, #5000	; 0x1388
 8002706:	4619      	mov	r1, r3
 8002708:	4823      	ldr	r0, [pc, #140]	; (8002798 <QSPI_DummyCyclesCfg+0xe8>)
 800270a:	f002 fc76 	bl	8004ffa <HAL_QSPI_Receive>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e03a      	b.n	800278e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8002718:	481f      	ldr	r0, [pc, #124]	; (8002798 <QSPI_DummyCyclesCfg+0xe8>)
 800271a:	f000 f83f 	bl	800279c <QSPI_WriteEnable>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e032      	b.n	800278e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8002728:	2381      	movs	r3, #129	; 0x81
 800272a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 800272c:	7bfb      	ldrb	r3, [r7, #15]
 800272e:	b25b      	sxtb	r3, r3
 8002730:	f003 030f 	and.w	r3, r3, #15
 8002734:	b25a      	sxtb	r2, r3
 8002736:	23f0      	movs	r3, #240	; 0xf0
 8002738:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800273c:	fa93 f3a3 	rbit	r3, r3
 8002740:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002742:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002744:	fab3 f383 	clz	r3, r3
 8002748:	210a      	movs	r1, #10
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	b25b      	sxtb	r3, r3
 8002750:	4313      	orrs	r3, r2
 8002752:	b25b      	sxtb	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002758:	f107 0310 	add.w	r3, r7, #16
 800275c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002760:	4619      	mov	r1, r3
 8002762:	480d      	ldr	r0, [pc, #52]	; (8002798 <QSPI_DummyCyclesCfg+0xe8>)
 8002764:	f002 fb54 	bl	8004e10 <HAL_QSPI_Command>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e00d      	b.n	800278e <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002772:	f107 030f 	add.w	r3, r7, #15
 8002776:	f241 3288 	movw	r2, #5000	; 0x1388
 800277a:	4619      	mov	r1, r3
 800277c:	4806      	ldr	r0, [pc, #24]	; (8002798 <QSPI_DummyCyclesCfg+0xe8>)
 800277e:	f002 fba7 	bl	8004ed0 <HAL_QSPI_Transmit>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e000      	b.n	800278e <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3750      	adds	r7, #80	; 0x50
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20003360 	.word	0x20003360

0800279c <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b096      	sub	sp, #88	; 0x58
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80027a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 80027aa:	2306      	movs	r3, #6
 80027ac:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80027ae:	2300      	movs	r3, #0
 80027b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80027be:	2300      	movs	r3, #0
 80027c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80027c2:	2300      	movs	r3, #0
 80027c4:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80027c6:	2300      	movs	r3, #0
 80027c8:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027ca:	f107 0320 	add.w	r3, r7, #32
 80027ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d2:	4619      	mov	r1, r3
 80027d4:	4816      	ldr	r0, [pc, #88]	; (8002830 <QSPI_WriteEnable+0x94>)
 80027d6:	f002 fb1b 	bl	8004e10 <HAL_QSPI_Command>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e020      	b.n	8002826 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 80027e4:	2302      	movs	r3, #2
 80027e6:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 80027e8:	2302      	movs	r3, #2
 80027ea:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80027ec:	2300      	movs	r3, #0
 80027ee:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80027f0:	2301      	movs	r3, #1
 80027f2:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80027f4:	2310      	movs	r3, #16
 80027f6:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80027f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027fc:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 80027fe:	2305      	movs	r3, #5
 8002800:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8002802:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002806:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002808:	f107 0208 	add.w	r2, r7, #8
 800280c:	f107 0120 	add.w	r1, r7, #32
 8002810:	f241 3388 	movw	r3, #5000	; 0x1388
 8002814:	4806      	ldr	r0, [pc, #24]	; (8002830 <QSPI_WriteEnable+0x94>)
 8002816:	f002 fc90 	bl	800513a <HAL_QSPI_AutoPolling>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3758      	adds	r7, #88	; 0x58
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20003360 	.word	0x20003360

08002834 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b096      	sub	sp, #88	; 0x58
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800283e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002842:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8002844:	2305      	movs	r3, #5
 8002846:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002848:	2300      	movs	r3, #0
 800284a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800284c:	2300      	movs	r3, #0
 800284e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8002850:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002854:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8002856:	2300      	movs	r3, #0
 8002858:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800285a:	2300      	movs	r3, #0
 800285c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800285e:	2300      	movs	r3, #0
 8002860:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002862:	2300      	movs	r3, #0
 8002864:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 800286a:	2301      	movs	r3, #1
 800286c:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 800286e:	2300      	movs	r3, #0
 8002870:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8002872:	2301      	movs	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8002876:	2310      	movs	r3, #16
 8002878:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800287a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800287e:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8002880:	f107 0208 	add.w	r2, r7, #8
 8002884:	f107 0120 	add.w	r1, r7, #32
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	4806      	ldr	r0, [pc, #24]	; (80028a4 <QSPI_AutoPollingMemReady+0x70>)
 800288c:	f002 fc55 	bl	800513a <HAL_QSPI_AutoPolling>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3758      	adds	r7, #88	; 0x58
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20003360 	.word	0x20003360

080028a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ac:	2003      	movs	r0, #3
 80028ae:	f000 f941 	bl	8002b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028b2:	2000      	movs	r0, #0
 80028b4:	f000 f806 	bl	80028c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b8:	f005 fe04 	bl	80084c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80028cc:	4b09      	ldr	r3, [pc, #36]	; (80028f4 <HAL_InitTick+0x30>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a09      	ldr	r2, [pc, #36]	; (80028f8 <HAL_InitTick+0x34>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	099b      	lsrs	r3, r3, #6
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 f96e 	bl	8002bba <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80028de:	2200      	movs	r2, #0
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	f04f 30ff 	mov.w	r0, #4294967295
 80028e6:	f000 f930 	bl	8002b4a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000038 	.word	0x20000038
 80028f8:	10624dd3 	.word	0x10624dd3

080028fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  uwTick++;
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <HAL_IncTick+0x18>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3301      	adds	r3, #1
 8002906:	4a03      	ldr	r2, [pc, #12]	; (8002914 <HAL_IncTick+0x18>)
 8002908:	6013      	str	r3, [r2, #0]
}
 800290a:	bf00      	nop
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	200033a4 	.word	0x200033a4

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <HAL_GetTick+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	200033a4 	.word	0x200033a4

08002930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7ff ffee 	bl	8002918 <HAL_GetTick>
 800293c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d002      	beq.n	8002950 <HAL_Delay+0x20>
  {
    wait++;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	3301      	adds	r3, #1
 800294e:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8002950:	bf00      	nop
 8002952:	f7ff ffe1 	bl	8002918 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	1ad2      	subs	r2, r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	429a      	cmp	r2, r3
 8002960:	d3f7      	bcc.n	8002952 <HAL_Delay+0x22>
  {
  }
}
 8002962:	bf00      	nop
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800297c:	4b0c      	ldr	r3, [pc, #48]	; (80029b0 <NVIC_SetPriorityGrouping+0x44>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002988:	4013      	ands	r3, r2
 800298a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800299c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299e:	4a04      	ldr	r2, [pc, #16]	; (80029b0 <NVIC_SetPriorityGrouping+0x44>)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	60d3      	str	r3, [r2, #12]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b8:	4b04      	ldr	r3, [pc, #16]	; (80029cc <NVIC_GetPriorityGrouping+0x18>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	f003 0307 	and.w	r3, r3, #7
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80029da:	4909      	ldr	r1, [pc, #36]	; (8002a00 <NVIC_EnableIRQ+0x30>)
 80029dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	79fa      	ldrb	r2, [r7, #7]
 80029e4:	f002 021f 	and.w	r2, r2, #31
 80029e8:	2001      	movs	r0, #1
 80029ea:	fa00 f202 	lsl.w	r2, r0, r2
 80029ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80029f2:	bf00      	nop
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	e000e100 	.word	0xe000e100

08002a04 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002a0e:	4909      	ldr	r1, [pc, #36]	; (8002a34 <NVIC_DisableIRQ+0x30>)
 8002a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a14:	095b      	lsrs	r3, r3, #5
 8002a16:	79fa      	ldrb	r2, [r7, #7]
 8002a18:	f002 021f 	and.w	r2, r2, #31
 8002a1c:	2001      	movs	r0, #1
 8002a1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a22:	3320      	adds	r3, #32
 8002a24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	e000e100 	.word	0xe000e100

08002a38 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	4603      	mov	r3, r0
 8002a40:	6039      	str	r1, [r7, #0]
 8002a42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	da0b      	bge.n	8002a64 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a4c:	490d      	ldr	r1, [pc, #52]	; (8002a84 <NVIC_SetPriority+0x4c>)
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	f003 030f 	and.w	r3, r3, #15
 8002a54:	3b04      	subs	r3, #4
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	0112      	lsls	r2, r2, #4
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	440b      	add	r3, r1
 8002a60:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a62:	e009      	b.n	8002a78 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a64:	4908      	ldr	r1, [pc, #32]	; (8002a88 <NVIC_SetPriority+0x50>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	0112      	lsls	r2, r2, #4
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	440b      	add	r3, r1
 8002a74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	e000ed00 	.word	0xe000ed00
 8002a88:	e000e100 	.word	0xe000e100

08002a8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b089      	sub	sp, #36	; 0x24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f1c3 0307 	rsb	r3, r3, #7
 8002aa6:	2b04      	cmp	r3, #4
 8002aa8:	bf28      	it	cs
 8002aaa:	2304      	movcs	r3, #4
 8002aac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	2b06      	cmp	r3, #6
 8002ab4:	d902      	bls.n	8002abc <NVIC_EncodePriority+0x30>
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	3b03      	subs	r3, #3
 8002aba:	e000      	b.n	8002abe <NVIC_EncodePriority+0x32>
 8002abc:	2300      	movs	r3, #0
 8002abe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	1e5a      	subs	r2, r3, #1
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	401a      	ands	r2, r3
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ada:	1e59      	subs	r1, r3, #1
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae0:	4313      	orrs	r3, r2
         );
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3724      	adds	r7, #36	; 0x24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
	...

08002af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b00:	d301      	bcc.n	8002b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b02:	2301      	movs	r3, #1
 8002b04:	e00f      	b.n	8002b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b06:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <SysTick_Config+0x40>)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b0e:	210f      	movs	r1, #15
 8002b10:	f04f 30ff 	mov.w	r0, #4294967295
 8002b14:	f7ff ff90 	bl	8002a38 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <SysTick_Config+0x40>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b1e:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <SysTick_Config+0x40>)
 8002b20:	2207      	movs	r2, #7
 8002b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	e000e010 	.word	0xe000e010

08002b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f7ff ff15 	bl	800296c <NVIC_SetPriorityGrouping>
}
 8002b42:	bf00      	nop
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b086      	sub	sp, #24
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	4603      	mov	r3, r0
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	607a      	str	r2, [r7, #4]
 8002b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b5c:	f7ff ff2a 	bl	80029b4 <NVIC_GetPriorityGrouping>
 8002b60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	68b9      	ldr	r1, [r7, #8]
 8002b66:	6978      	ldr	r0, [r7, #20]
 8002b68:	f7ff ff90 	bl	8002a8c <NVIC_EncodePriority>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b72:	4611      	mov	r1, r2
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff5f 	bl	8002a38 <NVIC_SetPriority>
}
 8002b7a:	bf00      	nop
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	4603      	mov	r3, r0
 8002b8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff1d 	bl	80029d0 <NVIC_EnableIRQ>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b082      	sub	sp, #8
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff29 	bl	8002a04 <NVIC_DisableIRQ>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ff94 	bl	8002af0 <SysTick_Config>
 8002bc8:	4603      	mov	r3, r0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d106      	bne.n	8002bf0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002be2:	4a09      	ldr	r2, [pc, #36]	; (8002c08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002be4:	4b08      	ldr	r3, [pc, #32]	; (8002c08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f043 0304 	orr.w	r3, r3, #4
 8002bec:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002bee:	e005      	b.n	8002bfc <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002bf0:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f023 0304 	bic.w	r3, r3, #4
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e010 	.word	0xe000e010

08002c0c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002c10:	f000 f802 	bl	8002c18 <HAL_SYSTICK_Callback>
}
 8002c14:	bf00      	nop
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e0ac      	b.n	8002d94 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 fa82 	bl	8003148 <DFSDM_GetChannelFromInstance>
 8002c44:	4602      	mov	r2, r0
 8002c46:	4b55      	ldr	r3, [pc, #340]	; (8002d9c <HAL_DFSDM_ChannelInit+0x174>)
 8002c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e09f      	b.n	8002d94 <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7fe fcc7 	bl	80015e8 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002c5a:	4b51      	ldr	r3, [pc, #324]	; (8002da0 <HAL_DFSDM_ChannelInit+0x178>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	4a4f      	ldr	r2, [pc, #316]	; (8002da0 <HAL_DFSDM_ChannelInit+0x178>)
 8002c62:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8002c64:	4b4e      	ldr	r3, [pc, #312]	; (8002da0 <HAL_DFSDM_ChannelInit+0x178>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d125      	bne.n	8002cb8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002c6c:	4a4d      	ldr	r2, [pc, #308]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c6e:	4b4d      	ldr	r3, [pc, #308]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c76:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002c78:	494a      	ldr	r1, [pc, #296]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c7a:	4b4a      	ldr	r3, [pc, #296]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002c86:	4a47      	ldr	r2, [pc, #284]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c88:	4b46      	ldr	r3, [pc, #280]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002c90:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	791b      	ldrb	r3, [r3, #4]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d108      	bne.n	8002cac <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8002c9a:	4942      	ldr	r1, [pc, #264]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c9c:	4b41      	ldr	r3, [pc, #260]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	041b      	lsls	r3, r3, #16
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002cac:	4a3d      	ldr	r2, [pc, #244]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002cae:	4b3d      	ldr	r3, [pc, #244]	; (8002da4 <HAL_DFSDM_ChannelInit+0x17c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cb6:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002cc6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6812      	ldr	r2, [r2, #0]
 8002cd0:	6811      	ldr	r1, [r2, #0]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002cda:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002ce0:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	f022 020f 	bic.w	r2, r2, #15
 8002cf4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	6811      	ldr	r1, [r2, #0]
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002d08:	4302      	orrs	r2, r0
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	6892      	ldr	r2, [r2, #8]
 8002d18:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002d1c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	6891      	ldr	r1, [r2, #8]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002d30:	3a01      	subs	r2, #1
 8002d32:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002d34:	4302      	orrs	r2, r0
 8002d36:	430a      	orrs	r2, r1
 8002d38:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	6852      	ldr	r2, [r2, #4]
 8002d44:	f002 0207 	and.w	r2, r2, #7
 8002d48:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	6851      	ldr	r1, [r2, #4]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d58:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d5e:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002d60:	4302      	orrs	r2, r0
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d74:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 f9e0 	bl	8003148 <DFSDM_GetChannelFromInstance>
 8002d88:	4601      	mov	r1, r0
 8002d8a:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <HAL_DFSDM_ChannelInit+0x174>)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	2000020c 	.word	0x2000020c
 8002da0:	20000208 	.word	0x20000208
 8002da4:	40016000 	.word	0x40016000

08002da8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e0ca      	b.n	8002f50 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a66      	ldr	r2, [pc, #408]	; (8002f58 <HAL_DFSDM_FilterInit+0x1b0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d109      	bne.n	8002dd8 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d003      	beq.n	8002dd4 <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e0bb      	b.n	8002f50 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7fe fc2f 	bl	8001654 <HAL_DFSDM_FilterMspInit>

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6812      	ldr	r2, [r2, #0]
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002e04:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7a1b      	ldrb	r3, [r3, #8]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d108      	bne.n	8002e20 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6812      	ldr	r2, [r2, #0]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	e007      	b.n	8002e30 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6812      	ldr	r2, [r2, #0]
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002e2e:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	7a5b      	ldrb	r3, [r3, #9]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d108      	bne.n	8002e4a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	e007      	b.n	8002e5a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002e58:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002e68:	f023 0308 	bic.w	r3, r3, #8
 8002e6c:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d108      	bne.n	8002e88 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	6811      	ldr	r1, [r2, #0]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6952      	ldr	r2, [r2, #20]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7c1b      	ldrb	r3, [r3, #16]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d108      	bne.n	8002ea2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	f042 0210 	orr.w	r2, r2, #16
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	e007      	b.n	8002eb2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	f022 0210 	bic.w	r2, r2, #16
 8002eb0:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7c5b      	ldrb	r3, [r3, #17]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d108      	bne.n	8002ecc <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6812      	ldr	r2, [r2, #0]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	f042 0220 	orr.w	r2, r2, #32
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	e007      	b.n	8002edc <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	6812      	ldr	r2, [r2, #0]
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	f022 0220 	bic.w	r2, r2, #32
 8002eda:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002eea:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002eee:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	6951      	ldr	r1, [r2, #20]
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	69d0      	ldr	r0, [r2, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6a12      	ldr	r2, [r2, #32]
 8002f02:	3a01      	subs	r2, #1
 8002f04:	0412      	lsls	r2, r2, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002f06:	4310      	orrs	r0, r2
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f0c:	3a01      	subs	r2, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002f0e:	4302      	orrs	r2, r0
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002f10:	430a      	orrs	r2, r1
 8002f12:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699a      	ldr	r2, [r3, #24]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	7c1a      	ldrb	r2, [r3, #16]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	f042 0201 	orr.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40016100 	.word	0x40016100

08002f5c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d02e      	beq.n	8002fd4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002f7c:	2bff      	cmp	r3, #255	; 0xff
 8002f7e:	d029      	beq.n	8002fd4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f92:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d10d      	bne.n	8002fb6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	6811      	ldr	r1, [r2, #0]
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	0212      	lsls	r2, r2, #8
 8002fa8:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002fac:	430a      	orrs	r2, r1
 8002fae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	e00a      	b.n	8002fcc <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	6811      	ldr	r1, [r2, #0]
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	0212      	lsls	r2, r2, #8
 8002fc4:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	631a      	str	r2, [r3, #48]	; 0x30
 8002fd2:	e001      	b.n	8002fd8 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	371c      	adds	r7, #28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
	...

08002fe8 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	75fb      	strb	r3, [r7, #23]
 8003008:	e064      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003018:	d002      	beq.n	8003020 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	75fb      	strb	r3, [r7, #23]
 800301e:	e059      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10e      	bne.n	8003046 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10a      	bne.n	8003046 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003034:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003036:	2b00      	cmp	r3, #0
 8003038:	d105      	bne.n	8003046 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d002      	beq.n	8003046 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1))
  {
    status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	75fb      	strb	r3, [r7, #23]
 8003044:	e046      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10b      	bne.n	8003066 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003052:	2b00      	cmp	r3, #0
 8003054:	d107      	bne.n	8003066 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305a:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800305c:	2b20      	cmp	r3, #32
 800305e:	d102      	bne.n	8003066 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	75fb      	strb	r3, [r7, #23]
 8003064:	e036      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800306c:	2b01      	cmp	r3, #1
 800306e:	d004      	beq.n	800307a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003076:	2b03      	cmp	r3, #3
 8003078:	d12a      	bne.n	80030d0 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307e:	4a18      	ldr	r2, [pc, #96]	; (80030e0 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8003080:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	4a17      	ldr	r2, [pc, #92]	; (80030e4 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8003088:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003092:	69d2      	ldr	r2, [r2, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8003094:	2a20      	cmp	r2, #32
 8003096:	d101      	bne.n	800309c <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 8003098:	4a13      	ldr	r2, [pc, #76]	; (80030e8 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 800309a:	e000      	b.n	800309e <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 800309c:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 800309e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	331c      	adds	r3, #28
 80030aa:	4619      	mov	r1, r3
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f000 fa32 	bl	8003518 <HAL_DMA_Start_IT>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d006      	beq.n	80030c8 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	22ff      	movs	r2, #255	; 0xff
 80030be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80030c6:	e005      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 f891 	bl	80031f0 <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80030ce:	e001      	b.n	80030d4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80030d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	08003109 	.word	0x08003109
 80030e4:	08003125 	.word	0x08003125
 80030e8:	080030ed 	.word	0x080030ed

080030ec <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f7fd ff90 	bl	8001020 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
}
 8003100:	bf00      	nop
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003114:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f7fd ff34 	bl	8000f84 <HAL_DFSDM_FilterRegConvCpltCallback>
}
 800311c:	bf00      	nop
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <DFSDM_DMAError>:
  * @brief  DMA error callback. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003130:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2203      	movs	r2, #3
 8003136:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f7fd ffbf 	bl	80010bc <HAL_DFSDM_FilterErrorCallback>
}
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 8003150:	23ff      	movs	r3, #255	; 0xff
 8003152:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a1e      	ldr	r2, [pc, #120]	; (80031d0 <DFSDM_GetChannelFromInstance+0x88>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d102      	bne.n	8003162 <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	e02f      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a1b      	ldr	r2, [pc, #108]	; (80031d4 <DFSDM_GetChannelFromInstance+0x8c>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d102      	bne.n	8003170 <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 800316a:	2301      	movs	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	e028      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a19      	ldr	r2, [pc, #100]	; (80031d8 <DFSDM_GetChannelFromInstance+0x90>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d102      	bne.n	800317e <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 8003178:	2302      	movs	r3, #2
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	e021      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a16      	ldr	r2, [pc, #88]	; (80031dc <DFSDM_GetChannelFromInstance+0x94>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d102      	bne.n	800318c <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 8003186:	2303      	movs	r3, #3
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	e01a      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a14      	ldr	r2, [pc, #80]	; (80031e0 <DFSDM_GetChannelFromInstance+0x98>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d102      	bne.n	800319a <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 8003194:	2304      	movs	r3, #4
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	e013      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a11      	ldr	r2, [pc, #68]	; (80031e4 <DFSDM_GetChannelFromInstance+0x9c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d102      	bne.n	80031a8 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 80031a2:	2305      	movs	r3, #5
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	e00c      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a0f      	ldr	r2, [pc, #60]	; (80031e8 <DFSDM_GetChannelFromInstance+0xa0>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d102      	bne.n	80031b6 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 80031b0:	2306      	movs	r3, #6
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	e005      	b.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a0c      	ldr	r2, [pc, #48]	; (80031ec <DFSDM_GetChannelFromInstance+0xa4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d101      	bne.n	80031c2 <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 80031be:	2307      	movs	r3, #7
 80031c0:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 80031c2:	68fb      	ldr	r3, [r7, #12]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40016000 	.word	0x40016000
 80031d4:	40016020 	.word	0x40016020
 80031d8:	40016040 	.word	0x40016040
 80031dc:	40016060 	.word	0x40016060
 80031e0:	40016080 	.word	0x40016080
 80031e4:	400160a0 	.word	0x400160a0
 80031e8:	400160c0 	.word	0x400160c0
 80031ec:	400160e0 	.word	0x400160e0

080031f0 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d108      	bne.n	8003212 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6812      	ldr	r2, [r2, #0]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e033      	b.n	800327a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6812      	ldr	r2, [r2, #0]
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	f022 0201 	bic.w	r2, r2, #1
 8003220:	601a      	str	r2, [r3, #0]
    
    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003230:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6812      	ldr	r2, [r2, #0]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	f042 0201 	orr.w	r2, r2, #1
 8003240:	601a      	str	r2, [r3, #0]
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003248:	2b03      	cmp	r3, #3
 800324a:	d116      	bne.n	800327a <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	2b00      	cmp	r3, #0
 8003252:	d107      	bne.n	8003264 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	6812      	ldr	r2, [r2, #0]
 800325e:	f042 0202 	orr.w	r2, r2, #2
 8003262:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 800326a:	2b01      	cmp	r3, #1
 800326c:	d102      	bne.n	8003274 <DFSDM_RegConvStart+0x84>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003272:	e000      	b.n	8003276 <DFSDM_RegConvStart+0x86>
 8003274:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003280:	2b01      	cmp	r3, #1
 8003282:	d101      	bne.n	8003288 <DFSDM_RegConvStart+0x98>
 8003284:	2202      	movs	r2, #2
 8003286:	e000      	b.n	800328a <DFSDM_RegConvStart+0x9a>
 8003288:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e09c      	b.n	80033ec <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	4b4f      	ldr	r3, [pc, #316]	; (80033f8 <HAL_DMA_Init+0x15c>)
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d80f      	bhi.n	80032de <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	4b4d      	ldr	r3, [pc, #308]	; (80033fc <HAL_DMA_Init+0x160>)
 80032c6:	4413      	add	r3, r2
 80032c8:	4a4d      	ldr	r2, [pc, #308]	; (8003400 <HAL_DMA_Init+0x164>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	091b      	lsrs	r3, r3, #4
 80032d0:	009a      	lsls	r2, r3, #2
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a4a      	ldr	r2, [pc, #296]	; (8003404 <HAL_DMA_Init+0x168>)
 80032da:	641a      	str	r2, [r3, #64]	; 0x40
 80032dc:	e00e      	b.n	80032fc <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	461a      	mov	r2, r3
 80032e4:	4b48      	ldr	r3, [pc, #288]	; (8003408 <HAL_DMA_Init+0x16c>)
 80032e6:	4413      	add	r3, r2
 80032e8:	4a45      	ldr	r2, [pc, #276]	; (8003400 <HAL_DMA_Init+0x164>)
 80032ea:	fba2 2303 	umull	r2, r3, r2, r3
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	009a      	lsls	r2, r3, #2
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a44      	ldr	r2, [pc, #272]	; (800340c <HAL_DMA_Init+0x170>)
 80032fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2202      	movs	r2, #2
 8003300:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003316:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003320:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003338:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	4313      	orrs	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003356:	d031      	beq.n	80033bc <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	4a29      	ldr	r2, [pc, #164]	; (8003404 <HAL_DMA_Init+0x168>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d116      	bne.n	8003390 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8003362:	492b      	ldr	r1, [pc, #172]	; (8003410 <HAL_DMA_Init+0x174>)
 8003364:	4b2a      	ldr	r3, [pc, #168]	; (8003410 <HAL_DMA_Init+0x174>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336c:	200f      	movs	r0, #15
 800336e:	fa00 f303 	lsl.w	r3, r0, r3
 8003372:	43db      	mvns	r3, r3
 8003374:	4013      	ands	r3, r2
 8003376:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 8003378:	4825      	ldr	r0, [pc, #148]	; (8003410 <HAL_DMA_Init+0x174>)
 800337a:	4b25      	ldr	r3, [pc, #148]	; (8003410 <HAL_DMA_Init+0x174>)
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6859      	ldr	r1, [r3, #4]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003386:	fa01 f303 	lsl.w	r3, r1, r3
 800338a:	4313      	orrs	r3, r2
 800338c:	6003      	str	r3, [r0, #0]
 800338e:	e015      	b.n	80033bc <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8003390:	4920      	ldr	r1, [pc, #128]	; (8003414 <HAL_DMA_Init+0x178>)
 8003392:	4b20      	ldr	r3, [pc, #128]	; (8003414 <HAL_DMA_Init+0x178>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339a:	200f      	movs	r0, #15
 800339c:	fa00 f303 	lsl.w	r3, r0, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	4013      	ands	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 80033a6:	481b      	ldr	r0, [pc, #108]	; (8003414 <HAL_DMA_Init+0x178>)
 80033a8:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <HAL_DMA_Init+0x178>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6859      	ldr	r1, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b4:	fa01 f303 	lsl.w	r3, r1, r3
 80033b8:	4313      	orrs	r3, r2
 80033ba:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	40020407 	.word	0x40020407
 80033fc:	bffdfff8 	.word	0xbffdfff8
 8003400:	cccccccd 	.word	0xcccccccd
 8003404:	40020000 	.word	0x40020000
 8003408:	bffdfbf8 	.word	0xbffdfbf8
 800340c:	40020400 	.word	0x40020400
 8003410:	400200a8 	.word	0x400200a8
 8003414:	400204a8 	.word	0x400204a8

08003418 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e060      	b.n	80034ec <HAL_DMA_DeInit+0xd4>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	f022 0201 	bic.w	r2, r2, #1
 8003438:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	4b2d      	ldr	r3, [pc, #180]	; (80034f8 <HAL_DMA_DeInit+0xe0>)
 8003442:	429a      	cmp	r2, r3
 8003444:	d80f      	bhi.n	8003466 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	4b2b      	ldr	r3, [pc, #172]	; (80034fc <HAL_DMA_DeInit+0xe4>)
 800344e:	4413      	add	r3, r2
 8003450:	4a2b      	ldr	r2, [pc, #172]	; (8003500 <HAL_DMA_DeInit+0xe8>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	009a      	lsls	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a28      	ldr	r2, [pc, #160]	; (8003504 <HAL_DMA_DeInit+0xec>)
 8003462:	641a      	str	r2, [r3, #64]	; 0x40
 8003464:	e00e      	b.n	8003484 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	4b26      	ldr	r3, [pc, #152]	; (8003508 <HAL_DMA_DeInit+0xf0>)
 800346e:	4413      	add	r3, r2
 8003470:	4a23      	ldr	r2, [pc, #140]	; (8003500 <HAL_DMA_DeInit+0xe8>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	009a      	lsls	r2, r3, #2
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a22      	ldr	r2, [pc, #136]	; (800350c <HAL_DMA_DeInit+0xf4>)
 8003482:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003494:	2101      	movs	r1, #1
 8003496:	fa01 f202 	lsl.w	r2, r1, r2
 800349a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	4a18      	ldr	r2, [pc, #96]	; (8003504 <HAL_DMA_DeInit+0xec>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d10b      	bne.n	80034be <HAL_DMA_DeInit+0xa6>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 80034a6:	491a      	ldr	r1, [pc, #104]	; (8003510 <HAL_DMA_DeInit+0xf8>)
 80034a8:	4b19      	ldr	r3, [pc, #100]	; (8003510 <HAL_DMA_DeInit+0xf8>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b0:	200f      	movs	r0, #15
 80034b2:	fa00 f303 	lsl.w	r3, r0, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	4013      	ands	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]
 80034bc:	e00a      	b.n	80034d4 <HAL_DMA_DeInit+0xbc>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 80034be:	4915      	ldr	r1, [pc, #84]	; (8003514 <HAL_DMA_DeInit+0xfc>)
 80034c0:	4b14      	ldr	r3, [pc, #80]	; (8003514 <HAL_DMA_DeInit+0xfc>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c8:	200f      	movs	r0, #15
 80034ca:	fa00 f303 	lsl.w	r3, r0, r3
 80034ce:	43db      	mvns	r3, r3
 80034d0:	4013      	ands	r3, r2
 80034d2:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40020407 	.word	0x40020407
 80034fc:	bffdfff8 	.word	0xbffdfff8
 8003500:	cccccccd 	.word	0xcccccccd
 8003504:	40020000 	.word	0x40020000
 8003508:	bffdfbf8 	.word	0xbffdfbf8
 800350c:	40020400 	.word	0x40020400
 8003510:	400200a8 	.word	0x400200a8
 8003514:	400204a8 	.word	0x400204a8

08003518 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
 8003524:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <HAL_DMA_Start_IT+0x20>
 8003534:	2302      	movs	r3, #2
 8003536:	e04b      	b.n	80035d0 <HAL_DMA_Start_IT+0xb8>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	d13a      	bne.n	80035c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2202      	movs	r2, #2
 8003550:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	f022 0201 	bic.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f906 	bl	8003782 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	f042 020e 	orr.w	r2, r2, #14
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	e00f      	b.n	80035b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	f022 0204 	bic.w	r2, r2, #4
 800359e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	f042 020a 	orr.w	r2, r2, #10
 80035ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	6812      	ldr	r2, [r2, #0]
 80035ba:	f042 0201 	orr.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	e005      	b.n	80035ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
 80035cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e020      	b.n	8003630 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	6812      	ldr	r2, [r2, #0]
 80035f8:	f022 020e 	bic.w	r2, r2, #14
 80035fc:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	6812      	ldr	r2, [r2, #0]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003616:	2101      	movs	r1, #1
 8003618:	fa01 f202 	lsl.w	r2, r1, r2
 800361c:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800362e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003658:	2204      	movs	r2, #4
 800365a:	409a      	lsls	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d024      	beq.n	80036ae <HAL_DMA_IRQHandler+0x72>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	d01f      	beq.n	80036ae <HAL_DMA_IRQHandler+0x72>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b00      	cmp	r3, #0
 800367a:	d107      	bne.n	800368c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	6812      	ldr	r2, [r2, #0]
 8003686:	f022 0204 	bic.w	r2, r2, #4
 800368a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003694:	2104      	movs	r1, #4
 8003696:	fa01 f202 	lsl.w	r2, r1, r2
 800369a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d069      	beq.n	8003778 <HAL_DMA_IRQHandler+0x13c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80036ac:	e064      	b.n	8003778 <HAL_DMA_IRQHandler+0x13c>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	2202      	movs	r2, #2
 80036b4:	409a      	lsls	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d02c      	beq.n	8003718 <HAL_DMA_IRQHandler+0xdc>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d027      	beq.n	8003718 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0320 	and.w	r3, r3, #32
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10b      	bne.n	80036ee <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6812      	ldr	r2, [r2, #0]
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	f022 020a 	bic.w	r2, r2, #10
 80036e4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80036f6:	2102      	movs	r1, #2
 80036f8:	fa01 f202 	lsl.w	r2, r1, r2
 80036fc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	2b00      	cmp	r3, #0
 800370c:	d034      	beq.n	8003778 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003716:	e02f      	b.n	8003778 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	2208      	movs	r2, #8
 800371e:	409a      	lsls	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4013      	ands	r3, r2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d028      	beq.n	800377a <HAL_DMA_IRQHandler+0x13e>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d023      	beq.n	800377a <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6812      	ldr	r2, [r2, #0]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	f022 020e 	bic.w	r2, r2, #14
 8003740:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800374a:	2101      	movs	r1, #1
 800374c:	fa01 f202 	lsl.w	r2, r1, r2
 8003750:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	4798      	blx	r3
    }
  }
  return;
 8003778:	bf00      	nop
 800377a:	bf00      	nop
}
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003782:	b480      	push	{r7}
 8003784:	b085      	sub	sp, #20
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
 800378e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003798:	2101      	movs	r1, #1
 800379a:	fa01 f202 	lsl.w	r2, r1, r2
 800379e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d108      	bne.n	80037c2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037c0:	e007      	b.n	80037d2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	60da      	str	r2, [r3, #12]
}
 80037d2:	bf00      	nop
 80037d4:	3714      	adds	r7, #20
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
	...

080037e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b087      	sub	sp, #28
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80037ea:	2300      	movs	r3, #0
 80037ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80037f2:	2300      	movs	r3, #0
 80037f4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80037f6:	e17f      	b.n	8003af8 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	2101      	movs	r1, #1
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	fa01 f303 	lsl.w	r3, r1, r3
 8003804:	4013      	ands	r3, r2
 8003806:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2b00      	cmp	r3, #0
 800380c:	f000 8171 	beq.w	8003af2 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d003      	beq.n	8003820 <HAL_GPIO_Init+0x40>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b12      	cmp	r3, #18
 800381e:	d123      	bne.n	8003868 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	08da      	lsrs	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3208      	adds	r2, #8
 8003828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800382c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	220f      	movs	r2, #15
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	4013      	ands	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4313      	orrs	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	08da      	lsrs	r2, r3, #3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	3208      	adds	r2, #8
 8003862:	6939      	ldr	r1, [r7, #16]
 8003864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	2203      	movs	r2, #3
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4013      	ands	r3, r2
 800387e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 0203 	and.w	r2, r3, #3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4313      	orrs	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d00b      	beq.n	80038bc <HAL_GPIO_Init+0xdc>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d007      	beq.n	80038bc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038b0:	2b11      	cmp	r3, #17
 80038b2:	d003      	beq.n	80038bc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b12      	cmp	r3, #18
 80038ba:	d130      	bne.n	800391e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	2203      	movs	r2, #3
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4013      	ands	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038f2:	2201      	movs	r2, #1
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43db      	mvns	r3, r3
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4013      	ands	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	091b      	lsrs	r3, r3, #4
 8003908:	f003 0201 	and.w	r2, r3, #1
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	2b03      	cmp	r3, #3
 8003928:	d118      	bne.n	800395c <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003930:	2201      	movs	r2, #1
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43db      	mvns	r3, r3
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4013      	ands	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	08db      	lsrs	r3, r3, #3
 8003946:	f003 0201 	and.w	r2, r3, #1
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	4313      	orrs	r3, r2
 8003954:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	2203      	movs	r2, #3
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	43db      	mvns	r3, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4013      	ands	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	4313      	orrs	r3, r2
 8003984:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80ac 	beq.w	8003af2 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800399a:	4a5e      	ldr	r2, [pc, #376]	; (8003b14 <HAL_GPIO_Init+0x334>)
 800399c:	4b5d      	ldr	r3, [pc, #372]	; (8003b14 <HAL_GPIO_Init+0x334>)
 800399e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039a0:	f043 0301 	orr.w	r3, r3, #1
 80039a4:	6613      	str	r3, [r2, #96]	; 0x60
 80039a6:	4b5b      	ldr	r3, [pc, #364]	; (8003b14 <HAL_GPIO_Init+0x334>)
 80039a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	60bb      	str	r3, [r7, #8]
 80039b0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80039b2:	4a59      	ldr	r2, [pc, #356]	; (8003b18 <HAL_GPIO_Init+0x338>)
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	089b      	lsrs	r3, r3, #2
 80039b8:	3302      	adds	r3, #2
 80039ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039be:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	220f      	movs	r2, #15
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4013      	ands	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039dc:	d025      	beq.n	8003a2a <HAL_GPIO_Init+0x24a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a4e      	ldr	r2, [pc, #312]	; (8003b1c <HAL_GPIO_Init+0x33c>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d01f      	beq.n	8003a26 <HAL_GPIO_Init+0x246>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a4d      	ldr	r2, [pc, #308]	; (8003b20 <HAL_GPIO_Init+0x340>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d019      	beq.n	8003a22 <HAL_GPIO_Init+0x242>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a4c      	ldr	r2, [pc, #304]	; (8003b24 <HAL_GPIO_Init+0x344>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d013      	beq.n	8003a1e <HAL_GPIO_Init+0x23e>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a4b      	ldr	r2, [pc, #300]	; (8003b28 <HAL_GPIO_Init+0x348>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d00d      	beq.n	8003a1a <HAL_GPIO_Init+0x23a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a4a      	ldr	r2, [pc, #296]	; (8003b2c <HAL_GPIO_Init+0x34c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d007      	beq.n	8003a16 <HAL_GPIO_Init+0x236>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a49      	ldr	r2, [pc, #292]	; (8003b30 <HAL_GPIO_Init+0x350>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d101      	bne.n	8003a12 <HAL_GPIO_Init+0x232>
 8003a0e:	2306      	movs	r3, #6
 8003a10:	e00c      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a12:	2307      	movs	r3, #7
 8003a14:	e00a      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a16:	2305      	movs	r3, #5
 8003a18:	e008      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a1a:	2304      	movs	r3, #4
 8003a1c:	e006      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e004      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e002      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a26:	2301      	movs	r3, #1
 8003a28:	e000      	b.n	8003a2c <HAL_GPIO_Init+0x24c>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	697a      	ldr	r2, [r7, #20]
 8003a2e:	f002 0203 	and.w	r2, r2, #3
 8003a32:	0092      	lsls	r2, r2, #2
 8003a34:	4093      	lsls	r3, r2
 8003a36:	693a      	ldr	r2, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a3c:	4936      	ldr	r1, [pc, #216]	; (8003b18 <HAL_GPIO_Init+0x338>)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	089b      	lsrs	r3, r3, #2
 8003a42:	3302      	adds	r3, #2
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003a4a:	4b3a      	ldr	r3, [pc, #232]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	43db      	mvns	r3, r3
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4013      	ands	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a6e:	4a31      	ldr	r2, [pc, #196]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003a74:	4b2f      	ldr	r3, [pc, #188]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4013      	ands	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a98:	4a26      	ldr	r2, [pc, #152]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a9e:	4b25      	ldr	r3, [pc, #148]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ac2:	4a1c      	ldr	r2, [pc, #112]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ac8:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003aec:	4a11      	ldr	r2, [pc, #68]	; (8003b34 <HAL_GPIO_Init+0x354>)
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	3301      	adds	r3, #1
 8003af6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fa22 f303 	lsr.w	r3, r2, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f47f ae78 	bne.w	80037f8 <HAL_GPIO_Init+0x18>
  }
}
 8003b08:	bf00      	nop
 8003b0a:	371c      	adds	r7, #28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40010000 	.word	0x40010000
 8003b1c:	48000400 	.word	0x48000400
 8003b20:	48000800 	.word	0x48000800
 8003b24:	48000c00 	.word	0x48000c00
 8003b28:	48001000 	.word	0x48001000
 8003b2c:	48001400 	.word	0x48001400
 8003b30:	48001800 	.word	0x48001800
 8003b34:	40010400 	.word	0x40010400

08003b38 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8003b4e:	e0cd      	b.n	8003cec <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8003b50:	2201      	movs	r2, #1
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	409a      	lsls	r2, r3
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 80c1 	beq.w	8003ce6 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	2103      	movs	r1, #3
 8003b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b72:	431a      	orrs	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	08da      	lsrs	r2, r3, #3
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	08d9      	lsrs	r1, r3, #3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3108      	adds	r1, #8
 8003b84:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	200f      	movs	r0, #15
 8003b92:	fa00 f303 	lsl.w	r3, r0, r3
 8003b96:	43db      	mvns	r3, r3
 8003b98:	4019      	ands	r1, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3208      	adds	r2, #8
 8003b9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	2103      	movs	r1, #3
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	401a      	ands	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	2103      	movs	r1, #3
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	401a      	ands	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be6:	2101      	movs	r1, #1
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	fa01 f303 	lsl.w	r3, r1, r3
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	401a      	ands	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8003bf6:	4a44      	ldr	r2, [pc, #272]	; (8003d08 <HAL_GPIO_DeInit+0x1d0>)
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	089b      	lsrs	r3, r3, #2
 8003bfc:	3302      	adds	r3, #2
 8003bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c02:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	220f      	movs	r2, #15
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4013      	ands	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c1e:	d025      	beq.n	8003c6c <HAL_GPIO_DeInit+0x134>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a3a      	ldr	r2, [pc, #232]	; (8003d0c <HAL_GPIO_DeInit+0x1d4>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d01f      	beq.n	8003c68 <HAL_GPIO_DeInit+0x130>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a39      	ldr	r2, [pc, #228]	; (8003d10 <HAL_GPIO_DeInit+0x1d8>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d019      	beq.n	8003c64 <HAL_GPIO_DeInit+0x12c>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a38      	ldr	r2, [pc, #224]	; (8003d14 <HAL_GPIO_DeInit+0x1dc>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d013      	beq.n	8003c60 <HAL_GPIO_DeInit+0x128>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a37      	ldr	r2, [pc, #220]	; (8003d18 <HAL_GPIO_DeInit+0x1e0>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d00d      	beq.n	8003c5c <HAL_GPIO_DeInit+0x124>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	4a36      	ldr	r2, [pc, #216]	; (8003d1c <HAL_GPIO_DeInit+0x1e4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d007      	beq.n	8003c58 <HAL_GPIO_DeInit+0x120>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a35      	ldr	r2, [pc, #212]	; (8003d20 <HAL_GPIO_DeInit+0x1e8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d101      	bne.n	8003c54 <HAL_GPIO_DeInit+0x11c>
 8003c50:	2306      	movs	r3, #6
 8003c52:	e00c      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c54:	2307      	movs	r3, #7
 8003c56:	e00a      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c58:	2305      	movs	r3, #5
 8003c5a:	e008      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c5c:	2304      	movs	r3, #4
 8003c5e:	e006      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c60:	2303      	movs	r3, #3
 8003c62:	e004      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e002      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <HAL_GPIO_DeInit+0x136>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	f002 0203 	and.w	r2, r2, #3
 8003c74:	0092      	lsls	r2, r2, #2
 8003c76:	fa03 f202 	lsl.w	r2, r3, r2
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d132      	bne.n	8003ce6 <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f003 0303 	and.w	r3, r3, #3
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	220f      	movs	r2, #15
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8003c90:	481d      	ldr	r0, [pc, #116]	; (8003d08 <HAL_GPIO_DeInit+0x1d0>)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	089b      	lsrs	r3, r3, #2
 8003c96:	491c      	ldr	r1, [pc, #112]	; (8003d08 <HAL_GPIO_DeInit+0x1d0>)
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	0892      	lsrs	r2, r2, #2
 8003c9c:	3202      	adds	r2, #2
 8003c9e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	43d2      	mvns	r2, r2
 8003ca6:	400a      	ands	r2, r1
 8003ca8:	3302      	adds	r3, #2
 8003caa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8003cae:	491d      	ldr	r1, [pc, #116]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cb0:	4b1c      	ldr	r3, [pc, #112]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	4013      	ands	r3, r2
 8003cba:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8003cbc:	4919      	ldr	r1, [pc, #100]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cbe:	4b19      	ldr	r3, [pc, #100]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8003cca:	4916      	ldr	r1, [pc, #88]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003ccc:	4b15      	ldr	r3, [pc, #84]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8003cd8:	4912      	ldr	r1, [pc, #72]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cda:	4b12      	ldr	r3, [pc, #72]	; (8003d24 <HAL_GPIO_DeInit+0x1ec>)
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f47f af2b 	bne.w	8003b50 <HAL_GPIO_DeInit+0x18>
  }
}
 8003cfa:	bf00      	nop
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	40010000 	.word	0x40010000
 8003d0c:	48000400 	.word	0x48000400
 8003d10:	48000800 	.word	0x48000800
 8003d14:	48000c00 	.word	0x48000c00
 8003d18:	48001000 	.word	0x48001000
 8003d1c:	48001400 	.word	0x48001400
 8003d20:	48001800 	.word	0x48001800
 8003d24:	40010400 	.word	0x40010400

08003d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
 8003d34:	4613      	mov	r3, r2
 8003d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d38:	787b      	ldrb	r3, [r7, #1]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d3e:	887a      	ldrh	r2, [r7, #2]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d44:	e002      	b.n	8003d4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d46:	887a      	ldrh	r2, [r7, #2]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e080      	b.n	8003e6c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d106      	bne.n	8003d84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f8a7 	bl	8003ed2 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2224      	movs	r2, #36	; 0x24
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6852      	ldr	r2, [r2, #4]
 8003da4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003da8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	6892      	ldr	r2, [r2, #8]
 8003db4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003db8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d107      	bne.n	8003dd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6892      	ldr	r2, [r2, #8]
 8003dca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	e006      	b.n	8003de0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6892      	ldr	r2, [r2, #8]
 8003dda:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003dde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d104      	bne.n	8003df2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003df0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6812      	ldr	r2, [r2, #0]
 8003e0e:	68d2      	ldr	r2, [r2, #12]
 8003e10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6911      	ldr	r1, [r2, #16]
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6952      	ldr	r2, [r2, #20]
 8003e22:	4311      	orrs	r1, r2
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6992      	ldr	r2, [r2, #24]
 8003e28:	0212      	lsls	r2, r2, #8
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	69d1      	ldr	r1, [r2, #28]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6a12      	ldr	r2, [r2, #32]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6812      	ldr	r2, [r2, #0]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	f042 0201 	orr.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e021      	b.n	8003eca <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2224      	movs	r2, #36	; 0x24
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	6812      	ldr	r2, [r2, #0]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	f022 0201 	bic.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f821 	bl	8003ee6 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
	...

08003efc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	817b      	strh	r3, [r7, #10]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	813b      	strh	r3, [r7, #8]
 8003f12:	4613      	mov	r3, r2
 8003f14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b20      	cmp	r3, #32
 8003f24:	f040 8109 	bne.w	800413a <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_I2C_Mem_Write+0x38>
 8003f2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e101      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d101      	bne.n	8003f46 <HAL_I2C_Mem_Write+0x4a>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e0fa      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f4e:	f7fe fce3 	bl	8002918 <HAL_GetTick>
 8003f52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	2319      	movs	r3, #25
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 fb09 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e0e5      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2221      	movs	r2, #33	; 0x21
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2240      	movs	r2, #64	; 0x40
 8003f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6a3a      	ldr	r2, [r7, #32]
 8003f8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f98:	88f8      	ldrh	r0, [r7, #6]
 8003f9a:	893a      	ldrh	r2, [r7, #8]
 8003f9c:	8979      	ldrh	r1, [r7, #10]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	9301      	str	r3, [sp, #4]
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fa01 	bl	80043b0 <I2C_RequestMemoryWrite>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00f      	beq.n	8003fd4 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d105      	bne.n	8003fc8 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0b9      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e0b3      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2bff      	cmp	r3, #255	; 0xff
 8003fdc:	d90e      	bls.n	8003ffc <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	22ff      	movs	r2, #255	; 0xff
 8003fe2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	8979      	ldrh	r1, [r7, #10]
 8003fec:	2300      	movs	r3, #0
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 fbd3 	bl	80047a0 <I2C_TransferConfig>
 8003ffa:	e00f      	b.n	800401c <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800400a:	b2da      	uxtb	r2, r3
 800400c:	8979      	ldrh	r1, [r7, #10]
 800400e:	2300      	movs	r3, #0
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fbc2 	bl	80047a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 fae3 	bl	80045ec <I2C_WaitOnTXISFlagUntilTimeout>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d007      	beq.n	800403c <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004030:	2b04      	cmp	r3, #4
 8004032:	d101      	bne.n	8004038 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e081      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e07f      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004044:	1c58      	adds	r0, r3, #1
 8004046:	68f9      	ldr	r1, [r7, #12]
 8004048:	6248      	str	r0, [r1, #36]	; 0x24
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	d135      	bne.n	80040dc <HAL_I2C_Mem_Write+0x1e0>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004074:	b29b      	uxth	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d030      	beq.n	80040dc <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004080:	2200      	movs	r2, #0
 8004082:	2180      	movs	r1, #128	; 0x80
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fa77 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e053      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004098:	b29b      	uxth	r3, r3
 800409a:	2bff      	cmp	r3, #255	; 0xff
 800409c:	d90e      	bls.n	80040bc <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	22ff      	movs	r2, #255	; 0xff
 80040a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	8979      	ldrh	r1, [r7, #10]
 80040ac:	2300      	movs	r3, #0
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f000 fb73 	bl	80047a0 <I2C_TransferConfig>
 80040ba:	e00f      	b.n	80040dc <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	8979      	ldrh	r1, [r7, #10]
 80040ce:	2300      	movs	r3, #0
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 fb62 	bl	80047a0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d19a      	bne.n	800401c <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 fabe 	bl	800466c <I2C_WaitOnSTOPFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d007      	beq.n	8004106 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d101      	bne.n	8004102 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e01c      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e01a      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2220      	movs	r2, #32
 800410c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6859      	ldr	r1, [r3, #4]
 8004118:	4b0a      	ldr	r3, [pc, #40]	; (8004144 <HAL_I2C_Mem_Write+0x248>)
 800411a:	400b      	ands	r3, r1
 800411c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	e000      	b.n	800413c <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 800413a:	2302      	movs	r3, #2
  }
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	fe00e800 	.word	0xfe00e800

08004148 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af02      	add	r7, sp, #8
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	4608      	mov	r0, r1
 8004152:	4611      	mov	r1, r2
 8004154:	461a      	mov	r2, r3
 8004156:	4603      	mov	r3, r0
 8004158:	817b      	strh	r3, [r7, #10]
 800415a:	460b      	mov	r3, r1
 800415c:	813b      	strh	r3, [r7, #8]
 800415e:	4613      	mov	r3, r2
 8004160:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8004162:	2300      	movs	r3, #0
 8004164:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b20      	cmp	r3, #32
 8004170:	f040 8107 	bne.w	8004382 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <HAL_I2C_Mem_Read+0x38>
 800417a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800417c:	2b00      	cmp	r3, #0
 800417e:	d101      	bne.n	8004184 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0ff      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800418a:	2b01      	cmp	r3, #1
 800418c:	d101      	bne.n	8004192 <HAL_I2C_Mem_Read+0x4a>
 800418e:	2302      	movs	r3, #2
 8004190:	e0f8      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800419a:	f7fe fbbd 	bl	8002918 <HAL_GetTick>
 800419e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	2319      	movs	r3, #25
 80041a6:	2201      	movs	r2, #1
 80041a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 f9e3 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e0e3      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2222      	movs	r2, #34	; 0x22
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2240      	movs	r2, #64	; 0x40
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80041dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041e4:	88f8      	ldrh	r0, [r7, #6]
 80041e6:	893a      	ldrh	r2, [r7, #8]
 80041e8:	8979      	ldrh	r1, [r7, #10]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f93b 	bl	8004470 <I2C_RequestMemoryRead>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00f      	beq.n	8004220 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004204:	2b04      	cmp	r3, #4
 8004206:	d105      	bne.n	8004214 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e0b7      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e0b1      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004224:	b29b      	uxth	r3, r3
 8004226:	2bff      	cmp	r3, #255	; 0xff
 8004228:	d90e      	bls.n	8004248 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	22ff      	movs	r2, #255	; 0xff
 800422e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004234:	b2da      	uxtb	r2, r3
 8004236:	8979      	ldrh	r1, [r7, #10]
 8004238:	4b54      	ldr	r3, [pc, #336]	; (800438c <HAL_I2C_Mem_Read+0x244>)
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 faad 	bl	80047a0 <I2C_TransferConfig>
 8004246:	e00f      	b.n	8004268 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004256:	b2da      	uxtb	r2, r3
 8004258:	8979      	ldrh	r1, [r7, #10]
 800425a:	4b4c      	ldr	r3, [pc, #304]	; (800438c <HAL_I2C_Mem_Read+0x244>)
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fa9c 	bl	80047a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426e:	2200      	movs	r2, #0
 8004270:	2104      	movs	r1, #4
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 f980 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e080      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004286:	1c59      	adds	r1, r3, #1
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	6251      	str	r1, [r2, #36]	; 0x24
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	6812      	ldr	r2, [r2, #0]
 8004290:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800429a:	3b01      	subs	r3, #1
 800429c:	b29a      	uxth	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d135      	bne.n	8004324 <HAL_I2C_Mem_Read+0x1dc>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d030      	beq.n	8004324 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c8:	2200      	movs	r2, #0
 80042ca:	2180      	movs	r1, #128	; 0x80
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f953 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e053      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2bff      	cmp	r3, #255	; 0xff
 80042e4:	d90e      	bls.n	8004304 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	22ff      	movs	r2, #255	; 0xff
 80042ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	8979      	ldrh	r1, [r7, #10]
 80042f4:	2300      	movs	r3, #0
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 fa4f 	bl	80047a0 <I2C_TransferConfig>
 8004302:	e00f      	b.n	8004324 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004312:	b2da      	uxtb	r2, r3
 8004314:	8979      	ldrh	r1, [r7, #10]
 8004316:	2300      	movs	r3, #0
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fa3e 	bl	80047a0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d19c      	bne.n	8004268 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f000 f99a 	bl	800466c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	2b04      	cmp	r3, #4
 8004344:	d101      	bne.n	800434a <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e01c      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e01a      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2220      	movs	r2, #32
 8004354:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6859      	ldr	r1, [r3, #4]
 8004360:	4b0b      	ldr	r3, [pc, #44]	; (8004390 <HAL_I2C_Mem_Read+0x248>)
 8004362:	400b      	ands	r3, r1
 8004364:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2220      	movs	r2, #32
 800436a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800437e:	2300      	movs	r3, #0
 8004380:	e000      	b.n	8004384 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 8004382:	2302      	movs	r3, #2
  }
}
 8004384:	4618      	mov	r0, r3
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	80002400 	.word	0x80002400
 8004390:	fe00e800 	.word	0xfe00e800

08004394 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a2:	b2db      	uxtb	r3, r3
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	4608      	mov	r0, r1
 80043ba:	4611      	mov	r1, r2
 80043bc:	461a      	mov	r2, r3
 80043be:	4603      	mov	r3, r0
 80043c0:	817b      	strh	r3, [r7, #10]
 80043c2:	460b      	mov	r3, r1
 80043c4:	813b      	strh	r3, [r7, #8]
 80043c6:	4613      	mov	r3, r2
 80043c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043ca:	88fb      	ldrh	r3, [r7, #6]
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	8979      	ldrh	r1, [r7, #10]
 80043d0:	4b26      	ldr	r3, [pc, #152]	; (800446c <I2C_RequestMemoryWrite+0xbc>)
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f9e1 	bl	80047a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043de:	69fa      	ldr	r2, [r7, #28]
 80043e0:	69b9      	ldr	r1, [r7, #24]
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f902 	bl	80045ec <I2C_WaitOnTXISFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d007      	beq.n	80043fe <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d101      	bne.n	80043fa <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e034      	b.n	8004464 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e032      	b.n	8004464 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043fe:	88fb      	ldrh	r3, [r7, #6]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d105      	bne.n	8004410 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	893a      	ldrh	r2, [r7, #8]
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	629a      	str	r2, [r3, #40]	; 0x28
 800440e:	e01b      	b.n	8004448 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	893a      	ldrh	r2, [r7, #8]
 8004416:	0a12      	lsrs	r2, r2, #8
 8004418:	b292      	uxth	r2, r2
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800441e:	69fa      	ldr	r2, [r7, #28]
 8004420:	69b9      	ldr	r1, [r7, #24]
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f8e2 	bl	80045ec <I2C_WaitOnTXISFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004432:	2b04      	cmp	r3, #4
 8004434:	d101      	bne.n	800443a <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e014      	b.n	8004464 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e012      	b.n	8004464 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	893a      	ldrh	r2, [r7, #8]
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	2200      	movs	r2, #0
 8004450:	2180      	movs	r1, #128	; 0x80
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f890 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e000      	b.n	8004464 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	80002000 	.word	0x80002000

08004470 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	4608      	mov	r0, r1
 800447a:	4611      	mov	r1, r2
 800447c:	461a      	mov	r2, r3
 800447e:	4603      	mov	r3, r0
 8004480:	817b      	strh	r3, [r7, #10]
 8004482:	460b      	mov	r3, r1
 8004484:	813b      	strh	r3, [r7, #8]
 8004486:	4613      	mov	r3, r2
 8004488:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	b2da      	uxtb	r2, r3
 800448e:	8979      	ldrh	r1, [r7, #10]
 8004490:	4b26      	ldr	r3, [pc, #152]	; (800452c <I2C_RequestMemoryRead+0xbc>)
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	2300      	movs	r3, #0
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 f982 	bl	80047a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800449c:	69fa      	ldr	r2, [r7, #28]
 800449e:	69b9      	ldr	r1, [r7, #24]
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 f8a3 	bl	80045ec <I2C_WaitOnTXISFlagUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d007      	beq.n	80044bc <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b0:	2b04      	cmp	r3, #4
 80044b2:	d101      	bne.n	80044b8 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e034      	b.n	8004522 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e032      	b.n	8004522 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d105      	bne.n	80044ce <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	893a      	ldrh	r2, [r7, #8]
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	629a      	str	r2, [r3, #40]	; 0x28
 80044cc:	e01b      	b.n	8004506 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	893a      	ldrh	r2, [r7, #8]
 80044d4:	0a12      	lsrs	r2, r2, #8
 80044d6:	b292      	uxth	r2, r2
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044dc:	69fa      	ldr	r2, [r7, #28]
 80044de:	69b9      	ldr	r1, [r7, #24]
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f883 	bl	80045ec <I2C_WaitOnTXISFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d007      	beq.n	80044fc <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d101      	bne.n	80044f8 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e014      	b.n	8004522 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e012      	b.n	8004522 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	893a      	ldrh	r2, [r7, #8]
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2200      	movs	r2, #0
 800450e:	2140      	movs	r1, #64	; 0x40
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f831 	bl	8004578 <I2C_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e000      	b.n	8004522 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	80002000 	.word	0x80002000

08004530 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b02      	cmp	r3, #2
 8004544:	d103      	bne.n	800454e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2200      	movs	r2, #0
 800454c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b01      	cmp	r3, #1
 800455a:	d007      	beq.n	800456c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	6992      	ldr	r2, [r2, #24]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	619a      	str	r2, [r3, #24]
  }
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	603b      	str	r3, [r7, #0]
 8004584:	4613      	mov	r3, r2
 8004586:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004588:	e01c      	b.n	80045c4 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004590:	d018      	beq.n	80045c4 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d007      	beq.n	80045a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004598:	f7fe f9be 	bl	8002918 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	1ad2      	subs	r2, r2, r3
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d90d      	bls.n	80045c4 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e00f      	b.n	80045e4 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	401a      	ands	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	bf0c      	ite	eq
 80045d4:	2301      	moveq	r3, #1
 80045d6:	2300      	movne	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	461a      	mov	r2, r3
 80045dc:	79fb      	ldrb	r3, [r7, #7]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d0d3      	beq.n	800458a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80045f8:	e02c      	b.n	8004654 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f870 	bl	80046e4 <I2C_IsAcknowledgeFailed>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e02a      	b.n	8004664 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d01e      	beq.n	8004654 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800461c:	f7fe f97c 	bl	8002918 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	1ad2      	subs	r2, r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	429a      	cmp	r2, r3
 800462a:	d913      	bls.n	8004654 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004630:	f043 0220 	orr.w	r2, r3, #32
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2220      	movs	r2, #32
 800463c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e007      	b.n	8004664 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b02      	cmp	r3, #2
 8004660:	d1cb      	bne.n	80045fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004678:	e028      	b.n	80046cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	68b9      	ldr	r1, [r7, #8]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f830 	bl	80046e4 <I2C_IsAcknowledgeFailed>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e026      	b.n	80046dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004694:	f7fe f940 	bl	8002918 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	1ad2      	subs	r2, r2, r3
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d913      	bls.n	80046cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a8:	f043 0220 	orr.w	r2, r3, #32
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e007      	b.n	80046dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d1cf      	bne.n	800467a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	f003 0310 	and.w	r3, r3, #16
 80046fa:	2b10      	cmp	r3, #16
 80046fc:	d148      	bne.n	8004790 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046fe:	e01c      	b.n	800473a <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004706:	d018      	beq.n	800473a <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <I2C_IsAcknowledgeFailed+0x3a>
 800470e:	f7fe f903 	bl	8002918 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	1ad2      	subs	r2, r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	429a      	cmp	r2, r3
 800471c:	d90d      	bls.n	800473a <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e02b      	b.n	8004792 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b20      	cmp	r3, #32
 8004746:	d1db      	bne.n	8004700 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2210      	movs	r2, #16
 800474e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2220      	movs	r2, #32
 8004756:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff fee9 	bl	8004530 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	6859      	ldr	r1, [r3, #4]
 8004768:	4b0c      	ldr	r3, [pc, #48]	; (800479c <I2C_IsAcknowledgeFailed+0xb8>)
 800476a:	400b      	ands	r3, r1
 800476c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2204      	movs	r2, #4
 8004772:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	fe00e800 	.word	0xfe00e800

080047a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	460b      	mov	r3, r1
 80047ac:	817b      	strh	r3, [r7, #10]
 80047ae:	4613      	mov	r3, r2
 80047b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6859      	ldr	r1, [r3, #4]
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	0d5b      	lsrs	r3, r3, #21
 80047c0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80047c4:	4b0b      	ldr	r3, [pc, #44]	; (80047f4 <I2C_TransferConfig+0x54>)
 80047c6:	4303      	orrs	r3, r0
 80047c8:	43db      	mvns	r3, r3
 80047ca:	4019      	ands	r1, r3
 80047cc:	897b      	ldrh	r3, [r7, #10]
 80047ce:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80047d2:	7a7b      	ldrb	r3, [r7, #9]
 80047d4:	041b      	lsls	r3, r3, #16
 80047d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80047da:	4318      	orrs	r0, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4318      	orrs	r0, r3
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	4303      	orrs	r3, r0
 80047e4:	430b      	orrs	r3, r1
 80047e6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	03ff63ff 	.word	0x03ff63ff

080047f8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004800:	2300      	movs	r3, #0
 8004802:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8004804:	2300      	movs	r3, #0
 8004806:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e0a8      	b.n	8004964 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f003 fb58 	bl	8007edc <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	6812      	ldr	r2, [r2, #0]
 800483c:	6812      	ldr	r2, [r2, #0]
 800483e:	f022 0201 	bic.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004844:	2300      	movs	r3, #0
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	e00a      	b.n	8004860 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	3304      	adds	r3, #4
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	2200      	movs	r2, #0
 8004858:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3301      	adds	r3, #1
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b0f      	cmp	r3, #15
 8004864:	d9f1      	bls.n	800484a <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	6892      	ldr	r2, [r2, #8]
 8004870:	f042 0204 	orr.w	r2, r2, #4
 8004874:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6859      	ldr	r1, [r3, #4]
 8004880:	4b3a      	ldr	r3, [pc, #232]	; (800496c <HAL_LCD_Init+0x174>)
 8004882:	400b      	ands	r3, r1
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	6848      	ldr	r0, [r1, #4]
 8004888:	6879      	ldr	r1, [r7, #4]
 800488a:	6889      	ldr	r1, [r1, #8]
 800488c:	4308      	orrs	r0, r1
 800488e:	6879      	ldr	r1, [r7, #4]
 8004890:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004892:	4308      	orrs	r0, r1
 8004894:	6879      	ldr	r1, [r7, #4]
 8004896:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8004898:	4308      	orrs	r0, r1
 800489a:	6879      	ldr	r1, [r7, #4]
 800489c:	69c9      	ldr	r1, [r1, #28]
 800489e:	4308      	orrs	r0, r1
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	6a09      	ldr	r1, [r1, #32]
 80048a4:	4308      	orrs	r0, r1
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	6989      	ldr	r1, [r1, #24]
 80048aa:	4308      	orrs	r0, r1
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80048b0:	4301      	orrs	r1, r0
 80048b2:	430b      	orrs	r3, r1
 80048b4:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f94e 	bl	8004b58 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6812      	ldr	r2, [r2, #0]
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	68d0      	ldr	r0, [r2, #12]
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6912      	ldr	r2, [r2, #16]
 80048d2:	4310      	orrs	r0, r2
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6952      	ldr	r2, [r2, #20]
 80048d8:	4310      	orrs	r0, r2
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048de:	4302      	orrs	r2, r0
 80048e0:	430a      	orrs	r2, r1
 80048e2:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	6812      	ldr	r2, [r2, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80048f4:	f7fe f810 	bl	8002918 <HAL_GetTick>
 80048f8:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80048fa:	e00c      	b.n	8004916 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80048fc:	f7fe f80c 	bl	8002918 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800490a:	d904      	bls.n	8004916 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2208      	movs	r2, #8
 8004910:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e026      	b.n	8004964 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	2b01      	cmp	r3, #1
 8004922:	d1eb      	bne.n	80048fc <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004924:	f7fd fff8 	bl	8002918 <HAL_GetTick>
 8004928:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800492a:	e00c      	b.n	8004946 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800492c:	f7fd fff4 	bl	8002918 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800493a:	d904      	bls.n	8004946 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2210      	movs	r2, #16
 8004940:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e00e      	b.n	8004964 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b10      	cmp	r3, #16
 8004952:	d1eb      	bne.n	800492c <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3710      	adds	r7, #16
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	fc00000e 	.word	0xfc00000e

08004970 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 800497e:	2300      	movs	r3, #0
 8004980:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d005      	beq.n	800499a <HAL_LCD_Write+0x2a>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d144      	bne.n	8004a24 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d12a      	bne.n	80049fc <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_LCD_Write+0x44>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e038      	b.n	8004a26 <HAL_LCD_Write+0xb6>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80049c4:	f7fd ffa8 	bl	8002918 <HAL_GetTick>
 80049c8:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80049ca:	e010      	b.n	80049ee <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80049cc:	f7fd ffa4 	bl	8002918 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049da:	d908      	bls.n	80049ee <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2202      	movs	r2, #2
 80049e0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e01b      	b.n	8004a26 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d0e7      	beq.n	80049cc <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	3304      	adds	r3, #4
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	401a      	ands	r2, r3
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	431a      	orrs	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
 8004a22:	e000      	b.n	8004a26 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
  }
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b084      	sub	sp, #16
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d005      	beq.n	8004a56 <HAL_LCD_Clear+0x28>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d140      	bne.n	8004ad8 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_LCD_Clear+0x36>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e03a      	b.n	8004ada <HAL_LCD_Clear+0xac>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8004a74:	f7fd ff50 	bl	8002918 <HAL_GetTick>
 8004a78:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004a7a:	e010      	b.n	8004a9e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8004a7c:	f7fd ff4c 	bl	8002918 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a8a:	d908      	bls.n	8004a9e <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e01d      	b.n	8004ada <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d0e7      	beq.n	8004a7c <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004aac:	2300      	movs	r3, #0
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	e00a      	b.n	8004ac8 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	3304      	adds	r3, #4
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2b0f      	cmp	r3, #15
 8004acc:	d9f1      	bls.n	8004ab2 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f807 	bl	8004ae2 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e000      	b.n	8004ada <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
  }
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b084      	sub	sp, #16
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2208      	movs	r2, #8
 8004af4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6812      	ldr	r2, [r2, #0]
 8004afe:	6892      	ldr	r2, [r2, #8]
 8004b00:	f042 0204 	orr.w	r2, r2, #4
 8004b04:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004b06:	f7fd ff07 	bl	8002918 <HAL_GetTick>
 8004b0a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004b0c:	e010      	b.n	8004b30 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8004b0e:	f7fd ff03 	bl	8002918 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b1c:	d908      	bls.n	8004b30 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2204      	movs	r2, #4
 8004b22:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e00f      	b.n	8004b50 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 0308 	and.w	r3, r3, #8
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d1e7      	bne.n	8004b0e <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004b64:	f7fd fed8 	bl	8002918 <HAL_GetTick>
 8004b68:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004b6a:	e00c      	b.n	8004b86 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8004b6c:	f7fd fed4 	bl	8002918 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b7a:	d904      	bls.n	8004b86 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e007      	b.n	8004b96 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 0320 	and.w	r3, r3, #32
 8004b90:	2b20      	cmp	r3, #32
 8004b92:	d1eb      	bne.n	8004b6c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
	...

08004ba0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004ba4:	4b04      	ldr	r3, [pc, #16]	; (8004bb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40007000 	.word	0x40007000

08004bbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bce:	d12f      	bne.n	8004c30 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bd0:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bdc:	d037      	beq.n	8004c4e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bde:	4a1f      	ldr	r2, [pc, #124]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004be0:	4b1e      	ldr	r3, [pc, #120]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004be8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bec:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8004bee:	4b1c      	ldr	r3, [pc, #112]	; (8004c60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1c      	ldr	r2, [pc, #112]	; (8004c64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf8:	0c9b      	lsrs	r3, r3, #18
 8004bfa:	2232      	movs	r2, #50	; 0x32
 8004bfc:	fb02 f303 	mul.w	r3, r2, r3
 8004c00:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8004c02:	e002      	b.n	8004c0a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	3b01      	subs	r3, #1
 8004c08:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d006      	beq.n	8004c1e <HAL_PWREx_ControlVoltageScaling+0x62>
 8004c10:	4b12      	ldr	r3, [pc, #72]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c1c:	d0f2      	beq.n	8004c04 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c2a:	d110      	bne.n	8004c4e <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e00f      	b.n	8004c50 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c30:	4b0a      	ldr	r3, [pc, #40]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c3c:	d007      	beq.n	8004c4e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c3e:	4a07      	ldr	r2, [pc, #28]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c40:	4b06      	ldr	r3, [pc, #24]	; (8004c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c4c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}  
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	40007000 	.word	0x40007000
 8004c60:	20000038 	.word	0x20000038
 8004c64:	431bde83 	.word	0x431bde83

08004c68 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004c6c:	4a05      	ldr	r2, [pc, #20]	; (8004c84 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c6e:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c76:	6053      	str	r3, [r2, #4]
}
 8004c78:	bf00      	nop
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	40007000 	.word	0x40007000

08004c88 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004c8c:	4a05      	ldr	r2, [pc, #20]	; (8004ca4 <HAL_PWREx_DisableVddIO2+0x1c>)
 8004c8e:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <HAL_PWREx_DisableVddIO2+0x1c>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c96:	6053      	str	r3, [r2, #4]
}
 8004c98:	bf00      	nop
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	40007000 	.word	0x40007000

08004ca8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004cb4:	f7fd fe30 	bl	8002918 <HAL_GetTick>
 8004cb8:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d101      	bne.n	8004cc4 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e06f      	b.n	8004da4 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_QSPI_Init+0x2c>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e067      	b.n	8004da4 <HAL_QSPI_Init+0xfc>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10b      	bne.n	8004d00 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f003 fb99 	bl	8008428 <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8004cf6:	f241 3188 	movw	r1, #5000	; 0x1388
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fb5f 	bl	80053be <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	6812      	ldr	r2, [r2, #0]
 8004d0a:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6892      	ldr	r2, [r2, #8]
 8004d12:	3a01      	subs	r2, #1
 8004d14:	0212      	lsls	r2, r2, #8
 8004d16:	430a      	orrs	r2, r1
 8004d18:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2200      	movs	r2, #0
 8004d24:	2120      	movs	r1, #32
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fb57 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d131      	bne.n	8004d9a <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004d44:	f023 0310 	bic.w	r3, r3, #16
 8004d48:	6879      	ldr	r1, [r7, #4]
 8004d4a:	6849      	ldr	r1, [r1, #4]
 8004d4c:	0608      	lsls	r0, r1, #24
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	68c9      	ldr	r1, [r1, #12]
 8004d52:	4301      	orrs	r1, r0
 8004d54:	430b      	orrs	r3, r1
 8004d56:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	6859      	ldr	r1, [r3, #4]
 8004d62:	4b12      	ldr	r3, [pc, #72]	; (8004dac <HAL_QSPI_Init+0x104>)
 8004d64:	400b      	ands	r3, r1
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	6909      	ldr	r1, [r1, #16]
 8004d6a:	0408      	lsls	r0, r1, #16
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	6949      	ldr	r1, [r1, #20]
 8004d70:	4308      	orrs	r0, r1
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	6989      	ldr	r1, [r1, #24]
 8004d76:	4301      	orrs	r1, r0
 8004d78:	430b      	orrs	r3, r1
 8004d7a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6812      	ldr	r2, [r2, #0]
 8004d84:	6812      	ldr	r2, [r2, #0]
 8004d86:	f042 0201 	orr.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	ffe0f8fe 	.word	0xffe0f8fe

08004db0 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e022      	b.n	8004e08 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_QSPI_DeInit+0x22>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e01a      	b.n	8004e08 <HAL_QSPI_DeInit+0x58>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	6812      	ldr	r2, [r2, #0]
 8004de4:	f022 0201 	bic.w	r2, r2, #1
 8004de8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f003 fb4c 	bl	8008488 <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3708      	adds	r7, #8
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af02      	add	r7, sp, #8
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004e20:	f7fd fd7a 	bl	8002918 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d101      	bne.n	8004e36 <HAL_QSPI_Command+0x26>
 8004e32:	2302      	movs	r3, #2
 8004e34:	e048      	b.n	8004ec8 <HAL_QSPI_Command+0xb8>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d137      	bne.n	8004eba <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2120      	movs	r1, #32
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 fab9 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004e6c:	7dfb      	ldrb	r3, [r7, #23]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d125      	bne.n	8004ebe <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004e72:	2200      	movs	r2, #0
 8004e74:	68b9      	ldr	r1, [r7, #8]
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fae6 	bl	8005448 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d115      	bne.n	8004eb0 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	2102      	movs	r1, #2
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 faa3 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004e98:	7dfb      	ldrb	r3, [r7, #23]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10f      	bne.n	8004ebe <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004eae:	e006      	b.n	8004ebe <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004eb8:	e001      	b.n	8004ebe <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8004eba:	2302      	movs	r3, #2
 8004ebc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08a      	sub	sp, #40	; 0x28
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004edc:	2300      	movs	r3, #0
 8004ede:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004ee0:	f7fd fd1a 	bl	8002918 <HAL_GetTick>
 8004ee4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	3320      	adds	r3, #32
 8004eec:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_QSPI_Transmit+0x2e>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e079      	b.n	8004ff2 <HAL_QSPI_Transmit+0x122>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d168      	bne.n	8004fe4 <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d059      	beq.n	8004fd2 <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2212      	movs	r2, #18
 8004f22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	6952      	ldr	r2, [r2, #20]
 8004f4e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004f52:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 8004f54:	e019      	b.n	8004f8a <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	2104      	movs	r1, #4
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 fa3a 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004f6a:	7ffb      	ldrb	r3, [r7, #31]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d111      	bne.n	8004f94 <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	1c59      	adds	r1, r3, #1
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	61d1      	str	r1, [r2, #28]
 8004f7a:	781a      	ldrb	r2, [r3, #0]
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f84:	1e5a      	subs	r2, r3, #1
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1e1      	bne.n	8004f56 <HAL_QSPI_Transmit+0x86>
 8004f92:	e000      	b.n	8004f96 <HAL_QSPI_Transmit+0xc6>
          break;
 8004f94:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8004f96:	7ffb      	ldrb	r3, [r7, #31]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d115      	bne.n	8004fc8 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	9300      	str	r3, [sp, #0]
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	2102      	movs	r1, #2
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f000 fa17 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8004fac:	4603      	mov	r3, r0
 8004fae:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004fb0:	7ffb      	ldrb	r3, [r7, #31]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d108      	bne.n	8004fc8 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 f998 	bl	80052f4 <HAL_QSPI_Abort>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004fd0:	e00a      	b.n	8004fe8 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd6:	f043 0208 	orr.w	r2, r3, #8
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	77fb      	strb	r3, [r7, #31]
 8004fe2:	e001      	b.n	8004fe8 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004ff0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3720      	adds	r7, #32
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b08a      	sub	sp, #40	; 0x28
 8004ffe:	af02      	add	r7, sp, #8
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800500a:	f7fd fc85 	bl	8002918 <HAL_GetTick>
 800500e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3320      	adds	r3, #32
 800501e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d101      	bne.n	8005030 <HAL_QSPI_Receive+0x36>
 800502c:	2302      	movs	r3, #2
 800502e:	e080      	b.n	8005132 <HAL_QSPI_Receive+0x138>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b01      	cmp	r3, #1
 8005042:	d16f      	bne.n	8005124 <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d060      	beq.n	8005112 <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2222      	movs	r2, #34	; 0x22
 8005054:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	6812      	ldr	r2, [r2, #0]
 800507e:	6952      	ldr	r2, [r2, #20]
 8005080:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005084:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005088:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 8005092:	e01a      	b.n	80050ca <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	2201      	movs	r2, #1
 800509c:	2106      	movs	r1, #6
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f99b 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 80050a4:	4603      	mov	r3, r0
 80050a6:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80050a8:	7ffb      	ldrb	r3, [r7, #31]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d112      	bne.n	80050d4 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b2:	1c59      	adds	r1, r3, #1
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	6291      	str	r1, [r2, #40]	; 0x28
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	7812      	ldrb	r2, [r2, #0]
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	1e5a      	subs	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1e0      	bne.n	8005094 <HAL_QSPI_Receive+0x9a>
 80050d2:	e000      	b.n	80050d6 <HAL_QSPI_Receive+0xdc>
          break;
 80050d4:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80050d6:	7ffb      	ldrb	r3, [r7, #31]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d115      	bne.n	8005108 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	2201      	movs	r2, #1
 80050e4:	2102      	movs	r1, #2
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 f977 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 80050ec:	4603      	mov	r3, r0
 80050ee:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80050f0:	7ffb      	ldrb	r3, [r7, #31]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d108      	bne.n	8005108 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2202      	movs	r2, #2
 80050fc:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f8f8 	bl	80052f4 <HAL_QSPI_Abort>
 8005104:	4603      	mov	r3, r0
 8005106:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005110:	e00a      	b.n	8005128 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005116:	f043 0208 	orr.w	r2, r3, #8
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	77fb      	strb	r3, [r7, #31]
 8005122:	e001      	b.n	8005128 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005124:	2302      	movs	r3, #2
 8005126:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8005130:	7ffb      	ldrb	r3, [r7, #31]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b088      	sub	sp, #32
 800513e:	af02      	add	r7, sp, #8
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800514c:	f7fd fbe4 	bl	8002918 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b01      	cmp	r3, #1
 800515c:	d101      	bne.n	8005162 <HAL_QSPI_AutoPolling+0x28>
 800515e:	2302      	movs	r3, #2
 8005160:	e060      	b.n	8005224 <HAL_QSPI_AutoPolling+0xea>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b01      	cmp	r3, #1
 8005174:	d14f      	bne.n	8005216 <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2242      	movs	r2, #66	; 0x42
 8005180:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	2200      	movs	r2, #0
 800518c:	2120      	movs	r1, #32
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 f923 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8005198:	7dfb      	ldrb	r3, [r7, #23]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d13d      	bne.n	800521a <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6852      	ldr	r2, [r2, #4]
 80051b0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6892      	ldr	r2, [r2, #8]
 80051ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	6812      	ldr	r2, [r2, #0]
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6912      	ldr	r2, [r2, #16]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80051d4:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80051de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f92f 	bl	8005448 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	2201      	movs	r2, #1
 80051f2:	2108      	movs	r1, #8
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 f8f0 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80051fe:	7dfb      	ldrb	r3, [r7, #23]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10a      	bne.n	800521a <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2208      	movs	r2, #8
 800520a:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005214:	e001      	b.n	800521a <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8005216:	2302      	movs	r3, #2
 8005218:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 8005222:	7dfb      	ldrb	r3, [r7, #23]
}
 8005224:	4618      	mov	r0, r3
 8005226:	3718      	adds	r7, #24
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b088      	sub	sp, #32
 8005230:	af02      	add	r7, sp, #8
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800523c:	f7fd fb6c 	bl	8002918 <HAL_GetTick>
 8005240:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_QSPI_MemoryMapped+0x26>
 800524e:	2302      	movs	r3, #2
 8005250:	e04c      	b.n	80052ec <HAL_QSPI_MemoryMapped+0xc0>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b01      	cmp	r3, #1
 8005264:	d13b      	bne.n	80052de <HAL_QSPI_MemoryMapped+0xb2>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2282      	movs	r2, #130	; 0x82
 8005270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	2200      	movs	r2, #0
 800527e:	2120      	movs	r1, #32
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 f8aa 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 8005286:	4603      	mov	r3, r0
 8005288:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 800528a:	7dfb      	ldrb	r3, [r7, #23]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d128      	bne.n	80052e2 <HAL_QSPI_MemoryMapped+0xb6>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	6812      	ldr	r2, [r2, #0]
 8005298:	6812      	ldr	r2, [r2, #0]
 800529a:	f022 0108 	bic.w	r1, r2, #8
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	6852      	ldr	r2, [r2, #4]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	601a      	str	r2, [r3, #0]
      
    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b08      	cmp	r3, #8
 80052ac:	d110      	bne.n	80052d0 <HAL_QSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));
        
        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6812      	ldr	r2, [r2, #0]
 80052b6:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2210      	movs	r2, #16
 80052be:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	6812      	ldr	r2, [r2, #0]
 80052ca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80052ce:	601a      	str	r2, [r3, #0]
      }
      
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 80052d0:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80052d4:	68b9      	ldr	r1, [r7, #8]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 f8b6 	bl	8005448 <QSPI_Config>
 80052dc:	e001      	b.n	80052e2 <HAL_QSPI_MemoryMapped+0xb6>
    }
  }
  else
  {
    status = HAL_BUSY;   
 80052de:	2302      	movs	r3, #2
 80052e0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 80052ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af02      	add	r7, sp, #8
 80052fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005300:	f7fd fb0a 	bl	8002918 <HAL_GetTick>
 8005304:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800530c:	b2db      	uxtb	r3, r3
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d04e      	beq.n	80053b4 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d017      	beq.n	800535c <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	6812      	ldr	r2, [r2, #0]
 8005334:	6812      	ldr	r2, [r2, #0]
 8005336:	f022 0204 	bic.w	r2, r2, #4
 800533a:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005340:	4618      	mov	r0, r3
 8005342:	f7fe f949 	bl	80035d8 <HAL_DMA_Abort>
 8005346:	4603      	mov	r3, r0
 8005348:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005354:	f043 0204 	orr.w	r2, r3, #4
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	6812      	ldr	r2, [r2, #0]
 8005364:	6812      	ldr	r2, [r2, #0]
 8005366:	f042 0202 	orr.w	r2, r2, #2
 800536a:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2201      	movs	r2, #1
 8005376:	2102      	movs	r1, #2
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f82e 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005382:	7bfb      	ldrb	r3, [r7, #15]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10e      	bne.n	80053a6 <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2202      	movs	r2, #2
 800538e:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2200      	movs	r2, #0
 800539a:	2120      	movs	r1, #32
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f81c 	bl	80053da <QSPI_WaitFlagStateUntilTimeout>
 80053a2:	4603      	mov	r3, r0
 80053a4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d103      	bne.n	80053b4 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
 80053c6:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80053ce:	bf00      	nop
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	603b      	str	r3, [r7, #0]
 80053e6:	4613      	mov	r3, r2
 80053e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80053ea:	e01a      	b.n	8005422 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d016      	beq.n	8005422 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <QSPI_WaitFlagStateUntilTimeout+0x30>
 80053fa:	f7fd fa8d 	bl	8002918 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	1ad2      	subs	r2, r2, r3
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	429a      	cmp	r2, r3
 8005408:	d90b      	bls.n	8005422 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2204      	movs	r2, #4
 800540e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005416:	f043 0201 	orr.w	r2, r3, #1
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e00e      	b.n	8005440 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4013      	ands	r3, r2
 800542c:	2b00      	cmp	r3, #0
 800542e:	bf14      	ite	ne
 8005430:	2301      	movne	r3, #1
 8005432:	2300      	moveq	r3, #0
 8005434:	b2db      	uxtb	r3, r3
 8005436:	461a      	mov	r2, r3
 8005438:	79fb      	ldrb	r3, [r7, #7]
 800543a:	429a      	cmp	r2, r3
 800543c:	d1d6      	bne.n	80053ec <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	2b00      	cmp	r3, #0
 800545a:	d009      	beq.n	8005470 <QSPI_Config+0x28>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005462:	d005      	beq.n	8005470 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800546c:	3a01      	subs	r2, #1
 800546e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 80b5 	beq.w	80055e4 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d05d      	beq.n	800553e <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	6892      	ldr	r2, [r2, #8]
 800548a:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	69db      	ldr	r3, [r3, #28]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d030      	beq.n	80054f6 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68ba      	ldr	r2, [r7, #8]
 800549a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054a0:	4311      	orrs	r1, r2
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054a6:	4311      	orrs	r1, r2
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054ac:	4311      	orrs	r1, r2
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	6952      	ldr	r2, [r2, #20]
 80054b2:	0492      	lsls	r2, r2, #18
 80054b4:	4311      	orrs	r1, r2
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	6912      	ldr	r2, [r2, #16]
 80054ba:	4311      	orrs	r1, r2
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	6a12      	ldr	r2, [r2, #32]
 80054c0:	4311      	orrs	r1, r2
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	68d2      	ldr	r2, [r2, #12]
 80054c6:	4311      	orrs	r1, r2
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	69d2      	ldr	r2, [r2, #28]
 80054cc:	4311      	orrs	r1, r2
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	6992      	ldr	r2, [r2, #24]
 80054d2:	4311      	orrs	r1, r2
 80054d4:	68ba      	ldr	r2, [r7, #8]
 80054d6:	6812      	ldr	r2, [r2, #0]
 80054d8:	4311      	orrs	r1, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	430a      	orrs	r2, r1
 80054de:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80054e6:	f000 8127 	beq.w	8005738 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	6852      	ldr	r2, [r2, #4]
 80054f2:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80054f4:	e120      	b.n	8005738 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005502:	4311      	orrs	r1, r2
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005508:	4311      	orrs	r1, r2
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800550e:	4311      	orrs	r1, r2
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	6952      	ldr	r2, [r2, #20]
 8005514:	0492      	lsls	r2, r2, #18
 8005516:	4311      	orrs	r1, r2
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	6912      	ldr	r2, [r2, #16]
 800551c:	4311      	orrs	r1, r2
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	6a12      	ldr	r2, [r2, #32]
 8005522:	4311      	orrs	r1, r2
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	69d2      	ldr	r2, [r2, #28]
 8005528:	4311      	orrs	r1, r2
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	6992      	ldr	r2, [r2, #24]
 800552e:	4311      	orrs	r1, r2
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	4311      	orrs	r1, r2
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	430a      	orrs	r2, r1
 800553a:	615a      	str	r2, [r3, #20]
}
 800553c:	e0fc      	b.n	8005738 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d02d      	beq.n	80055a2 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005552:	4311      	orrs	r1, r2
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005558:	4311      	orrs	r1, r2
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800555e:	4311      	orrs	r1, r2
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	6952      	ldr	r2, [r2, #20]
 8005564:	0492      	lsls	r2, r2, #18
 8005566:	4311      	orrs	r1, r2
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	6a12      	ldr	r2, [r2, #32]
 800556c:	4311      	orrs	r1, r2
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	68d2      	ldr	r2, [r2, #12]
 8005572:	4311      	orrs	r1, r2
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	69d2      	ldr	r2, [r2, #28]
 8005578:	4311      	orrs	r1, r2
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	6992      	ldr	r2, [r2, #24]
 800557e:	4311      	orrs	r1, r2
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	6812      	ldr	r2, [r2, #0]
 8005584:	4311      	orrs	r1, r2
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	430a      	orrs	r2, r1
 800558a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005592:	f000 80d1 	beq.w	8005738 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	6852      	ldr	r2, [r2, #4]
 800559e:	619a      	str	r2, [r3, #24]
}
 80055a0:	e0ca      	b.n	8005738 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80055ae:	4311      	orrs	r1, r2
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055b4:	4311      	orrs	r1, r2
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055ba:	4311      	orrs	r1, r2
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	6952      	ldr	r2, [r2, #20]
 80055c0:	0492      	lsls	r2, r2, #18
 80055c2:	4311      	orrs	r1, r2
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	6a12      	ldr	r2, [r2, #32]
 80055c8:	4311      	orrs	r1, r2
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	69d2      	ldr	r2, [r2, #28]
 80055ce:	4311      	orrs	r1, r2
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	6992      	ldr	r2, [r2, #24]
 80055d4:	4311      	orrs	r1, r2
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	6812      	ldr	r2, [r2, #0]
 80055da:	4311      	orrs	r1, r2
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	430a      	orrs	r2, r1
 80055e0:	615a      	str	r2, [r3, #20]
}
 80055e2:	e0a9      	b.n	8005738 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d056      	beq.n	800569a <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	6892      	ldr	r2, [r2, #8]
 80055f4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d02c      	beq.n	8005658 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800560a:	4311      	orrs	r1, r2
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005610:	4311      	orrs	r1, r2
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005616:	4311      	orrs	r1, r2
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	6952      	ldr	r2, [r2, #20]
 800561c:	0492      	lsls	r2, r2, #18
 800561e:	4311      	orrs	r1, r2
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	6912      	ldr	r2, [r2, #16]
 8005624:	4311      	orrs	r1, r2
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	6a12      	ldr	r2, [r2, #32]
 800562a:	4311      	orrs	r1, r2
 800562c:	68ba      	ldr	r2, [r7, #8]
 800562e:	68d2      	ldr	r2, [r2, #12]
 8005630:	4311      	orrs	r1, r2
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	69d2      	ldr	r2, [r2, #28]
 8005636:	4311      	orrs	r1, r2
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	6992      	ldr	r2, [r2, #24]
 800563c:	4311      	orrs	r1, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	430a      	orrs	r2, r1
 8005642:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800564a:	d075      	beq.n	8005738 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68ba      	ldr	r2, [r7, #8]
 8005652:	6852      	ldr	r2, [r2, #4]
 8005654:	619a      	str	r2, [r3, #24]
}
 8005656:	e06f      	b.n	8005738 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005664:	4311      	orrs	r1, r2
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800566a:	4311      	orrs	r1, r2
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005670:	4311      	orrs	r1, r2
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	6952      	ldr	r2, [r2, #20]
 8005676:	0492      	lsls	r2, r2, #18
 8005678:	4311      	orrs	r1, r2
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	6912      	ldr	r2, [r2, #16]
 800567e:	4311      	orrs	r1, r2
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	6a12      	ldr	r2, [r2, #32]
 8005684:	4311      	orrs	r1, r2
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	69d2      	ldr	r2, [r2, #28]
 800568a:	4311      	orrs	r1, r2
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	6992      	ldr	r2, [r2, #24]
 8005690:	4311      	orrs	r1, r2
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	430a      	orrs	r2, r1
 8005696:	615a      	str	r2, [r3, #20]
}
 8005698:	e04e      	b.n	8005738 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	69db      	ldr	r3, [r3, #28]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d029      	beq.n	80056f6 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056ae:	4311      	orrs	r1, r2
 80056b0:	68ba      	ldr	r2, [r7, #8]
 80056b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056b4:	4311      	orrs	r1, r2
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056ba:	4311      	orrs	r1, r2
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	6952      	ldr	r2, [r2, #20]
 80056c0:	0492      	lsls	r2, r2, #18
 80056c2:	4311      	orrs	r1, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	6a12      	ldr	r2, [r2, #32]
 80056c8:	4311      	orrs	r1, r2
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	68d2      	ldr	r2, [r2, #12]
 80056ce:	4311      	orrs	r1, r2
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	69d2      	ldr	r2, [r2, #28]
 80056d4:	4311      	orrs	r1, r2
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	6992      	ldr	r2, [r2, #24]
 80056da:	4311      	orrs	r1, r2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	430a      	orrs	r2, r1
 80056e0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80056e8:	d026      	beq.n	8005738 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	6852      	ldr	r2, [r2, #4]
 80056f2:	619a      	str	r2, [r3, #24]
}
 80056f4:	e020      	b.n	8005738 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d01c      	beq.n	8005738 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800570a:	4311      	orrs	r1, r2
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005710:	4311      	orrs	r1, r2
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005716:	4311      	orrs	r1, r2
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	6952      	ldr	r2, [r2, #20]
 800571c:	0492      	lsls	r2, r2, #18
 800571e:	4311      	orrs	r1, r2
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	6a12      	ldr	r2, [r2, #32]
 8005724:	4311      	orrs	r1, r2
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	69d2      	ldr	r2, [r2, #28]
 800572a:	4311      	orrs	r1, r2
 800572c:	68ba      	ldr	r2, [r7, #8]
 800572e:	6992      	ldr	r2, [r2, #24]
 8005730:	4311      	orrs	r1, r2
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	430a      	orrs	r2, r1
 8005736:	615a      	str	r2, [r3, #20]
}
 8005738:	bf00      	nop
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800574c:	2300      	movs	r3, #0
 800574e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0310 	and.w	r3, r3, #16
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 80d0 	beq.w	80058fe <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 800575e:	4ba1      	ldr	r3, [pc, #644]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 030c 	and.w	r3, r3, #12
 8005766:	2b00      	cmp	r3, #0
 8005768:	d179      	bne.n	800585e <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800576a:	4b9e      	ldr	r3, [pc, #632]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_RCC_OscConfig+0x3e>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e33c      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1a      	ldr	r2, [r3, #32]
 8005786:	4b97      	ldr	r3, [pc, #604]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d004      	beq.n	800579c <HAL_RCC_OscConfig+0x58>
 8005792:	4b94      	ldr	r3, [pc, #592]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800579a:	e005      	b.n	80057a8 <HAL_RCC_OscConfig+0x64>
 800579c:	4b91      	ldr	r3, [pc, #580]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800579e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057a2:	091b      	lsrs	r3, r3, #4
 80057a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d923      	bls.n	80057f4 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 fd25 	bl	8006200 <RCC_SetFlashLatencyFromMSIRange>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e31d      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057c0:	4a88      	ldr	r2, [pc, #544]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057c2:	4b88      	ldr	r3, [pc, #544]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f043 0308 	orr.w	r3, r3, #8
 80057ca:	6013      	str	r3, [r2, #0]
 80057cc:	4985      	ldr	r1, [pc, #532]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057ce:	4b85      	ldr	r3, [pc, #532]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	4313      	orrs	r3, r2
 80057dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057de:	4981      	ldr	r1, [pc, #516]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057e0:	4b80      	ldr	r3, [pc, #512]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	021b      	lsls	r3, r3, #8
 80057ee:	4313      	orrs	r3, r2
 80057f0:	604b      	str	r3, [r1, #4]
 80057f2:	e022      	b.n	800583a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057f4:	4a7b      	ldr	r2, [pc, #492]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057f6:	4b7b      	ldr	r3, [pc, #492]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f043 0308 	orr.w	r3, r3, #8
 80057fe:	6013      	str	r3, [r2, #0]
 8005800:	4978      	ldr	r1, [pc, #480]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005802:	4b78      	ldr	r3, [pc, #480]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	4313      	orrs	r3, r2
 8005810:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005812:	4974      	ldr	r1, [pc, #464]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005814:	4b73      	ldr	r3, [pc, #460]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	021b      	lsls	r3, r3, #8
 8005822:	4313      	orrs	r3, r2
 8005824:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a1b      	ldr	r3, [r3, #32]
 800582a:	4618      	mov	r0, r3
 800582c:	f000 fce8 	bl	8006200 <RCC_SetFlashLatencyFromMSIRange>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e2e0      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800583a:	f000 fbfd 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800583e:	4601      	mov	r1, r0
 8005840:	4b68      	ldr	r3, [pc, #416]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	091b      	lsrs	r3, r3, #4
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	4a67      	ldr	r2, [pc, #412]	; (80059e8 <HAL_RCC_OscConfig+0x2a4>)
 800584c:	5cd3      	ldrb	r3, [r2, r3]
 800584e:	fa21 f303 	lsr.w	r3, r1, r3
 8005852:	4a66      	ldr	r2, [pc, #408]	; (80059ec <HAL_RCC_OscConfig+0x2a8>)
 8005854:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8005856:	2000      	movs	r0, #0
 8005858:	f7fd f834 	bl	80028c4 <HAL_InitTick>
 800585c:	e04f      	b.n	80058fe <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d032      	beq.n	80058cc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005866:	4a5f      	ldr	r2, [pc, #380]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005868:	4b5e      	ldr	r3, [pc, #376]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f043 0301 	orr.w	r3, r3, #1
 8005870:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005872:	f7fd f851 	bl	8002918 <HAL_GetTick>
 8005876:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800587a:	f7fd f84d 	bl	8002918 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e2b7      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800588c:	4b55      	ldr	r3, [pc, #340]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0f0      	beq.n	800587a <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005898:	4a52      	ldr	r2, [pc, #328]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800589a:	4b52      	ldr	r3, [pc, #328]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f043 0308 	orr.w	r3, r3, #8
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	494f      	ldr	r1, [pc, #316]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058a6:	4b4f      	ldr	r3, [pc, #316]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058b6:	494b      	ldr	r1, [pc, #300]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058b8:	4b4a      	ldr	r3, [pc, #296]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	69db      	ldr	r3, [r3, #28]
 80058c4:	021b      	lsls	r3, r3, #8
 80058c6:	4313      	orrs	r3, r2
 80058c8:	604b      	str	r3, [r1, #4]
 80058ca:	e018      	b.n	80058fe <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80058cc:	4a45      	ldr	r2, [pc, #276]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058ce:	4b45      	ldr	r3, [pc, #276]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f023 0301 	bic.w	r3, r3, #1
 80058d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058d8:	f7fd f81e 	bl	8002918 <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058e0:	f7fd f81a 	bl	8002918 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e284      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 80058f2:	4b3c      	ldr	r3, [pc, #240]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f0      	bne.n	80058e0 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d07a      	beq.n	8005a00 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800590a:	4b36      	ldr	r3, [pc, #216]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
 8005912:	2b08      	cmp	r3, #8
 8005914:	d00b      	beq.n	800592e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005916:	4b33      	ldr	r3, [pc, #204]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800591e:	2b0c      	cmp	r3, #12
 8005920:	d111      	bne.n	8005946 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005922:	4b30      	ldr	r3, [pc, #192]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b03      	cmp	r3, #3
 800592c:	d10b      	bne.n	8005946 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800592e:	4b2d      	ldr	r3, [pc, #180]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d061      	beq.n	80059fe <HAL_RCC_OscConfig+0x2ba>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d15d      	bne.n	80059fe <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e25a      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800594e:	d106      	bne.n	800595e <HAL_RCC_OscConfig+0x21a>
 8005950:	4a24      	ldr	r2, [pc, #144]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005952:	4b24      	ldr	r3, [pc, #144]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800595a:	6013      	str	r3, [r2, #0]
 800595c:	e01d      	b.n	800599a <HAL_RCC_OscConfig+0x256>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005966:	d10c      	bne.n	8005982 <HAL_RCC_OscConfig+0x23e>
 8005968:	4a1e      	ldr	r2, [pc, #120]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800596a:	4b1e      	ldr	r3, [pc, #120]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005972:	6013      	str	r3, [r2, #0]
 8005974:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005976:	4b1b      	ldr	r3, [pc, #108]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	e00b      	b.n	800599a <HAL_RCC_OscConfig+0x256>
 8005982:	4a18      	ldr	r2, [pc, #96]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005984:	4b17      	ldr	r3, [pc, #92]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800598c:	6013      	str	r3, [r2, #0]
 800598e:	4a15      	ldr	r2, [pc, #84]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005990:	4b14      	ldr	r3, [pc, #80]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005998:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d013      	beq.n	80059ca <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a2:	f7fc ffb9 	bl	8002918 <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80059a8:	e008      	b.n	80059bc <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059aa:	f7fc ffb5 	bl	8002918 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b64      	cmp	r3, #100	; 0x64
 80059b6:	d901      	bls.n	80059bc <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e21f      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80059bc:	4b09      	ldr	r3, [pc, #36]	; (80059e4 <HAL_RCC_OscConfig+0x2a0>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0f0      	beq.n	80059aa <HAL_RCC_OscConfig+0x266>
 80059c8:	e01a      	b.n	8005a00 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ca:	f7fc ffa5 	bl	8002918 <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80059d0:	e00e      	b.n	80059f0 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059d2:	f7fc ffa1 	bl	8002918 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b64      	cmp	r3, #100	; 0x64
 80059de:	d907      	bls.n	80059f0 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e20b      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
 80059e4:	40021000 	.word	0x40021000
 80059e8:	080088c4 	.word	0x080088c4
 80059ec:	20000038 	.word	0x20000038
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80059f0:	4ba9      	ldr	r3, [pc, #676]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1ea      	bne.n	80059d2 <HAL_RCC_OscConfig+0x28e>
 80059fc:	e000      	b.n	8005a00 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059fe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d069      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8005a0c:	4ba2      	ldr	r3, [pc, #648]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f003 030c 	and.w	r3, r3, #12
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d00b      	beq.n	8005a30 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005a18:	4b9f      	ldr	r3, [pc, #636]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8005a20:	2b0c      	cmp	r3, #12
 8005a22:	d11c      	bne.n	8005a5e <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005a24:	4b9c      	ldr	r3, [pc, #624]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f003 0303 	and.w	r3, r3, #3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d116      	bne.n	8005a5e <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a30:	4b99      	ldr	r3, [pc, #612]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d005      	beq.n	8005a48 <HAL_RCC_OscConfig+0x304>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e1d9      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a48:	4993      	ldr	r1, [pc, #588]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a4a:	4b93      	ldr	r3, [pc, #588]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	061b      	lsls	r3, r3, #24
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a5c:	e040      	b.n	8005ae0 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d023      	beq.n	8005aae <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a66:	4a8c      	ldr	r2, [pc, #560]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a68:	4b8b      	ldr	r3, [pc, #556]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a72:	f7fc ff51 	bl	8002918 <HAL_GetTick>
 8005a76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a7a:	f7fc ff4d 	bl	8002918 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e1b7      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005a8c:	4b82      	ldr	r3, [pc, #520]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0f0      	beq.n	8005a7a <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a98:	497f      	ldr	r1, [pc, #508]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a9a:	4b7f      	ldr	r3, [pc, #508]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	061b      	lsls	r3, r3, #24
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	604b      	str	r3, [r1, #4]
 8005aac:	e018      	b.n	8005ae0 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aae:	4a7a      	ldr	r2, [pc, #488]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005ab0:	4b79      	ldr	r3, [pc, #484]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aba:	f7fc ff2d 	bl	8002918 <HAL_GetTick>
 8005abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8005ac0:	e008      	b.n	8005ad4 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ac2:	f7fc ff29 	bl	8002918 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e193      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8005ad4:	4b70      	ldr	r3, [pc, #448]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1f0      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0308 	and.w	r3, r3, #8
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d03c      	beq.n	8005b66 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d01c      	beq.n	8005b2e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005af4:	4a68      	ldr	r2, [pc, #416]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005af6:	4b68      	ldr	r3, [pc, #416]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005afc:	f043 0301 	orr.w	r3, r3, #1
 8005b00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b04:	f7fc ff08 	bl	8002918 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b0c:	f7fc ff04 	bl	8002918 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e16e      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8005b1e:	4b5e      	ldr	r3, [pc, #376]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0ef      	beq.n	8005b0c <HAL_RCC_OscConfig+0x3c8>
 8005b2c:	e01b      	b.n	8005b66 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b2e:	4a5a      	ldr	r2, [pc, #360]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b30:	4b59      	ldr	r3, [pc, #356]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b36:	f023 0301 	bic.w	r3, r3, #1
 8005b3a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b3e:	f7fc feeb 	bl	8002918 <HAL_GetTick>
 8005b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8005b44:	e008      	b.n	8005b58 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b46:	f7fc fee7 	bl	8002918 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e151      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8005b58:	4b4f      	ldr	r3, [pc, #316]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b5e:	f003 0302 	and.w	r3, r3, #2
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1ef      	bne.n	8005b46 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 80a6 	beq.w	8005cc0 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b74:	2300      	movs	r3, #0
 8005b76:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005b78:	4b47      	ldr	r3, [pc, #284]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10d      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b84:	4a44      	ldr	r2, [pc, #272]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b86:	4b44      	ldr	r3, [pc, #272]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b8e:	6593      	str	r3, [r2, #88]	; 0x58
 8005b90:	4b41      	ldr	r3, [pc, #260]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b98:	60fb      	str	r3, [r7, #12]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ba0:	4b3e      	ldr	r3, [pc, #248]	; (8005c9c <HAL_RCC_OscConfig+0x558>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d118      	bne.n	8005bde <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bac:	4a3b      	ldr	r2, [pc, #236]	; (8005c9c <HAL_RCC_OscConfig+0x558>)
 8005bae:	4b3b      	ldr	r3, [pc, #236]	; (8005c9c <HAL_RCC_OscConfig+0x558>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bb8:	f7fc feae 	bl	8002918 <HAL_GetTick>
 8005bbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bbe:	e008      	b.n	8005bd2 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bc0:	f7fc feaa 	bl	8002918 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e114      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bd2:	4b32      	ldr	r3, [pc, #200]	; (8005c9c <HAL_RCC_OscConfig+0x558>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0f0      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d108      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x4b4>
 8005be6:	4a2c      	ldr	r2, [pc, #176]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005be8:	4b2b      	ldr	r3, [pc, #172]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bee:	f043 0301 	orr.w	r3, r3, #1
 8005bf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005bf6:	e024      	b.n	8005c42 <HAL_RCC_OscConfig+0x4fe>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	2b05      	cmp	r3, #5
 8005bfe:	d110      	bne.n	8005c22 <HAL_RCC_OscConfig+0x4de>
 8005c00:	4a25      	ldr	r2, [pc, #148]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c02:	4b25      	ldr	r3, [pc, #148]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c08:	f043 0304 	orr.w	r3, r3, #4
 8005c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c10:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c12:	4b21      	ldr	r3, [pc, #132]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c18:	f043 0301 	orr.w	r3, r3, #1
 8005c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c20:	e00f      	b.n	8005c42 <HAL_RCC_OscConfig+0x4fe>
 8005c22:	4a1d      	ldr	r2, [pc, #116]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c24:	4b1c      	ldr	r3, [pc, #112]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c2a:	f023 0301 	bic.w	r3, r3, #1
 8005c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c32:	4a19      	ldr	r2, [pc, #100]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c34:	4b18      	ldr	r3, [pc, #96]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c3a:	f023 0304 	bic.w	r3, r3, #4
 8005c3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d016      	beq.n	8005c78 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c4a:	f7fc fe65 	bl	8002918 <HAL_GetTick>
 8005c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8005c50:	e00a      	b.n	8005c68 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c52:	f7fc fe61 	bl	8002918 <HAL_GetTick>
 8005c56:	4602      	mov	r2, r0
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d901      	bls.n	8005c68 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e0c9      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8005c68:	4b0b      	ldr	r3, [pc, #44]	; (8005c98 <HAL_RCC_OscConfig+0x554>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0ed      	beq.n	8005c52 <HAL_RCC_OscConfig+0x50e>
 8005c76:	e01a      	b.n	8005cae <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c78:	f7fc fe4e 	bl	8002918 <HAL_GetTick>
 8005c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8005c7e:	e00f      	b.n	8005ca0 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c80:	f7fc fe4a 	bl	8002918 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d906      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e0b2      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
 8005c96:	bf00      	nop
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8005ca0:	4b58      	ldr	r3, [pc, #352]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e8      	bne.n	8005c80 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d105      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cb4:	4a53      	ldr	r2, [pc, #332]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005cb6:	4b53      	ldr	r3, [pc, #332]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cbe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 8098 	beq.w	8005dfa <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cca:	4b4e      	ldr	r3, [pc, #312]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f003 030c 	and.w	r3, r3, #12
 8005cd2:	2b0c      	cmp	r3, #12
 8005cd4:	f000 808f 	beq.w	8005df6 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d156      	bne.n	8005d8e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ce0:	4a48      	ldr	r2, [pc, #288]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005ce2:	4b48      	ldr	r3, [pc, #288]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cec:	f7fc fe14 	bl	8002918 <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf4:	f7fc fe10 	bl	8002918 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e07a      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005d06:	4b3f      	ldr	r3, [pc, #252]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1f0      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d12:	493c      	ldr	r1, [pc, #240]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	011a      	lsls	r2, r3, #4
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d28:	091b      	lsrs	r3, r3, #4
 8005d2a:	045b      	lsls	r3, r3, #17
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d38:	085b      	lsrs	r3, r3, #1
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	055b      	lsls	r3, r3, #21
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d44:	085b      	lsrs	r3, r3, #1
 8005d46:	3b01      	subs	r3, #1
 8005d48:	065b      	lsls	r3, r3, #25
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d4e:	4a2d      	ldr	r2, [pc, #180]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d50:	4b2c      	ldr	r3, [pc, #176]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d58:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d5a:	4a2a      	ldr	r2, [pc, #168]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d5c:	4b29      	ldr	r3, [pc, #164]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d64:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d66:	f7fc fdd7 	bl	8002918 <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005d6c:	e008      	b.n	8005d80 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d6e:	f7fc fdd3 	bl	8002918 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e03d      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005d80:	4b20      	ldr	r3, [pc, #128]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0f0      	beq.n	8005d6e <HAL_RCC_OscConfig+0x62a>
 8005d8c:	e035      	b.n	8005dfa <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d90:	4b1c      	ldr	r3, [pc, #112]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d98:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8005d9a:	4b1a      	ldr	r3, [pc, #104]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10b      	bne.n	8005dbe <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8005da6:	4b17      	ldr	r3, [pc, #92]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d105      	bne.n	8005dbe <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005db2:	4a14      	ldr	r2, [pc, #80]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005db4:	4b13      	ldr	r3, [pc, #76]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f023 0303 	bic.w	r3, r3, #3
 8005dbc:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005dbe:	4a11      	ldr	r2, [pc, #68]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005dc0:	4b10      	ldr	r3, [pc, #64]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dcc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dce:	f7fc fda3 	bl	8002918 <HAL_GetTick>
 8005dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005dd4:	e008      	b.n	8005de8 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dd6:	f7fc fd9f 	bl	8002918 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d901      	bls.n	8005de8 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e009      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005de8:	4b06      	ldr	r3, [pc, #24]	; (8005e04 <HAL_RCC_OscConfig+0x6c0>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f0      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x692>
 8005df4:	e001      	b.n	8005dfa <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e000      	b.n	8005dfc <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3718      	adds	r7, #24
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40021000 	.word	0x40021000

08005e08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8005e16:	4b84      	ldr	r3, [pc, #528]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0207 	and.w	r2, r3, #7
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d210      	bcs.n	8005e46 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e24:	4980      	ldr	r1, [pc, #512]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005e26:	4b80      	ldr	r3, [pc, #512]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f023 0207 	bic.w	r2, r3, #7
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005e34:	4b7c      	ldr	r3, [pc, #496]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0207 	and.w	r2, r3, #7
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d001      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e0ec      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	f000 808e 	beq.w	8005f70 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d107      	bne.n	8005e6c <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005e5c:	4b73      	ldr	r3, [pc, #460]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d121      	bne.n	8005eac <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e0d9      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d107      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8005e74:	4b6d      	ldr	r3, [pc, #436]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d115      	bne.n	8005eac <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0cd      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d107      	bne.n	8005e9c <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8005e8c:	4b67      	ldr	r3, [pc, #412]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0302 	and.w	r3, r3, #2
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d109      	bne.n	8005eac <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0c1      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005e9c:	4b63      	ldr	r3, [pc, #396]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e0b9      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005eac:	495f      	ldr	r1, [pc, #380]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005eae:	4b5f      	ldr	r3, [pc, #380]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f023 0203 	bic.w	r2, r3, #3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ebe:	f7fc fd2b 	bl	8002918 <HAL_GetTick>
 8005ec2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	2b03      	cmp	r3, #3
 8005eca:	d112      	bne.n	8005ef2 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ecc:	e00a      	b.n	8005ee4 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ece:	f7fc fd23 	bl	8002918 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d901      	bls.n	8005ee4 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e09d      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ee4:	4b51      	ldr	r3, [pc, #324]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f003 030c 	and.w	r3, r3, #12
 8005eec:	2b0c      	cmp	r3, #12
 8005eee:	d1ee      	bne.n	8005ece <HAL_RCC_ClockConfig+0xc6>
 8005ef0:	e03e      	b.n	8005f70 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d112      	bne.n	8005f20 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8005efa:	e00a      	b.n	8005f12 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005efc:	f7fc fd0c 	bl	8002918 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e086      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8005f12:	4b46      	ldr	r3, [pc, #280]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b08      	cmp	r3, #8
 8005f1c:	d1ee      	bne.n	8005efc <HAL_RCC_ClockConfig+0xf4>
 8005f1e:	e027      	b.n	8005f70 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d11d      	bne.n	8005f64 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8005f28:	e00a      	b.n	8005f40 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f2a:	f7fc fcf5 	bl	8002918 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e06f      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8005f40:	4b3a      	ldr	r3, [pc, #232]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f003 030c 	and.w	r3, r3, #12
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1ee      	bne.n	8005f2a <HAL_RCC_ClockConfig+0x122>
 8005f4c:	e010      	b.n	8005f70 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f4e:	f7fc fce3 	bl	8002918 <HAL_GetTick>
 8005f52:	4602      	mov	r2, r0
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e05d      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8005f64:	4b31      	ldr	r3, [pc, #196]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f003 030c 	and.w	r3, r3, #12
 8005f6c:	2b04      	cmp	r3, #4
 8005f6e:	d1ee      	bne.n	8005f4e <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d008      	beq.n	8005f8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f7c:	492b      	ldr	r1, [pc, #172]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005f7e:	4b2b      	ldr	r3, [pc, #172]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8005f8e:	4b26      	ldr	r3, [pc, #152]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0207 	and.w	r2, r3, #7
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d910      	bls.n	8005fbe <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f9c:	4922      	ldr	r1, [pc, #136]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005f9e:	4b22      	ldr	r3, [pc, #136]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f023 0207 	bic.w	r2, r3, #7
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005fac:	4b1e      	ldr	r3, [pc, #120]	; (8006028 <HAL_RCC_ClockConfig+0x220>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0207 	and.w	r2, r3, #7
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d001      	beq.n	8005fbe <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e030      	b.n	8006020 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0304 	and.w	r3, r3, #4
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d008      	beq.n	8005fdc <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fca:	4918      	ldr	r1, [pc, #96]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005fcc:	4b17      	ldr	r3, [pc, #92]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0308 	and.w	r3, r3, #8
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d009      	beq.n	8005ffc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fe8:	4910      	ldr	r1, [pc, #64]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005fea:	4b10      	ldr	r3, [pc, #64]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ffc:	f000 f81c 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 8006000:	4601      	mov	r1, r0
 8006002:	4b0a      	ldr	r3, [pc, #40]	; (800602c <HAL_RCC_ClockConfig+0x224>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	091b      	lsrs	r3, r3, #4
 8006008:	f003 030f 	and.w	r3, r3, #15
 800600c:	4a08      	ldr	r2, [pc, #32]	; (8006030 <HAL_RCC_ClockConfig+0x228>)
 800600e:	5cd3      	ldrb	r3, [r2, r3]
 8006010:	fa21 f303 	lsr.w	r3, r1, r3
 8006014:	4a07      	ldr	r2, [pc, #28]	; (8006034 <HAL_RCC_ClockConfig+0x22c>)
 8006016:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006018:	2000      	movs	r0, #0
 800601a:	f7fc fc53 	bl	80028c4 <HAL_InitTick>

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	40022000 	.word	0x40022000
 800602c:	40021000 	.word	0x40021000
 8006030:	080088c4 	.word	0x080088c4
 8006034:	20000038 	.word	0x20000038

08006038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006038:	b480      	push	{r7}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800603e:	2300      	movs	r3, #0
 8006040:	617b      	str	r3, [r7, #20]
 8006042:	2300      	movs	r3, #0
 8006044:	613b      	str	r3, [r7, #16]
 8006046:	2300      	movs	r3, #0
 8006048:	60bb      	str	r3, [r7, #8]
 800604a:	2302      	movs	r3, #2
 800604c:	607b      	str	r3, [r7, #4]
 800604e:	2302      	movs	r3, #2
 8006050:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8006056:	4b4c      	ldr	r3, [pc, #304]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f003 030c 	and.w	r3, r3, #12
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00b      	beq.n	800607a <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8006062:	4b49      	ldr	r3, [pc, #292]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800606a:	2b0c      	cmp	r3, #12
 800606c:	d127      	bne.n	80060be <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800606e:	4b46      	ldr	r3, [pc, #280]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f003 0303 	and.w	r3, r3, #3
 8006076:	2b01      	cmp	r3, #1
 8006078:	d121      	bne.n	80060be <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 800607a:	4b43      	ldr	r3, [pc, #268]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0308 	and.w	r3, r3, #8
 8006082:	2b00      	cmp	r3, #0
 8006084:	d107      	bne.n	8006096 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006086:	4b40      	ldr	r3, [pc, #256]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006088:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800608c:	0a1b      	lsrs	r3, r3, #8
 800608e:	f003 030f 	and.w	r3, r3, #15
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	e005      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006096:	4b3c      	ldr	r3, [pc, #240]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	091b      	lsrs	r3, r3, #4
 800609c:	f003 030f 	and.w	r3, r3, #15
 80060a0:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80060a2:	4a3a      	ldr	r2, [pc, #232]	; (800618c <HAL_RCC_GetSysClockFreq+0x154>)
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060aa:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80060ac:	4b36      	ldr	r3, [pc, #216]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f003 030c 	and.w	r3, r3, #12
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d113      	bne.n	80060e0 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80060bc:	e010      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80060be:	4b32      	ldr	r3, [pc, #200]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f003 030c 	and.w	r3, r3, #12
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d102      	bne.n	80060d0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80060ca:	4b31      	ldr	r3, [pc, #196]	; (8006190 <HAL_RCC_GetSysClockFreq+0x158>)
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	e007      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80060d0:	4b2d      	ldr	r3, [pc, #180]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f003 030c 	and.w	r3, r3, #12
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d101      	bne.n	80060e0 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80060dc:	4b2d      	ldr	r3, [pc, #180]	; (8006194 <HAL_RCC_GetSysClockFreq+0x15c>)
 80060de:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80060e0:	4b29      	ldr	r3, [pc, #164]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 030c 	and.w	r3, r3, #12
 80060e8:	2b0c      	cmp	r3, #12
 80060ea:	d145      	bne.n	8006178 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060ec:	4b26      	ldr	r3, [pc, #152]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f003 0303 	and.w	r3, r3, #3
 80060f4:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060f6:	4b24      	ldr	r3, [pc, #144]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	091b      	lsrs	r3, r3, #4
 80060fc:	f003 0307 	and.w	r3, r3, #7
 8006100:	3301      	adds	r3, #1
 8006102:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	2b02      	cmp	r3, #2
 8006108:	d002      	beq.n	8006110 <HAL_RCC_GetSysClockFreq+0xd8>
 800610a:	2b03      	cmp	r3, #3
 800610c:	d00d      	beq.n	800612a <HAL_RCC_GetSysClockFreq+0xf2>
 800610e:	e019      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006110:	4a1f      	ldr	r2, [pc, #124]	; (8006190 <HAL_RCC_GetSysClockFreq+0x158>)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	fbb2 f3f3 	udiv	r3, r2, r3
 8006118:	4a1b      	ldr	r2, [pc, #108]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 800611a:	68d2      	ldr	r2, [r2, #12]
 800611c:	0a12      	lsrs	r2, r2, #8
 800611e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006122:	fb02 f303 	mul.w	r3, r2, r3
 8006126:	613b      	str	r3, [r7, #16]
      break;
 8006128:	e019      	b.n	800615e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800612a:	4a1a      	ldr	r2, [pc, #104]	; (8006194 <HAL_RCC_GetSysClockFreq+0x15c>)
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006132:	4a15      	ldr	r2, [pc, #84]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006134:	68d2      	ldr	r2, [r2, #12]
 8006136:	0a12      	lsrs	r2, r2, #8
 8006138:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800613c:	fb02 f303 	mul.w	r3, r2, r3
 8006140:	613b      	str	r3, [r7, #16]
      break;
 8006142:	e00c      	b.n	800615e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006144:	697a      	ldr	r2, [r7, #20]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	fbb2 f3f3 	udiv	r3, r2, r3
 800614c:	4a0e      	ldr	r2, [pc, #56]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 800614e:	68d2      	ldr	r2, [r2, #12]
 8006150:	0a12      	lsrs	r2, r2, #8
 8006152:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006156:	fb02 f303 	mul.w	r3, r2, r3
 800615a:	613b      	str	r3, [r7, #16]
      break;
 800615c:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <HAL_RCC_GetSysClockFreq+0x150>)
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	0e5b      	lsrs	r3, r3, #25
 8006164:	f003 0303 	and.w	r3, r3, #3
 8006168:	3301      	adds	r3, #1
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	fbb2 f3f3 	udiv	r3, r2, r3
 8006176:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8006178:	68fb      	ldr	r3, [r7, #12]
}
 800617a:	4618      	mov	r0, r3
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	40021000 	.word	0x40021000
 800618c:	080088dc 	.word	0x080088dc
 8006190:	00f42400 	.word	0x00f42400
 8006194:	007a1200 	.word	0x007a1200

08006198 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800619c:	4b03      	ldr	r3, [pc, #12]	; (80061ac <HAL_RCC_GetHCLKFreq+0x14>)
 800619e:	681b      	ldr	r3, [r3, #0]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	20000038 	.word	0x20000038

080061b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80061b4:	f7ff fff0 	bl	8006198 <HAL_RCC_GetHCLKFreq>
 80061b8:	4601      	mov	r1, r0
 80061ba:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	0a1b      	lsrs	r3, r3, #8
 80061c0:	f003 0307 	and.w	r3, r3, #7
 80061c4:	4a03      	ldr	r2, [pc, #12]	; (80061d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061c6:	5cd3      	ldrb	r3, [r2, r3]
 80061c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	40021000 	.word	0x40021000
 80061d4:	080088d4 	.word	0x080088d4

080061d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80061dc:	f7ff ffdc 	bl	8006198 <HAL_RCC_GetHCLKFreq>
 80061e0:	4601      	mov	r1, r0
 80061e2:	4b05      	ldr	r3, [pc, #20]	; (80061f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	0adb      	lsrs	r3, r3, #11
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	4a03      	ldr	r2, [pc, #12]	; (80061fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80061ee:	5cd3      	ldrb	r3, [r2, r3]
 80061f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	40021000 	.word	0x40021000
 80061fc:	080088d4 	.word	0x080088d4

08006200 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8006208:	2300      	movs	r3, #0
 800620a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800620c:	2300      	movs	r3, #0
 800620e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006210:	4b2a      	ldr	r3, [pc, #168]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800621c:	f7fe fcc0 	bl	8004ba0 <HAL_PWREx_GetVoltageRange>
 8006220:	6178      	str	r0, [r7, #20]
 8006222:	e014      	b.n	800624e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006224:	4a25      	ldr	r2, [pc, #148]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006226:	4b25      	ldr	r3, [pc, #148]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800622a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800622e:	6593      	str	r3, [r2, #88]	; 0x58
 8006230:	4b22      	ldr	r3, [pc, #136]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800623c:	f7fe fcb0 	bl	8004ba0 <HAL_PWREx_GetVoltageRange>
 8006240:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006242:	4a1e      	ldr	r2, [pc, #120]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006244:	4b1d      	ldr	r3, [pc, #116]	; (80062bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006248:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800624c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006254:	d10b      	bne.n	800626e <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b80      	cmp	r3, #128	; 0x80
 800625a:	d919      	bls.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2ba0      	cmp	r3, #160	; 0xa0
 8006260:	d902      	bls.n	8006268 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006262:	2302      	movs	r3, #2
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	e013      	b.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006268:	2301      	movs	r3, #1
 800626a:	613b      	str	r3, [r7, #16]
 800626c:	e010      	b.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2b80      	cmp	r3, #128	; 0x80
 8006272:	d902      	bls.n	800627a <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006274:	2303      	movs	r3, #3
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	e00a      	b.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b80      	cmp	r3, #128	; 0x80
 800627e:	d102      	bne.n	8006286 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006280:	2302      	movs	r3, #2
 8006282:	613b      	str	r3, [r7, #16]
 8006284:	e004      	b.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b70      	cmp	r3, #112	; 0x70
 800628a:	d101      	bne.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800628c:	2301      	movs	r3, #1
 800628e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006290:	490b      	ldr	r1, [pc, #44]	; (80062c0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8006292:	4b0b      	ldr	r3, [pc, #44]	; (80062c0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f023 0207 	bic.w	r2, r3, #7
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	4313      	orrs	r3, r2
 800629e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80062a0:	4b07      	ldr	r3, [pc, #28]	; (80062c0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0207 	and.w	r2, r3, #7
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d001      	beq.n	80062b2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	40021000 	.word	0x40021000
 80062c0:	40022000 	.word	0x40022000

080062c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80062cc:	2300      	movs	r3, #0
 80062ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062d4:	2300      	movs	r3, #0
 80062d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062d8:	2300      	movs	r3, #0
 80062da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d03f      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062f0:	d01c      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x68>
 80062f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062f6:	d802      	bhi.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00e      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x56>
 80062fc:	e01f      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006302:	d003      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8006304:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006308:	d01c      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800630a:	e018      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800630c:	4a82      	ldr	r2, [pc, #520]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800630e:	4b82      	ldr	r3, [pc, #520]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006316:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006318:	e015      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	3304      	adds	r3, #4
 800631e:	2100      	movs	r1, #0
 8006320:	4618      	mov	r0, r3
 8006322:	f001 f895 	bl	8007450 <RCCEx_PLLSAI1_Config>
 8006326:	4603      	mov	r3, r0
 8006328:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800632a:	e00c      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	3320      	adds	r3, #32
 8006330:	2100      	movs	r1, #0
 8006332:	4618      	mov	r0, r3
 8006334:	f001 f97e 	bl	8007634 <RCCEx_PLLSAI2_Config>
 8006338:	4603      	mov	r3, r0
 800633a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800633c:	e003      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	74fb      	strb	r3, [r7, #19]
      break;
 8006342:	e000      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8006344:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006346:	7cfb      	ldrb	r3, [r7, #19]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10b      	bne.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800634c:	4972      	ldr	r1, [pc, #456]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800634e:	4b72      	ldr	r3, [pc, #456]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006354:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800635c:	4313      	orrs	r3, r2
 800635e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006362:	e001      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006364:	7cfb      	ldrb	r3, [r7, #19]
 8006366:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d03f      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006378:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800637c:	d01c      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800637e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006382:	d802      	bhi.n	800638a <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00e      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006388:	e01f      	b.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800638a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800638e:	d003      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006390:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006394:	d01c      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006396:	e018      	b.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006398:	4a5f      	ldr	r2, [pc, #380]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800639a:	4b5f      	ldr	r3, [pc, #380]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063a2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063a4:	e015      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	3304      	adds	r3, #4
 80063aa:	2100      	movs	r1, #0
 80063ac:	4618      	mov	r0, r3
 80063ae:	f001 f84f 	bl	8007450 <RCCEx_PLLSAI1_Config>
 80063b2:	4603      	mov	r3, r0
 80063b4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063b6:	e00c      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3320      	adds	r3, #32
 80063bc:	2100      	movs	r1, #0
 80063be:	4618      	mov	r0, r3
 80063c0:	f001 f938 	bl	8007634 <RCCEx_PLLSAI2_Config>
 80063c4:	4603      	mov	r3, r0
 80063c6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063c8:	e003      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	74fb      	strb	r3, [r7, #19]
      break;
 80063ce:	e000      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80063d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063d2:	7cfb      	ldrb	r3, [r7, #19]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10b      	bne.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80063d8:	494f      	ldr	r1, [pc, #316]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063da:	4b4f      	ldr	r3, [pc, #316]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80063ee:	e001      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f0:	7cfb      	ldrb	r3, [r7, #19]
 80063f2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 809a 	beq.w	8006536 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006402:	2300      	movs	r3, #0
 8006404:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006406:	4b44      	ldr	r3, [pc, #272]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800640a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10d      	bne.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006412:	4a41      	ldr	r2, [pc, #260]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006414:	4b40      	ldr	r3, [pc, #256]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800641c:	6593      	str	r3, [r2, #88]	; 0x58
 800641e:	4b3e      	ldr	r3, [pc, #248]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006426:	60bb      	str	r3, [r7, #8]
 8006428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800642a:	2301      	movs	r3, #1
 800642c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800642e:	4a3b      	ldr	r2, [pc, #236]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006430:	4b3a      	ldr	r3, [pc, #232]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006438:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800643a:	f7fc fa6d 	bl	8002918 <HAL_GetTick>
 800643e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8006440:	e009      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006442:	f7fc fa69 	bl	8002918 <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	2b02      	cmp	r3, #2
 800644e:	d902      	bls.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	74fb      	strb	r3, [r7, #19]
        break;
 8006454:	e005      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8006456:	4b31      	ldr	r3, [pc, #196]	; (800651c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0ef      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 8006462:	7cfb      	ldrb	r3, [r7, #19]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d15b      	bne.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006468:	4b2b      	ldr	r3, [pc, #172]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800646a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006472:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d01f      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	429a      	cmp	r2, r3
 8006484:	d019      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006486:	4b24      	ldr	r3, [pc, #144]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800648c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006490:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006492:	4a21      	ldr	r2, [pc, #132]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006494:	4b20      	ldr	r3, [pc, #128]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800649a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800649e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064a2:	4a1d      	ldr	r2, [pc, #116]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064a4:	4b1c      	ldr	r3, [pc, #112]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064b2:	4a19      	ldr	r2, [pc, #100]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d016      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c4:	f7fc fa28 	bl	8002918 <HAL_GetTick>
 80064c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80064ca:	e00b      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064cc:	f7fc fa24 	bl	8002918 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80064da:	4293      	cmp	r3, r2
 80064dc:	d902      	bls.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	74fb      	strb	r3, [r7, #19]
            break;
 80064e2:	e006      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80064e4:	4b0c      	ldr	r3, [pc, #48]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0ec      	beq.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 80064f2:	7cfb      	ldrb	r3, [r7, #19]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10c      	bne.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064f8:	4907      	ldr	r1, [pc, #28]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064fa:	4b07      	ldr	r3, [pc, #28]	; (8006518 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006500:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800650a:	4313      	orrs	r3, r2
 800650c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006510:	e008      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006512:	7cfb      	ldrb	r3, [r7, #19]
 8006514:	74bb      	strb	r3, [r7, #18]
 8006516:	e005      	b.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8006518:	40021000 	.word	0x40021000
 800651c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006520:	7cfb      	ldrb	r3, [r7, #19]
 8006522:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006524:	7c7b      	ldrb	r3, [r7, #17]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d105      	bne.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800652a:	4a9e      	ldr	r2, [pc, #632]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800652c:	4b9d      	ldr	r3, [pc, #628]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800652e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006530:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006534:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006542:	4998      	ldr	r1, [pc, #608]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006544:	4b97      	ldr	r3, [pc, #604]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800654a:	f023 0203 	bic.w	r2, r3, #3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006552:	4313      	orrs	r3, r2
 8006554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d00a      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006564:	498f      	ldr	r1, [pc, #572]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006566:	4b8f      	ldr	r3, [pc, #572]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800656c:	f023 020c 	bic.w	r2, r3, #12
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006574:	4313      	orrs	r3, r2
 8006576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0304 	and.w	r3, r3, #4
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00a      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006586:	4987      	ldr	r1, [pc, #540]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006588:	4b86      	ldr	r3, [pc, #536]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800658a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006596:	4313      	orrs	r3, r2
 8006598:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00a      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80065a8:	497e      	ldr	r1, [pc, #504]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065aa:	4b7e      	ldr	r3, [pc, #504]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b8:	4313      	orrs	r3, r2
 80065ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0310 	and.w	r3, r3, #16
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80065ca:	4976      	ldr	r1, [pc, #472]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065cc:	4b75      	ldr	r3, [pc, #468]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065da:	4313      	orrs	r3, r2
 80065dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065ec:	496d      	ldr	r1, [pc, #436]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065ee:	4b6d      	ldr	r3, [pc, #436]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065fc:	4313      	orrs	r3, r2
 80065fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800660e:	4965      	ldr	r1, [pc, #404]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006610:	4b64      	ldr	r3, [pc, #400]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006616:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800661e:	4313      	orrs	r3, r2
 8006620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00a      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006630:	495c      	ldr	r1, [pc, #368]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006632:	4b5c      	ldr	r3, [pc, #368]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006638:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006640:	4313      	orrs	r3, r2
 8006642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006652:	4954      	ldr	r1, [pc, #336]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006654:	4b53      	ldr	r3, [pc, #332]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800665a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006662:	4313      	orrs	r3, r2
 8006664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006674:	494b      	ldr	r1, [pc, #300]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006676:	4b4b      	ldr	r3, [pc, #300]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800667c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006684:	4313      	orrs	r3, r2
 8006686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006696:	4943      	ldr	r1, [pc, #268]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006698:	4b42      	ldr	r3, [pc, #264]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800669a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800669e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d028      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066b8:	493a      	ldr	r1, [pc, #232]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80066ba:	4b3a      	ldr	r3, [pc, #232]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80066bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066c8:	4313      	orrs	r3, r2
 80066ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066d6:	d106      	bne.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066d8:	4a32      	ldr	r2, [pc, #200]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80066da:	4b32      	ldr	r3, [pc, #200]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066e2:	60d3      	str	r3, [r2, #12]
 80066e4:	e011      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066ee:	d10c      	bne.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	3304      	adds	r3, #4
 80066f4:	2101      	movs	r1, #1
 80066f6:	4618      	mov	r0, r3
 80066f8:	f000 feaa 	bl	8007450 <RCCEx_PLLSAI1_Config>
 80066fc:	4603      	mov	r3, r0
 80066fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006700:	7cfb      	ldrb	r3, [r7, #19]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8006706:	7cfb      	ldrb	r3, [r7, #19]
 8006708:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d028      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006716:	4923      	ldr	r1, [pc, #140]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006718:	4b22      	ldr	r3, [pc, #136]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800671a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800671e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006726:	4313      	orrs	r3, r2
 8006728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006730:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006734:	d106      	bne.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006736:	4a1b      	ldr	r2, [pc, #108]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006738:	4b1a      	ldr	r3, [pc, #104]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006740:	60d3      	str	r3, [r2, #12]
 8006742:	e011      	b.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006748:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800674c:	d10c      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	3304      	adds	r3, #4
 8006752:	2101      	movs	r1, #1
 8006754:	4618      	mov	r0, r3
 8006756:	f000 fe7b 	bl	8007450 <RCCEx_PLLSAI1_Config>
 800675a:	4603      	mov	r3, r0
 800675c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800675e:	7cfb      	ldrb	r3, [r7, #19]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d001      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8006764:	7cfb      	ldrb	r3, [r7, #19]
 8006766:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d02b      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006774:	490b      	ldr	r1, [pc, #44]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006776:	4b0b      	ldr	r3, [pc, #44]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800677c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006784:	4313      	orrs	r3, r2
 8006786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800678e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006792:	d109      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006794:	4a03      	ldr	r2, [pc, #12]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006796:	4b03      	ldr	r3, [pc, #12]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800679e:	60d3      	str	r3, [r2, #12]
 80067a0:	e014      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x508>
 80067a2:	bf00      	nop
 80067a4:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067b0:	d10c      	bne.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	3304      	adds	r3, #4
 80067b6:	2101      	movs	r1, #1
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 fe49 	bl	8007450 <RCCEx_PLLSAI1_Config>
 80067be:	4603      	mov	r3, r0
 80067c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80067c2:	7cfb      	ldrb	r3, [r7, #19]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 80067c8:	7cfb      	ldrb	r3, [r7, #19]
 80067ca:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d02f      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067d8:	492b      	ldr	r1, [pc, #172]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80067da:	4b2b      	ldr	r3, [pc, #172]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067e0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067e8:	4313      	orrs	r3, r2
 80067ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067f6:	d10d      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3304      	adds	r3, #4
 80067fc:	2102      	movs	r1, #2
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fe26 	bl	8007450 <RCCEx_PLLSAI1_Config>
 8006804:	4603      	mov	r3, r0
 8006806:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006808:	7cfb      	ldrb	r3, [r7, #19]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d014      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 800680e:	7cfb      	ldrb	r3, [r7, #19]
 8006810:	74bb      	strb	r3, [r7, #18]
 8006812:	e011      	b.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006818:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800681c:	d10c      	bne.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	3320      	adds	r3, #32
 8006822:	2102      	movs	r1, #2
 8006824:	4618      	mov	r0, r3
 8006826:	f000 ff05 	bl	8007634 <RCCEx_PLLSAI2_Config>
 800682a:	4603      	mov	r3, r0
 800682c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800682e:	7cfb      	ldrb	r3, [r7, #19]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d001      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8006834:	7cfb      	ldrb	r3, [r7, #19]
 8006836:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00a      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006844:	4910      	ldr	r1, [pc, #64]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006846:	4b10      	ldr	r3, [pc, #64]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800684c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006854:	4313      	orrs	r3, r2
 8006856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00b      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006866:	4908      	ldr	r1, [pc, #32]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006868:	4b07      	ldr	r3, [pc, #28]	; (8006888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800686a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800686e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800687e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3718      	adds	r7, #24
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	40021000 	.word	0x40021000

0800688c <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
  *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
                                        RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCLK_ADC    | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \
                                        RCC_PERIPHCLK_RTC ;

#elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a73      	ldr	r2, [pc, #460]	; (8006a64 <HAL_RCCEx_GetPeriphCLKConfig+0x1d8>)
 8006898:	601a      	str	r2, [r3, #0]

#endif /* STM32L431xx */

  /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 800689a:	4b73      	ldr	r3, [pc, #460]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	f003 0203 	and.w	r2, r3, #3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80068a6:	4b70      	ldr	r3, [pc, #448]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	091b      	lsrs	r3, r3, #4
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	1c5a      	adds	r2, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	609a      	str	r2, [r3, #8]
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80068b6:	4b6c      	ldr	r3, [pc, #432]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	0a1b      	lsrs	r3, r3, #8
 80068bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 80068c4:	4b68      	ldr	r3, [pc, #416]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	0c5b      	lsrs	r3, r3, #17
 80068ca:	011b      	lsls	r3, r3, #4
 80068cc:	f003 0310 	and.w	r3, r3, #16
 80068d0:	1dda      	adds	r2, r3, #7
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 80068d6:	4b64      	ldr	r3, [pc, #400]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	0d5b      	lsrs	r3, r3, #21
 80068dc:	f003 0303 	and.w	r3, r3, #3
 80068e0:	3301      	adds	r3, #1
 80068e2:	005a      	lsls	r2, r3, #1
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 80068e8:	4b5f      	ldr	r3, [pc, #380]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	0e5b      	lsrs	r3, r3, #25
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	3301      	adds	r3, #1
 80068f4:	005a      	lsls	r2, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	619a      	str	r2, [r3, #24]

#if defined(RCC_PLLSAI2_SUPPORT)

  /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	621a      	str	r2, [r3, #32]
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	689a      	ldr	r2, [r3, #8]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	625a      	str	r2, [r3, #36]	; 0x24
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800690a:	4b57      	ldr	r3, [pc, #348]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	0a1b      	lsrs	r3, r3, #8
 8006910:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 8006918:	4b53      	ldr	r3, [pc, #332]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	0c5b      	lsrs	r3, r3, #17
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	f003 0310 	and.w	r3, r3, #16
 8006924:	1dda      	adds	r2, r3, #7
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U;
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 800692a:	4b4f      	ldr	r3, [pc, #316]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	0e5b      	lsrs	r3, r3, #25
 8006930:	f003 0303 	and.w	r3, r3, #3
 8006934:	3301      	adds	r3, #1
 8006936:	005a      	lsls	r2, r3, #1
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	631a      	str	r2, [r3, #48]	; 0x30

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Get the USART1 clock source ---------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 800693c:	4b4a      	ldr	r3, [pc, #296]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800693e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006942:	f003 0203 	and.w	r2, r3, #3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the USART2 clock source ---------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 800694a:	4b47      	ldr	r3, [pc, #284]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800694c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006950:	f003 020c 	and.w	r2, r3, #12
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	63da      	str	r2, [r3, #60]	; 0x3c

#if defined(USART3)
  /* Get the USART3 clock source ---------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 8006958:	4b43      	ldr	r3, [pc, #268]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800695a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695e:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* USART3 */

#if defined(UART4)
  /* Get the UART4 clock source ----------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 8006966:	4b40      	ldr	r3, [pc, #256]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800696c:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* UART4 */

#if defined(UART5)
  /* Get the UART5 clock source ----------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 8006974:	4b3c      	ldr	r3, [pc, #240]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800697a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* UART5 */

  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 8006982:	4b39      	ldr	r3, [pc, #228]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006988:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the I2C1 clock source -----------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 8006990:	4b35      	ldr	r3, [pc, #212]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006996:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	651a      	str	r2, [r3, #80]	; 0x50

#if defined(I2C2)
   /* Get the I2C2 clock source ----------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 800699e:	4b32      	ldr	r3, [pc, #200]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069a4:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* I2C2 */

  /* Get the I2C3 clock source -----------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 80069ac:	4b2e      	ldr	r3, [pc, #184]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	659a      	str	r2, [r3, #88]	; 0x58
  /* Get the I2C4 clock source -----------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
#endif /* I2C4 */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 80069ba:	4b2b      	ldr	r3, [pc, #172]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069c0:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 80069c8:	4b27      	ldr	r3, [pc, #156]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ce:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 80069d6:	4b24      	ldr	r3, [pc, #144]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069dc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 80069e4:	4b20      	ldr	r3, [pc, #128]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ea:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	669a      	str	r2, [r3, #104]	; 0x68
#endif /* SAI2 */

  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 80069f2:	4b1d      	ldr	r3, [pc, #116]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80069f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

#if defined(USB_OTG_FS) || defined(USB)
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 8006a02:	4b19      	ldr	r3, [pc, #100]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a08:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	66da      	str	r2, [r3, #108]	; 0x6c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)
  /* Get the SDMMC1 clock source ---------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 8006a10:	4b15      	ldr	r3, [pc, #84]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a16:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* SDMMC1 */

  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 8006a1e:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a24:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 8006a2c:	4b0e      	ldr	r3, [pc, #56]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a32:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	679a      	str	r2, [r3, #120]	; 0x78

#if defined(SWPMI1)
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006a3a:	4b0b      	ldr	r3, [pc, #44]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a40:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	67da      	str	r2, [r3, #124]	; 0x7c
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006a48:	4b07      	ldr	r3, [pc, #28]	; (8006a68 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a4e:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OctoSPIclock source --------------------------------------------*/
  PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
#endif /* OCTOSPI1 || OCTOSPI2 */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	000fffff 	.word	0x000fffff
 8006a68:	40021000 	.word	0x40021000

08006a6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	2300      	movs	r3, #0
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	2300      	movs	r3, #0
 8006a86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a8e:	d138      	bne.n	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006a90:	4bb2      	ldr	r3, [pc, #712]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a9a:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aa2:	d10b      	bne.n	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8006aa4:	4bad      	ldr	r3, [pc, #692]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d104      	bne.n	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8006ab2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ab6:	61fb      	str	r3, [r7, #28]
 8006ab8:	f000 bcc0 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ac2:	d10b      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8006ac4:	4ba5      	ldr	r3, [pc, #660]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d104      	bne.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8006ad2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006ad6:	61fb      	str	r3, [r7, #28]
 8006ad8:	f000 bcb0 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ae2:	d10a      	bne.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8006ae4:	4b9d      	ldr	r3, [pc, #628]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006af0:	d103      	bne.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8006af2:	4b9b      	ldr	r3, [pc, #620]	; (8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006af4:	61fb      	str	r3, [r7, #28]
 8006af6:	f000 bca1 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	61fb      	str	r3, [r7, #28]
 8006afe:	f000 bc9d 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8006b02:	4b96      	ldr	r3, [pc, #600]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	f003 0303 	and.w	r3, r3, #3
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d11f      	bne.n	8006b4e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006b0e:	4b93      	ldr	r3, [pc, #588]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0302 	and.w	r3, r3, #2
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d116      	bne.n	8006b48 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006b1a:	4b90      	ldr	r3, [pc, #576]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0308 	and.w	r3, r3, #8
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d005      	beq.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8006b26:	4b8d      	ldr	r3, [pc, #564]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	091b      	lsrs	r3, r3, #4
 8006b2c:	f003 030f 	and.w	r3, r3, #15
 8006b30:	e005      	b.n	8006b3e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8006b32:	4b8a      	ldr	r3, [pc, #552]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b38:	0a1b      	lsrs	r3, r3, #8
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	4a89      	ldr	r2, [pc, #548]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	e02a      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	e027      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8006b4e:	4b83      	ldr	r3, [pc, #524]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f003 0303 	and.w	r3, r3, #3
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d10c      	bne.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b5a:	4b80      	ldr	r3, [pc, #512]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b66:	d102      	bne.n	8006b6e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8006b68:	4b7f      	ldr	r3, [pc, #508]	; (8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8006b6a:	617b      	str	r3, [r7, #20]
 8006b6c:	e017      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	e014      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8006b74:	4b79      	ldr	r3, [pc, #484]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f003 0303 	and.w	r3, r3, #3
 8006b7c:	2b03      	cmp	r3, #3
 8006b7e:	d10c      	bne.n	8006b9a <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006b80:	4b76      	ldr	r3, [pc, #472]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b8c:	d102      	bne.n	8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8006b8e:	4b77      	ldr	r3, [pc, #476]	; (8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	e004      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	e001      	b.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006b9e:	4b6f      	ldr	r3, [pc, #444]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	091b      	lsrs	r3, r3, #4
 8006ba4:	f003 0307 	and.w	r3, r3, #7
 8006ba8:	3301      	adds	r3, #1
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb0:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bb8:	f000 83a5 	beq.w	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8006bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bc0:	d829      	bhi.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006bc2:	2b10      	cmp	r3, #16
 8006bc4:	f000 825a 	beq.w	800707c <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8006bc8:	2b10      	cmp	r3, #16
 8006bca:	d811      	bhi.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	f000 81b5 	beq.w	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d804      	bhi.n	8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	f000 817d 	beq.w	8006ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006bdc:	f000 bc2e 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006be0:	2b04      	cmp	r3, #4
 8006be2:	f000 81de 	beq.w	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8006be6:	2b08      	cmp	r3, #8
 8006be8:	f000 820e 	beq.w	8007008 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8006bec:	f000 bc26 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006bf0:	2b40      	cmp	r3, #64	; 0x40
 8006bf2:	f000 8311 	beq.w	8007218 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006bf6:	2b40      	cmp	r3, #64	; 0x40
 8006bf8:	d804      	bhi.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	f000 8274 	beq.w	80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8006c00:	f000 bc1c 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006c04:	2b80      	cmp	r3, #128	; 0x80
 8006c06:	f000 832d 	beq.w	8007264 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8006c0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c0e:	f000 834f 	beq.w	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8006c12:	f000 bc13 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006c16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c1a:	f000 829b 	beq.w	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8006c1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c22:	d813      	bhi.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006c24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c28:	d025      	beq.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8006c2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c2e:	d805      	bhi.n	8006c3c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c34:	f000 83a4 	beq.w	8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8006c38:	f000 bc00 	b.w	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006c3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c40:	d019      	beq.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8006c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c46:	f000 80c4 	beq.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8006c4a:	e3f7      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c50:	f000 82d1 	beq.w	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8006c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c58:	d804      	bhi.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8006c5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c5e:	f000 83cc 	beq.w	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8006c62:	e3eb      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006c64:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006c68:	f000 80b3 	beq.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8006c6c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006c70:	f000 80af 	beq.w	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8006c74:	e3e2      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c7c:	d10c      	bne.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006c7e:	4b37      	ldr	r3, [pc, #220]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c84:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006c88:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c90:	d10e      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006c92:	4b37      	ldr	r3, [pc, #220]	; (8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006c94:	61fb      	str	r3, [r7, #28]
 8006c96:	e00b      	b.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006c98:	4b30      	ldr	r3, [pc, #192]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8006ca2:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006caa:	d101      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8006cac:	4b30      	ldr	r3, [pc, #192]	; (8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006cae:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f040 83bf 	bne.w	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006cbe:	d003      	beq.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006cc6:	d122      	bne.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8006cc8:	4b24      	ldr	r3, [pc, #144]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d07d      	beq.n	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006cd4:	4b21      	ldr	r3, [pc, #132]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	0a1b      	lsrs	r3, r3, #8
 8006cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cde:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10a      	bne.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8006ce6:	4b1d      	ldr	r3, [pc, #116]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8006cf2:	2311      	movs	r3, #17
 8006cf4:	613b      	str	r3, [r7, #16]
 8006cf6:	e001      	b.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8006cf8:	2307      	movs	r3, #7
 8006cfa:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	fb02 f203 	mul.w	r2, r2, r3
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d0a:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8006d0c:	e060      	b.n	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d12f      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8006d14:	4b11      	ldr	r3, [pc, #68]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 838a 	beq.w	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006d22:	4b0e      	ldr	r3, [pc, #56]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	0a1b      	lsrs	r3, r3, #8
 8006d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d2c:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10a      	bne.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 8006d34:	4b09      	ldr	r3, [pc, #36]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 8006d40:	2311      	movs	r3, #17
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	e001      	b.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 8006d46:	2307      	movs	r3, #7
 8006d48:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	fb02 f203 	mul.w	r2, r2, r3
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d58:	61fb      	str	r3, [r7, #28]
      break;
 8006d5a:	e36c      	b.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8006d5c:	40021000 	.word	0x40021000
 8006d60:	0003d090 	.word	0x0003d090
 8006d64:	080088dc 	.word	0x080088dc
 8006d68:	00f42400 	.word	0x00f42400
 8006d6c:	007a1200 	.word	0x007a1200
 8006d70:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8006d74:	69bb      	ldr	r3, [r7, #24]
 8006d76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d7a:	d003      	beq.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d82:	d122      	bne.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8006d84:	4ba7      	ldr	r3, [pc, #668]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d01f      	beq.n	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006d90:	4ba4      	ldr	r3, [pc, #656]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006d92:	695b      	ldr	r3, [r3, #20]
 8006d94:	0a1b      	lsrs	r3, r3, #8
 8006d96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d9a:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10a      	bne.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8006da2:	4ba0      	ldr	r3, [pc, #640]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d002      	beq.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 8006dae:	2311      	movs	r3, #17
 8006db0:	613b      	str	r3, [r7, #16]
 8006db2:	e001      	b.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8006db4:	2307      	movs	r3, #7
 8006db6:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	fb02 f203 	mul.w	r2, r2, r3
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc6:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8006dc8:	e002      	b.n	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	61fb      	str	r3, [r7, #28]
      break;
 8006dce:	e332      	b.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8006dd0:	e331      	b.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006dd2:	4b94      	ldr	r3, [pc, #592]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dd8:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006ddc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006de4:	d11f      	bne.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006de6:	4b8f      	ldr	r3, [pc, #572]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0302 	and.w	r3, r3, #2
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d116      	bne.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006df2:	4b8c      	ldr	r3, [pc, #560]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0308 	and.w	r3, r3, #8
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d005      	beq.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8006dfe:	4b89      	ldr	r3, [pc, #548]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	091b      	lsrs	r3, r3, #4
 8006e04:	f003 030f 	and.w	r3, r3, #15
 8006e08:	e005      	b.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006e0a:	4b86      	ldr	r3, [pc, #536]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e10:	0a1b      	lsrs	r3, r3, #8
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	4a84      	ldr	r2, [pc, #528]	; (8007028 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8006e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e1c:	61fb      	str	r3, [r7, #28]
      break;
 8006e1e:	e30d      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	61fb      	str	r3, [r7, #28]
      break;
 8006e24:	e30a      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e2c:	d125      	bne.n	8006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006e2e:	4b7d      	ldr	r3, [pc, #500]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006e3a:	d11b      	bne.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8006e3c:	4b79      	ldr	r3, [pc, #484]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e48:	d114      	bne.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006e4a:	4b76      	ldr	r3, [pc, #472]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	0a1b      	lsrs	r3, r3, #8
 8006e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e54:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	fb02 f203 	mul.w	r2, r2, r3
 8006e5e:	4b71      	ldr	r3, [pc, #452]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	0d5b      	lsrs	r3, r3, #21
 8006e64:	f003 0303 	and.w	r3, r3, #3
 8006e68:	3301      	adds	r3, #1
 8006e6a:	005b      	lsls	r3, r3, #1
 8006e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e70:	61fb      	str	r3, [r7, #28]
 8006e72:	e02f      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	61fb      	str	r3, [r7, #28]
      break;
 8006e78:	e2e0      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e80:	d125      	bne.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006e82:	4b68      	ldr	r3, [pc, #416]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e8e:	d11b      	bne.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8006e90:	4b64      	ldr	r3, [pc, #400]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e9c:	d114      	bne.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006e9e:	4b61      	ldr	r3, [pc, #388]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	0a1b      	lsrs	r3, r3, #8
 8006ea4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ea8:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	fb02 f203 	mul.w	r2, r2, r3
 8006eb2:	4b5c      	ldr	r3, [pc, #368]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	0d5b      	lsrs	r3, r3, #21
 8006eb8:	f003 0303 	and.w	r3, r3, #3
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	005b      	lsls	r3, r3, #1
 8006ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	e005      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	61fb      	str	r3, [r7, #28]
      break;
 8006ecc:	e2b6      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	61fb      	str	r3, [r7, #28]
      break;
 8006ed2:	e2b3      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006ed4:	e2b2      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006ed6:	4b53      	ldr	r3, [pc, #332]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006edc:	f003 0303 	and.w	r3, r3, #3
 8006ee0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d103      	bne.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8006ee8:	f7ff f976 	bl	80061d8 <HAL_RCC_GetPCLK2Freq>
 8006eec:	61f8      	str	r0, [r7, #28]
      break;
 8006eee:	e2a5      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d103      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 8006ef6:	f7ff f89f 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 8006efa:	61f8      	str	r0, [r7, #28]
      break;
 8006efc:	e29e      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d109      	bne.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8006f04:	4b47      	ldr	r3, [pc, #284]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f10:	d102      	bne.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 8006f12:	4b46      	ldr	r3, [pc, #280]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006f14:	61fb      	str	r3, [r7, #28]
 8006f16:	e010      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	2b03      	cmp	r3, #3
 8006f1c:	d10a      	bne.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 8006f1e:	4b41      	ldr	r3, [pc, #260]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f24:	f003 0302 	and.w	r3, r3, #2
 8006f28:	2b02      	cmp	r3, #2
 8006f2a:	d103      	bne.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 8006f2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	e002      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	61fb      	str	r3, [r7, #28]
      break;
 8006f38:	e280      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006f3a:	e27f      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006f3c:	4b39      	ldr	r3, [pc, #228]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f42:	f003 030c 	and.w	r3, r3, #12
 8006f46:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d103      	bne.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006f4e:	f7ff f92f 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 8006f52:	61f8      	str	r0, [r7, #28]
      break;
 8006f54:	e272      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	2b04      	cmp	r3, #4
 8006f5a:	d103      	bne.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8006f5c:	f7ff f86c 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 8006f60:	61f8      	str	r0, [r7, #28]
      break;
 8006f62:	e26b      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d109      	bne.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8006f6a:	4b2e      	ldr	r3, [pc, #184]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f76:	d102      	bne.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 8006f78:	4b2c      	ldr	r3, [pc, #176]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006f7a:	61fb      	str	r3, [r7, #28]
 8006f7c:	e010      	b.n	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	2b0c      	cmp	r3, #12
 8006f82:	d10a      	bne.n	8006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006f84:	4b27      	ldr	r3, [pc, #156]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f8a:	f003 0302 	and.w	r3, r3, #2
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d103      	bne.n	8006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8006f92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f96:	61fb      	str	r3, [r7, #28]
 8006f98:	e002      	b.n	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	61fb      	str	r3, [r7, #28]
      break;
 8006f9e:	e24d      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006fa0:	e24c      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006fa2:	4b20      	ldr	r3, [pc, #128]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006fac:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d103      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006fb4:	f7ff f8fc 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	61f8      	str	r0, [r7, #28]
      break;
 8006fba:	e23f      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	2b10      	cmp	r3, #16
 8006fc0:	d103      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8006fc2:	f7ff f839 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 8006fc6:	61f8      	str	r0, [r7, #28]
      break;
 8006fc8:	e238      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	2b20      	cmp	r3, #32
 8006fce:	d109      	bne.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006fd0:	4b14      	ldr	r3, [pc, #80]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fdc:	d102      	bne.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 8006fde:	4b13      	ldr	r3, [pc, #76]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006fe0:	61fb      	str	r3, [r7, #28]
 8006fe2:	e010      	b.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	2b30      	cmp	r3, #48	; 0x30
 8006fe8:	d10a      	bne.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 8006fea:	4b0e      	ldr	r3, [pc, #56]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d103      	bne.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 8006ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ffc:	61fb      	str	r3, [r7, #28]
 8006ffe:	e002      	b.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 8007000:	2300      	movs	r3, #0
 8007002:	61fb      	str	r3, [r7, #28]
      break;
 8007004:	e21a      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8007006:	e219      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007008:	4b06      	ldr	r3, [pc, #24]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007012:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10a      	bne.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 800701a:	f7ff f8c9 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 800701e:	61f8      	str	r0, [r7, #28]
      break;
 8007020:	e20c      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8007022:	bf00      	nop
 8007024:	40021000 	.word	0x40021000
 8007028:	080088dc 	.word	0x080088dc
 800702c:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	2b40      	cmp	r3, #64	; 0x40
 8007034:	d103      	bne.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 8007036:	f7fe ffff 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800703a:	61f8      	str	r0, [r7, #28]
      break;
 800703c:	e1fe      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	2b80      	cmp	r3, #128	; 0x80
 8007042:	d109      	bne.n	8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8007044:	4ba5      	ldr	r3, [pc, #660]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800704c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007050:	d102      	bne.n	8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 8007052:	4ba3      	ldr	r3, [pc, #652]	; (80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8007054:	61fb      	str	r3, [r7, #28]
 8007056:	e010      	b.n	800707a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	2bc0      	cmp	r3, #192	; 0xc0
 800705c:	d10a      	bne.n	8007074 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 800705e:	4b9f      	ldr	r3, [pc, #636]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b02      	cmp	r3, #2
 800706a:	d103      	bne.n	8007074 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 800706c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007070:	61fb      	str	r3, [r7, #28]
 8007072:	e002      	b.n	800707a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	61fb      	str	r3, [r7, #28]
      break;
 8007078:	e1e0      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800707a:	e1df      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800707c:	4b97      	ldr	r3, [pc, #604]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800707e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007086:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d103      	bne.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 800708e:	f7ff f88f 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 8007092:	61f8      	str	r0, [r7, #28]
      break;
 8007094:	e1d2      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800709c:	d103      	bne.n	80070a6 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 800709e:	f7fe ffcb 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 80070a2:	61f8      	str	r0, [r7, #28]
      break;
 80070a4:	e1ca      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ac:	d109      	bne.n	80070c2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 80070ae:	4b8b      	ldr	r3, [pc, #556]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070ba:	d102      	bne.n	80070c2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 80070bc:	4b88      	ldr	r3, [pc, #544]	; (80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80070be:	61fb      	str	r3, [r7, #28]
 80070c0:	e011      	b.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070c8:	d10a      	bne.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 80070ca:	4b84      	ldr	r3, [pc, #528]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80070cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d103      	bne.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 80070d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070dc:	61fb      	str	r3, [r7, #28]
 80070de:	e002      	b.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      break;
 80070e4:	e1aa      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80070e6:	e1a9      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80070e8:	4b7c      	ldr	r3, [pc, #496]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80070ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80070f2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d103      	bne.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 80070fa:	f7ff f859 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 80070fe:	61f8      	str	r0, [r7, #28]
      break;
 8007100:	e19c      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007108:	d103      	bne.n	8007112 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 800710a:	f7fe ff95 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800710e:	61f8      	str	r0, [r7, #28]
      break;
 8007110:	e194      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007118:	d109      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 800711a:	4b70      	ldr	r3, [pc, #448]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007122:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007126:	d102      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 8007128:	4b6d      	ldr	r3, [pc, #436]	; (80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800712a:	61fb      	str	r3, [r7, #28]
 800712c:	e011      	b.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007134:	d10a      	bne.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8007136:	4b69      	ldr	r3, [pc, #420]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b02      	cmp	r3, #2
 8007142:	d103      	bne.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8007144:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007148:	61fb      	str	r3, [r7, #28]
 800714a:	e002      	b.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	61fb      	str	r3, [r7, #28]
      break;
 8007150:	e174      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8007152:	e173      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007154:	4b61      	ldr	r3, [pc, #388]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800715a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800715e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007166:	d103      	bne.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 8007168:	f7fe ff66 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800716c:	61f8      	str	r0, [r7, #28]
      break;
 800716e:	e164      	b.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007176:	d11b      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 8007178:	4b58      	ldr	r3, [pc, #352]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007180:	2b00      	cmp	r3, #0
 8007182:	f000 815a 	beq.w	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007186:	4b55      	ldr	r3, [pc, #340]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	0a1b      	lsrs	r3, r3, #8
 800718c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007190:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	fb02 f203 	mul.w	r2, r2, r3
 800719a:	4b50      	ldr	r3, [pc, #320]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	0e5b      	lsrs	r3, r3, #25
 80071a0:	f003 0303 	and.w	r3, r3, #3
 80071a4:	3301      	adds	r3, #1
 80071a6:	005b      	lsls	r3, r3, #1
 80071a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ac:	61fb      	str	r3, [r7, #28]
      break;
 80071ae:	e144      	b.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071b6:	d11b      	bne.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 80071b8:	4b48      	ldr	r3, [pc, #288]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 813a 	beq.w	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80071c6:	4b45      	ldr	r3, [pc, #276]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	0a1b      	lsrs	r3, r3, #8
 80071cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071d0:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	fb02 f203 	mul.w	r2, r2, r3
 80071da:	4b40      	ldr	r3, [pc, #256]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	0e5b      	lsrs	r3, r3, #25
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	3301      	adds	r3, #1
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ec:	61fb      	str	r3, [r7, #28]
      break;
 80071ee:	e124      	b.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	61fb      	str	r3, [r7, #28]
      break;
 80071f4:	e121      	b.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80071f6:	4b39      	ldr	r3, [pc, #228]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80071f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007200:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d103      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 8007208:	f7fe ffe6 	bl	80061d8 <HAL_RCC_GetPCLK2Freq>
 800720c:	61f8      	str	r0, [r7, #28]
      break;
 800720e:	e115      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 8007210:	f7fe ff12 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 8007214:	61f8      	str	r0, [r7, #28]
      break;
 8007216:	e111      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007218:	4b30      	ldr	r3, [pc, #192]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800721a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800721e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007222:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d103      	bne.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 800722a:	f7fe ffc1 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 800722e:	61f8      	str	r0, [r7, #28]
      break;
 8007230:	e104      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007238:	d103      	bne.n	8007242 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 800723a:	f7fe fefd 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800723e:	61f8      	str	r0, [r7, #28]
      break;
 8007240:	e0fc      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007248:	d109      	bne.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800724a:	4b24      	ldr	r3, [pc, #144]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007256:	d102      	bne.n	800725e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 8007258:	4b21      	ldr	r3, [pc, #132]	; (80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800725a:	61fb      	str	r3, [r7, #28]
      break;
 800725c:	e0ee      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800725e:	2300      	movs	r3, #0
 8007260:	61fb      	str	r3, [r7, #28]
      break;
 8007262:	e0eb      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007264:	4b1d      	ldr	r3, [pc, #116]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800726e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d103      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007276:	f7fe ff9b 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 800727a:	61f8      	str	r0, [r7, #28]
      break;
 800727c:	e0de      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007284:	d103      	bne.n	800728e <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 8007286:	f7fe fed7 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 800728a:	61f8      	str	r0, [r7, #28]
      break;
 800728c:	e0d6      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007294:	d109      	bne.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8007296:	4b11      	ldr	r3, [pc, #68]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800729e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072a2:	d102      	bne.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 80072a4:	4b0e      	ldr	r3, [pc, #56]	; (80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80072a6:	61fb      	str	r3, [r7, #28]
      break;
 80072a8:	e0c8      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	61fb      	str	r3, [r7, #28]
      break;
 80072ae:	e0c5      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80072b0:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80072b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80072ba:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d103      	bne.n	80072ca <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80072c2:	f7fe ff75 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 80072c6:	61f8      	str	r0, [r7, #28]
      break;
 80072c8:	e0b8      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d0:	d108      	bne.n	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 80072d2:	f7fe feb1 	bl	8006038 <HAL_RCC_GetSysClockFreq>
 80072d6:	61f8      	str	r0, [r7, #28]
      break;
 80072d8:	e0b0      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80072da:	bf00      	nop
 80072dc:	40021000 	.word	0x40021000
 80072e0:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072ea:	d109      	bne.n	8007300 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80072ec:	4b56      	ldr	r3, [pc, #344]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072f8:	d102      	bne.n	8007300 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 80072fa:	4b54      	ldr	r3, [pc, #336]	; (800744c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80072fc:	61fb      	str	r3, [r7, #28]
      break;
 80072fe:	e09d      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	61fb      	str	r3, [r7, #28]
      break;
 8007304:	e09a      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007306:	4b50      	ldr	r3, [pc, #320]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800730c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007310:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d103      	bne.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007318:	f7fe ff4a 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 800731c:	61f8      	str	r0, [r7, #28]
      break;
 800731e:	e08d      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007326:	d10a      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8007328:	4b47      	ldr	r3, [pc, #284]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800732a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800732e:	f003 0302 	and.w	r3, r3, #2
 8007332:	2b02      	cmp	r3, #2
 8007334:	d103      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 8007336:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800733a:	61fb      	str	r3, [r7, #28]
 800733c:	e01f      	b.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007344:	d109      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8007346:	4b40      	ldr	r3, [pc, #256]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800734e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007352:	d102      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 8007354:	4b3d      	ldr	r3, [pc, #244]	; (800744c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8007356:	61fb      	str	r3, [r7, #28]
 8007358:	e011      	b.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007360:	d10a      	bne.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 8007362:	4b39      	ldr	r3, [pc, #228]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007368:	f003 0302 	and.w	r3, r3, #2
 800736c:	2b02      	cmp	r3, #2
 800736e:	d103      	bne.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 8007370:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007374:	61fb      	str	r3, [r7, #28]
 8007376:	e002      	b.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 8007378:	2300      	movs	r3, #0
 800737a:	61fb      	str	r3, [r7, #28]
      break;
 800737c:	e05e      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800737e:	e05d      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007380:	4b31      	ldr	r3, [pc, #196]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007386:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800738a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d103      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007392:	f7fe ff0d 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 8007396:	61f8      	str	r0, [r7, #28]
      break;
 8007398:	e050      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073a0:	d10a      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 80073a2:	4b29      	ldr	r3, [pc, #164]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80073a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073a8:	f003 0302 	and.w	r3, r3, #2
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d103      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 80073b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80073b4:	61fb      	str	r3, [r7, #28]
 80073b6:	e01f      	b.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80073be:	d109      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 80073c0:	4b21      	ldr	r3, [pc, #132]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073cc:	d102      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 80073ce:	4b1f      	ldr	r3, [pc, #124]	; (800744c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80073d0:	61fb      	str	r3, [r7, #28]
 80073d2:	e011      	b.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80073da:	d10a      	bne.n	80073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80073dc:	4b1a      	ldr	r3, [pc, #104]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80073de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073e2:	f003 0302 	and.w	r3, r3, #2
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d103      	bne.n	80073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 80073ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073ee:	61fb      	str	r3, [r7, #28]
 80073f0:	e002      	b.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	61fb      	str	r3, [r7, #28]
      break;
 80073f6:	e021      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80073f8:	e020      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80073fa:	4b13      	ldr	r3, [pc, #76]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80073fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007400:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007404:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d103      	bne.n	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 800740c:	f7fe fed0 	bl	80061b0 <HAL_RCC_GetPCLK1Freq>
 8007410:	61f8      	str	r0, [r7, #28]
      break;
 8007412:	e013      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800741a:	d109      	bne.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800741c:	4b0a      	ldr	r3, [pc, #40]	; (8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007428:	d102      	bne.n	8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 800742a:	4b08      	ldr	r3, [pc, #32]	; (800744c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800742c:	61fb      	str	r3, [r7, #28]
      break;
 800742e:	e005      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	61fb      	str	r3, [r7, #28]
      break;
 8007434:	e002      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8007436:	bf00      	nop
 8007438:	e000      	b.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 800743a:	bf00      	nop
    }
  }

  return(frequency);
 800743c:	69fb      	ldr	r3, [r7, #28]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3720      	adds	r7, #32
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	40021000 	.word	0x40021000
 800744c:	00f42400 	.word	0x00f42400

08007450 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800745e:	2300      	movs	r3, #0
 8007460:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007462:	4b73      	ldr	r3, [pc, #460]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	f003 0303 	and.w	r3, r3, #3
 800746a:	2b00      	cmp	r3, #0
 800746c:	d018      	beq.n	80074a0 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800746e:	4b70      	ldr	r3, [pc, #448]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f003 0203 	and.w	r2, r3, #3
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	429a      	cmp	r2, r3
 800747c:	d10d      	bne.n	800749a <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
       ||
 8007482:	2b00      	cmp	r3, #0
 8007484:	d009      	beq.n	800749a <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007486:	4b6a      	ldr	r3, [pc, #424]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	091b      	lsrs	r3, r3, #4
 800748c:	f003 0307 	and.w	r3, r3, #7
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
       ||
 8007496:	429a      	cmp	r2, r3
 8007498:	d044      	beq.n	8007524 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	73fb      	strb	r3, [r7, #15]
 800749e:	e041      	b.n	8007524 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d00c      	beq.n	80074c2 <RCCEx_PLLSAI1_Config+0x72>
 80074a8:	2b03      	cmp	r3, #3
 80074aa:	d013      	beq.n	80074d4 <RCCEx_PLLSAI1_Config+0x84>
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d120      	bne.n	80074f2 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80074b0:	4b5f      	ldr	r3, [pc, #380]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d11d      	bne.n	80074f8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074c0:	e01a      	b.n	80074f8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80074c2:	4b5b      	ldr	r3, [pc, #364]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d116      	bne.n	80074fc <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074d2:	e013      	b.n	80074fc <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80074d4:	4b56      	ldr	r3, [pc, #344]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10f      	bne.n	8007500 <RCCEx_PLLSAI1_Config+0xb0>
 80074e0:	4b53      	ldr	r3, [pc, #332]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d109      	bne.n	8007500 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074f0:	e006      	b.n	8007500 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	73fb      	strb	r3, [r7, #15]
      break;
 80074f6:	e004      	b.n	8007502 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80074f8:	bf00      	nop
 80074fa:	e002      	b.n	8007502 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80074fc:	bf00      	nop
 80074fe:	e000      	b.n	8007502 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8007500:	bf00      	nop
    }

    if(status == HAL_OK)
 8007502:	7bfb      	ldrb	r3, [r7, #15]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10d      	bne.n	8007524 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007508:	4849      	ldr	r0, [pc, #292]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800750a:	4b49      	ldr	r3, [pc, #292]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6819      	ldr	r1, [r3, #0]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	3b01      	subs	r3, #1
 800751c:	011b      	lsls	r3, r3, #4
 800751e:	430b      	orrs	r3, r1
 8007520:	4313      	orrs	r3, r2
 8007522:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d17d      	bne.n	8007626 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800752a:	4a41      	ldr	r2, [pc, #260]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800752c:	4b40      	ldr	r3, [pc, #256]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007534:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007536:	f7fb f9ef 	bl	8002918 <HAL_GetTick>
 800753a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800753c:	e009      	b.n	8007552 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800753e:	f7fb f9eb 	bl	8002918 <HAL_GetTick>
 8007542:	4602      	mov	r2, r0
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	2b02      	cmp	r3, #2
 800754a:	d902      	bls.n	8007552 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800754c:	2303      	movs	r3, #3
 800754e:	73fb      	strb	r3, [r7, #15]
        break;
 8007550:	e005      	b.n	800755e <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8007552:	4b37      	ldr	r3, [pc, #220]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1ef      	bne.n	800753e <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800755e:	7bfb      	ldrb	r3, [r7, #15]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d160      	bne.n	8007626 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d111      	bne.n	800758e <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800756a:	4831      	ldr	r0, [pc, #196]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800756c:	4b30      	ldr	r3, [pc, #192]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800756e:	691b      	ldr	r3, [r3, #16]
 8007570:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	6892      	ldr	r2, [r2, #8]
 800757c:	0211      	lsls	r1, r2, #8
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	68d2      	ldr	r2, [r2, #12]
 8007582:	0912      	lsrs	r2, r2, #4
 8007584:	0452      	lsls	r2, r2, #17
 8007586:	430a      	orrs	r2, r1
 8007588:	4313      	orrs	r3, r2
 800758a:	6103      	str	r3, [r0, #16]
 800758c:	e027      	b.n	80075de <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d112      	bne.n	80075ba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007594:	4826      	ldr	r0, [pc, #152]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007596:	4b26      	ldr	r3, [pc, #152]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800759e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	6892      	ldr	r2, [r2, #8]
 80075a6:	0211      	lsls	r1, r2, #8
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	6912      	ldr	r2, [r2, #16]
 80075ac:	0852      	lsrs	r2, r2, #1
 80075ae:	3a01      	subs	r2, #1
 80075b0:	0552      	lsls	r2, r2, #21
 80075b2:	430a      	orrs	r2, r1
 80075b4:	4313      	orrs	r3, r2
 80075b6:	6103      	str	r3, [r0, #16]
 80075b8:	e011      	b.n	80075de <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80075ba:	481d      	ldr	r0, [pc, #116]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80075bc:	4b1c      	ldr	r3, [pc, #112]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80075c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	6892      	ldr	r2, [r2, #8]
 80075cc:	0211      	lsls	r1, r2, #8
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	6952      	ldr	r2, [r2, #20]
 80075d2:	0852      	lsrs	r2, r2, #1
 80075d4:	3a01      	subs	r2, #1
 80075d6:	0652      	lsls	r2, r2, #25
 80075d8:	430a      	orrs	r2, r1
 80075da:	4313      	orrs	r3, r2
 80075dc:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80075de:	4a14      	ldr	r2, [pc, #80]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80075e0:	4b13      	ldr	r3, [pc, #76]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80075e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ea:	f7fb f995 	bl	8002918 <HAL_GetTick>
 80075ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80075f0:	e009      	b.n	8007606 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075f2:	f7fb f991 	bl	8002918 <HAL_GetTick>
 80075f6:	4602      	mov	r2, r0
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d902      	bls.n	8007606 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	73fb      	strb	r3, [r7, #15]
          break;
 8007604:	e005      	b.n	8007612 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8007606:	4b0a      	ldr	r3, [pc, #40]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0ef      	beq.n	80075f2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007612:	7bfb      	ldrb	r3, [r7, #15]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d106      	bne.n	8007626 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007618:	4905      	ldr	r1, [pc, #20]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800761a:	4b05      	ldr	r3, [pc, #20]	; (8007630 <RCCEx_PLLSAI1_Config+0x1e0>)
 800761c:	691a      	ldr	r2, [r3, #16]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	4313      	orrs	r3, r2
 8007624:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007626:	7bfb      	ldrb	r3, [r7, #15]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	40021000 	.word	0x40021000

08007634 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800763e:	2300      	movs	r3, #0
 8007640:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007646:	4b68      	ldr	r3, [pc, #416]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	f003 0303 	and.w	r3, r3, #3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d018      	beq.n	8007684 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007652:	4b65      	ldr	r3, [pc, #404]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	f003 0203 	and.w	r2, r3, #3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	429a      	cmp	r2, r3
 8007660:	d10d      	bne.n	800767e <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
       ||
 8007666:	2b00      	cmp	r3, #0
 8007668:	d009      	beq.n	800767e <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800766a:	4b5f      	ldr	r3, [pc, #380]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	091b      	lsrs	r3, r3, #4
 8007670:	f003 0307 	and.w	r3, r3, #7
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
       ||
 800767a:	429a      	cmp	r2, r3
 800767c:	d044      	beq.n	8007708 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	73fb      	strb	r3, [r7, #15]
 8007682:	e041      	b.n	8007708 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b02      	cmp	r3, #2
 800768a:	d00c      	beq.n	80076a6 <RCCEx_PLLSAI2_Config+0x72>
 800768c:	2b03      	cmp	r3, #3
 800768e:	d013      	beq.n	80076b8 <RCCEx_PLLSAI2_Config+0x84>
 8007690:	2b01      	cmp	r3, #1
 8007692:	d120      	bne.n	80076d6 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007694:	4b54      	ldr	r3, [pc, #336]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0302 	and.w	r3, r3, #2
 800769c:	2b00      	cmp	r3, #0
 800769e:	d11d      	bne.n	80076dc <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076a4:	e01a      	b.n	80076dc <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80076a6:	4b50      	ldr	r3, [pc, #320]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d116      	bne.n	80076e0 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076b6:	e013      	b.n	80076e0 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80076b8:	4b4b      	ldr	r3, [pc, #300]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10f      	bne.n	80076e4 <RCCEx_PLLSAI2_Config+0xb0>
 80076c4:	4b48      	ldr	r3, [pc, #288]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d109      	bne.n	80076e4 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076d4:	e006      	b.n	80076e4 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	73fb      	strb	r3, [r7, #15]
      break;
 80076da:	e004      	b.n	80076e6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80076dc:	bf00      	nop
 80076de:	e002      	b.n	80076e6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80076e0:	bf00      	nop
 80076e2:	e000      	b.n	80076e6 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80076e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80076e6:	7bfb      	ldrb	r3, [r7, #15]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d10d      	bne.n	8007708 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80076ec:	483e      	ldr	r0, [pc, #248]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80076ee:	4b3e      	ldr	r3, [pc, #248]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6819      	ldr	r1, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	3b01      	subs	r3, #1
 8007700:	011b      	lsls	r3, r3, #4
 8007702:	430b      	orrs	r3, r1
 8007704:	4313      	orrs	r3, r2
 8007706:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007708:	7bfb      	ldrb	r3, [r7, #15]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d167      	bne.n	80077de <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800770e:	4a36      	ldr	r2, [pc, #216]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007710:	4b35      	ldr	r3, [pc, #212]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007718:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800771a:	f7fb f8fd 	bl	8002918 <HAL_GetTick>
 800771e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8007720:	e009      	b.n	8007736 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007722:	f7fb f8f9 	bl	8002918 <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	2b02      	cmp	r3, #2
 800772e:	d902      	bls.n	8007736 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8007730:	2303      	movs	r3, #3
 8007732:	73fb      	strb	r3, [r7, #15]
        break;
 8007734:	e005      	b.n	8007742 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8007736:	4b2c      	ldr	r3, [pc, #176]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1ef      	bne.n	8007722 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8007742:	7bfb      	ldrb	r3, [r7, #15]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d14a      	bne.n	80077de <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d111      	bne.n	8007772 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800774e:	4826      	ldr	r0, [pc, #152]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007750:	4b25      	ldr	r3, [pc, #148]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007752:	695b      	ldr	r3, [r3, #20]
 8007754:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	6892      	ldr	r2, [r2, #8]
 8007760:	0211      	lsls	r1, r2, #8
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	68d2      	ldr	r2, [r2, #12]
 8007766:	0912      	lsrs	r2, r2, #4
 8007768:	0452      	lsls	r2, r2, #17
 800776a:	430a      	orrs	r2, r1
 800776c:	4313      	orrs	r3, r2
 800776e:	6143      	str	r3, [r0, #20]
 8007770:	e011      	b.n	8007796 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007772:	481d      	ldr	r0, [pc, #116]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007774:	4b1c      	ldr	r3, [pc, #112]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800777c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6892      	ldr	r2, [r2, #8]
 8007784:	0211      	lsls	r1, r2, #8
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6912      	ldr	r2, [r2, #16]
 800778a:	0852      	lsrs	r2, r2, #1
 800778c:	3a01      	subs	r2, #1
 800778e:	0652      	lsls	r2, r2, #25
 8007790:	430a      	orrs	r2, r1
 8007792:	4313      	orrs	r3, r2
 8007794:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007796:	4a14      	ldr	r2, [pc, #80]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007798:	4b13      	ldr	r3, [pc, #76]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077a2:	f7fb f8b9 	bl	8002918 <HAL_GetTick>
 80077a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80077a8:	e009      	b.n	80077be <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80077aa:	f7fb f8b5 	bl	8002918 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d902      	bls.n	80077be <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	73fb      	strb	r3, [r7, #15]
          break;
 80077bc:	e005      	b.n	80077ca <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80077be:	4b0a      	ldr	r3, [pc, #40]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d0ef      	beq.n	80077aa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d106      	bne.n	80077de <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80077d0:	4905      	ldr	r1, [pc, #20]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80077d2:	4b05      	ldr	r3, [pc, #20]	; (80077e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80077d4:	695a      	ldr	r2, [r3, #20]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80077de:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40021000 	.word	0x40021000

080077ec <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b088      	sub	sp, #32
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80077f4:	2300      	movs	r3, #0
 80077f6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 80077f8:	2300      	movs	r3, #0
 80077fa:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e14a      	b.n	8007aa0 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d106      	bne.n	8007824 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7f9 fd1c 	bl	800125c <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2202      	movs	r2, #2
 8007828:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 fa33 	bl	8007c98 <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d007      	beq.n	800784a <HAL_SAI_Init+0x5e>
 800783a:	2b01      	cmp	r3, #1
 800783c:	d302      	bcc.n	8007844 <HAL_SAI_Init+0x58>
 800783e:	2b02      	cmp	r3, #2
 8007840:	d006      	beq.n	8007850 <HAL_SAI_Init+0x64>
 8007842:	e008      	b.n	8007856 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007844:	2300      	movs	r3, #0
 8007846:	61fb      	str	r3, [r7, #28]
      break;
 8007848:	e005      	b.n	8007856 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800784a:	2310      	movs	r3, #16
 800784c:	61fb      	str	r3, [r7, #28]
      break;
 800784e:	e002      	b.n	8007856 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007850:	2320      	movs	r3, #32
 8007852:	61fb      	str	r3, [r7, #28]
      break;
 8007854:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b03      	cmp	r3, #3
 800785c:	d81d      	bhi.n	800789a <HAL_SAI_Init+0xae>
 800785e:	a201      	add	r2, pc, #4	; (adr r2, 8007864 <HAL_SAI_Init+0x78>)
 8007860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007864:	08007875 	.word	0x08007875
 8007868:	0800787b 	.word	0x0800787b
 800786c:	08007883 	.word	0x08007883
 8007870:	0800788b 	.word	0x0800788b
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8007874:	2300      	movs	r3, #0
 8007876:	617b      	str	r3, [r7, #20]
      }
      break;
 8007878:	e00f      	b.n	800789a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 800787a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800787e:	617b      	str	r3, [r7, #20]
      }
      break;
 8007880:	e00b      	b.n	800789a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8007882:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007886:	617b      	str	r3, [r7, #20]
      }
      break;
 8007888:	e007      	b.n	800789a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 800788a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800788e:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f043 0301 	orr.w	r3, r3, #1
 8007896:	61fb      	str	r3, [r7, #28]
      }
      break;
 8007898:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a82      	ldr	r2, [pc, #520]	; (8007aa8 <HAL_SAI_Init+0x2bc>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d004      	beq.n	80078ae <HAL_SAI_Init+0xc2>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a80      	ldr	r2, [pc, #512]	; (8007aac <HAL_SAI_Init+0x2c0>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d103      	bne.n	80078b6 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 80078ae:	4a80      	ldr	r2, [pc, #512]	; (8007ab0 <HAL_SAI_Init+0x2c4>)
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	e002      	b.n	80078bc <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 80078b6:	4a7f      	ldr	r2, [pc, #508]	; (8007ab4 <HAL_SAI_Init+0x2c8>)
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	69db      	ldr	r3, [r3, #28]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d043      	beq.n	800794c <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a76      	ldr	r2, [pc, #472]	; (8007aa8 <HAL_SAI_Init+0x2bc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d004      	beq.n	80078dc <HAL_SAI_Init+0xf0>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a75      	ldr	r2, [pc, #468]	; (8007aac <HAL_SAI_Init+0x2c0>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d104      	bne.n	80078e6 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80078dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80078e0:	f7ff f8c4 	bl	8006a6c <HAL_RCCEx_GetPeriphCLKFreq>
 80078e4:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a73      	ldr	r2, [pc, #460]	; (8007ab8 <HAL_SAI_Init+0x2cc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d004      	beq.n	80078fa <HAL_SAI_Init+0x10e>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a71      	ldr	r2, [pc, #452]	; (8007abc <HAL_SAI_Init+0x2d0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d104      	bne.n	8007904 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80078fa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80078fe:	f7ff f8b5 	bl	8006a6c <HAL_RCCEx_GetPeriphCLKFreq>
 8007902:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007904:	693a      	ldr	r2, [r7, #16]
 8007906:	4613      	mov	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	4413      	add	r3, r2
 800790c:	005b      	lsls	r3, r3, #1
 800790e:	461a      	mov	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	025b      	lsls	r3, r3, #9
 8007916:	fbb2 f3f3 	udiv	r3, r2, r3
 800791a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	4a68      	ldr	r2, [pc, #416]	; (8007ac0 <HAL_SAI_Init+0x2d4>)
 8007920:	fba2 2303 	umull	r2, r3, r2, r3
 8007924:	08da      	lsrs	r2, r3, #3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 800792a:	68f9      	ldr	r1, [r7, #12]
 800792c:	4b64      	ldr	r3, [pc, #400]	; (8007ac0 <HAL_SAI_Init+0x2d4>)
 800792e:	fba3 2301 	umull	r2, r3, r3, r1
 8007932:	08da      	lsrs	r2, r3, #3
 8007934:	4613      	mov	r3, r2
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4413      	add	r3, r2
 800793a:	005b      	lsls	r3, r3, #1
 800793c:	1aca      	subs	r2, r1, r3
 800793e:	2a08      	cmp	r2, #8
 8007940:	d904      	bls.n	800794c <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a1b      	ldr	r3, [r3, #32]
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d003      	beq.n	800795c <HAL_SAI_Init+0x170>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	2b02      	cmp	r3, #2
 800795a:	d109      	bne.n	8007970 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007960:	2b01      	cmp	r3, #1
 8007962:	d101      	bne.n	8007968 <HAL_SAI_Init+0x17c>
 8007964:	2300      	movs	r3, #0
 8007966:	e001      	b.n	800796c <HAL_SAI_Init+0x180>
 8007968:	f44f 7300 	mov.w	r3, #512	; 0x200
 800796c:	61bb      	str	r3, [r7, #24]
 800796e:	e008      	b.n	8007982 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007974:	2b01      	cmp	r3, #1
 8007976:	d102      	bne.n	800797e <HAL_SAI_Init+0x192>
 8007978:	f44f 7300 	mov.w	r3, #512	; 0x200
 800797c:	e000      	b.n	8007980 <HAL_SAI_Init+0x194>
 800797e:	2300      	movs	r3, #0
 8007980:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	6819      	ldr	r1, [r3, #0]
 800798c:	4b4d      	ldr	r3, [pc, #308]	; (8007ac4 <HAL_SAI_Init+0x2d8>)
 800798e:	400b      	ands	r3, r1
 8007990:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6812      	ldr	r2, [r2, #0]
 800799a:	6811      	ldr	r1, [r2, #0]
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	6850      	ldr	r0, [r2, #4]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80079a4:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079aa:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079b0:	4310      	orrs	r0, r2
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 80079be:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	6912      	ldr	r2, [r2, #16]
 80079c4:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079ca:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	6a12      	ldr	r2, [r2, #32]
 80079d0:	0512      	lsls	r2, r2, #20
 80079d2:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079d4:	430a      	orrs	r2, r1
 80079d6:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80079e6:	f023 030f 	bic.w	r3, r3, #15
 80079ea:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	6812      	ldr	r2, [r2, #0]
 80079f4:	6851      	ldr	r1, [r2, #4]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	6990      	ldr	r0, [r2, #24]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80079fe:	4310      	orrs	r0, r2
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007a04:	4302      	orrs	r2, r0
 8007a06:	430a      	orrs	r2, r1
 8007a08:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	6899      	ldr	r1, [r3, #8]
 8007a14:	4b2c      	ldr	r3, [pc, #176]	; (8007ac8 <HAL_SAI_Init+0x2dc>)
 8007a16:	400b      	ands	r3, r1
 8007a18:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6812      	ldr	r2, [r2, #0]
 8007a22:	6891      	ldr	r1, [r2, #8]
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007a28:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007a2e:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8007a34:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8007a3a:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007a40:	3a01      	subs	r2, #1
 8007a42:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8007a44:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007a46:	430a      	orrs	r2, r1
 8007a48:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	68d9      	ldr	r1, [r3, #12]
 8007a54:	f24f 0320 	movw	r3, #61472	; 0xf020
 8007a58:	400b      	ands	r3, r1
 8007a5a:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	6812      	ldr	r2, [r2, #0]
 8007a64:	68d1      	ldr	r1, [r2, #12]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007a6e:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8007a74:	0412      	lsls	r2, r2, #16
 8007a76:	4310      	orrs	r0, r2
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a7c:	3a01      	subs	r2, #1
 8007a7e:	0212      	lsls	r2, r2, #8
 8007a80:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8007a82:	430a      	orrs	r2, r1
 8007a84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3720      	adds	r7, #32
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	40015404 	.word	0x40015404
 8007aac:	40015424 	.word	0x40015424
 8007ab0:	40015400 	.word	0x40015400
 8007ab4:	40015800 	.word	0x40015800
 8007ab8:	40015804 	.word	0x40015804
 8007abc:	40015824 	.word	0x40015824
 8007ac0:	cccccccd 	.word	0xcccccccd
 8007ac4:	ff05c010 	.word	0xff05c010
 8007ac8:	fff88000 	.word	0xfff88000

08007acc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8007ada:	f7fa ff1d 	bl	8002918 <HAL_GetTick>
 8007ade:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d002      	beq.n	8007aec <HAL_SAI_Transmit_DMA+0x20>
 8007ae6:	88fb      	ldrh	r3, [r7, #6]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d101      	bne.n	8007af0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e093      	b.n	8007c18 <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	f040 808c 	bne.w	8007c16 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d101      	bne.n	8007b0c <HAL_SAI_Transmit_DMA+0x40>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e085      	b.n	8007c18 <HAL_SAI_Transmit_DMA+0x14c>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	88fa      	ldrh	r2, [r7, #6]
 8007b1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	88fa      	ldrh	r2, [r7, #6]
 8007b26:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2212      	movs	r2, #18
 8007b36:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b3e:	4a38      	ldr	r2, [pc, #224]	; (8007c20 <HAL_SAI_Transmit_DMA+0x154>)
 8007b40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b46:	4a37      	ldr	r2, [pc, #220]	; (8007c24 <HAL_SAI_Transmit_DMA+0x158>)
 8007b48:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b4e:	4a36      	ldr	r2, [pc, #216]	; (8007c28 <HAL_SAI_Transmit_DMA+0x15c>)
 8007b50:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b56:	2200      	movs	r2, #0
 8007b58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b62:	4619      	mov	r1, r3
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	331c      	adds	r3, #28
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007b72:	f7fb fcd1 	bl	8003518 <HAL_DMA_Start_IT>
 8007b76:	4603      	mov	r3, r0
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d005      	beq.n	8007b88 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	e047      	b.n	8007c18 <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007b88:	2100      	movs	r1, #0
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f000 f84e 	bl	8007c2c <SAI_InterruptFlag>
 8007b90:	4601      	mov	r1, r0
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	6812      	ldr	r2, [r2, #0]
 8007b9a:	6912      	ldr	r2, [r2, #16]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	6812      	ldr	r2, [r2, #0]
 8007ba8:	6812      	ldr	r2, [r2, #0]
 8007baa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007bae:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007bb0:	e015      	b.n	8007bde <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007bb2:	f7fa feb1 	bl	8002918 <HAL_GetTick>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bc0:	d90d      	bls.n	8007bde <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bc8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e01c      	b.n	8007c18 <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	695b      	ldr	r3, [r3, #20]
 8007be4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d0e2      	beq.n	8007bb2 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d107      	bne.n	8007c0a <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	6812      	ldr	r2, [r2, #0]
 8007c02:	6812      	ldr	r2, [r2, #0]
 8007c04:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007c08:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	e000      	b.n	8007c18 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8007c16:	2302      	movs	r3, #2
  }
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	08007d5b 	.word	0x08007d5b
 8007c24:	08007cf7 	.word	0x08007cf7
 8007c28:	08007d77 	.word	0x08007d77

08007c2c <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d103      	bne.n	8007c48 <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f043 0308 	orr.w	r3, r3, #8
 8007c46:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c4c:	2b08      	cmp	r3, #8
 8007c4e:	d10b      	bne.n	8007c68 <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007c54:	2b03      	cmp	r3, #3
 8007c56:	d003      	beq.n	8007c60 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d103      	bne.n	8007c68 <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f043 0310 	orr.w	r3, r3, #16
 8007c66:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	2b03      	cmp	r3, #3
 8007c6e:	d003      	beq.n	8007c78 <SAI_InterruptFlag+0x4c>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	d104      	bne.n	8007c82 <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007c7e:	60fb      	str	r3, [r7, #12]
 8007c80:	e003      	b.n	8007c8a <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f043 0304 	orr.w	r3, r3, #4
 8007c88:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007ca0:	f7fa fe3a 	bl	8002918 <HAL_GetTick>
 8007ca4:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	6812      	ldr	r2, [r2, #0]
 8007cb2:	6812      	ldr	r2, [r2, #0]
 8007cb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007cb8:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8007cba:	e010      	b.n	8007cde <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 8007cbc:	f7fa fe2c 	bl	8002918 <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d909      	bls.n	8007cde <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007cd0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e007      	b.n	8007cee <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e7      	bne.n	8007cbc <SAI_Disable+0x24>
    }
  }
  return status;
 8007cec:	7afb      	ldrb	r3, [r7, #11]
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3710      	adds	r7, #16
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}

08007cf6 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007cf6:	b580      	push	{r7, lr}
 8007cf8:	b084      	sub	sp, #16
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d02:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0320 	and.w	r3, r3, #32
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d11c      	bne.n	8007d4c <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	6812      	ldr	r2, [r2, #0]
 8007d24:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007d28:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f7ff ff7d 	bl	8007c2c <SAI_InterruptFlag>
 8007d32:	4603      	mov	r3, r0
 8007d34:	43da      	mvns	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68f9      	ldr	r1, [r7, #12]
 8007d3c:	6809      	ldr	r1, [r1, #0]
 8007d3e:	6909      	ldr	r1, [r1, #16]
 8007d40:	400a      	ands	r2, r1
 8007d42:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f7f9 f877 	bl	8000e40 <HAL_SAI_TxCpltCallback>
}
 8007d52:	bf00      	nop
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d66:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f7f9 f87b 	bl	8000e64 <HAL_SAI_TxHalfCpltCallback>
}
 8007d6e:	bf00      	nop
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}

08007d76 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b084      	sub	sp, #16
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d82:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d8a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	6812      	ldr	r2, [r2, #0]
 8007d9e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007da2:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f7ff ff77 	bl	8007c98 <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2201      	movs	r2, #1
 8007dae:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f7f9 f864 	bl	8000e88 <HAL_SAI_ErrorCallback>
}
 8007dc0:	bf00      	nop
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007dce:	4a0c      	ldr	r2, [pc, #48]	; (8007e00 <MX_DMA_Init+0x38>)
 8007dd0:	4b0b      	ldr	r3, [pc, #44]	; (8007e00 <MX_DMA_Init+0x38>)
 8007dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dd4:	f043 0302 	orr.w	r3, r3, #2
 8007dd8:	6493      	str	r3, [r2, #72]	; 0x48
 8007dda:	4b09      	ldr	r3, [pc, #36]	; (8007e00 <MX_DMA_Init+0x38>)
 8007ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dde:	f003 0302 	and.w	r3, r3, #2
 8007de2:	607b      	str	r3, [r7, #4]
 8007de4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8007de6:	2200      	movs	r2, #0
 8007de8:	2100      	movs	r1, #0
 8007dea:	2038      	movs	r0, #56	; 0x38
 8007dec:	f7fa fead 	bl	8002b4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8007df0:	2038      	movs	r0, #56	; 0x38
 8007df2:	f7fa fec6 	bl	8002b82 <HAL_NVIC_EnableIRQ>

}
 8007df6:	bf00      	nop
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	40021000 	.word	0x40021000

08007e04 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007e0a:	4a15      	ldr	r2, [pc, #84]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e0c:	4b14      	ldr	r3, [pc, #80]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e10:	f043 0310 	orr.w	r3, r3, #16
 8007e14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e16:	4b12      	ldr	r3, [pc, #72]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e1a:	f003 0310 	and.w	r3, r3, #16
 8007e1e:	60fb      	str	r3, [r7, #12]
 8007e20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e22:	4a0f      	ldr	r2, [pc, #60]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e24:	4b0e      	ldr	r3, [pc, #56]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e28:	f043 0304 	orr.w	r3, r3, #4
 8007e2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e2e:	4b0c      	ldr	r3, [pc, #48]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e32:	f003 0304 	and.w	r3, r3, #4
 8007e36:	60bb      	str	r3, [r7, #8]
 8007e38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e3a:	4a09      	ldr	r2, [pc, #36]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e3c:	4b08      	ldr	r3, [pc, #32]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e40:	f043 0301 	orr.w	r3, r3, #1
 8007e44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e46:	4b06      	ldr	r3, [pc, #24]	; (8007e60 <MX_GPIO_Init+0x5c>)
 8007e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e4a:	f003 0301 	and.w	r3, r3, #1
 8007e4e:	607b      	str	r3, [r7, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]

}
 8007e52:	bf00      	nop
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	40021000 	.word	0x40021000

08007e64 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 8007e68:	4b19      	ldr	r3, [pc, #100]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e6a:	4a1a      	ldr	r2, [pc, #104]	; (8007ed4 <MX_LCD_Init+0x70>)
 8007e6c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8007e6e:	4b18      	ldr	r3, [pc, #96]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e70:	2200      	movs	r2, #0
 8007e72:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8007e74:	4b16      	ldr	r3, [pc, #88]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_STATIC;
 8007e7a:	4b15      	ldr	r3, [pc, #84]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8007e80:	4b13      	ldr	r3, [pc, #76]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8007e86:	4b12      	ldr	r3, [pc, #72]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8007e8c:	4b10      	ldr	r3, [pc, #64]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e8e:	2200      	movs	r2, #0
 8007e90:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8007e92:	4b0f      	ldr	r3, [pc, #60]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8007e98:	4b0d      	ldr	r3, [pc, #52]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8007e9e:	4b0c      	ldr	r3, [pc, #48]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8007ea4:	4b0a      	ldr	r3, [pc, #40]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8007eaa:	4b09      	ldr	r3, [pc, #36]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007eac:	2200      	movs	r2, #0
 8007eae:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8007eb0:	4b07      	ldr	r3, [pc, #28]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8007eb6:	4806      	ldr	r0, [pc, #24]	; (8007ed0 <MX_LCD_Init+0x6c>)
 8007eb8:	f7fc fc9e 	bl	80047f8 <HAL_LCD_Init>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <MX_LCD_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007ec2:	2146      	movs	r1, #70	; 0x46
 8007ec4:	4804      	ldr	r0, [pc, #16]	; (8007ed8 <MX_LCD_Init+0x74>)
 8007ec6:	f000 fa7f 	bl	80083c8 <_Error_Handler>
  }

}
 8007eca:	bf00      	nop
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	200033a8 	.word	0x200033a8
 8007ed4:	40002400 	.word	0x40002400
 8007ed8:	08008810 	.word	0x08008810

08007edc <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b088      	sub	sp, #32
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a1a      	ldr	r2, [pc, #104]	; (8007f54 <HAL_LCD_MspInit+0x78>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d12d      	bne.n	8007f4a <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8007eee:	4a1a      	ldr	r2, [pc, #104]	; (8007f58 <HAL_LCD_MspInit+0x7c>)
 8007ef0:	4b19      	ldr	r3, [pc, #100]	; (8007f58 <HAL_LCD_MspInit+0x7c>)
 8007ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ef4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007ef8:	6593      	str	r3, [r2, #88]	; 0x58
 8007efa:	4b17      	ldr	r3, [pc, #92]	; (8007f58 <HAL_LCD_MspInit+0x7c>)
 8007efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f02:	60bb      	str	r3, [r7, #8]
 8007f04:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007f06:	2308      	movs	r3, #8
 8007f08:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f12:	2300      	movs	r3, #0
 8007f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8007f16:	230b      	movs	r3, #11
 8007f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f1a:	f107 030c 	add.w	r3, r7, #12
 8007f1e:	4619      	mov	r1, r3
 8007f20:	480e      	ldr	r0, [pc, #56]	; (8007f5c <HAL_LCD_MspInit+0x80>)
 8007f22:	f7fb fc5d 	bl	80037e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007f26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f30:	2300      	movs	r3, #0
 8007f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f34:	2300      	movs	r3, #0
 8007f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8007f38:	230b      	movs	r3, #11
 8007f3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f3c:	f107 030c 	add.w	r3, r7, #12
 8007f40:	4619      	mov	r1, r3
 8007f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f46:	f7fb fc4b 	bl	80037e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8007f4a:	bf00      	nop
 8007f4c:	3720      	adds	r7, #32
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	40002400 	.word	0x40002400
 8007f58:	40021000 	.word	0x40021000
 8007f5c:	48000800 	.word	0x48000800

08007f60 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007f64:	f7fa fca0 	bl	80028a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007f68:	f000 f98e 	bl	8008288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007f6c:	f7ff ff4a 	bl	8007e04 <MX_GPIO_Init>
  MX_DMA_Init();
 8007f70:	f7ff ff2a 	bl	8007dc8 <MX_DMA_Init>
 // MX_DFSDM1_Init();
  //MX_SAI1_Init();
  MX_LCD_Init();
 8007f74:	f7ff ff76 	bl	8007e64 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8007f78:	f000 fa2c 	bl	80083d4 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8007f7c:	f7f9 fc06 	bl	800178c <BSP_LCD_GLASS_Init>
  qspi_test();
 8007f80:	f000 f84a 	bl	8008018 <qspi_test>
  HAL_Delay(2000);
 8007f84:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007f88:	f7fa fcd2 	bl	8002930 <HAL_Delay>
  audio_test();
 8007f8c:	f000 f8a6 	bl	80080dc <audio_test>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007f90:	e7fe      	b.n	8007f90 <main+0x30>

08007f92 <Fill_Buffer>:
  }


}
static void Fill_Buffer(uint8_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b087      	sub	sp, #28
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	60f8      	str	r0, [r7, #12]
 8007f9a:	60b9      	str	r1, [r7, #8]
 8007f9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	617b      	str	r3, [r7, #20]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	617b      	str	r3, [r7, #20]
 8007fa6:	e00c      	b.n	8007fc2 <Fill_Buffer+0x30>
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	4413      	add	r3, r2
 8007fae:	697a      	ldr	r2, [r7, #20]
 8007fb0:	b2d1      	uxtb	r1, r2
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	b2d2      	uxtb	r2, r2
 8007fb6:	440a      	add	r2, r1
 8007fb8:	b2d2      	uxtb	r2, r2
 8007fba:	701a      	strb	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d3ee      	bcc.n	8007fa8 <Fill_Buffer+0x16>
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <Buffercmp>:

static uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b085      	sub	sp, #20
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	60f8      	str	r0, [r7, #12]
 8007fde:	60b9      	str	r1, [r7, #8]
 8007fe0:	607a      	str	r2, [r7, #4]
  while (BufferLength--)
 8007fe2:	e00d      	b.n	8008000 <Buffercmp+0x2a>
  {
    if (*pBuffer1 != *pBuffer2)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	781a      	ldrb	r2, [r3, #0]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d001      	beq.n	8007ff4 <Buffercmp+0x1e>
      return 1;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e00b      	b.n	800800c <Buffercmp+0x36>
    pBuffer1++;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	1e5a      	subs	r2, r3, #1
 8008004:	607a      	str	r2, [r7, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1ec      	bne.n	8007fe4 <Buffercmp+0xe>
  }
  return 0;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <qspi_test>:

void qspi_test(){
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
	__IO uint8_t *data_ptr;
	uint32_t index;
	BSP_QSPI_Init();
 800801e:	f7fa f935 	bl	800228c <BSP_QSPI_Init>
	BSP_QSPI_Erase_Block(WRITE_READ_ADDR);			//wyczysc blok pamieci
 8008022:	2050      	movs	r0, #80	; 0x50
 8008024:	f7fa fa40 	bl	80024a8 <BSP_QSPI_Erase_Block>
	Fill_Buffer(qspi_aTxBuffer, BUFFER_SIZE, 0xD20F);//wypelnij losowa wartoscia
 8008028:	f24d 220f 	movw	r2, #53775	; 0xd20f
 800802c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008030:	4823      	ldr	r0, [pc, #140]	; (80080c0 <qspi_test+0xa8>)
 8008032:	f7ff ffae 	bl	8007f92 <Fill_Buffer>
	BSP_QSPI_Write(qspi_aTxBuffer, WRITE_READ_ADDR, BUFFER_SIZE); //wpisz bufor pod wskazany adres
 8008036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800803a:	2150      	movs	r1, #80	; 0x50
 800803c:	4820      	ldr	r0, [pc, #128]	; (80080c0 <qspi_test+0xa8>)
 800803e:	f7fa f9b5 	bl	80023ac <BSP_QSPI_Write>
	BSP_QSPI_Read(qspi_aRxBuffer, WRITE_READ_ADDR, BUFFER_SIZE);
 8008042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008046:	2150      	movs	r1, #80	; 0x50
 8008048:	481e      	ldr	r0, [pc, #120]	; (80080c4 <qspi_test+0xac>)
 800804a:	f7fa f96d 	bl	8002328 <BSP_QSPI_Read>
	if (Buffercmp(qspi_aRxBuffer, qspi_aTxBuffer, BUFFER_SIZE) > 0)
 800804e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008052:	491b      	ldr	r1, [pc, #108]	; (80080c0 <qspi_test+0xa8>)
 8008054:	481b      	ldr	r0, [pc, #108]	; (80080c4 <qspi_test+0xac>)
 8008056:	f7ff ffbe 	bl	8007fd6 <Buffercmp>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d003      	beq.n	8008068 <qspi_test+0x50>
		BSP_LCD_GLASS_DisplayString("err");
 8008060:	4819      	ldr	r0, [pc, #100]	; (80080c8 <qspi_test+0xb0>)
 8008062:	f7f9 fbcd 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
 8008066:	e002      	b.n	800806e <qspi_test+0x56>
	else
		BSP_LCD_GLASS_DisplayString("OK1");
 8008068:	4818      	ldr	r0, [pc, #96]	; (80080cc <qspi_test+0xb4>)
 800806a:	f7f9 fbc9 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
	BSP_QSPI_EnableMemoryMappedMode();
 800806e:	f7fa fa5f 	bl	8002530 <BSP_QSPI_EnableMemoryMappedMode>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 8008072:	2300      	movs	r3, #0
 8008074:	603b      	str	r3, [r7, #0]
 8008076:	4b16      	ldr	r3, [pc, #88]	; (80080d0 <qspi_test+0xb8>)
 8008078:	607b      	str	r3, [r7, #4]
 800807a:	e012      	b.n	80080a2 <qspi_test+0x8a>
		if (*data_ptr != qspi_aTxBuffer[index]) {
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	b2da      	uxtb	r2, r3
 8008082:	490f      	ldr	r1, [pc, #60]	; (80080c0 <qspi_test+0xa8>)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	440b      	add	r3, r1
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	429a      	cmp	r2, r3
 800808c:	d003      	beq.n	8008096 <qspi_test+0x7e>
			BSP_LCD_GLASS_DisplayString("err2");
 800808e:	4811      	ldr	r0, [pc, #68]	; (80080d4 <qspi_test+0xbc>)
 8008090:	f7f9 fbb6 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
			break;
 8008094:	e009      	b.n	80080aa <qspi_test+0x92>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	3301      	adds	r3, #1
 800809a:	603b      	str	r3, [r7, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	3301      	adds	r3, #1
 80080a0:	607b      	str	r3, [r7, #4]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080a8:	d3e8      	bcc.n	800807c <qspi_test+0x64>
		}
	}
	if (index == BUFFER_SIZE)
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080b0:	d102      	bne.n	80080b8 <qspi_test+0xa0>
		BSP_LCD_GLASS_DisplayString("OK2");
 80080b2:	4809      	ldr	r0, [pc, #36]	; (80080d8 <qspi_test+0xc0>)
 80080b4:	f7f9 fba4 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
}
 80080b8:	bf00      	nop
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	200035e4 	.word	0x200035e4
 80080c4:	200033e4 	.word	0x200033e4
 80080c8:	08008820 	.word	0x08008820
 80080cc:	08008824 	.word	0x08008824
 80080d0:	90000050 	.word	0x90000050
 80080d4:	08008828 	.word	0x08008828
 80080d8:	08008830 	.word	0x08008830

080080dc <audio_test>:

void audio_test(void)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
  uint32_t audio_out_start = RESET ;
 80080e2:	2300      	movs	r3, #0
 80080e4:	607b      	str	r3, [r7, #4]
  uint32_t i;
  Record_buffer_offset = BUFFER_OFFSET_NONE; //ustaw offset
 80080e6:	4b4b      	ldr	r3, [pc, #300]	; (8008214 <audio_test+0x138>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	701a      	strb	r2, [r3, #0]

  if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE,  80,  BSP_AUDIO_FREQUENCY_8K) != AUDIO_OK){ //inicjuj audio output
 80080ec:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80080f0:	2150      	movs	r1, #80	; 0x50
 80080f2:	2002      	movs	r0, #2
 80080f4:	f7f8 fdb6 	bl	8000c64 <BSP_AUDIO_OUT_Init>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d006      	beq.n	800810c <audio_test+0x30>
	  BSP_LCD_GLASS_DisplayString("Aerr"); //jezeli blad
 80080fe:	4846      	ldr	r0, [pc, #280]	; (8008218 <audio_test+0x13c>)
 8008100:	f7f9 fb7e 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
	  HAL_Delay(3000);
 8008104:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8008108:	f7fa fc12 	bl	8002930 <HAL_Delay>
  }

  BSP_AUDIO_OUT_ChangeAudioConfig(BSP_AUDIO_OUT_CIRCULARMODE|BSP_AUDIO_OUT_STEREOMODE); //ustaw audio circular i tryb stereo
 800810c:	2005      	movs	r0, #5
 800810e:	f7f8 fe37 	bl	8000d80 <BSP_AUDIO_OUT_ChangeAudioConfig>

  if (BSP_AUDIO_IN_Init(BSP_AUDIO_FREQUENCY_8K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK){ //inicjuj audio in
 8008112:	2201      	movs	r2, #1
 8008114:	2110      	movs	r1, #16
 8008116:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800811a:	f7f8 fec7 	bl	8000eac <BSP_AUDIO_IN_Init>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d006      	beq.n	8008132 <audio_test+0x56>
	  BSP_LCD_GLASS_DisplayString("Aerr2");	//jezeli blad
 8008124:	483d      	ldr	r0, [pc, #244]	; (800821c <audio_test+0x140>)
 8008126:	f7f9 fb6b 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
	  HAL_Delay(3000);
 800812a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800812e:	f7fa fbff 	bl	8002930 <HAL_Delay>
  }

  BSP_AUDIO_IN_RegisterCallbacks(audio_in_error_callback, audio_in_half_transfer_callback, audio_in_transfer_complete_callback); //ustaw callbacki
 8008132:	4a3b      	ldr	r2, [pc, #236]	; (8008220 <audio_test+0x144>)
 8008134:	493b      	ldr	r1, [pc, #236]	; (8008224 <audio_test+0x148>)
 8008136:	483c      	ldr	r0, [pc, #240]	; (8008228 <audio_test+0x14c>)
 8008138:	f7f8 ffd4 	bl	80010e4 <BSP_AUDIO_IN_RegisterCallbacks>

  if (BSP_AUDIO_IN_Record(RecordBuffer, RECORD_BUFFER_SIZE) != AUDIO_OK){ //inicjuj audio input
 800813c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008140:	483a      	ldr	r0, [pc, #232]	; (800822c <audio_test+0x150>)
 8008142:	f7f8 fee9 	bl	8000f18 <BSP_AUDIO_IN_Record>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d006      	beq.n	800815a <audio_test+0x7e>
	  BSP_LCD_GLASS_DisplayString("Aerr3"); //jezeli blad
 800814c:	4838      	ldr	r0, [pc, #224]	; (8008230 <audio_test+0x154>)
 800814e:	f7f9 fb57 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
	  HAL_Delay(3000);
 8008152:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8008156:	f7fa fbeb 	bl	8002930 <HAL_Delay>
  }
  BSP_LCD_GLASS_DisplayString("OK3");
 800815a:	4836      	ldr	r0, [pc, #216]	; (8008234 <audio_test+0x158>)
 800815c:	f7f9 fb50 	bl	8001800 <BSP_LCD_GLASS_DisplayString>
  while (1) //odtwarzaj w petli
  {
    if(Record_buffer_offset != BUFFER_OFFSET_NONE) //kiedy 1sza lub 2ga polowa jest gotowa do skopiowania (callback od record in)
 8008160:	4b2c      	ldr	r3, [pc, #176]	; (8008214 <audio_test+0x138>)
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d0fb      	beq.n	8008160 <audio_test+0x84>
    {
      if(Record_buffer_offset == BUFFER_OFFSET_HALF) //kiedy 1sza polowa jest gotowa do skopiowania
 8008168:	4b2a      	ldr	r3, [pc, #168]	; (8008214 <audio_test+0x138>)
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d12e      	bne.n	80081ce <audio_test+0xf2>
      {
        for(i = 0; i < (RECORD_BUFFER_SIZE/2); i++) //kopiuj jako stereo
 8008170:	2300      	movs	r3, #0
 8008172:	603b      	str	r3, [r7, #0]
 8008174:	e016      	b.n	80081a4 <audio_test+0xc8>
        {
          PlaybackBuffer[2*i]     = RecordBuffer[i];
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	005b      	lsls	r3, r3, #1
 800817a:	492c      	ldr	r1, [pc, #176]	; (800822c <audio_test+0x150>)
 800817c:	683a      	ldr	r2, [r7, #0]
 800817e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8008182:	4a2d      	ldr	r2, [pc, #180]	; (8008238 <audio_test+0x15c>)
 8008184:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PlaybackBuffer[(2*i)+1] = PlaybackBuffer[2*i];
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	005b      	lsls	r3, r3, #1
 800818c:	3301      	adds	r3, #1
 800818e:	683a      	ldr	r2, [r7, #0]
 8008190:	0052      	lsls	r2, r2, #1
 8008192:	4929      	ldr	r1, [pc, #164]	; (8008238 <audio_test+0x15c>)
 8008194:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8008198:	4a27      	ldr	r2, [pc, #156]	; (8008238 <audio_test+0x15c>)
 800819a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(i = 0; i < (RECORD_BUFFER_SIZE/2); i++) //kopiuj jako stereo
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	3301      	adds	r3, #1
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081aa:	d3e4      	bcc.n	8008176 <audio_test+0x9a>
        }
        if (audio_out_start == RESET) //1szy raz tutaj - wlacz auido
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d12c      	bne.n	800820c <audio_test+0x130>
        {
          if (BSP_AUDIO_OUT_Play(PlaybackBuffer, RECORD_BUFFER_SIZE*2) != AUDIO_OK)
 80081b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80081b6:	4820      	ldr	r0, [pc, #128]	; (8008238 <audio_test+0x15c>)
 80081b8:	f7f8 fd9e 	bl	8000cf8 <BSP_AUDIO_OUT_Play>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d002      	beq.n	80081c8 <audio_test+0xec>
        	  BSP_LCD_GLASS_DisplayString("Aerr4"); //jezeli blad
 80081c2:	481e      	ldr	r0, [pc, #120]	; (800823c <audio_test+0x160>)
 80081c4:	f7f9 fb1c 	bl	8001800 <BSP_LCD_GLASS_DisplayString>

          audio_out_start = SET;
 80081c8:	2301      	movs	r3, #1
 80081ca:	607b      	str	r3, [r7, #4]
 80081cc:	e01e      	b.n	800820c <audio_test+0x130>
        }
      }
      else { //jezeli druga polowa bufora jest gotowa
        for(i = (RECORD_BUFFER_SIZE/2); i < RECORD_BUFFER_SIZE; i++) //kopiuj jako stereo
 80081ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081d2:	603b      	str	r3, [r7, #0]
 80081d4:	e016      	b.n	8008204 <audio_test+0x128>
        {
          PlaybackBuffer[2*i]     = RecordBuffer[i];
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	005b      	lsls	r3, r3, #1
 80081da:	4914      	ldr	r1, [pc, #80]	; (800822c <audio_test+0x150>)
 80081dc:	683a      	ldr	r2, [r7, #0]
 80081de:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80081e2:	4a15      	ldr	r2, [pc, #84]	; (8008238 <audio_test+0x15c>)
 80081e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PlaybackBuffer[(2*i)+1] = PlaybackBuffer[2*i];
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	005b      	lsls	r3, r3, #1
 80081ec:	3301      	adds	r3, #1
 80081ee:	683a      	ldr	r2, [r7, #0]
 80081f0:	0052      	lsls	r2, r2, #1
 80081f2:	4911      	ldr	r1, [pc, #68]	; (8008238 <audio_test+0x15c>)
 80081f4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80081f8:	4a0f      	ldr	r2, [pc, #60]	; (8008238 <audio_test+0x15c>)
 80081fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(i = (RECORD_BUFFER_SIZE/2); i < RECORD_BUFFER_SIZE; i++) //kopiuj jako stereo
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	3301      	adds	r3, #1
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800820a:	d3e4      	bcc.n	80081d6 <audio_test+0xfa>
        }
      }
      Record_buffer_offset = BUFFER_OFFSET_NONE; //po przekopiowaniu ustaw znowu flage
 800820c:	4b01      	ldr	r3, [pc, #4]	; (8008214 <audio_test+0x138>)
 800820e:	2200      	movs	r2, #0
 8008210:	701a      	strb	r2, [r3, #0]
    if(Record_buffer_offset != BUFFER_OFFSET_NONE) //kiedy 1sza lub 2ga polowa jest gotowa do skopiowania (callback od record in)
 8008212:	e7a5      	b.n	8008160 <audio_test+0x84>
 8008214:	2000322c 	.word	0x2000322c
 8008218:	08008834 	.word	0x08008834
 800821c:	0800883c 	.word	0x0800883c
 8008220:	08008241 	.word	0x08008241
 8008224:	08008259 	.word	0x08008259
 8008228:	08008271 	.word	0x08008271
 800822c:	2000022c 	.word	0x2000022c
 8008230:	08008844 	.word	0x08008844
 8008234:	0800884c 	.word	0x0800884c
 8008238:	2000122c 	.word	0x2000122c
 800823c:	08008850 	.word	0x08008850

08008240 <audio_in_transfer_complete_callback>:
  *        DM Atransfered from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_transfer_complete_callback(void)
{
 8008240:	b480      	push	{r7}
 8008242:	af00      	add	r7, sp, #0

  Record_buffer_offset = BUFFER_OFFSET_FULL;
 8008244:	4b03      	ldr	r3, [pc, #12]	; (8008254 <audio_in_transfer_complete_callback+0x14>)
 8008246:	2202      	movs	r2, #2
 8008248:	701a      	strb	r2, [r3, #0]
}
 800824a:	bf00      	nop
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr
 8008254:	2000322c 	.word	0x2000322c

08008258 <audio_in_half_transfer_callback>:
  *        DMA transfered from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_half_transfer_callback(void)
{
 8008258:	b480      	push	{r7}
 800825a:	af00      	add	r7, sp, #0
  Record_buffer_offset = BUFFER_OFFSET_HALF;
 800825c:	4b03      	ldr	r3, [pc, #12]	; (800826c <audio_in_half_transfer_callback+0x14>)
 800825e:	2201      	movs	r2, #1
 8008260:	701a      	strb	r2, [r3, #0]
}
 8008262:	bf00      	nop
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	2000322c 	.word	0x2000322c

08008270 <audio_in_error_callback>:
  *        transfer of the PCM samples from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_error_callback(void)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	af00      	add	r7, sp, #0
  /* Stop the program with an infinite loop */
  Error_Handler();
 8008274:	f240 112d 	movw	r1, #301	; 0x12d
 8008278:	4802      	ldr	r0, [pc, #8]	; (8008284 <audio_in_error_callback+0x14>)
 800827a:	f000 f8a5 	bl	80083c8 <_Error_Handler>

  /* USER CODE END 3 */

}
 800827e:	bf00      	nop
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	08008858 	.word	0x08008858

08008288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b0b8      	sub	sp, #224	; 0xe0
 800828c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800828e:	2318      	movs	r3, #24
 8008290:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8008294:	2301      	movs	r3, #1
 8008296:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800829a:	2301      	movs	r3, #1
 800829c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80082a0:	2300      	movs	r3, #0
 80082a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80082a6:	2360      	movs	r3, #96	; 0x60
 80082a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80082ac:	2302      	movs	r3, #2
 80082ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80082b2:	2301      	movs	r3, #1
 80082b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80082b8:	2301      	movs	r3, #1
 80082ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80082be:	2328      	movs	r3, #40	; 0x28
 80082c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80082c4:	2307      	movs	r3, #7
 80082c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80082ca:	2302      	movs	r3, #2
 80082cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80082d0:	2302      	movs	r3, #2
 80082d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80082d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fd fa32 	bl	8005744 <HAL_RCC_OscConfig>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d004      	beq.n	80082f0 <SystemClock_Config+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 80082e6:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80082ea:	4835      	ldr	r0, [pc, #212]	; (80083c0 <SystemClock_Config+0x138>)
 80082ec:	f000 f86c 	bl	80083c8 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80082f0:	230f      	movs	r3, #15
 80082f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80082f6:	2303      	movs	r3, #3
 80082f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80082fc:	2300      	movs	r3, #0
 80082fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008302:	2300      	movs	r3, #0
 8008304:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008308:	2300      	movs	r3, #0
 800830a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800830e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008312:	2104      	movs	r1, #4
 8008314:	4618      	mov	r0, r3
 8008316:	f7fd fd77 	bl	8005e08 <HAL_RCC_ClockConfig>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d004      	beq.n	800832a <SystemClock_Config+0xa2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008320:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 8008324:	4826      	ldr	r0, [pc, #152]	; (80083c0 <SystemClock_Config+0x138>)
 8008326:	f000 f84f 	bl	80083c8 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 800832a:	f44f 3342 	mov.w	r3, #198656	; 0x30800
 800832e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8008330:	2300      	movs	r3, #0
 8008332:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8008334:	2300      	movs	r3, #0
 8008336:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800833a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800833e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008342:	2301      	movs	r3, #1
 8008344:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008346:	2301      	movs	r3, #1
 8008348:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800834a:	2318      	movs	r3, #24
 800834c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800834e:	2311      	movs	r3, #17
 8008350:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008352:	2302      	movs	r3, #2
 8008354:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008356:	2302      	movs	r3, #2
 8008358:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800835a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800835e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008360:	463b      	mov	r3, r7
 8008362:	4618      	mov	r0, r3
 8008364:	f7fd ffae 	bl	80062c4 <HAL_RCCEx_PeriphCLKConfig>
 8008368:	4603      	mov	r3, r0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d004      	beq.n	8008378 <SystemClock_Config+0xf0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800836e:	f240 116d 	movw	r1, #365	; 0x16d
 8008372:	4813      	ldr	r0, [pc, #76]	; (80083c0 <SystemClock_Config+0x138>)
 8008374:	f000 f828 	bl	80083c8 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8008378:	f44f 7000 	mov.w	r0, #512	; 0x200
 800837c:	f7fc fc1e 	bl	8004bbc <HAL_PWREx_ControlVoltageScaling>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d004      	beq.n	8008390 <SystemClock_Config+0x108>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008386:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800838a:	480d      	ldr	r0, [pc, #52]	; (80083c0 <SystemClock_Config+0x138>)
 800838c:	f000 f81c 	bl	80083c8 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8008390:	f7fd ff02 	bl	8006198 <HAL_RCC_GetHCLKFreq>
 8008394:	4602      	mov	r2, r0
 8008396:	4b0b      	ldr	r3, [pc, #44]	; (80083c4 <SystemClock_Config+0x13c>)
 8008398:	fba3 2302 	umull	r2, r3, r3, r2
 800839c:	099b      	lsrs	r3, r3, #6
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fa fc0b 	bl	8002bba <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80083a4:	2004      	movs	r0, #4
 80083a6:	f7fa fc15 	bl	8002bd4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80083aa:	2200      	movs	r2, #0
 80083ac:	2100      	movs	r1, #0
 80083ae:	f04f 30ff 	mov.w	r0, #4294967295
 80083b2:	f7fa fbca 	bl	8002b4a <HAL_NVIC_SetPriority>
}
 80083b6:	bf00      	nop
 80083b8:	37e0      	adds	r7, #224	; 0xe0
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	08008858 	.word	0x08008858
 80083c4:	10624dd3 	.word	0x10624dd3

080083c8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80083d2:	e7fe      	b.n	80083d2 <_Error_Handler+0xa>

080083d4 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 80083d8:	4b10      	ldr	r3, [pc, #64]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083da:	4a11      	ldr	r2, [pc, #68]	; (8008420 <MX_QUADSPI_Init+0x4c>)
 80083dc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80083de:	4b0f      	ldr	r3, [pc, #60]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083e0:	22ff      	movs	r2, #255	; 0xff
 80083e2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80083e4:	4b0d      	ldr	r3, [pc, #52]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083e6:	2201      	movs	r2, #1
 80083e8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80083ea:	4b0c      	ldr	r3, [pc, #48]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083ec:	2200      	movs	r2, #0
 80083ee:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80083f0:	4b0a      	ldr	r3, [pc, #40]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083f2:	2201      	movs	r2, #1
 80083f4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083f8:	2200      	movs	r2, #0
 80083fa:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80083fc:	4b07      	ldr	r3, [pc, #28]	; (800841c <MX_QUADSPI_Init+0x48>)
 80083fe:	2200      	movs	r2, #0
 8008400:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8008402:	4806      	ldr	r0, [pc, #24]	; (800841c <MX_QUADSPI_Init+0x48>)
 8008404:	f7fc fc50 	bl	8004ca8 <HAL_QSPI_Init>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <MX_QUADSPI_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800840e:	2140      	movs	r1, #64	; 0x40
 8008410:	4804      	ldr	r0, [pc, #16]	; (8008424 <MX_QUADSPI_Init+0x50>)
 8008412:	f7ff ffd9 	bl	80083c8 <_Error_Handler>
  }

}
 8008416:	bf00      	nop
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	200037e4 	.word	0x200037e4
 8008420:	a0001000 	.word	0xa0001000
 8008424:	08008868 	.word	0x08008868

08008428 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b088      	sub	sp, #32
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a11      	ldr	r2, [pc, #68]	; (800847c <HAL_QSPI_MspInit+0x54>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d11c      	bne.n	8008474 <HAL_QSPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800843a:	4a11      	ldr	r2, [pc, #68]	; (8008480 <HAL_QSPI_MspInit+0x58>)
 800843c:	4b10      	ldr	r3, [pc, #64]	; (8008480 <HAL_QSPI_MspInit+0x58>)
 800843e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008444:	6513      	str	r3, [r2, #80]	; 0x50
 8008446:	4b0e      	ldr	r3, [pc, #56]	; (8008480 <HAL_QSPI_MspInit+0x58>)
 8008448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800844a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800844e:	60bb      	str	r3, [r7, #8]
 8008450:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8008452:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8008456:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008458:	2302      	movs	r3, #2
 800845a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800845c:	2300      	movs	r3, #0
 800845e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008460:	2303      	movs	r3, #3
 8008462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8008464:	230a      	movs	r3, #10
 8008466:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008468:	f107 030c 	add.w	r3, r7, #12
 800846c:	4619      	mov	r1, r3
 800846e:	4805      	ldr	r0, [pc, #20]	; (8008484 <HAL_QSPI_MspInit+0x5c>)
 8008470:	f7fb f9b6 	bl	80037e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8008474:	bf00      	nop
 8008476:	3720      	adds	r7, #32
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}
 800847c:	a0001000 	.word	0xa0001000
 8008480:	40021000 	.word	0x40021000
 8008484:	48001000 	.word	0x48001000

08008488 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a08      	ldr	r2, [pc, #32]	; (80084b8 <HAL_QSPI_MspDeInit+0x30>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d10a      	bne.n	80084b0 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800849a:	4a08      	ldr	r2, [pc, #32]	; (80084bc <HAL_QSPI_MspDeInit+0x34>)
 800849c:	4b07      	ldr	r3, [pc, #28]	; (80084bc <HAL_QSPI_MspDeInit+0x34>)
 800849e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084a4:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 80084a6:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80084aa:	4805      	ldr	r0, [pc, #20]	; (80084c0 <HAL_QSPI_MspDeInit+0x38>)
 80084ac:	f7fb fb44 	bl	8003b38 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 80084b0:	bf00      	nop
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	a0001000 	.word	0xa0001000
 80084bc:	40021000 	.word	0x40021000
 80084c0:	48001000 	.word	0x48001000

080084c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084ca:	4a24      	ldr	r2, [pc, #144]	; (800855c <HAL_MspInit+0x98>)
 80084cc:	4b23      	ldr	r3, [pc, #140]	; (800855c <HAL_MspInit+0x98>)
 80084ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084d0:	f043 0301 	orr.w	r3, r3, #1
 80084d4:	6613      	str	r3, [r2, #96]	; 0x60
 80084d6:	4b21      	ldr	r3, [pc, #132]	; (800855c <HAL_MspInit+0x98>)
 80084d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084da:	f003 0301 	and.w	r3, r3, #1
 80084de:	607b      	str	r3, [r7, #4]
 80084e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80084e2:	4a1e      	ldr	r2, [pc, #120]	; (800855c <HAL_MspInit+0x98>)
 80084e4:	4b1d      	ldr	r3, [pc, #116]	; (800855c <HAL_MspInit+0x98>)
 80084e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084ec:	6593      	str	r3, [r2, #88]	; 0x58
 80084ee:	4b1b      	ldr	r3, [pc, #108]	; (800855c <HAL_MspInit+0x98>)
 80084f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084f6:	603b      	str	r3, [r7, #0]
 80084f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80084fa:	2003      	movs	r0, #3
 80084fc:	f7fa fb1a 	bl	8002b34 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8008500:	2200      	movs	r2, #0
 8008502:	2100      	movs	r1, #0
 8008504:	f06f 000b 	mvn.w	r0, #11
 8008508:	f7fa fb1f 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800850c:	2200      	movs	r2, #0
 800850e:	2100      	movs	r1, #0
 8008510:	f06f 000a 	mvn.w	r0, #10
 8008514:	f7fa fb19 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8008518:	2200      	movs	r2, #0
 800851a:	2100      	movs	r1, #0
 800851c:	f06f 0009 	mvn.w	r0, #9
 8008520:	f7fa fb13 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8008524:	2200      	movs	r2, #0
 8008526:	2100      	movs	r1, #0
 8008528:	f06f 0004 	mvn.w	r0, #4
 800852c:	f7fa fb0d 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8008530:	2200      	movs	r2, #0
 8008532:	2100      	movs	r1, #0
 8008534:	f06f 0003 	mvn.w	r0, #3
 8008538:	f7fa fb07 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800853c:	2200      	movs	r2, #0
 800853e:	2100      	movs	r1, #0
 8008540:	f06f 0001 	mvn.w	r0, #1
 8008544:	f7fa fb01 	bl	8002b4a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8008548:	2200      	movs	r2, #0
 800854a:	2100      	movs	r1, #0
 800854c:	f04f 30ff 	mov.w	r0, #4294967295
 8008550:	f7fa fafb 	bl	8002b4a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008554:	bf00      	nop
 8008556:	3708      	adds	r7, #8
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	40021000 	.word	0x40021000

08008560 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8008560:	b480      	push	{r7}
 8008562:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008564:	bf00      	nop
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800856e:	b480      	push	{r7}
 8008570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008572:	e7fe      	b.n	8008572 <HardFault_Handler+0x4>

08008574 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8008574:	b480      	push	{r7}
 8008576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008578:	e7fe      	b.n	8008578 <MemManage_Handler+0x4>

0800857a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800857a:	b480      	push	{r7}
 800857c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800857e:	e7fe      	b.n	800857e <BusFault_Handler+0x4>

08008580 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8008580:	b480      	push	{r7}
 8008582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008584:	e7fe      	b.n	8008584 <UsageFault_Handler+0x4>

08008586 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8008586:	b480      	push	{r7}
 8008588:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800858a:	bf00      	nop
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8008594:	b480      	push	{r7}
 8008596:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008598:	bf00      	nop
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr

080085a2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80085a2:	b480      	push	{r7}
 80085a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80085a6:	bf00      	nop
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80085b4:	f7fa f9a2 	bl	80028fc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80085b8:	f7fa fb28 	bl	8002c0c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80085bc:	bf00      	nop
 80085be:	bd80      	pop	{r7, pc}

080085c0 <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80085c4:	4802      	ldr	r0, [pc, #8]	; (80085d0 <DMA2_Channel1_IRQHandler+0x10>)
 80085c6:	f7fb f839 	bl	800363c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80085ca:	bf00      	nop
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	20003828 	.word	0x20003828

080085d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80085d4:	b480      	push	{r7}
 80085d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80085d8:	4a17      	ldr	r2, [pc, #92]	; (8008638 <SystemInit+0x64>)
 80085da:	4b17      	ldr	r3, [pc, #92]	; (8008638 <SystemInit+0x64>)
 80085dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80085e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80085e8:	4a14      	ldr	r2, [pc, #80]	; (800863c <SystemInit+0x68>)
 80085ea:	4b14      	ldr	r3, [pc, #80]	; (800863c <SystemInit+0x68>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f043 0301 	orr.w	r3, r3, #1
 80085f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80085f4:	4b11      	ldr	r3, [pc, #68]	; (800863c <SystemInit+0x68>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80085fa:	4a10      	ldr	r2, [pc, #64]	; (800863c <SystemInit+0x68>)
 80085fc:	4b0f      	ldr	r3, [pc, #60]	; (800863c <SystemInit+0x68>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008604:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008608:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800860a:	4b0c      	ldr	r3, [pc, #48]	; (800863c <SystemInit+0x68>)
 800860c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008610:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008612:	4a0a      	ldr	r2, [pc, #40]	; (800863c <SystemInit+0x68>)
 8008614:	4b09      	ldr	r3, [pc, #36]	; (800863c <SystemInit+0x68>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800861c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800861e:	4b07      	ldr	r3, [pc, #28]	; (800863c <SystemInit+0x68>)
 8008620:	2200      	movs	r2, #0
 8008622:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008624:	4b04      	ldr	r3, [pc, #16]	; (8008638 <SystemInit+0x64>)
 8008626:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800862a:	609a      	str	r2, [r3, #8]
#endif
}
 800862c:	bf00      	nop
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	e000ed00 	.word	0xe000ed00
 800863c:	40021000 	.word	0x40021000

08008640 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008640:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008678 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008644:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008646:	e003      	b.n	8008650 <LoopCopyDataInit>

08008648 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008648:	4b0c      	ldr	r3, [pc, #48]	; (800867c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800864a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800864c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800864e:	3104      	adds	r1, #4

08008650 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008650:	480b      	ldr	r0, [pc, #44]	; (8008680 <LoopForever+0xa>)
	ldr	r3, =_edata
 8008652:	4b0c      	ldr	r3, [pc, #48]	; (8008684 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008654:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008656:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008658:	d3f6      	bcc.n	8008648 <CopyDataInit>
	ldr	r2, =_sbss
 800865a:	4a0b      	ldr	r2, [pc, #44]	; (8008688 <LoopForever+0x12>)
	b	LoopFillZerobss
 800865c:	e002      	b.n	8008664 <LoopFillZerobss>

0800865e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800865e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008660:	f842 3b04 	str.w	r3, [r2], #4

08008664 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008664:	4b09      	ldr	r3, [pc, #36]	; (800868c <LoopForever+0x16>)
	cmp	r2, r3
 8008666:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008668:	d3f9      	bcc.n	800865e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800866a:	f7ff ffb3 	bl	80085d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800866e:	f000 f811 	bl	8008694 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008672:	f7ff fc75 	bl	8007f60 <main>

08008676 <LoopForever>:

LoopForever:
    b LoopForever
 8008676:	e7fe      	b.n	8008676 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008678:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800867c:	08008914 	.word	0x08008914
	ldr	r0, =_sdata
 8008680:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008684:	200000a0 	.word	0x200000a0
	ldr	r2, =_sbss
 8008688:	200000a0 	.word	0x200000a0
	ldr	r3, = _ebss
 800868c:	200038f8 	.word	0x200038f8

08008690 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008690:	e7fe      	b.n	8008690 <ADC1_2_IRQHandler>
	...

08008694 <__libc_init_array>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4e0d      	ldr	r6, [pc, #52]	; (80086cc <__libc_init_array+0x38>)
 8008698:	4c0d      	ldr	r4, [pc, #52]	; (80086d0 <__libc_init_array+0x3c>)
 800869a:	1ba4      	subs	r4, r4, r6
 800869c:	10a4      	asrs	r4, r4, #2
 800869e:	2500      	movs	r5, #0
 80086a0:	42a5      	cmp	r5, r4
 80086a2:	d109      	bne.n	80086b8 <__libc_init_array+0x24>
 80086a4:	4e0b      	ldr	r6, [pc, #44]	; (80086d4 <__libc_init_array+0x40>)
 80086a6:	4c0c      	ldr	r4, [pc, #48]	; (80086d8 <__libc_init_array+0x44>)
 80086a8:	f000 f8a6 	bl	80087f8 <_init>
 80086ac:	1ba4      	subs	r4, r4, r6
 80086ae:	10a4      	asrs	r4, r4, #2
 80086b0:	2500      	movs	r5, #0
 80086b2:	42a5      	cmp	r5, r4
 80086b4:	d105      	bne.n	80086c2 <__libc_init_array+0x2e>
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086bc:	4798      	blx	r3
 80086be:	3501      	adds	r5, #1
 80086c0:	e7ee      	b.n	80086a0 <__libc_init_array+0xc>
 80086c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80086c6:	4798      	blx	r3
 80086c8:	3501      	adds	r5, #1
 80086ca:	e7f2      	b.n	80086b2 <__libc_init_array+0x1e>
 80086cc:	0800890c 	.word	0x0800890c
 80086d0:	0800890c 	.word	0x0800890c
 80086d4:	0800890c 	.word	0x0800890c
 80086d8:	08008910 	.word	0x08008910

080086dc <malloc>:
 80086dc:	4b02      	ldr	r3, [pc, #8]	; (80086e8 <malloc+0xc>)
 80086de:	4601      	mov	r1, r0
 80086e0:	6818      	ldr	r0, [r3, #0]
 80086e2:	f000 b80b 	b.w	80086fc <_malloc_r>
 80086e6:	bf00      	nop
 80086e8:	2000003c 	.word	0x2000003c

080086ec <memset>:
 80086ec:	4402      	add	r2, r0
 80086ee:	4603      	mov	r3, r0
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d100      	bne.n	80086f6 <memset+0xa>
 80086f4:	4770      	bx	lr
 80086f6:	f803 1b01 	strb.w	r1, [r3], #1
 80086fa:	e7f9      	b.n	80086f0 <memset+0x4>

080086fc <_malloc_r>:
 80086fc:	b570      	push	{r4, r5, r6, lr}
 80086fe:	1ccd      	adds	r5, r1, #3
 8008700:	f025 0503 	bic.w	r5, r5, #3
 8008704:	3508      	adds	r5, #8
 8008706:	2d0c      	cmp	r5, #12
 8008708:	bf38      	it	cc
 800870a:	250c      	movcc	r5, #12
 800870c:	2d00      	cmp	r5, #0
 800870e:	4606      	mov	r6, r0
 8008710:	db01      	blt.n	8008716 <_malloc_r+0x1a>
 8008712:	42a9      	cmp	r1, r5
 8008714:	d903      	bls.n	800871e <_malloc_r+0x22>
 8008716:	230c      	movs	r3, #12
 8008718:	6033      	str	r3, [r6, #0]
 800871a:	2000      	movs	r0, #0
 800871c:	bd70      	pop	{r4, r5, r6, pc}
 800871e:	f000 f85b 	bl	80087d8 <__malloc_lock>
 8008722:	4a23      	ldr	r2, [pc, #140]	; (80087b0 <_malloc_r+0xb4>)
 8008724:	6814      	ldr	r4, [r2, #0]
 8008726:	4621      	mov	r1, r4
 8008728:	b991      	cbnz	r1, 8008750 <_malloc_r+0x54>
 800872a:	4c22      	ldr	r4, [pc, #136]	; (80087b4 <_malloc_r+0xb8>)
 800872c:	6823      	ldr	r3, [r4, #0]
 800872e:	b91b      	cbnz	r3, 8008738 <_malloc_r+0x3c>
 8008730:	4630      	mov	r0, r6
 8008732:	f000 f841 	bl	80087b8 <_sbrk_r>
 8008736:	6020      	str	r0, [r4, #0]
 8008738:	4629      	mov	r1, r5
 800873a:	4630      	mov	r0, r6
 800873c:	f000 f83c 	bl	80087b8 <_sbrk_r>
 8008740:	1c43      	adds	r3, r0, #1
 8008742:	d126      	bne.n	8008792 <_malloc_r+0x96>
 8008744:	230c      	movs	r3, #12
 8008746:	6033      	str	r3, [r6, #0]
 8008748:	4630      	mov	r0, r6
 800874a:	f000 f846 	bl	80087da <__malloc_unlock>
 800874e:	e7e4      	b.n	800871a <_malloc_r+0x1e>
 8008750:	680b      	ldr	r3, [r1, #0]
 8008752:	1b5b      	subs	r3, r3, r5
 8008754:	d41a      	bmi.n	800878c <_malloc_r+0x90>
 8008756:	2b0b      	cmp	r3, #11
 8008758:	d90f      	bls.n	800877a <_malloc_r+0x7e>
 800875a:	600b      	str	r3, [r1, #0]
 800875c:	50cd      	str	r5, [r1, r3]
 800875e:	18cc      	adds	r4, r1, r3
 8008760:	4630      	mov	r0, r6
 8008762:	f000 f83a 	bl	80087da <__malloc_unlock>
 8008766:	f104 000b 	add.w	r0, r4, #11
 800876a:	1d23      	adds	r3, r4, #4
 800876c:	f020 0007 	bic.w	r0, r0, #7
 8008770:	1ac3      	subs	r3, r0, r3
 8008772:	d01b      	beq.n	80087ac <_malloc_r+0xb0>
 8008774:	425a      	negs	r2, r3
 8008776:	50e2      	str	r2, [r4, r3]
 8008778:	bd70      	pop	{r4, r5, r6, pc}
 800877a:	428c      	cmp	r4, r1
 800877c:	bf0d      	iteet	eq
 800877e:	6863      	ldreq	r3, [r4, #4]
 8008780:	684b      	ldrne	r3, [r1, #4]
 8008782:	6063      	strne	r3, [r4, #4]
 8008784:	6013      	streq	r3, [r2, #0]
 8008786:	bf18      	it	ne
 8008788:	460c      	movne	r4, r1
 800878a:	e7e9      	b.n	8008760 <_malloc_r+0x64>
 800878c:	460c      	mov	r4, r1
 800878e:	6849      	ldr	r1, [r1, #4]
 8008790:	e7ca      	b.n	8008728 <_malloc_r+0x2c>
 8008792:	1cc4      	adds	r4, r0, #3
 8008794:	f024 0403 	bic.w	r4, r4, #3
 8008798:	42a0      	cmp	r0, r4
 800879a:	d005      	beq.n	80087a8 <_malloc_r+0xac>
 800879c:	1a21      	subs	r1, r4, r0
 800879e:	4630      	mov	r0, r6
 80087a0:	f000 f80a 	bl	80087b8 <_sbrk_r>
 80087a4:	3001      	adds	r0, #1
 80087a6:	d0cd      	beq.n	8008744 <_malloc_r+0x48>
 80087a8:	6025      	str	r5, [r4, #0]
 80087aa:	e7d9      	b.n	8008760 <_malloc_r+0x64>
 80087ac:	bd70      	pop	{r4, r5, r6, pc}
 80087ae:	bf00      	nop
 80087b0:	20003230 	.word	0x20003230
 80087b4:	20003234 	.word	0x20003234

080087b8 <_sbrk_r>:
 80087b8:	b538      	push	{r3, r4, r5, lr}
 80087ba:	4c06      	ldr	r4, [pc, #24]	; (80087d4 <_sbrk_r+0x1c>)
 80087bc:	2300      	movs	r3, #0
 80087be:	4605      	mov	r5, r0
 80087c0:	4608      	mov	r0, r1
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	f000 f80a 	bl	80087dc <_sbrk>
 80087c8:	1c43      	adds	r3, r0, #1
 80087ca:	d102      	bne.n	80087d2 <_sbrk_r+0x1a>
 80087cc:	6823      	ldr	r3, [r4, #0]
 80087ce:	b103      	cbz	r3, 80087d2 <_sbrk_r+0x1a>
 80087d0:	602b      	str	r3, [r5, #0]
 80087d2:	bd38      	pop	{r3, r4, r5, pc}
 80087d4:	200038f4 	.word	0x200038f4

080087d8 <__malloc_lock>:
 80087d8:	4770      	bx	lr

080087da <__malloc_unlock>:
 80087da:	4770      	bx	lr

080087dc <_sbrk>:
 80087dc:	4b04      	ldr	r3, [pc, #16]	; (80087f0 <_sbrk+0x14>)
 80087de:	6819      	ldr	r1, [r3, #0]
 80087e0:	4602      	mov	r2, r0
 80087e2:	b909      	cbnz	r1, 80087e8 <_sbrk+0xc>
 80087e4:	4903      	ldr	r1, [pc, #12]	; (80087f4 <_sbrk+0x18>)
 80087e6:	6019      	str	r1, [r3, #0]
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	4402      	add	r2, r0
 80087ec:	601a      	str	r2, [r3, #0]
 80087ee:	4770      	bx	lr
 80087f0:	20003238 	.word	0x20003238
 80087f4:	200038f8 	.word	0x200038f8

080087f8 <_init>:
 80087f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087fa:	bf00      	nop
 80087fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087fe:	bc08      	pop	{r3}
 8008800:	469e      	mov	lr, r3
 8008802:	4770      	bx	lr

08008804 <_fini>:
 8008804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008806:	bf00      	nop
 8008808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800880a:	bc08      	pop	{r3}
 800880c:	469e      	mov	lr, r3
 800880e:	4770      	bx	lr
