// Seed: 1827697158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = id_3 == id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply0 id_2
    , id_6,
    output wire id_3,
    output tri0 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
