#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 18 09:26:23 2019
# Process ID: 15916
# Current directory: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15436 C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.xpr
# Log file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/vivado.log
# Journal file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 902.277 ; gain = 30.832
update_compile_order -fileset sources_1
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_High
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_Low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant3x0_Low
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant31x0_Low1
Adding component instance block -- xilinx.com:module_ref:PS_info_3_bits:1.0 - PS_info_3_bits_0
Adding component instance block -- xilinx.com:module_ref:OR_bit:1.0 - OR_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_0
Adding component instance block -- xilinx.com:module_ref:counter_N_bit:1.0 - counter_N_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /PWM_mod/OR_bit_0/OutBit(undef) and /PWM_mod/counter_N_bit_0/rst(rst)
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - FrequencyConstant
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicLow
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicHigh
Adding component instance block -- xilinx.com:module_ref:pwm_control:1.0 - pwm_control_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0/clk_inc(undef)
Successfully read diagram <xadc_pl2ps> from BD file <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.367 ; gain = 0.000
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins pwm_control_0/inc_LED]
endgroup
set_property name LED_0 [get_bd_ports inc_LED_0]
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_nets pwm_control_0_inc_LED] [get_bd_ports LED_0]
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inc_LED'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'xadc_pl2ps_pwm_control_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'xadc_pl2ps_pwm_control_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.367 ; gain = 0.000
startgroup
make_bd_pins_external  [get_bd_pins PS_info_3_bits_0/battery_lvl]
endgroup
set_property name LED_0 [get_bd_ports battery_lvl_0]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 10:44:06 2019...
