

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Fri Mar 20 22:26:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline0
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  612001|  612001|  612001|  612001|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer2_neurons_loop            |  612000|  612000|     38250|          -|          -|    16|    no    |
        | + conv_layer2_biases_outer_loop      |     195|     195|        15|          -|          -|    13|    no    |
        |  ++ conv_layer2_biases_inner_loop    |      13|      13|         1|          -|          -|    13|    no    |
        | + conv_layer2_kernel_0_loop          |   37686|   37686|      6281|          -|          -|     6|    no    |
        |  ++ conv_layer2_kernel_1_loop        |    6279|    6279|       483|          -|          -|    13|    no    |
        |   +++ conv_layer2_kernel_2_loop      |     481|     481|        37|          -|          -|    13|    no    |
        |    ++++ conv_layer2_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |     +++++ conv_layer2_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer2_relu_outer_loop        |     364|     364|        28|          -|          -|    13|    no    |
        |  ++ conv_layer2_relu_inner_loop      |      26|      26|         2|          -|          -|    13|    no    |
        +--------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1139|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       2|       1|
|Multiplexer      |        -|      -|       -|     272|
|Register         |        -|      -|     300|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     302|    1412|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_2_biases_V_U   |conv_layer2_conv_2_biases_V   |        0|  2|   1|    16|    2|     1|           32|
    |conv_2_weights_V_U  |conv_layer2_conv_2_weights_V  |        1|  0|   0|   864|    4|     1|         3456|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                              |        1|  2|   1|   880|    6|     2|         3488|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_V_89_fu_765_p2               |     *    |      0|  0|  49|           9|           4|
    |tmp_409_fu_458_p2              |     *    |      0|  0|  41|           8|           4|
    |tmp_416_fu_1118_p2             |     *    |      0|  0|  41|           8|           4|
    |tmp_418_fu_585_p2              |     *    |      0|  0|  41|           8|           4|
    |accumulation_V_fu_951_p2       |     +    |      0|  0|  15|           8|           8|
    |col_1_fu_470_p2                |     +    |      0|  0|  13|           4|           1|
    |col_2_fu_1130_p2               |     +    |      0|  0|  13|           4|           1|
    |col_3_fu_1086_p2               |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_650_p2                  |     +    |      0|  0|  12|           1|           3|
    |j_2_fu_737_p2                  |     +    |      0|  0|  12|           1|           3|
    |ker_1_fu_496_p2                |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_345_p2             |     +    |      0|  0|  15|           8|           4|
    |p_3_fu_357_p2                  |     +    |      0|  0|  15|           5|           1|
    |p_Val2_18_fu_1041_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_809_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_422_p2             |     +    |      0|  0|  10|           2|           2|
    |ret_V_2_fu_1027_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_937_p2                |     +    |      0|  0|  16|           9|           9|
    |row_1_fu_438_p2                |     +    |      0|  0|  13|           4|           1|
    |row_2_fu_1098_p2               |     +    |      0|  0|  13|           4|           1|
    |row_3_fu_597_p2                |     +    |      0|  0|  13|           4|           1|
    |tmp_38_fu_565_p2               |     +    |      0|  0|  13|           4|           2|
    |tmp_408_fu_448_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_410_fu_510_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_414_fu_480_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_415_fu_1108_p2             |     +    |      0|  0|  15|           8|           8|
    |tmp_417_fu_575_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_419_fu_1140_p2             |     +    |      0|  0|  19|          12|          12|
    |tmp_420_fu_697_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_421_fu_623_p2              |     +    |      0|  0|  16|           9|           9|
    |tmp_423_fu_660_p2              |     +    |      0|  0|  71|          64|          64|
    |tmp_425_fu_727_p2              |     +    |      0|  0|  19|          12|          12|
    |tmp_426_fu_747_p2              |     +    |      0|  0|  18|          11|          11|
    |tmp_42_fu_687_p2               |     +    |      0|  0|  13|           4|           2|
    |tmp_44_fu_613_p2               |     +    |      0|  0|  13|           4|           4|
    |tmp_49_fu_717_p2               |     +    |      0|  0|  13|           4|           4|
    |tmp_407_fu_392_p2              |     -    |      0|  0|  16|           9|           9|
    |tmp_411_fu_531_p2              |     -    |      0|  0|  71|          64|          64|
    |tmp_413_fu_549_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_422_fu_644_p2              |     -    |      0|  0|  19|          12|          12|
    |tmp_424_fu_681_p2              |     -    |      0|  0|  18|          11|          11|
    |brmerge740_demorgan_fu_869_p2  |    and   |      0|  0|   6|           1|           1|
    |carry_1_fu_829_p2              |    and   |      0|  0|   6|           1|           1|
    |overflow_84_fu_1062_p2         |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_863_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_85_fu_1074_p2        |    and   |      0|  0|   6|           1|           1|
    |underflow_86_fu_971_p2         |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_885_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_559_p2            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_591_p2            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_607_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_711_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_351_p2            |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_432_p2            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond7_fu_490_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond8_fu_464_p2            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond9_fu_1092_p2           |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_1124_p2            |   icmp   |      0|  0|   9|           4|           3|
    |tmp_41_fu_1154_p2              |   icmp   |      0|  0|  11|           8|           1|
    |brmerge2_fu_989_p2             |    or    |      0|  0|   6|           1|           1|
    |brmerge9_fu_890_p2             |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_858_p2              |    or    |      0|  0|   6|           1|           1|
    |p_761_not_fu_902_p2            |    or    |      0|  0|   6|           1|           1|
    |tmp1_demorgan_fu_874_p2        |    or    |      0|  0|   6|           1|           1|
    |tmp2_fu_896_p2                 |    or    |      0|  0|   6|           1|           1|
    |deleted_ones_fu_848_p3         |  select  |      0|  0|   2|           1|           1|
    |output_V_load_s_fu_1160_p3     |  select  |      0|  0|   7|           1|           7|
    |p_3_186_fu_1003_p3             |  select  |      0|  0|   9|           1|           9|
    |p_Val2_19_cast_fu_410_p3       |  select  |      0|  0|   2|           1|           2|
    |p_Val2_29_be_fu_1011_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_6_fu_921_p3             |  select  |      0|  0|   8|           1|           8|
    |p_mux5_fu_995_p3               |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_907_p3                |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_914_p3                  |  select  |      0|  0|   9|           1|           9|
    |brmerge1_fu_977_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge8_fu_1080_p2            |    xor   |      0|  0|   6|           1|           1|
    |p_not_fu_854_p2                |    xor   |      0|  0|   6|           1|           1|
    |rev_fu_823_p2                  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i54_0_not_fu_983_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp1_fu_879_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_329_fu_1056_p2             |    xor   |      0|  0|   6|           1|           2|
    |tmp_48_fu_1068_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_58_fu_843_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_61_fu_965_p2               |    xor   |      0|  0|   6|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1139|         483|         480|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  89|         18|    1|         18|
    |col2_reg_265       |   9|          2|    4|          8|
    |col4_reg_334       |   9|          2|    4|          8|
    |col_reg_231        |   9|          2|    4|          8|
    |i_reg_289          |   9|          2|    3|          6|
    |j_reg_312          |   9|          2|    3|          6|
    |ker_reg_242        |   9|          2|    3|          6|
    |output_V_address0  |  33|          6|   12|         72|
    |output_V_d0        |  33|          6|    8|         48|
    |p_Val2_16_reg_277  |   9|          2|    8|         16|
    |p_Val2_20_reg_300  |   9|          2|    8|         16|
    |p_reg_196          |   9|          2|    5|         10|
    |phi_mul_reg_208    |   9|          2|    8|         16|
    |row1_reg_253       |   9|          2|    4|          8|
    |row3_reg_323       |   9|          2|    4|          8|
    |row_reg_220        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 272|         56|   83|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |brmerge8_reg_1338         |   1|   0|    1|          0|
    |carry_1_reg_1311          |   1|   0|    1|          0|
    |col2_reg_265              |   4|   0|    4|          0|
    |col4_reg_334              |   4|   0|    4|          0|
    |col_2_reg_1363            |   4|   0|    4|          0|
    |col_reg_231               |   4|   0|    4|          0|
    |i_3_reg_1264              |   3|   0|    3|          0|
    |i_reg_289                 |   3|   0|    3|          0|
    |j_2_reg_1287              |   3|   0|    3|          0|
    |j_reg_312                 |   3|   0|    3|          0|
    |ker_1_reg_1225            |   3|   0|    3|          0|
    |ker_reg_242               |   3|   0|    3|          0|
    |next_mul_reg_1173         |   8|   0|    8|          0|
    |output_V_addr_2_reg_1368  |  12|   0|   12|          0|
    |output_V_addr_3_reg_1274  |  12|   0|   12|          0|
    |overflow_84_reg_1330      |   1|   0|    1|          0|
    |p_3_reg_1181              |   5|   0|    5|          0|
    |p_Result_7_reg_1319       |   1|   0|    1|          0|
    |p_Result_s_reg_1297       |   1|   0|    1|          0|
    |p_Val2_16_reg_277         |   8|   0|    8|          0|
    |p_Val2_20_reg_300         |   8|   0|    8|          0|
    |p_Val2_5_reg_1305         |   8|   0|    8|          0|
    |p_Val2_7_cast_reg_1196    |   8|   0|    8|          0|
    |p_reg_196                 |   5|   0|    5|          0|
    |phi_mul_reg_208           |   8|   0|    8|          0|
    |row1_reg_253              |   4|   0|    4|          0|
    |row3_reg_323              |   4|   0|    4|          0|
    |row_1_reg_1204            |   4|   0|    4|          0|
    |row_2_reg_1350            |   4|   0|    4|          0|
    |row_reg_220               |   4|   0|    4|          0|
    |tmp_409_reg_1209          |  12|   0|   12|          0|
    |tmp_411_reg_1230          |  64|   0|   64|          0|
    |tmp_416_reg_1355          |  12|   0|   12|          0|
    |tmp_418_reg_1243          |  12|   0|   12|          0|
    |tmp_422_reg_1259          |  12|   0|   12|          0|
    |tmp_424_reg_1269          |  11|   0|   11|          0|
    |tmp_470_cast_reg_1191     |   9|   0|   10|          1|
    |tmp_478_cast_reg_1235     |   9|   0|    9|          0|
    |underflow_85_reg_1334     |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 300|   0|  301|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|input_V_address0   | out |   11|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    9|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    8|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |    8|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

