[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13328       tick       2683120       1209286       1162171       2683120 
      2  13328       tick       4586166       2193439       2177583       4586166 
      3  13328       tick       4560778       2182305       2166666       4560778 
      4  13328       tick       4566600       2182304       2166969       4566600 
      5  13328       tick       4573817       2187364       2168821       4573817 
      6  13328       tick       4557144       2180830       2161466       4557144 
      7  13328       tick       4558561       2181725       2162077       4558561 
      8  13328       tick       4571677       2187169       2162811       4571677 
      9  13328       tick       4564853       2183388       2165142       4564853 
     10  13328       tick       4560655       2181174       2161713       4560655 
     11  13328       tick       4568805       2186223       2166641       4568805 
     12  13328       tick       4563882       2182501       2167079       4563882 
     13  13328       tick       4557835       2181436       2165693       4557835 
     14  13328       tick       4565596       2185618       2170219       4565596 
     15  13328       tick       4568640       2184361       2165017       4568640 
     16  13328       tick       4565159       2183979       2162573       4565159 
     17  13328       tick       4561127       2180363       2158904       4561127 
     18  13328       tick       4569544       2186164       2163194       4569544 
     19  13328       tick       4566257       2183324       2165054       4566257 
     20  13328       exit       2469805       1181487       1170670       2469805 
