                                                                                                                                       Low Power Audio Codec
Data Sheet                                                                                                                                         SSM2604
FEATURES                                                                                                                GENERAL DESCRIPTION
Stereo, 24-bit analog-to-digital and digital-to-analog converters                                                       The SSM2604 is a low power, high quality stereo audio codec
DAC SNR: 100 dB (A-weighted), THD: −80 dB at 48 kHz, 3.3 V                                                              for portable digital audio applications with one set of stereo
ADC SNR: 90 dB (A-weighted), THD: −80 dB at 48 kHz, 3.3 V                                                               programmable gain amplifier (PGA) line inputs. It features two
Stereo line inputs                                                                                                      24-bit analog-to-digital converter (ADC) channels and two
Low power                                                                                                               24-bit digital-to-analog (DAC) converter channels.
  7 mW stereo playback (1.8 V/1.5 V supplies)
                                                                                                                        The SSM2604 can operate as a master or a slave. It supports
  14 mW record and playback (1.8 V/1.5 V supplies)
                                                                                                                        various master clock frequencies, including 12 MHz or 24 MHz
Low supply voltages
                                                                                                                        for USB devices; standard 256 fS or 384 fS based rates, such as
  Analog: 1.8 V to 3.6 V
                                                                                                                        12.288 MHz and 24.576 MHz; and many common audio sam-
  Digital: 1.5 V to 3.6 V
                                                                                                                        pling rates, such as 96 kHz, 88.2 kHz, 48 kHz, 44.1 kHz, 32 kHz,
256/384 oversampling rate in normal mode;
                                                                                                                        24 kHz, 22.05 kHz, 16 kHz, 12 kHz, 11.025 kHz, and 8 kHz.
  250/272 oversampling rate in USB mode
Audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz,                                                                The SSM2604 can operate at power supplies as low as 1.8 V for
  22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz,                                                                the analog circuitry and as low as 1.5 V for the digital circuitry.
  and 96 kHz                                                                                                            The maximum voltage supply is 3.6 V for all supplies.
20-lead, 4 mm × 4 mm LFCSP (QFN) package                                                                                The SSM2604 is specified over the industrial temperature range
APPLICATIONS                                                                                                            of −40°C to +85°C. It is available in a 20-lead, 4 mm × 4 mm
                                                                                                                        lead frame chip scale package (LFCSP).
Mobile phones
MP3 players
Portable gaming
Portable electronics
Educational toys
                                                                               FUNCTIONAL BLOCK DIAGRAM
                                                           AVDD      VMID     AGND                   DVDD DGND
                                                                                                                                                   SSM2604
                                                                                           BYPASS
                                            –34.5dB TO +33dB,
                                               1.5dB STEP
                              RLINEIN                                                        ADC                                 DAC                              ROUT
                                                                                                               DIGITAL
                                                                                                             PROCESSOR
                              LLINEIN                                                        ADC                                 DAC                              LOUT
                                            –34.5dB TO +33dB,
                                               1.5dB STEP
                                                                                           BYPASS
                                                      CLK                                          DIGITAL AUDIO INTERFACE                 CONTROL INTERFACE
                                                                                                                                                                         06978-001
                                           MCLK/ XTO CLKOUT                               PBDAT RECDAT BCLK PBLRC RECLRC SDIN                              SCLK
                                            XTI
                                                                                                            Figure 1.
Rev. B                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No               One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.                     Tel: 781.329.4700 ©2008–2018 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                                       Technical Support                                  www.analog.com


SSM2604                                                                                                                                                                                    Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1               Analog Interface ......................................................................... 12
Applications ....................................................................................... 1                  Digital Audio Interface .............................................................. 12
General Description ......................................................................... 1                         Software Control Interface ........................................................ 15
Functional Block Diagram .............................................................. 1                               Control Register Sequencing .................................................... 15
Revision History ............................................................................... 2                   Typical Application Circuits ......................................................... 16
Specifications..................................................................................... 3                Register Map ................................................................................... 17
  Digital Filter Characteristics ....................................................... 4                           Register Map Details ...................................................................... 18
  Timing Characteristics ................................................................ 5                             Left-Channel ADC Input Volume, Address 0x00 .................. 18
Absolute Maximum Ratings............................................................ 7                                  Right-Channel ADC Input Volume, Address 0x01 ............... 19
  Thermal Resistance ...................................................................... 7                           Analog Audio Path, Address 0x04 ........................................... 20
  ESD Caution .................................................................................. 7                      Digital Audio Path, Address 0x05 ............................................ 20
Pin Configuration and Function Descriptions ............................. 8                                             Power Management, Address 0x06 .......................................... 21
Typical Performance Characteristics ............................................. 9                                     Digital Audio I/F, Address 0x07 ............................................... 22
  Converter Filter Response ........................................................... 9                               Sampling Rate, Address 0x08.................................................... 22
  Digital De-Emphasis .................................................................. 10                             Active, Address 0x09 .................................................................. 25
Theory of Operation ...................................................................... 11                           Software Reset, Address 0x0F ................................................... 25
  Digital Core ................................................................................. 11                  Outline Dimensions ....................................................................... 26
  ADC and DAC ............................................................................ 11                           Ordering Guide .......................................................................... 26
  ADC High-Pass and DAC De-Emphasis Filters .................... 11
REVISION HISTORY
8/2018—Rev. A to Rev. B
Changes to Table 8 ............................................................................ 7
Changes to Figure 6 .......................................................................... 8
Changes to Outline Dimensions................................................... 26
Changes to Ordering Guide .......................................................... 26
6/2013—Rev. 0 to Rev. A
Changes to Table 8 ............................................................................ 7
Added Control Register Sequencing Section .............................. 15
Updated Outline Dimensions ....................................................... 26
7/2008—Revision 0: Initial Version
                                                                                                    Rev. B | Page 2 of 28


Data Sheet                                                                                                             SSM2604
SPECIFICATIONS
TA = 25°C, AVDD = DVDD = 3.3 V, 1 kHz signal, fS = 48 kHz, PGA gain = 0 dB, 24-bit audio data, unless otherwise noted.
Table 1.
Parameter                                       Min      Typ                  Max    Unit       Conditions
RECOMMENDED OPERATING CONDITIONS
   Analog Voltage Supply (AVDD)                 1.8      3.3                  3.6    V
   Digital Power Supply                         1.5      3.3                  3.6    V
   Ground (AGND, DGND)                                   0                           V
POWER CONSUMPTION
   Power-Up
   Stereo Record (1.5 V and 1.8 V)                       7                           mW
   Stereo Record (3.3 V)                                 22                          mW
   Stereo Playback (1.5 V and 1.8 V)                     7                           mW
   Stereo Playback (3.3 V)                               22                          mW
   Power-Down                                            56                          μW
LINE INPUT
   Input Signal Level (0 dB)                             1 × AVDD/3.3                V rms
   Input Impedance                                       200                         kΩ         PGA gain = 0 dB
                                                         10                          kΩ         PGA gain = +33 dB
                                                         480                         kΩ         PGA gain = −34.5 dB
   Input Capacitance                                     10                          pF
   Signal-to-Noise Ratio (A-Weighted)           70       90                          dB         PGA gain = 0 dB, AVDD = 3.3 V
                                                         84                          dB         PGA gain = 0 dB, AVDD = 1.8 V
   Total Harmonic Distortion (THD)                       −80                         dB         −1 dBFS input, AVDD = 3.3 V
                                                         −75                         dB         −1 dBFS input, AVDD = 1.8 V
   Channel Separation                                    80                          dB
   Programmable Gain                            −34.5    0                    +33.5  dB
   Gain Step                                             1.5                         dB
   Mute Attenuation                                      −80                         dB
LINE OUTPUT
   DAC                                                                                          −1 dBFS input DAC + line output
   Full-Scale Output                                     1 × AVDD/3.3                V rms
   Signal-to-Noise Ratio (A-Weighted)           85       100                         dB         AVDD = 3.3 V
                                                         94                          dB         AVDD = 1.8 V
   THD + N                                               −80                  −75    dB         AVDD = 3.3 V
                                                         −75                         dB         AVDD = 1.8 V
   Power Supply Rejection Ratio                          50                          dB
   Channel Separation                                    80                          dB
LINE INPUT TO LINE OUTPUT
   Full-Scale Output Voltage                             1 × AVDD/3.3                V rms
   Signal-to-Noise Ratio (A-Weighted)                    92                          dB         AVDD = 3.3 V
                                                         86                          dB         AVDD = 1.8 V
   Total Harmonic Distortion                             −80                         dB         AVDD = 3.3 V
                                                         −80                         dB         AVDD = 1.8 V
   Power Supply Rejection                                50                          dB
                                                        Rev. B | Page 3 of 28


SSM2604                                                                                     Data Sheet
DIGITAL FILTER CHARACTERISTICS
Table 2.
Parameter                           Min      Typ                 Max      Unit Conditions
ADC FILTER
  Pass Band                         0                            0.445 fS Hz   ±0.04 dB
                                             0.5 fS                       Hz   −6 dB
  Pass-Band Ripple                                               ±0.04    dB
  Stop Band                         0.555 fS                              Hz
  Stop-Band Attenuation             −61                                   dB   f > 0.567 fS
  High-Pass Filter Corner Frequency          3.7                          Hz   −3 dB
                                             10.4                         Hz   −0.5 dB
                                             21.6                         Hz   −0.1 dB
DAC FILTER
  Pass Band                         0                            0.445 fS Hz   ±0.04 dB
                                             0.5 fS                       Hz   −6 dB
  Pass-Band Ripple                                               ±0.04    dB
  Stop Band                         0.555 fS                              Hz
  Stop-Band Attenuation             −61                                   dB   f > 0.565 fS
CORE CLOCK TOLERANCE
  Frequency Range                   8.0                          13.8     MHz
  Jitter Tolerance                           50                           ps
                                             Rev. B | Page 4 of 28


Data Sheet                                                                                                                      SSM2604
TIMING CHARACTERISTICS
Table 3. I2C Timing
                                        Limit
Parameter                   tMIN           tMAX                  Unit                        Description
tSCS                        600                                  ns                          Start condition setup time
tSCH                        600                                  ns                          Start condition hold time
tPH                         600                                  ns                          SCLK pulse width high
tPL                         1.3                                  µs                          SCLK pulse width low
fSCLK                       0              526                   kHz                         SCLK frequency
tDS                         100                                  ns                          Data setup time
tDH                                        900                   ns                          Data hold time
tRT                                        300                   ns                          SDIN and SCLK rise time
tFT                                        300                   ns                          SDIN and SCLK fall time
tHCS                        600                                  ns                          Stop condition setup time
                                                                 tSCH                               tHCS
                                         SDIN
                                                                        tDS                         tSCS
                                                             tPL                      tPH
                                                                                                                  06978-036
                                         SCLK
                                                           tRT                      tDH       tFT
                                                                  Figure 2. I C Timing
                                                                                2
Table 4. Digital Audio Interface Slave Mode Timing
                            Limit
Parameter         tMIN         tMAX              Unit               Description
tDS               10                             ns                 PBDAT setup time from BCLK rising edge
tDH               10                             ns                 PBDAT hold time from BCLK rising edge
tLRSU             10                             ns                 RECLRC/PBLRC setup time to BCLK rising edge
tLRH              10                             ns                 RECLRC/PBLRC hold time to BCLK rising edge
tDD                                30            ns                 RECDAT propagation delay from BCLK falling edge (external load of 70 pF)
tBCH              25                             ns                 BCLK pulse width high
tBCL              25                             ns                 BCLK pulse width low
tBCY              50                             ns                 BCLK cycle time
                                                            tBCH        tBCL
                                           BCLK
                                                             tBCY
                                          PBLRC/
                                         RECLRC
                                                                        tDS     tLRH      tLRSU
                                          PBDAT
                                                                                             tDH
                                                                                                             06978-025
                                                                               tDD
                                         RECDAT
                                                Figure 3. Digital Audio Interface Slave Mode Timing
                                                                 Rev. B | Page 5 of 28


SSM2604                                                                                                                          Data Sheet
Table 5. Digital Audio Interface Master Mode Timing
                            Limit
Parameter        tMIN          tMAX               Unit        Description
tDST             30                               ns          PBDAT setup time to BCLK rising edge
tDHT             10                               ns          PBDAT hold time to BCLK rising edge
tDL                            10                 ns          RECLRC/PBLRC propagation delay from BCLK falling edge
tDDA                           10                 ns          RECDAT propagation delay from BCLK falling edge
tBCLKR           10                               ns          BCLK rising time (10 pF load)
tBCLKF           10                               ns          BCLK falling time (10 pF load)
tBCLKDS          45:55:00      55:45:00                       BCLK duty cycle (normal and USB mode)
                                             BCLK
                                                                                          tDL
                                            PBLRC/
                                           RECLRC
                                                                      tDST     tDHT
                                            PBDAT
                                                                                           tDDA
                                           RECDAT                                                        06978-026
                                              Figure 4. Digital Audio Interface Master Mode Timing
Table 6. System Clock Timing
                            Limit
Parameter        tMIN           tMAX              Unit        Description
tXTIY            72                               ns          MCLK/XTI system clock cycle time
tMCLKDS          40:60          60:40:00                      MCLK/XTI duty cycle
tXTIH            32                               ns          MCLK/XTI system clock pulse width high
tXTIL            32                               ns          MCLK/XTI system clock pulse width low
tCOP             20                               ns          CLKOUT propagation delay from MCLK/XTI falling edge
tCOPDIV2         20                               ns          CLKODIV2 propagation delay from MCLK/XTI falling edge
                                                           tXTIH                                  tCOP
                                       MCLK/XTI
                                                                           tXTIL
                                                                   tXTIY
                                        CLKOUT
                                       CLKODIV2
                                                                               tCOPDIV2                              06978-035
                                                       Figure 5. System (MCLK) Clock Timing
                                                               Rev. B | Page 6 of 28


Data Sheet                                                                                                                           SSM2604
ABSOLUTE MAXIMUM RATINGS
At 25°C, unless otherwise noted.                                                THERMAL RESISTANCE
Table 7.                                                                        θJA is specified for the worst-case conditions, that is, a device
Parameter                                      Rating                           soldered in a circuit board for surface-mount packages.
Supply Voltage                                 3.6 V                            Table 8. Thermal Resistance
Input Voltage                                  VDD                              Package Type                     θJA    θJC-TOP    θJC-BOTTOM   Unit
Common-Mode Input Voltage                      VDD                              CP-20-8                          52.7   31.4       1.52         °C/W
Storage Temperature Range                      −65°C to +150°C
Operating Temperature Range                    −40°C to +85°C
Junction Temperature Range                     −65°C to +165°C                  ESD CAUTION
Lead Temperature (Soldering, 60 sec)           300°C
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
                                                               Rev. B | Page 7 of 28


SSM2604                                                                                                               Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                                                               NC
                                                               SCLK
                                                               SDIN
                                                               LLINEIN
                                                               RLINEIN
                                                               20
                                                               19
                                                               18
                                                               17
                                                               16
                                             MCLK/XTI   1                           15   VMID
                                                 XTO    2                           14   AGND
                                                                SSM2604
                                                DGND    3                           13   AVDD
                                                                TOP VIEW
                                                DVDD    4     (Not to Scale)        12   ROUT
                                              CLKOUT    5                           11   LOUT
                                                                 BCLK 6
                                                                PBDAT 7
                                                                PBLRC 8
                                                               RECDAT 9
                                                               RECLRC 10
                                          NOTES
                                                                                                06978-002
                                          1. NC = NO CONNECT.
                                          2. FOR PROPER CONNECTION OF THE EXPOSED PAD,
                                             CONNECT TO PCB GROUND LAYER.
                                                        Figure 6. Pin Configuration
Table 9. Pin Function Descriptions
Pin No.     Mnemonic        Type                            Description
1           MCLK/XTI        Digital Input                   Master Clock Input/Crystal Input.
2           XTO             Digital Output                  Crystal Output.
3           DGND            Digital Ground                  Digital Ground.
4           DVDD            Digital Supply                  Digital Core and I/O Buffer Supply.
5           CLKOUT          Digital Output                  Buffered Clock Output.
6           BCLK            Digital Input/Output            Digital Audio Bit Clock.
7           PBDAT           Digital Input                   DAC Digital Audio Data Input, Playback Function.
8           PBLRC           Digital Input/Output            DAC Sampling Rate Clock, Playback Function (from Left and Right Channels).
9           RECDAT          Digital Output                  ADC Digital Audio Data Output, Record Function.
10          RECLRC          Digital Input/Output            ADC Sampling Rate Clock, Record Function (from Left and Right Channels).
11          LOUT            Analog Output                   Line Output for Left Channel.
12          ROUT            Analog Output                   Line Output for Right Channel.
13          AVDD            Analog Supply                   Analog Supply.
14          AGND            Analog Ground                   Analog Ground.
15          VMID            Analog Output                   Midrail Voltage Decoupling Input.
16          RLINEIN         Analog Input                    Line Input for Right Channel.
17          LLINEIN         Analog Input                    Line Input for Left Channel.
18          SDIN            Digital Input/Output            2-Wire Control Interface Data Input/Output.
19          SCLK            Digital Input                   2-Wire Control Interface Clock Input.
20          NC              NC                              No Connection
            GND Pad         Thermal Pad/Exposed Pad         Center Thermal Pad. Connect to PCB ground layer.
                                                            Rev. B | Page 8 of 28


Data Sheet                                                                                                                                                                                                                          SSM2604
TYPICAL PERFORMANCE CHARACTERISTICS
CONVERTER FILTER RESPONSE
                       0                                                                                                                                       0
                     –10                                                                                                                                     –10
                     –20                                                                                                                                     –20
                     –30                                                                                                                                     –30
   MAGNITUDE (dB)                                                                                                                          MAGNITUDE (dB)
                     –40                                                                                                                                     –40
                     –50                                                                                                                                     –50
                     –60                                                                                                                                     –60
                     –70                                                                                                                                     –70
                     –80                                                                                                                                     –80
                     –90                                                                                                                                     –90
                    –100                                                                                                                                    –100
                                                                                                            06978-003                                                                                                                              06978-005
                            0     0.25     0.50        0.75     1.00    1.25     1.50        1.75    2.00                                                           0    0.25     0.50        0.75     1.00    1.25     1.50        1.75    2.00
                                                        FREQUENCY (fS)                                                                                                                         FREQUENCY (fS)
                                Figure 7. ADC Digital Filter Frequency Response                                                                                         Figure 9. DAC Digital Filter Frequency Response
                     0.05                                                                                                                                    0.05
                     0.04                                                                                                                                    0.04
                     0.03                                                                                                                                    0.03
                     0.02                                                                                                                                    0.02
  MAGNITUDE (dB)                                                                                                                       MAGNITUDE (dB)
                     0.01                                                                                                                                    0.01
                       0                                                                                                                                       0
                    −0.01                                                                                                                                   −0.01
                    −0.02                                                                                                                                   −0.02
                    −0.03                                                                                                                                   −0.03
                    −0.04                                                                                                                                   −0.04
                    −0.05                                                                                                                                   −0.05
                            0    0.05    0.10   0.15     0.20   0.25   0.30    0.35   0.40    0.45   0.50                                                           0    0.05   0.10   0.15     0.20   0.25   0.30    0.35   0.40    0.45   0.50
                                                        FREQUENCY (fS)                                        06978-004                                                                        FREQUENCY (fS)                                        06978-006
                                         Figure 8. ADC Digital Filter Ripple                                                                                                    Figure 10. DAC Digital Filter Ripple
                                                                                                                   Rev. B | Page 9 of 28


SSM2604                                                                                                                                                                                            Data Sheet
DIGITAL DE-EMPHASIS
                          0                                                                                                                   0.4
                         −1
                                                                                                                                              0.3
                         −2
                                                                                                                                              0.2
                         −3
   MAGNITUDE (dB)                                                                                                           MAGNITUDE (dB)
                                                                                                                                              0.1
                         −4
                         −5                                                                                                                     0
                         −6
                                                                                                                                             −0.1
                         −7
                                                                                                                                             −0.2
                         −8
                                                                                                                                             −0.3
                         −9
                        −10                                                                                                                  −0.4
                                                                                           06978-007                                                                                                               06978-010
                               0          4            8            12            16                                                                0        4         8          12          16         20
                                               FREQUENCY (kHz)                                                                                                         FREQUENCY (kHz)
Figure 11. De-Emphasis Frequency Response, Audio Sampling Rate = 32 kHz                                                                      Figure 14. De-Emphasis Error, Audio Sampling Rate = 44.1 kHz
                         0.4                                                                                                                   0
                                                                                                                                              −1
                         0.3
                                                                                                                                              −2
                         0.2
                                                                                                                                              −3
   MAGNITUDE (dB)                                                                                                       MAGNITUDE (dB)
                         0.1                                                                                                                  −4
                          0                                                                                                                   −5
                                                                                                                                              −6
                        −0.1
                                                                                                                                              −7
                        −0.2
                                                                                                                                              −8
                        −0.3                                                                                                                  −9
                        −0.4                                                                                                                 −10
                                                                                          06978-008                                                                                                                    06978-011
                               0          4            8            12            16                                                                0    4         8         12          16         20        24
                                               FREQUENCY (kHz)                                                                                                         FREQUENCY (kHz)
                         Figure 12. De-Emphasis Error, Audio Sampling Rate = 32 kHz                                 Figure 15. De-Emphasis Frequency Response, Audio Sampling Rate = 48 kHz
                           0                                                                                                                  0.4
                          −1                                                                                                                  0.3
                          −2
                                                                                                                                              0.2
                          −3
       MAGNITUDE (dB)                                                                                                   MAGNITUDE (dB)
                                                                                                                                              0.1
                          −4
                          −5                                                                                                                   0
                          −6                                                                                                                 −0.1
                          −7
                                                                                                                                             −0.2
                          −8
                                                                                                                                             −0.3
                          −9
                         −10                                                                                                                 −0.4
                                                                                       06978-009                                                                                                                       06978-012
                               0      4         8          12      16        20                                                                     0    4         8         12          16         20        24
                                               FREQUENCY (kHz)                                                                                                         FREQUENCY (kHz)
 Figure 13. De-Emphasis Frequency Response, Audio Sampling Rate = 44.1 kHz                                                                    Figure 16. De-Emphasis Error, Audio Sampling Rate = 48 kHz
                                                                                                   Rev. B | Page 10 of 28


Data Sheet                                                                                                                            SSM2604
THEORY OF OPERATION
DIGITAL CORE                                                                     The ADC accepts analog audio input from the stereo line
Inside the SSM2604 digital core is a central clock source, called                inputs. The digital data from the ADC output, once converted,
the master clock (MCLK), that produces a reference clock for                     is processed using the ADC filters.
all internal audio data processing and synchronization. When                     Complementary to the ADC channels, the SSM2604 contains a
using an external clock source to drive the MCLK pin, great                      pair of oversampling Σ-∆ DACs that convert the digital audio
care should be taken to select a clock source with less than 50 ps               data from the internal DAC filters into an analog audio signal.
of jitter. Without careful generation of the MCLK signal, the                    The DAC output can also be muted by setting the DACMU bit
digital audio quality likely suffers.                                            (Register R5, Bit D3) in the control register.
To enable the SSM2604 to generate the central reference clock                    ADC HIGH-PASS AND DAC DE-EMPHASIS FILTERS
in a system, connect a crystal oscillator between the MCLK/XTI                   The ADC and DAC employ separate digital filters that perform
input pin and the XTO output pin.                                                24-bit signal processing. The digital filters are used for both
To allow an external device to generate the central reference                    record and playback modes and are optimized for each individ-
clock, apply the external clock signal directly through the MCLK/                ual sampling rate used.
XTI input pin. In this configuration, the oscillator circuit of the              For recording mode operations, the unprocessed data from the
SSM2604 can be powered down by using the OSC bit (Register                       ADC enters the ADC filters and is converted to the appropriate
R6, Bit D5) to reduce power consumption.                                         sampling frequency, and then is output to the digital audio
To accommodate applications with very high frequency master                      interface.
clocks, the internal core reference clock of the SSM2604 can be                  For playback mode operations, the DAC filters convert the digital
set to either MCLK or MCLK divided by 2. This is enabled by                      audio interface data to oversampled data, using a sampling rate
adjusting the setting of the CLKDIV2 bit (Register R8, Bit D6).                  selected by the user. The oversampled data is processed by the
Complementary to this feature, the CLKOUT pin can also drive                     DAC and then is sent to the analog output mixer by enabling
external clock sources with either the core clock signal or the                  the DACSEL (Register R4, Bit D4).
core clock divided by 2 by enabling the CLKODIV2 bit
(Register R8, Bit D7).                                                           Users have the option of setting up the device so that any dc
                                                                                 offset in the input source signal is automatically detected and
ADC AND DAC                                                                      removed. To accomplish this, enable the digital high-pass filter
The SSM2604 contains a pair of oversampling Σ-∆ ADCs.                            (see Table 2 for characteristics) contained in the ADC digital
The maximum ADC full-scale input level is 1.0 V rms when                         filters by using the ADCHPF bit (Register R5, Bit D0).
AVDD = 3.3 V. If the input signal to the ADC exceeds this                        In addition, users can implement digital de-emphasis by using
level, data overloading occurs and causes audible distortion.                    the DEEMPH bits (Register R5, Bit D1 and Bit D2).
                                                                Rev. B | Page 11 of 28


SSM2604                                                                                                                                        Data Sheet
ANALOG INTERFACE                                                                                             BYPASS
Signal Chain                                                                                         LINE
                                                                                                   INPUT
The SSM2604 includes stereo single-ended line inputs to the
on-board ADC. In addition, the line inputs can be routed and                                                 DACSEL
mixed directly to the output terminals via the BYPASS bit                                            DAC
(Register R4, Bit D3). The SSM2604 also includes line outputs                                     OUTPUT                                  LINE OUTPUT
from the on-board DAC.
                                                                                                      AVDD
Stereo Line Inputs
The SSM2604 contains a set of single-ended stereo line inputs
(RLINEIN and LLINEIN) that are internally biased to VMID                                              VMID
by way of a voltage divider between AVDD and AGND. The
line input signal can be connected to the internal ADC and, if
desired, routed directly to the outputs via the bypass path by                                                                                          06978-033
                                                                                                     AGND
using the BYPASS bit (Register R4, Bit D3).                                                                   Figure 18. Output Signal Chain
          LINEIN
                                                                                          The maximum output level of the line outputs is 1.0 V rms
           AVDD
                                                                                          when AVDD and HPVDD = 3.3 V. To suppress audible pops
                                                                                          and clicks, the line outputs are held at the VMID dc voltage
                                                                                          level when the device is set to standby mode.
                               –                    ADC
                                                    OR
           VMID                +                    BYPASS                                The stereo line outputs of the SSM2604, the LOUT and
                                                                                          ROUT pins, are able to drive a load impedance of 10 kΩ and
                                                                                          50 pF. The line output signal levels are not adjustable at the
                                                             06978-031
                                                                                          output mixer, having a fixed gain of 0 dB.
           AGND
                     Figure 17. Line Input to ADC                                         DIGITAL AUDIO INTERFACE
The line input volume can be adjusted from −34.5 dB to +33 dB                             The digital audio input can support the following four
in steps of +1.5 dB by setting the LINVOL (Register R0, Bit D0                            digital audio communication protocols: right-justified mode,
to Bit D5) and RINVOL (Register R1, Bit D0 to Bit D5) bits.                               left-justified mode, I2S mode, and digital signal processor
Volume control, by default, is independently adjustable on                                (DSP) mode.
both right and left line inputs. However, the LRINBOTH or                                 The mode selection is performed by writing to the FORMAT
RLINBOTH bit, if selected, simultaneously loads both sets of                              bits of the digital audio interface register (Register R7, Bit D1
volume control with the same value. The user can also set the                             and Bit D0). All modes are MSB first and operate with data of
LINMUTE (Register R0, Bit D7) and RINMUTE (Register R1,                                   16 to 32 bits.
Bit D7) bits to mute the line input signal to the ADC.
                                                                                          Recording Mode
Note that when sourcing audio data from line inputs, the maxi-                            On the RECDAT output pin, the digital audio interface can
mum full-scale input of the ADC is 1.0 V rms when AVDD = 3.3 V.                           send digital audio data for recording mode operation. The
Do not source any input voltage larger than full scale to avoid                           digital audio interface outputs the processed internal ADC
overloading the ADC, which causes distortion of sound and                                 digital filter data onto the RECDAT output. The digital audio
deterioration of audio quality. For best sound quality in line                            data stream on RECDAT comprises left- and right-channel
inputs, gain should be carefully configured so that the ADC                               audio data that is time domain multiplexed.
receives a signal equal to its full scale. This maximizes the
signal-to-noise ratio for best total audio quality.                                       The RECLRC is the digital audio frame clock signal that
                                                                                          separates left- and right-channel data on the RECDAT lines.
Bypass Path to Output
                                                                                          The BCLK signal acts as the digital audio clock. Depending on
The line inputs can be routed and mixed directly to the output
                                                                                          if the SSM2604 is in master or slave mode, the BCLK signal is
terminals via the BYPASS (Register R4, Bit D3) software control                           either an input or an output signal. During a recording opera-
register selection. The analog input signal is routed directly to                         tion, RECDAT and RECLRC must be synchronous to the BCLK
the output terminals and is not digitally converted. The bypass                           signal to avoid data corruption.
signal at the output mixer is the same level as the output of the
PGA associated with each line input.                                                      Playback Mode
Line Outputs                                                                              On the PBDAT input pin, the digital audio interface can receive
                                                                                          digital audio data for playback mode operation. The digital audio
The DAC outputs and the line inputs (the bypass path) are                                 data stream on PBDAT comprises left- and right-channel audio
summed at an output mixer.
                                                                                          data that is time domain multiplexed. The PBLRC is the digital
                                                                         Rev. B | Page 12 of 28


Data Sheet                                                                                                                               SSM2604
audio frame clock signal that separates left- and right-channel                    SSM2604 to support the common universal serial bus (USB)
data on the PBDAT lines.                                                           clock rate of 12 MHz, or to support 24 MHz if the CLKDIV2
The BCLK signal acts as the digital audio clock. Depending on                      control register bit is activated. The user must set the appropriate
if the SSM2604 is in master or slave mode, the BCLK signal is                      sampling rate in the SR control bits (Register R8, Bit D2 to Bit D5).
either an input or an output signal. During a playback opera-                      See Table 25 and Table 26 for guidelines.
tion, PBDAT and PBLRC must be synchronous to the BCLK                              Note that the sampling rate is generated as a fixed divider from
signal to avoid data corruption.                                                   the MCLK signal. Because all audio processing references the
Digital Audio Data Sampling Rate                                                   core MCLK signal, corruption of this signal, in turn, corrupts
                                                                                   the outgoing audio quality of the SSM2604. The BCLK/RECLRC/
To accommodate a wide variety of commonly used DAC and
                                                                                   RECDAT or BCLK/PBLRC/PBDAT signals must be synchronized
ADC sampling rates, the SSM2604 allows for two modes of
                                                                                   with MCLK in the digital audio interface circuit. MCLK must
operation, normal and USB, selected by the USB bit (Register R8,
                                                                                   be faster or equal to the BCLK frequency to guarantee that no
Bit D0).
                                                                                   data is lost during data synchronization.
In normal mode, the SSM2604 supports digital audio sampling
                                                                                   The BCLK frequency should be greater than
rates from 8 kHz to 96 kHz. Normal mode supports 256 fS and
384 fS based clocks. To select the desired sampling rate, the user                         Sampling Rate × Word Length × 2
must set the appropriate sampling rate register in the SR control                  Ensuring that the BCLK frequency is greater than this value
bits (Register R8, Bit D2 to Bit D5) and match this selection to                   guarantees that all valid data bits are captured by the digital
the core clock frequency that is pulsed on the MCLK pin. See                       audio interface circuitry. For example, if a 32 kHz digital
Table 25 and Table 26 for guidelines.                                              audio sampling rate with a 32-bit word length is desired,
In USB mode, the SSM2604 supports digital audio sampling                           BCLK ≥ 2.048 MHz.
rates from 8 kHz to 96 kHz. USB mode is enabled on the
                                                                                    1/fS
                                                 LEFT CHANNEL                                              RIGHT CHANNEL
            RECLRC/
             PBLRC
               BCLK
            RECDAT/           1    2    3    4                           N     X       X       1   2   3                   N    X    X
             PBDAT
                                                                                                                                          06978-013
            X = DON’T CARE.
                                                      Figure 19. Left-Justified Audio Input Mode
                                                                                    1/fS
                                                 LEFT CHANNEL                                              RIGHT CHANNEL
            RECLRC/
             PBLRC
               BCLK
            RECDAT/            X    X   N                           4     3     2          1   X   X   N               4   3    2    1
             PBDAT
                                                                                                                                              06978-014
           X = DON’T CARE.
                                                     Figure 20. Right-Justified Audio Input Mode
                                                                Rev. B | Page 13 of 28


SSM2604                                                                                                                          Data Sheet
                                                                                   1/fS
                                            LEFT CHANNEL                                                 RIGHT CHANNEL
     RECLRC/
      PBLRC
        BCLK
     RECDAT/           X    1    2      3     4                                N     X    X   1      2     3                 N   X
      PBDAT
                                                                                                                                     06978-015
     X = DON’T CARE.
                                                     Figure 21. I2S Audio Input Mode
                                                                        1/fS
                                      LEFT CHANNEL                                   RIGHT CHANNEL
     RECLRC/
      PBLRC
          BCLK
     RECDAT/           1    2    3                            N     1          2     3                     N    X   X    X
      PBDAT
                                                                                                                                     06978-016
     X = DON’T CARE.
                       Figure 22. DSP/Pulse Code Modulation (PCM) Mode Audio Input Submode 1 (SM1) [Bit LRP = 0]
                                                                        1/fS
                                      LEFT CHANNEL                                   RIGHT CHANNEL
     RECLRC/
      PBLRC
          BCLK
     RECDAT/           X    1     2     3                           N          1     2    3                     N    X   X
      PBDAT
                                                                                                                                      06978-017
     X = DON’T CARE.
                                  Figure 23. DSP/PCM Mode Audio Input Submode 2 (SM2) [Bit LRP = 1]
                                                           Rev. B | Page 14 of 28


Data Sheet                                                                                                                                                                                    SSM2604
SOFTWARE CONTROL INTERFACE                                                                              CONTROL REGISTER SEQUENCING
The software control interface provides access to the user-                                             1. Enable all of the necessary power management bits of
selectable control registers and can operate with a 2-wire (I2C®)                                            Register R6 with the exception of the out bit (Bit D4). The
interface.                                                                                                   out bit should be set to 1 until the final step of the control
Within each control register is a control data-word consisting                                               register sequence.
of 16 bits, MSB first. Bit D15 to Bit D9 are the register map                                           2. After the power management bits are set, program all other
address, and Bit D8 to Bit D0 are register data for the associated                                           necessary registers, with the exception of the active bit
register map.                                                                                                [Register R9, Bit D0] and the out bit of the power
                                                                                                             management register.
SDIN generates the serial control data-word; SCLK clocks the                                            3. As described in the Digital Core section of the Theory of
serial data,                                                                                                 Operation, insert enough delay time to charge the VMID
The device address for the SSM2604 is 0011010.                                                               decoupling capacitor before setting the active bit [Register
                                                                                                             R9, Bit D0].
                                                                                                        4. Finally, to enable the DAC output path of the SSM2603, set
                                                                                                             the out bit of Register R6 to 0.
                            SDIN
                            SCLK
                                                                                                                                                                        06978-019
                                            S      1 TO 7     8         9          1 TO 7     8          9               1 TO 7        8          9           P
                                       START       ADDR      R/W    ACK           SUBADDRESS            ACK              DATA                    ACK       STOP
                                                             Figure 24. 2-Wire I2C Generalized Clocking Diagram
         WRITE     S   A7   ...   A1    A0      A(S)   D15 ...     D9   D8      A(S)   D7   ...   D0     A(S)        P
      SEQUENCE
                                        0
                         DEVICE                        REGISTER                  REGISTER
                        ADDRESS                        ADDRESS                     DATA
          READ
      SEQUENCE     S   A7   ...   A1    A0      A(S)   D15   ...   D9       0   A(S)   S    A7    ...    A1     A0       A(S)     D7       ...   D0    A(M)       0   ...           0   D8   A(M)   P
                                        0                                                                       1
                         DEVICE                        REGISTER                               DEVICE                                                    REGISTER
                        ADDRESS                        ADDRESS                               ADDRESS                                                      DATA
                                                                                                                                                      (SLAVE DRIVE)
      S/P = START/STOP BIT.
       A0 = I2C R/W BIT.
     A(S) = ACKNOWLEDGE BY SLAVE.
                                                                                                                                                                                                        06978-022
     A(M) = ACKNOWLEDGE BY MASTER.
     A(M) = ACKNOWLEDGE BY MASTER (INVERSION).
                                                                    Figure 25. I2C Write and Read Sequences
                                                                                  Rev. B | Page 15 of 28


SSM2604                                                                                                                                                                                     Data Sheet
TYPICAL APPLICATION CIRCUITS
                                           AVDD      VMID        AGND                DVDD DGND
                                                            PWROFF
                                                                                                                    SSM2604                                 REF
                                                                                                  BYPASS
                                                                            ADC                                               DAC
                 RLINEIN                                                     ADC                                                  DAC                                    ROUT
                                                                                              DIGITAL
                                                                                            PROCESSOR
                 LLINEIN                                                     ADC                                                  DAC                                    LOUT
                    LINE
                                                                                                  BYPASS
                                  OSC                     CLKOUT
                                        OSC               CLK GEN                  DIGITAL AUDIO INTERFACE                                     CONTROL INTERFACE
                                                                                                                                                                                06978-020
                            MCLK/XTI          XTO           CLKOUT         PBDAT RECDAT BCLK PBLRC RECLRC SDIN                                                    SCLK
                                Figure 26. Power Management Functional Location Diagram (Control Register R6, Bit D0 to Bit D7)
                                          +3.3V_VA L1                                                                                                       B1     +3,3V_VD
                                                   47uH,15mA                                                                                              FB
                                                           C1     +                                                                                   +   C4
                                                          10uF               C2                                                         C3                10uF
                                                                             0.1uF                                                      0.1uF
                 R1                                                                     13                              4
                 5.6K                                                                                   U1
                                                                                           AVDD                            DVDD
  L-LINE INPUT                                            C5
                           R2
                           NC     C6                              10M                                                                           C13                                                      J1
                                                          1uF      NC                                                                                                    R7                             BNC
                                  220PF                                                                                                         1uF                      100
                                                                              17                                                        12      +                                                   1
                                                                                     LLINEIN                               ROUT
                                                          C7
                                                                                                                                                                                                J2
                                                                              16                                                                +                                                 BNC   2
                 R3                                                                  RLINEIN                                LOUT 11                                                         1
                                                                  10M                                                                                                    R8
                 5.6K                                                                                                                           C14                      100
                                                          1uF      NC                                                                           1uF                                             2
  R-LINE INPUT
                                                I2S[0..4]
                                                                                                   SSM2604                                            R5          R6
                                                                                                                                                      47K         47K
                           R4     C8                             DACLRC        8
                           NC     220PF                          DACDAT              PBLRC
                                                                               7     PBDAT
                                                                 ADCDAT        9
                                                                 ADCLRC              RECDAT
                                                                              10     RECLRC                         CLKOUT 5
                                                                 BCLK          6     BCLK
                                              I2C[0..1]                       20     NC                                      VMID       15
                                                                  SDIN        18
                                                                  SCLK               SDIN
                                                                              19     SCLK                                                    C12 +        C11
                                                                                                                                                          0.1uF
                                                                               1                                                        4.7uF
                                                                                     MCLK/XTI
                                                            Y1
                                                                               2
                                                                                                             AGND   DGND
                                                                                     XTO
                                                      12.288MHz                                   PAD
                                                     C9                    C10
                                                     22pF                  22pF                              14     3
                                                                                            CONNECTION UNDER CHIP
                                                                                                                                                                                                            06978-027
                                                                        Figure 27. Typical Application Circuit
                                                                                Rev. B | Page 16 of 28


Data Sheet                                                                                                                  SSM2604
REGISTER MAP
Table 10. Register Map
Reg.   Address    Name          D8       D7       D6            D5          D4           D3         D2       D1    D0         Default
R0     0x00       Left-Channel  LRINBOTH LINMUTE  0                                       LINVOL [5:0]                        010010111
                  ADC Input
                  Volume
R1     0x01       Right-Channel RLINBOTH RINMUTE  0                                       RINVOL [5:0]                        010010111
                  ADC Input
                  Volume
R2     0x02       Reserved      0        0        0             0           0            0          0        0     0          000000000
R3     0x03       Reserved      0        0        0             0           0            0          0        0     0          000000000
R4     0x04       Analog Audio  0        0        0             0           DACSEL       BYPASS     0        0     0          000001000
                  Path
R5     0x05       Digital Audio 0        0        0             0           HPOR         DACMU         DEEMPH      ADCHPF     000001000
                  Path                                                                                   [1:0]
R6     0x06       Power         0        PWROFF   CLKOUT        OSC         1            DAC        ADC 1          LINEIN     010011111
                  Management
R7     0x07       Digital Audio 0        BCLKINV  MS            LRSWAP      LRP              WL [1:0]          FORMAT [1:0]   000001010
                  I/F
R8     0x08       Sampling      0        CLKODIV2 CLKDIV2                        SR [3:0]                    BOSR  USB        000000000
                  Rate
R9     0x09       Active        0        0        0             0           0            0          0        0     ACTIVE     000000000
R15    0x0F       Software                                           RESET [8:0]                                              000000000
                  Reset
                                                   Rev. B | Page 17 of 28


SSM2604                                                                                                                    Data Sheet
REGISTER MAP DETAILS
LEFT-CHANNEL ADC INPUT VOLUME, ADDRESS 0x00
Table 11. Left-Channel ADC Input Volume Register Bit Map
D8             D7              D6              D5             D4                   D3             D2             D1            D0
LRINBOTH       LINMUTE         0                                                         LINVOL [5:0]
Table 12. Descriptions of Left-Channel ADC Input Volume Register Bits
Bit Name             Description                                         Settings
LRINBOTH             Left-to-right line input ADC data load control      0 = disable simultaneous loading of left-channel ADC data to right-
                                                                         channel register (default)
                                                                         1 = enable simultaneous loading of left-channel ADC data to right-
                                                                         channel register
LINMUTE              Left-channel input mute                             0 = disable mute
                                                                         1 = enable mute on data path to ADC (default)
LINVOL [5:0]         Left-channel PGA volume control                     00 0000 = −34.5 dB
                                                                         … 1.5 dB step up
                                                                         01 0111 = 0 dB (default)
                                                                         … 1.5 dB step up
                                                                         01 1111 = 12 dB
                                                                         10 0000 = 13.5 dB
                                                                         10 0001 = 15 dB
                                                                         10 0010 = 16.5 dB
                                                                         10 0011 = 18 dB
                                                                         10 0100 = 19.5 dB
                                                                         10 0101 = 21 dB
                                                                         10 0110 = 22.5 dB
                                                                         10 0111 = 24 dB
                                                                         10 1000 = 25.5 dB
                                                                         10 1001 = 27 dB
                                                                         10 1010 = 28.5 dB
                                                                         10 1011 = 30 dB
                                                                         10 1100 = 31.5 dB
                                                                         10 1101 = 33 dB
                                                                         11 1111 to 10 1101 = 33 dB
                                                            Rev. B | Page 18 of 28


Data Sheet                                                                                                                   SSM2604
RIGHT-CHANNEL ADC INPUT VOLUME, ADDRESS 0x01
Table 13. Right-Channel ADC Input Volume Register Bit Map
D8             D7             D6               D5             D4                   D3             D2             D1            D0
RLINBOTH       RINMUTE        0                                                           RINVOL [5:0]
Table 14. Descriptions of Right-Channel ADC Input Volume Register Bits
Bit Name             Description                                         Settings
RLINBOTH             Right-to-left line input ADC data load control      0 = disable simultaneous loading of right-channel ADC data to left-
                                                                         channel register (default)
                                                                         1 = enable simultaneous loading of right-channel ADC data to left-
                                                                         channel register
RINMUTE              Right-channel input mute                            0 = disable mute
                                                                         1 = enable mute on data path to ADC (default)
RINVOL [5:0]         Right-channel PGA volume control                    00 0000 = −34.5 dB
                                                                         … 1.5 dB step up
                                                                         01 0111 = 0 dB (default)
                                                                         … 1.5 dB step up
                                                                         01 1111 = 12 dB
                                                                         10 0000 = 13.5 dB
                                                                         10 0001 = 15 dB
                                                                         10 0010 = 16.5 dB
                                                                         10 0011 = 18 dB
                                                                         10 0100 = 19.5 dB
                                                                         10 0101 = 21 dB
                                                                         10 0110 = 22.5 dB
                                                                         10 0111 = 24 dB
                                                                         10 1000 = 25.5 dB
                                                                         10 1001 = 27 dB
                                                                         10 1010 = 28.5 dB
                                                                         10 1011 = 30 dB
                                                                         10 1100 = 31.5 dB
                                                                         10 1101 = 33 dB
                                                                         11 1111 to 10 1101 = 33 dB
                                                            Rev. B | Page 19 of 28


SSM2604                                                                                                                      Data Sheet
ANALOG AUDIO PATH, ADDRESS 0x04
Table 15. Analog Audio Path Register Bit Map
D8             D7             D6               D5               D4                   D3           D2               D1             D0
0              0              0                0                DACSEL               BYPASS       0                0              0
Table 16. Descriptions of Analog Audio Path Register Bits
Bit Name               Description                                                          Settings
DACSEL                 DAC select. Allow DAC output to be mixed at device output            0 = do not select DAC (default)
                       terminal.
BYPASS                 Bypass select. Allow line input signal to be mixed at device         0 = bypass disable
                       output terminal.
DIGITAL AUDIO PATH, ADDRESS 0x05
Table 17. Digital Audio Path Register Bit Map
D8             D7             D6               D5               D4                   D3           D2               D1             D0
0              0              0                0                HPOR                 DACMU                 DEEMPH [1:0]           ADCHPF
Table 18. Descriptions of Digital Audio Path Register Bits
Bit Name              Description                                                           Settings
HPOR                  Store dc offset when high-pass filter is disabled                     0 = clear offset (default)
                                                                                            1 = store offset
DACMU                 DAC digital mute                                                      0 = no mute (signal active)
                                                                                            1 = mute (default)
DEEMPH [1:0]          De-emphasis control                                                   00 = no de-emphasis (default)
                                                                                            01 = 32 kHz sampling rate
                                                                                            10 = 44.1 kHz sampling rate
                                                                                            11 = 48 kHz sampling rate
ADCHPF                ADC high-pass filter control                                          0 = ADC high-pass filter enable (default)
                                                                                            1 = ADC high-pass filter disable
                                                              Rev. B | Page 20 of 28


Data Sheet                                                                                                              SSM2604
POWER MANAGEMENT, ADDRESS 0x06
Table 19. Power Management Register Bit Map
D8               D7              D6           D5            D4                   D3           D2              D1          D0
0                PWROFF          CLKOUT       OSC           1                    DAC          ADC             1           LINEIN
Table 20. Description of Power Management Register Bits
Bit Name                 Description                                                 Settings
PWROFF                   Whole chip power-down control                               0 = power up
                                                                                     1 = power down (default)
CLKOUT                   Clock output power-down control                             0 = power up (default)
                                                                                     1 = power down
OSC                      Crystal power-down control                                  0 = power up (default)
                                                                                     1 = power down
DAC                      DAC power-down control                                      0 = power up
                                                                                     1 = power down (default)
ADC                      ADC power-down control                                      0 = power up
                                                                                     1 = power down (default)
LINEIN                   Line input power-down control                               0 = power up
                                                                                     1 = power down (default)
Power Consumption
Table 21.
                                                                                                            AVDD    DVDD
Mode                                  PWROFF        CLKOUT         OSC        DAC     ADC      LINEIN       (3.3 V) (3.3 V)     Unit
Record and Playback                   0             0              0          0       0        0            9.41    3.7         mA
Playback Only
Oscillator Enabled                    0             0              0          0       1        1            4.45    1.9         mA
External Clock                        0             1              1          0       1        1            4.56    1.9         mA
Record Only
Line Clock                            0             0              0          1       0        0            4.31    2.0         mA
Line Oscillator                       0             0              1          1       0        0            4.33    2.0         mA
Analog Bypass
   (Line Input or Line Output)
External Line                         0             0              1          1       1        0            1.88    0.21        mA
Internally Generated Line             0             0              1          1       1        0            1.88    0.25        mA
Power-Down
External Clock                        1             1              1          1       1        1            0.002   0.015       mA
Oscillator                            1             1              1          1       1        1            0.002   0.015       mA
                                                          Rev. B | Page 21 of 28


SSM2604                                                                                                                         Data Sheet
DIGITAL AUDIO I/F, ADDRESS 0x07
Table 22. Digital Audio I/F Register Bit Map
D8             D7               D6              D5                 D4                  D3              D2            D1              D0
0              BCLKINV          MS              LRSWAP             LRP                            WL [1:0]                  FORMAT [1:0]
Table 23. Descriptions of Digital Audio I/F Register Bits
Bit Name              Description                                            Settings
BCLKINV               BCLK inversion control                                 0 = BCLK not inverted (default)
                                                                             1 = BCLK inverted
MS                    Master mode enable                                     0 = enable slave mode (default)
                                                                             1 = enable master mode
LRSWAP                Swap DAC data control                                  0 = output left- and right-channel data as normal (default)
                                                                             1 = swap left- and right-channel DAC data in audio interface
LRP                   Polarity control for clocks in right-justified,        0 = normal PBLRC and RECLRC (default), or DSP Submode 1
                      left-justified, and I2S modes                          1 = invert PBLRC and RECLRC polarity, or DSP Submode 2
WL [1:0]              Data-word length control                               00 = 16 bits
                                                                             01 = 20 bits
                                                                             10 = 24 bits (default)
                                                                             11 = 32 bits
FORMAT [1:0]          Digital audio input format control                     00 = right justified
                                                                             01 = left justified
                                                                             10 = I2S mode (default)
                                                                             11 = DSP mode
SAMPLING RATE, ADDRESS 0x08
Table 24. Sampling Rate Register Bit Map
D8             D7               D6              D5                 D4                  D3              D2            D1              D0
0              CLKODIV2         CLKDIV2                                         SR [3:0]                             BOSR            USB
Table 25. Descriptions of Sampling Rate Register Bits
Bit Name              Description                                            Settings
CLKODIV2              CLKOUT divider select                                  0 = CLKOUT is core clock (default)
                                                                             1 = CLKOUT is core clock divided by 2
CLKDIV2               Core clock divide select                               0 = core clock is MCLK (default)
                                                                             1= core clock is MCLK divided by 2
SR [3:0]              Clock setting condition                                See Table 26 and Table 27
BOSR                  Base oversampling rate                                 USB mode:
                                                                             0 = support for 250 fS based clock (default)
                                                                             1 = support for 272 fS based clock
                                                                             Normal mode:
                                                                             0 = support for 256 fS based clock (default)
                                                                             1 = support for 384 fS based clock
USB                   USB mode select                                        0 = normal mode enable (default)
                                                                             1 = USB mode enable
                                                                Rev. B | Page 22 of 28


Data Sheet                                                                                                                 SSM2604
Table 26. Sampling Rate Lookup Table, USB Disabled (Normal Mode)
MCLK                    MCLK                 ADC Sampling Rate                     DAC Sampling Rate                         BCLK
(CLKDIV2 = 0)           (CLKDIV2 = 1)        (RECLRC)                              (PBLRC)                USB SR [3:0] BOSR  (MS = 1)1
12.288 MHz              24.576 MHz           8 kHz (MCLK/1536)                     8 kHz (MCLK/1536)      0   0011     0     MCLK/4
                                             8 kHz (MCLK/1536)                     48 kHz (MCLK/256)      0   0010     0     MCLK/4
                                             12 kHz (MCLK/1024)                    12 kHz (MCLK/1024)     0   0100     0     MCLK/4
                                             16 kHz (MCLK/768)                     16 kHz (MCLK/768)      0   0101     0     MCLK/4
                                             24 kHz (MCLK/512)                     24 kHz (MCLK/512)      0   1110     0     MCLK/4
                                             32 kHz (MCLK/384)                     32 kHz (MCLK/384)      0   0110     0     MCLK/4
                                             48 kHz (MCLK/256)                     8 kHz (MCLK/1536)      0   0001     0     MCLK/4
                                             48 kHz (MCLK/256)                     48 kHz (MCLK/256)      0   0000     0     MCLK/4
                                             96 kHz (MCLK/128)                     96 kHz (MCLK/128)      0   0111     0     MCLK/2
11.2896 MHz             22.5792 MHz          8.0182 kHz (MCLK/1408)                8.0182 kHz (MCLK/1408) 0   1011     0     MCLK/4
                                             8.0182 kHz (MCLK/1408)                44.1 kHz (MCLK/256)    0   1010     0     MCLK/4
                                             11.025 kHz (MCLK/1024)                11.025 kHz (MCLK/1024) 0   1100     0     MCLK/4
                                             22.05 kHz (MCLK/512)                  22.05 kHz (MCLK/512)   0   1101     0     MCLK/4
                                             44.1 kHz (MCLK/256)                   8.0182 kHz (MCLK/1408) 0   1001     0     MCLK/4
                                             44.1 kHz (MCLK/256)                   44.1 kHz (MCLK/256)    0   1000     0     MCLK/4
                                             88.2 kHz (MCLK/128)                   88.2 kHz (MCLK/128)    0   1111     0     MCLK/2
18.432 MHz              36.864 MHz           8 kHz (MCLK/2304)                     8 kHz (MCLK/2304)      0   0011     1     MCLK/6
                                             8 kHz (MCLK/2304)                     48 kHz (MCLK/384)      0   0010     1     MCLK/6
                                             12 kHz (MCLK/1536)                    12 kHz (MCLK/1536)     0   0100     1     MCLK/6
                                             16 kHz (MCLK/1152)                    16 kHz (MCLK/1152)     0   0101     1     MCLK/6
                                             24 kHz (MCLK/768)                     24 kHz (MCLK/768)      0   1110     1     MCLK/6
                                             32 kHz (MCLK/576)                     32 kHz (MCLK/576)      0   0110     1     MCLK/6
                                             48 kHz (MCLK/384)                     48 kHz (MCLK/384)      0   0000     1     MCLK/6
                                             48 kHz (MCLK/384)                     8 kHz (MCLK/2304)      0   0001     1     MCLK/6
                                             96 kHz (MCLK/192)                     96 kHz (MCLK/192)      0   0111     1     MCLK/3
16.9344 MHz             33.8688 MHz          8.0182 kHz (MCLK/2112)                8.0182 kHz (MCLK/2112) 0   1011     1     MCLK/6
                                             8.0182 kHz (MCLK/2112)                44.1 kHz (MCLK/384)    0   1010     1     MCLK/6
                                             11.025 kHz (MCLK/1536)                11.025 kHz (MCLK/1536) 0   1100     1     MCLK/6
                                             22.05 kHz (MCLK/768)                  22.05 kHz (MCLK/768)   0   1101     1     MCLK/6
                                             44.1 kHz (MCLK/384)                   8.0182 kHz (MCLK/2112) 0   1001     1     MCLK/6
                                             44.1 kHz (MCLK/384)                   44.1 kHz (MCLK/384)    0   1000     1     MCLK/6
                                             88.2 kHz (MCLK/192)                   88.2 kHz (MCLK/192)    0   1111     1     MCLK/3
1
  BCLK frequency is for master mode and slave right-justified mode only.
                                                                         Rev. B | Page 23 of 28


SSM2604                                                                                                                   Data Sheet
Table 27. Sampling Rate Lookup Table, USB Enabled (USB Mode)
MCLK                    MCLK                ADC Sampling Rate                      DAC Sampling Rate                          BCLK
(CLKDIV2 = 0)           (CLKDIV2 = 1)       (RECLRC)                               (PBLRC)                 USB SR [3:0] BOSR  (MS = 1)1
12.000 MHz              24.000 MHz          8 kHz (MCLK/1500)                      8 kHz (MCLK/1500)       1   0011     0     MCLK
                                            8 kHz (MCLK/1500)                      48 kHz (MCLK/250)       1   0010     0     MCLK
                                            8.0214 kHz (MCLK/1496)                 8.0214 kHz (MCLK/1496)  1   1011     1     MCLK
                                            8.0214 kHz (MCLK/1496)                 44.118 kHz (MCLK/272)   1   1010     1     MCLK
                                            11.0259 kHz (MCLK/1088)                11.0259 kHz (MCLK/1088) 1   1100     1     MCLK
                                            12 kHz (MCLK/1000)                     12 kHz (MCLK/1000)      1   1000     0     MCLK
                                            16 kHz (MCLK/750)                      16 kHz (MCLK/750)       1   1010     0     MCLK
                                            22.0588 kHz (MCLK/544)                 22.0588 kHz (MCLK/544)  1   1101     1     MCLK
                                            24 kHz (MCLK/500)                      24 kHz (MCLK/500)       1   1110     0     MCLK
                                            32 kHz (MCLK/375)                      32 kHz (MCLK/375)       1   0110     0     MCLK
                                            44.118 kHz (MCLK/272)                  8.0214 kHz (MCLK/1496)  1   1001     1     MCLK
                                            44.118 kHz (MCLK/272)                  44.118 kHz (MCLK/272)   1   1000     1     MCLK
                                            48 kHz (MCLK/250)                      8 kHz (MCLK/1500)       1   0001     0     MCLK
                                            48 kHz (MCLK/250)                      48 kHz (MCLK/250)       1   0000     0     MCLK
                                            88.235 kHz (MCLK/136)                  88.235 kHz (MCLK/136)   1   1111     1     MCLK
                                            96 kHz (MCLK/125)                      96 kHz (MCLK/125)       1   0111     0     MCLK
1
  BCLK frequency is for master mode and slave right-justified mode only.
                                                                         Rev. B | Page 24 of 28


Data Sheet                                                                                                                            SSM2604
ACTIVE, ADDRESS 0x09
Table 28. Active Register Bit Map
D8             D7               D6                D5                D4                   D3            D2              D1               D0
0              0                0                 0                 0                    0             0               0                ACTIVE
Table 29. Descriptions of Active Register Bit
Bit Name              Description                                                           Settings
ACTIVE                Digital core activation control                                       0 = disable digital core (default)
                                                                                            1 = activate digital core
SOFTWARE RESET, ADDRESS 0x0F
Table 30. Software Reset Register Bit Map
D8             D7               D6                D5                D4                   D3            D2              D1               D0
                                                                      RESET [8:0]
Table 31. Descriptions of Software Reset Register Bits
Bit Name              Description                                                                                          Settings
RESET [8:0]           Write all 0s to this register to set all registers to their default settings. Other data written     0 = reset (default)
                      to this register has no effect.
                                                                  Rev. B | Page 25 of 28


SSM2604                                                                                                                                                                       Data Sheet
OUTLINE DIMENSIONS
                                                                                                                                     DETAIL A
                                                                                                                                    (JEDEC 95)
                                                                4.10                                  0.30
                                                                4.00 SQ                               0.25
                                                  PIN 1         3.90                                  0.18
                                             INDICATOR                                                                              PIN 1
                                                                                                                                    INDIC ATOR AREA OPTIONS
                                                                                                     16                 20          (SEE DETAIL A)
                                                                                      0.50                                      1
                                                                                                15
                                                                                      BSC
                                                                                                                                    2.75
                                                                                                            EXPOSED
                                                                                                              PAD                   2.60 SQ
                                                                                                                                    2.35
                                                                                                                            5
                                                                                                11
                                                                                     0.50            10                 6
                                                                                                                                     0.20 MIN
                                                             TOP VIEW                                     BOTTOM VIEW
                                                                                     0.40
                                                                                     0.30
                                                   0.80                                                         FOR PROPER CONNECTION OF
                                                   0.75      SIDE VIEW                                          THE EXPOSED PAD, REFER TO
                                                                                        0.05 MAX                THE PIN CONFIGURATION AND
                                                   0.70                                                         FUNCTION DESCRIPTIONS
                                                                                        0.02 NOM
                                                                                                                SECTION OF THIS DATA SHEET.
                                                                                           COPLANARITY
                                              SEATING                                          0.08
                                               PLANE                               0.20 REF
                               PKG-003502                                                                                                                     10-12-2017-C
                                                             COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-11.
                                                          Figure 28. 20-Lead Lead Frame Chip Scale Package [LFCSP]
                                                              4 mm × 4 mm Body and 0.75 mm Package Height
                                                                                  (CP-20-8)
                                                                       Dimensions shown in millimeters
ORDERING GUIDE
Model1                                      Temperature Range             Package Description                                                                                Package Option
SSM2604CPZ-REEL                             −40°C to +85°C                20-Lead Lead Frame Chip Scale Package [LFCSP]                                                      CP-20-8
SSM2604CPZ-REEL7                            −40°C to +85°C                20-Lead Lead Frame Chip Scale Package [LFCSP]                                                      CP-20-8
SSM2604-EVALZ                                                             Evaluation Board
1
    Z = RoHS Compliant Part.
                                                                               Rev. B | Page 26 of 28


Data Sheet                        SSM2604
NOTES
           Rev. B | Page 27 of 28


SSM2604                                                                                    Data Sheet
NOTES
©2008–2018 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                   D06978-0-8/18(B)
                                                                    Rev. B | Page 28 of 28


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 SSM2604CPZ-REEL SSM2604CPZ-REEL7 SSM2604-EVALZ
