

================================================================
== Vitis HLS Report for 'v_mix_yuv2rgb_false_s'
================================================================
* Date:           Tue Sep  6 19:46:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80  |v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_854_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     62|    -|
|Register         |        -|   -|     16|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     29|    180|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80  |v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2  |        0|   0|  13|  88|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |Total                                                    |                                               |        0|   0|  13|  88|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_4_fu_102_p2        |         +|   0|  0|  17|          10|           1|
    |icmp_ln854_fu_97_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |layerEnableFlag_blk_n  |   9|          2|    1|          2|
    |outLayer0_write        |   9|          2|    1|          2|
    |srcLayer0Yuv_read      |   9|          2|    1|          2|
    |y_fu_58                |   9|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  62|         14|   15|         32|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |layerEnableFlag_read_reg_123                                          |   1|   0|    1|          0|
    |y_fu_58                                                               |  10|   0|   10|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  16|   0|   16|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>|  return value|
|srcLayer0Yuv_dout               |   in|   24|     ap_fifo|          srcLayer0Yuv|       pointer|
|srcLayer0Yuv_num_data_valid     |   in|    2|     ap_fifo|          srcLayer0Yuv|       pointer|
|srcLayer0Yuv_fifo_cap           |   in|    2|     ap_fifo|          srcLayer0Yuv|       pointer|
|srcLayer0Yuv_empty_n            |   in|    1|     ap_fifo|          srcLayer0Yuv|       pointer|
|srcLayer0Yuv_read               |  out|    1|     ap_fifo|          srcLayer0Yuv|       pointer|
|height                          |   in|   10|   ap_stable|                height|        scalar|
|width                           |   in|   10|   ap_stable|                 width|        scalar|
|layerEnableFlag_dout            |   in|    1|     ap_fifo|       layerEnableFlag|       pointer|
|layerEnableFlag_num_data_valid  |   in|    2|     ap_fifo|       layerEnableFlag|       pointer|
|layerEnableFlag_fifo_cap        |   in|    2|     ap_fifo|       layerEnableFlag|       pointer|
|layerEnableFlag_empty_n         |   in|    1|     ap_fifo|       layerEnableFlag|       pointer|
|layerEnableFlag_read            |  out|    1|     ap_fifo|       layerEnableFlag|       pointer|
|outLayer0_din                   |  out|   24|     ap_fifo|             outLayer0|       pointer|
|outLayer0_num_data_valid        |   in|    2|     ap_fifo|             outLayer0|       pointer|
|outLayer0_fifo_cap              |   in|    2|     ap_fifo|             outLayer0|       pointer|
|outLayer0_full_n                |   in|    1|     ap_fifo|             outLayer0|       pointer|
|outLayer0_write                 |  out|    1|     ap_fifo|             outLayer0|       pointer|
+--------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.51>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %layerEnableFlag, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width"   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%height_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %height"   --->   Operation 6 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.90ns)   --->   "%layerEnableFlag_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %layerEnableFlag"   --->   Operation 7 'read' 'layerEnableFlag_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %height, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %width, void "   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln852 = br i1 %layerEnableFlag_read, void %if.end, void %VITIS_LOOP_856_2.preheader" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:852]   --->   Operation 12 'br' 'br_ln852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 13 'alloca' 'y' <Predicate = (layerEnableFlag_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln854 = store i10 0, i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 14 'store' 'store_ln854' <Predicate = (layerEnableFlag_read)> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln854 = br void %VITIS_LOOP_856_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 15 'br' 'br_ln854' <Predicate = (layerEnableFlag_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%y_3 = load i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 16 'load' 'y_3' <Predicate = (layerEnableFlag_read)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.70ns)   --->   "%icmp_ln854 = icmp_eq  i10 %y_3, i10 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 17 'icmp' 'icmp_ln854' <Predicate = (layerEnableFlag_read)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 800, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (layerEnableFlag_read)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.12ns)   --->   "%y_4 = add i10 %y_3, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 19 'add' 'y_4' <Predicate = (layerEnableFlag_read)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %icmp_ln854, void %VITIS_LOOP_856_2.split, void %if.end.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 20 'br' 'br_ln854' <Predicate = (layerEnableFlag_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty' <Predicate = (layerEnableFlag_read & !icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.31ns)   --->   "%call_ln0 = call void @v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_856_2, i10 %width_read, i24 %srcLayer0Yuv, i24 %outLayer0"   --->   Operation 22 'call' 'call_ln0' <Predicate = (layerEnableFlag_read & !icmp_ln854)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln854 = store i10 %y_4, i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 23 'store' 'store_ln854' <Predicate = (layerEnableFlag_read & !icmp_ln854)> <Delay = 1.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 24 'br' 'br_ln0' <Predicate = (layerEnableFlag_read & icmp_ln854)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln865 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:865]   --->   Operation 25 'ret' 'ret_ln865' <Predicate = (icmp_ln854) | (!layerEnableFlag_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln846 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:846]   --->   Operation 26 'specloopname' 'specloopname_ln846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_856_2, i10 %width_read, i24 %srcLayer0Yuv, i24 %outLayer0"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln854 = br void %VITIS_LOOP_856_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854]   --->   Operation 28 'br' 'br_ln854' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcLayer0Yuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ layerEnableFlag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000]
width_read            (read             ) [ 0011]
height_read           (read             ) [ 0011]
layerEnableFlag_read  (read             ) [ 0111]
specstablecontent_ln0 (specstablecontent) [ 0000]
specstablecontent_ln0 (specstablecontent) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
br_ln852              (br               ) [ 0000]
y                     (alloca           ) [ 0111]
store_ln854           (store            ) [ 0000]
br_ln854              (br               ) [ 0000]
y_3                   (load             ) [ 0000]
icmp_ln854            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
y_4                   (add              ) [ 0000]
br_ln854              (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln854           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln865             (ret              ) [ 0000]
specloopname_ln846    (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln854              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcLayer0Yuv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerEnableFlag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerEnableFlag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLayer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_856_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="y_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="width_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layerEnableFlag_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerEnableFlag_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="1"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="0" index="3" bw="24" slack="0"/>
<pin id="85" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln854_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="10" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln854/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y_3_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="1"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln854_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="1"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln854/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln854_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="1"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln854/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="width_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="1"/>
<pin id="115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="height_read_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="layerEnableFlag_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="layerEnableFlag_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="y_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="126"><net_src comp="74" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="58" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer0 | {2 3 }
 - Input state : 
	Port: v_mix_yuv2rgb<false> : srcLayer0Yuv | {2 3 }
	Port: v_mix_yuv2rgb<false> : height | {1 }
	Port: v_mix_yuv2rgb<false> : width | {1 }
	Port: v_mix_yuv2rgb<false> : layerEnableFlag | {1 }
  - Chain level:
	State 1
		store_ln854 : 1
	State 2
		icmp_ln854 : 1
		y_4 : 1
		br_ln854 : 2
		store_ln854 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                     |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80 |    10   |    28   |
|----------|---------------------------------------------------------|---------|---------|
|    add   |                        y_4_fu_102                       |    0    |    17   |
|----------|---------------------------------------------------------|---------|---------|
|   icmp   |                     icmp_ln854_fu_97                    |    0    |    11   |
|----------|---------------------------------------------------------|---------|---------|
|          |                  width_read_read_fu_62                  |    0    |    0    |
|   read   |                  height_read_read_fu_68                 |    0    |    0    |
|          |             layerEnableFlag_read_read_fu_74             |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   Total  |                                                         |    10   |    56   |
|----------|---------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     height_read_reg_118    |   10   |
|layerEnableFlag_read_reg_123|    1   |
|     width_read_reg_113     |   10   |
|          y_reg_127         |   10   |
+----------------------------+--------+
|            Total           |   31   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   10   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   56   |
+-----------+--------+--------+
