PPA Report for pipelined_output_regfile.v (Module: pipelined_output_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 1
IO Count: 133
Cell Count: 144

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 165.23 MHz
Reg-to-Reg Critical Path Delay: 1.660 ns

POWER METRICS:
-------------
Total Power Consumption: 0.485 W
