# Phase 0: Foundations - TCL and OpenSTA Basics

## ğŸ¯ Learning Objectives

By the end of this phase, you will be able to:
- Write basic TCL (Tool Command Language) scripts
- Understand OpenSTA (Open Static Timing Analyzer) command structure
- Read and parse simple Verilog files
- Execute your first timing analysis script

---

## ğŸ“š Course Structure

### **Part 1: TCL Fundamentals**
1. **01_tcl_basics.md** - Variables, data types, and operators
2. **02_control_flow.md** - Conditional statements and loops
3. **03_procedures.md** - Functions and variable scope
4. **04_file_io.md** - File input/output operations

### **Part 2: OpenSTA Introduction**
5. **05_opensta_intro.md** - Basic OpenSTA commands
6. **06_first_script.md** - Complete timing analysis script

---

## ğŸ› ï¸ Prerequisites

### Required Tools
- **OpenSTA** installed and working
- Text editor (VSCode, vim, nano)
- Terminal access (WSL/Linux)

### Verify Installation
```bash
# Check OpenSTA version
sta -version

# Expected output: OpenSTA x.x.x

