0.6
2019.2
Nov  6 2019
21:42:20
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/alu.v,1705978140,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v,,alu,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v,1706157357,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/regfile.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/regfile.v,1691029418,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v,1691029418,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,1691029418,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,1691029418,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,1706064130,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,1705977634,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1705977633,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1706065699,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1705977645,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/alu.v,,,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v,1691029418,verilog,,/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,,async_ram;data_ram;inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,1691029418,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
