{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3259, "design__instance__area": 76546.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 2, "power__internal__total": 0.13822485506534576, "power__switching__total": 0.09967445582151413, "power__leakage__total": 7.515393463108921e-07, "power__total": 0.237900048494339, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5353291295107391, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5353291295107391, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5836855608497159, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.949227501246503, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7660174933406045, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7660174933406045, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3687363851958861, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.83844888960486, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -361.96730548531235, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.83844888960486, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.838449, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4326830405323564, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4326830405323564, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2638599413646795, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.258665984841681, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.43139379400854805, "clock__skew__worst_setup": 0.43139379400854805, "timing__hold__ws": 0.26287384124631863, "timing__setup__ws": -5.509834522363723, "timing__hold__tns": 0, "timing__setup__tns": -417.7349926431069, "timing__hold__wns": 0, "timing__setup__wns": -5.509834522363723, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 440, "timing__setup_r2r__ws": -5.509834, "timing__setup_r2r_vio__count": 440, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3259, "design__instance__area__stdcell": 76546.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.734445, "design__instance__utilization__stdcell": 0.734445, "design__instance__count__class:buffer": 200, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 111927, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 260, "design__instance__count__class:clock_buffer": 89, "design__instance__count__class:clock_inverter": 43, "design__instance__count__setup_buffer": 114, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2424, "route__net__special": 2, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 121192, "route__drc_errors__iter:2": 196, "route__wirelength__iter:2": 121606, "route__drc_errors__iter:3": 191, "route__wirelength__iter:3": 121373, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 121192, "route__drc_errors": 0, "route__wirelength": 121192, "route__vias": 16940, "route__vias__singlecut": 16940, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 649.66, "design__instance__count__class:fill_cell": 2297, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.532958803286127, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.532958803286127, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5821696622890201, "timing__setup__ws__corner:min_tt_025C_5v00": 2.1746001170841236, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7612274359653872, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7612274359653872, "timing__hold__ws__corner:min_ss_125C_4v50": 0.4046472160768292, "timing__setup__ws__corner:min_ss_125C_4v50": -4.3308620138180585, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -326.36971027286063, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.3308620138180585, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.330862, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43139379400854805, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43139379400854805, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26287384124631863, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.396751975836217, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5382705544753702, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5382705544753702, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5855519568291985, "timing__setup__ws__corner:max_tt_025C_5v00": 1.6391661825168957, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7718728097380773, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7718728097380773, "timing__hold__ws__corner:max_ss_125C_4v50": 0.3264679730069248, "timing__setup__ws__corner:max_ss_125C_4v50": -5.509834522363723, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -417.7349926431069, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.509834522363723, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.509834, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43432134118497884, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43432134118497884, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2650741923210534, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.090174092967192, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 60, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99581, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99842, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00419446, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00696012, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00249287, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00696012, "design_powergrid__voltage__worst": 0.00696012, "design_powergrid__voltage__worst__net:VDD": 4.99581, "design_powergrid__drop__worst": 0.00696012, "design_powergrid__drop__worst__net:VDD": 0.00419446, "design_powergrid__voltage__worst__net:VSS": 0.00696012, "design_powergrid__drop__worst__net:VSS": 0.00696012, "ir__voltage__worst": 5, "ir__drop__avg": 0.00158, "ir__drop__worst": 0.00419, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}