
F04_temp_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007180  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  08007240  08007240  00008240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007aec  08007aec  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007aec  08007aec  00009060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007aec  08007aec  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aec  08007aec  00008aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007af0  08007af0  00008af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007af4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  20000060  08007b54  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000798  08007b54  00009798  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001289f  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a02  00000000  00000000  0001b927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  0001e330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8c  00000000  00000000  0001f468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6d3  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016686  00000000  00000000  0003a8c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096bb1  00000000  00000000  00050f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7afe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004514  00000000  00000000  000e7b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ec058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007228 	.word	0x08007228

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08007228 	.word	0x08007228

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_cfrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	0008      	movs	r0, r1
 800040c:	4661      	mov	r1, ip
 800040e:	e7ff      	b.n	8000410 <__aeabi_cfcmpeq>

08000410 <__aeabi_cfcmpeq>:
 8000410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000412:	f000 f9d1 	bl	80007b8 <__lesf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	d401      	bmi.n	800041e <__aeabi_cfcmpeq+0xe>
 800041a:	2100      	movs	r1, #0
 800041c:	42c8      	cmn	r0, r1
 800041e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000420 <__aeabi_fcmpeq>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 f959 	bl	80006d8 <__eqsf2>
 8000426:	4240      	negs	r0, r0
 8000428:	3001      	adds	r0, #1
 800042a:	bd10      	pop	{r4, pc}

0800042c <__aeabi_fcmplt>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f9c3 	bl	80007b8 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	db01      	blt.n	800043a <__aeabi_fcmplt+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmple>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f9b9 	bl	80007b8 <__lesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dd01      	ble.n	800044e <__aeabi_fcmple+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpgt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f967 	bl	8000728 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	dc01      	bgt.n	8000462 <__aeabi_fcmpgt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_fcmpge>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 f95d 	bl	8000728 <__gesf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	da01      	bge.n	8000476 <__aeabi_fcmpge+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_f2uiz>:
 800047c:	219e      	movs	r1, #158	@ 0x9e
 800047e:	b510      	push	{r4, lr}
 8000480:	05c9      	lsls	r1, r1, #23
 8000482:	1c04      	adds	r4, r0, #0
 8000484:	f7ff fff0 	bl	8000468 <__aeabi_fcmpge>
 8000488:	2800      	cmp	r0, #0
 800048a:	d103      	bne.n	8000494 <__aeabi_f2uiz+0x18>
 800048c:	1c20      	adds	r0, r4, #0
 800048e:	f000 fd99 	bl	8000fc4 <__aeabi_f2iz>
 8000492:	bd10      	pop	{r4, pc}
 8000494:	219e      	movs	r1, #158	@ 0x9e
 8000496:	1c20      	adds	r0, r4, #0
 8000498:	05c9      	lsls	r1, r1, #23
 800049a:	f000 fb2f 	bl	8000afc <__aeabi_fsub>
 800049e:	f000 fd91 	bl	8000fc4 <__aeabi_f2iz>
 80004a2:	2380      	movs	r3, #128	@ 0x80
 80004a4:	061b      	lsls	r3, r3, #24
 80004a6:	469c      	mov	ip, r3
 80004a8:	4460      	add	r0, ip
 80004aa:	e7f2      	b.n	8000492 <__aeabi_f2uiz+0x16>

080004ac <__aeabi_fdiv>:
 80004ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ae:	4646      	mov	r6, r8
 80004b0:	464f      	mov	r7, r9
 80004b2:	46d6      	mov	lr, sl
 80004b4:	0245      	lsls	r5, r0, #9
 80004b6:	b5c0      	push	{r6, r7, lr}
 80004b8:	0fc3      	lsrs	r3, r0, #31
 80004ba:	0047      	lsls	r7, r0, #1
 80004bc:	4698      	mov	r8, r3
 80004be:	1c0e      	adds	r6, r1, #0
 80004c0:	0a6d      	lsrs	r5, r5, #9
 80004c2:	0e3f      	lsrs	r7, r7, #24
 80004c4:	d05b      	beq.n	800057e <__aeabi_fdiv+0xd2>
 80004c6:	2fff      	cmp	r7, #255	@ 0xff
 80004c8:	d021      	beq.n	800050e <__aeabi_fdiv+0x62>
 80004ca:	2380      	movs	r3, #128	@ 0x80
 80004cc:	00ed      	lsls	r5, r5, #3
 80004ce:	04db      	lsls	r3, r3, #19
 80004d0:	431d      	orrs	r5, r3
 80004d2:	2300      	movs	r3, #0
 80004d4:	4699      	mov	r9, r3
 80004d6:	469a      	mov	sl, r3
 80004d8:	3f7f      	subs	r7, #127	@ 0x7f
 80004da:	0274      	lsls	r4, r6, #9
 80004dc:	0073      	lsls	r3, r6, #1
 80004de:	0a64      	lsrs	r4, r4, #9
 80004e0:	0e1b      	lsrs	r3, r3, #24
 80004e2:	0ff6      	lsrs	r6, r6, #31
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d020      	beq.n	800052a <__aeabi_fdiv+0x7e>
 80004e8:	2bff      	cmp	r3, #255	@ 0xff
 80004ea:	d043      	beq.n	8000574 <__aeabi_fdiv+0xc8>
 80004ec:	2280      	movs	r2, #128	@ 0x80
 80004ee:	2000      	movs	r0, #0
 80004f0:	00e4      	lsls	r4, r4, #3
 80004f2:	04d2      	lsls	r2, r2, #19
 80004f4:	4314      	orrs	r4, r2
 80004f6:	3b7f      	subs	r3, #127	@ 0x7f
 80004f8:	4642      	mov	r2, r8
 80004fa:	1aff      	subs	r7, r7, r3
 80004fc:	464b      	mov	r3, r9
 80004fe:	4072      	eors	r2, r6
 8000500:	2b0f      	cmp	r3, #15
 8000502:	d900      	bls.n	8000506 <__aeabi_fdiv+0x5a>
 8000504:	e09d      	b.n	8000642 <__aeabi_fdiv+0x196>
 8000506:	4971      	ldr	r1, [pc, #452]	@ (80006cc <__aeabi_fdiv+0x220>)
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	58cb      	ldr	r3, [r1, r3]
 800050c:	469f      	mov	pc, r3
 800050e:	2d00      	cmp	r5, #0
 8000510:	d15a      	bne.n	80005c8 <__aeabi_fdiv+0x11c>
 8000512:	2308      	movs	r3, #8
 8000514:	4699      	mov	r9, r3
 8000516:	3b06      	subs	r3, #6
 8000518:	0274      	lsls	r4, r6, #9
 800051a:	469a      	mov	sl, r3
 800051c:	0073      	lsls	r3, r6, #1
 800051e:	27ff      	movs	r7, #255	@ 0xff
 8000520:	0a64      	lsrs	r4, r4, #9
 8000522:	0e1b      	lsrs	r3, r3, #24
 8000524:	0ff6      	lsrs	r6, r6, #31
 8000526:	2b00      	cmp	r3, #0
 8000528:	d1de      	bne.n	80004e8 <__aeabi_fdiv+0x3c>
 800052a:	2c00      	cmp	r4, #0
 800052c:	d13b      	bne.n	80005a6 <__aeabi_fdiv+0xfa>
 800052e:	2301      	movs	r3, #1
 8000530:	4642      	mov	r2, r8
 8000532:	4649      	mov	r1, r9
 8000534:	4072      	eors	r2, r6
 8000536:	4319      	orrs	r1, r3
 8000538:	290e      	cmp	r1, #14
 800053a:	d818      	bhi.n	800056e <__aeabi_fdiv+0xc2>
 800053c:	4864      	ldr	r0, [pc, #400]	@ (80006d0 <__aeabi_fdiv+0x224>)
 800053e:	0089      	lsls	r1, r1, #2
 8000540:	5841      	ldr	r1, [r0, r1]
 8000542:	468f      	mov	pc, r1
 8000544:	4653      	mov	r3, sl
 8000546:	2b02      	cmp	r3, #2
 8000548:	d100      	bne.n	800054c <__aeabi_fdiv+0xa0>
 800054a:	e0b8      	b.n	80006be <__aeabi_fdiv+0x212>
 800054c:	2b03      	cmp	r3, #3
 800054e:	d06e      	beq.n	800062e <__aeabi_fdiv+0x182>
 8000550:	4642      	mov	r2, r8
 8000552:	002c      	movs	r4, r5
 8000554:	2b01      	cmp	r3, #1
 8000556:	d140      	bne.n	80005da <__aeabi_fdiv+0x12e>
 8000558:	2000      	movs	r0, #0
 800055a:	2400      	movs	r4, #0
 800055c:	05c0      	lsls	r0, r0, #23
 800055e:	4320      	orrs	r0, r4
 8000560:	07d2      	lsls	r2, r2, #31
 8000562:	4310      	orrs	r0, r2
 8000564:	bce0      	pop	{r5, r6, r7}
 8000566:	46ba      	mov	sl, r7
 8000568:	46b1      	mov	r9, r6
 800056a:	46a8      	mov	r8, r5
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	20ff      	movs	r0, #255	@ 0xff
 8000570:	2400      	movs	r4, #0
 8000572:	e7f3      	b.n	800055c <__aeabi_fdiv+0xb0>
 8000574:	2c00      	cmp	r4, #0
 8000576:	d120      	bne.n	80005ba <__aeabi_fdiv+0x10e>
 8000578:	2302      	movs	r3, #2
 800057a:	3fff      	subs	r7, #255	@ 0xff
 800057c:	e7d8      	b.n	8000530 <__aeabi_fdiv+0x84>
 800057e:	2d00      	cmp	r5, #0
 8000580:	d105      	bne.n	800058e <__aeabi_fdiv+0xe2>
 8000582:	2304      	movs	r3, #4
 8000584:	4699      	mov	r9, r3
 8000586:	3b03      	subs	r3, #3
 8000588:	2700      	movs	r7, #0
 800058a:	469a      	mov	sl, r3
 800058c:	e7a5      	b.n	80004da <__aeabi_fdiv+0x2e>
 800058e:	0028      	movs	r0, r5
 8000590:	f000 fdce 	bl	8001130 <__clzsi2>
 8000594:	2776      	movs	r7, #118	@ 0x76
 8000596:	1f43      	subs	r3, r0, #5
 8000598:	409d      	lsls	r5, r3
 800059a:	2300      	movs	r3, #0
 800059c:	427f      	negs	r7, r7
 800059e:	4699      	mov	r9, r3
 80005a0:	469a      	mov	sl, r3
 80005a2:	1a3f      	subs	r7, r7, r0
 80005a4:	e799      	b.n	80004da <__aeabi_fdiv+0x2e>
 80005a6:	0020      	movs	r0, r4
 80005a8:	f000 fdc2 	bl	8001130 <__clzsi2>
 80005ac:	1f43      	subs	r3, r0, #5
 80005ae:	409c      	lsls	r4, r3
 80005b0:	2376      	movs	r3, #118	@ 0x76
 80005b2:	425b      	negs	r3, r3
 80005b4:	1a1b      	subs	r3, r3, r0
 80005b6:	2000      	movs	r0, #0
 80005b8:	e79e      	b.n	80004f8 <__aeabi_fdiv+0x4c>
 80005ba:	2303      	movs	r3, #3
 80005bc:	464a      	mov	r2, r9
 80005be:	431a      	orrs	r2, r3
 80005c0:	4691      	mov	r9, r2
 80005c2:	2003      	movs	r0, #3
 80005c4:	33fc      	adds	r3, #252	@ 0xfc
 80005c6:	e797      	b.n	80004f8 <__aeabi_fdiv+0x4c>
 80005c8:	230c      	movs	r3, #12
 80005ca:	4699      	mov	r9, r3
 80005cc:	3b09      	subs	r3, #9
 80005ce:	27ff      	movs	r7, #255	@ 0xff
 80005d0:	469a      	mov	sl, r3
 80005d2:	e782      	b.n	80004da <__aeabi_fdiv+0x2e>
 80005d4:	2803      	cmp	r0, #3
 80005d6:	d02c      	beq.n	8000632 <__aeabi_fdiv+0x186>
 80005d8:	0032      	movs	r2, r6
 80005da:	0038      	movs	r0, r7
 80005dc:	307f      	adds	r0, #127	@ 0x7f
 80005de:	2800      	cmp	r0, #0
 80005e0:	dd47      	ble.n	8000672 <__aeabi_fdiv+0x1c6>
 80005e2:	0763      	lsls	r3, r4, #29
 80005e4:	d004      	beq.n	80005f0 <__aeabi_fdiv+0x144>
 80005e6:	230f      	movs	r3, #15
 80005e8:	4023      	ands	r3, r4
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	d000      	beq.n	80005f0 <__aeabi_fdiv+0x144>
 80005ee:	3404      	adds	r4, #4
 80005f0:	0123      	lsls	r3, r4, #4
 80005f2:	d503      	bpl.n	80005fc <__aeabi_fdiv+0x150>
 80005f4:	0038      	movs	r0, r7
 80005f6:	4b37      	ldr	r3, [pc, #220]	@ (80006d4 <__aeabi_fdiv+0x228>)
 80005f8:	3080      	adds	r0, #128	@ 0x80
 80005fa:	401c      	ands	r4, r3
 80005fc:	28fe      	cmp	r0, #254	@ 0xfe
 80005fe:	dcb6      	bgt.n	800056e <__aeabi_fdiv+0xc2>
 8000600:	01a4      	lsls	r4, r4, #6
 8000602:	0a64      	lsrs	r4, r4, #9
 8000604:	b2c0      	uxtb	r0, r0
 8000606:	e7a9      	b.n	800055c <__aeabi_fdiv+0xb0>
 8000608:	2480      	movs	r4, #128	@ 0x80
 800060a:	2200      	movs	r2, #0
 800060c:	20ff      	movs	r0, #255	@ 0xff
 800060e:	03e4      	lsls	r4, r4, #15
 8000610:	e7a4      	b.n	800055c <__aeabi_fdiv+0xb0>
 8000612:	2380      	movs	r3, #128	@ 0x80
 8000614:	03db      	lsls	r3, r3, #15
 8000616:	421d      	tst	r5, r3
 8000618:	d001      	beq.n	800061e <__aeabi_fdiv+0x172>
 800061a:	421c      	tst	r4, r3
 800061c:	d00b      	beq.n	8000636 <__aeabi_fdiv+0x18a>
 800061e:	2480      	movs	r4, #128	@ 0x80
 8000620:	03e4      	lsls	r4, r4, #15
 8000622:	432c      	orrs	r4, r5
 8000624:	0264      	lsls	r4, r4, #9
 8000626:	4642      	mov	r2, r8
 8000628:	20ff      	movs	r0, #255	@ 0xff
 800062a:	0a64      	lsrs	r4, r4, #9
 800062c:	e796      	b.n	800055c <__aeabi_fdiv+0xb0>
 800062e:	4646      	mov	r6, r8
 8000630:	002c      	movs	r4, r5
 8000632:	2380      	movs	r3, #128	@ 0x80
 8000634:	03db      	lsls	r3, r3, #15
 8000636:	431c      	orrs	r4, r3
 8000638:	0264      	lsls	r4, r4, #9
 800063a:	0032      	movs	r2, r6
 800063c:	20ff      	movs	r0, #255	@ 0xff
 800063e:	0a64      	lsrs	r4, r4, #9
 8000640:	e78c      	b.n	800055c <__aeabi_fdiv+0xb0>
 8000642:	016d      	lsls	r5, r5, #5
 8000644:	0160      	lsls	r0, r4, #5
 8000646:	4285      	cmp	r5, r0
 8000648:	d22d      	bcs.n	80006a6 <__aeabi_fdiv+0x1fa>
 800064a:	231b      	movs	r3, #27
 800064c:	2400      	movs	r4, #0
 800064e:	3f01      	subs	r7, #1
 8000650:	2601      	movs	r6, #1
 8000652:	0029      	movs	r1, r5
 8000654:	0064      	lsls	r4, r4, #1
 8000656:	006d      	lsls	r5, r5, #1
 8000658:	2900      	cmp	r1, #0
 800065a:	db01      	blt.n	8000660 <__aeabi_fdiv+0x1b4>
 800065c:	4285      	cmp	r5, r0
 800065e:	d301      	bcc.n	8000664 <__aeabi_fdiv+0x1b8>
 8000660:	1a2d      	subs	r5, r5, r0
 8000662:	4334      	orrs	r4, r6
 8000664:	3b01      	subs	r3, #1
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1f3      	bne.n	8000652 <__aeabi_fdiv+0x1a6>
 800066a:	1e6b      	subs	r3, r5, #1
 800066c:	419d      	sbcs	r5, r3
 800066e:	432c      	orrs	r4, r5
 8000670:	e7b3      	b.n	80005da <__aeabi_fdiv+0x12e>
 8000672:	2301      	movs	r3, #1
 8000674:	1a1b      	subs	r3, r3, r0
 8000676:	2b1b      	cmp	r3, #27
 8000678:	dd00      	ble.n	800067c <__aeabi_fdiv+0x1d0>
 800067a:	e76d      	b.n	8000558 <__aeabi_fdiv+0xac>
 800067c:	0021      	movs	r1, r4
 800067e:	379e      	adds	r7, #158	@ 0x9e
 8000680:	40d9      	lsrs	r1, r3
 8000682:	40bc      	lsls	r4, r7
 8000684:	000b      	movs	r3, r1
 8000686:	1e61      	subs	r1, r4, #1
 8000688:	418c      	sbcs	r4, r1
 800068a:	4323      	orrs	r3, r4
 800068c:	0759      	lsls	r1, r3, #29
 800068e:	d004      	beq.n	800069a <__aeabi_fdiv+0x1ee>
 8000690:	210f      	movs	r1, #15
 8000692:	4019      	ands	r1, r3
 8000694:	2904      	cmp	r1, #4
 8000696:	d000      	beq.n	800069a <__aeabi_fdiv+0x1ee>
 8000698:	3304      	adds	r3, #4
 800069a:	0159      	lsls	r1, r3, #5
 800069c:	d413      	bmi.n	80006c6 <__aeabi_fdiv+0x21a>
 800069e:	019b      	lsls	r3, r3, #6
 80006a0:	2000      	movs	r0, #0
 80006a2:	0a5c      	lsrs	r4, r3, #9
 80006a4:	e75a      	b.n	800055c <__aeabi_fdiv+0xb0>
 80006a6:	231a      	movs	r3, #26
 80006a8:	2401      	movs	r4, #1
 80006aa:	1a2d      	subs	r5, r5, r0
 80006ac:	e7d0      	b.n	8000650 <__aeabi_fdiv+0x1a4>
 80006ae:	1e98      	subs	r0, r3, #2
 80006b0:	4243      	negs	r3, r0
 80006b2:	4158      	adcs	r0, r3
 80006b4:	4240      	negs	r0, r0
 80006b6:	0032      	movs	r2, r6
 80006b8:	2400      	movs	r4, #0
 80006ba:	b2c0      	uxtb	r0, r0
 80006bc:	e74e      	b.n	800055c <__aeabi_fdiv+0xb0>
 80006be:	4642      	mov	r2, r8
 80006c0:	20ff      	movs	r0, #255	@ 0xff
 80006c2:	2400      	movs	r4, #0
 80006c4:	e74a      	b.n	800055c <__aeabi_fdiv+0xb0>
 80006c6:	2001      	movs	r0, #1
 80006c8:	2400      	movs	r4, #0
 80006ca:	e747      	b.n	800055c <__aeabi_fdiv+0xb0>
 80006cc:	0800728c 	.word	0x0800728c
 80006d0:	080072cc 	.word	0x080072cc
 80006d4:	f7ffffff 	.word	0xf7ffffff

080006d8 <__eqsf2>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	0042      	lsls	r2, r0, #1
 80006dc:	024e      	lsls	r6, r1, #9
 80006de:	004c      	lsls	r4, r1, #1
 80006e0:	0245      	lsls	r5, r0, #9
 80006e2:	0a6d      	lsrs	r5, r5, #9
 80006e4:	0e12      	lsrs	r2, r2, #24
 80006e6:	0fc3      	lsrs	r3, r0, #31
 80006e8:	0a76      	lsrs	r6, r6, #9
 80006ea:	0e24      	lsrs	r4, r4, #24
 80006ec:	0fc9      	lsrs	r1, r1, #31
 80006ee:	2aff      	cmp	r2, #255	@ 0xff
 80006f0:	d010      	beq.n	8000714 <__eqsf2+0x3c>
 80006f2:	2cff      	cmp	r4, #255	@ 0xff
 80006f4:	d00c      	beq.n	8000710 <__eqsf2+0x38>
 80006f6:	2001      	movs	r0, #1
 80006f8:	42a2      	cmp	r2, r4
 80006fa:	d10a      	bne.n	8000712 <__eqsf2+0x3a>
 80006fc:	42b5      	cmp	r5, r6
 80006fe:	d108      	bne.n	8000712 <__eqsf2+0x3a>
 8000700:	428b      	cmp	r3, r1
 8000702:	d00f      	beq.n	8000724 <__eqsf2+0x4c>
 8000704:	2a00      	cmp	r2, #0
 8000706:	d104      	bne.n	8000712 <__eqsf2+0x3a>
 8000708:	0028      	movs	r0, r5
 800070a:	1e43      	subs	r3, r0, #1
 800070c:	4198      	sbcs	r0, r3
 800070e:	e000      	b.n	8000712 <__eqsf2+0x3a>
 8000710:	2001      	movs	r0, #1
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	2001      	movs	r0, #1
 8000716:	2cff      	cmp	r4, #255	@ 0xff
 8000718:	d1fb      	bne.n	8000712 <__eqsf2+0x3a>
 800071a:	4335      	orrs	r5, r6
 800071c:	d1f9      	bne.n	8000712 <__eqsf2+0x3a>
 800071e:	404b      	eors	r3, r1
 8000720:	0018      	movs	r0, r3
 8000722:	e7f6      	b.n	8000712 <__eqsf2+0x3a>
 8000724:	2000      	movs	r0, #0
 8000726:	e7f4      	b.n	8000712 <__eqsf2+0x3a>

08000728 <__gesf2>:
 8000728:	b530      	push	{r4, r5, lr}
 800072a:	0042      	lsls	r2, r0, #1
 800072c:	0244      	lsls	r4, r0, #9
 800072e:	024d      	lsls	r5, r1, #9
 8000730:	0fc3      	lsrs	r3, r0, #31
 8000732:	0048      	lsls	r0, r1, #1
 8000734:	0a64      	lsrs	r4, r4, #9
 8000736:	0e12      	lsrs	r2, r2, #24
 8000738:	0a6d      	lsrs	r5, r5, #9
 800073a:	0e00      	lsrs	r0, r0, #24
 800073c:	0fc9      	lsrs	r1, r1, #31
 800073e:	2aff      	cmp	r2, #255	@ 0xff
 8000740:	d018      	beq.n	8000774 <__gesf2+0x4c>
 8000742:	28ff      	cmp	r0, #255	@ 0xff
 8000744:	d00a      	beq.n	800075c <__gesf2+0x34>
 8000746:	2a00      	cmp	r2, #0
 8000748:	d11e      	bne.n	8000788 <__gesf2+0x60>
 800074a:	2800      	cmp	r0, #0
 800074c:	d10a      	bne.n	8000764 <__gesf2+0x3c>
 800074e:	2d00      	cmp	r5, #0
 8000750:	d029      	beq.n	80007a6 <__gesf2+0x7e>
 8000752:	2c00      	cmp	r4, #0
 8000754:	d12d      	bne.n	80007b2 <__gesf2+0x8a>
 8000756:	0048      	lsls	r0, r1, #1
 8000758:	3801      	subs	r0, #1
 800075a:	bd30      	pop	{r4, r5, pc}
 800075c:	2d00      	cmp	r5, #0
 800075e:	d125      	bne.n	80007ac <__gesf2+0x84>
 8000760:	2a00      	cmp	r2, #0
 8000762:	d101      	bne.n	8000768 <__gesf2+0x40>
 8000764:	2c00      	cmp	r4, #0
 8000766:	d0f6      	beq.n	8000756 <__gesf2+0x2e>
 8000768:	428b      	cmp	r3, r1
 800076a:	d019      	beq.n	80007a0 <__gesf2+0x78>
 800076c:	2001      	movs	r0, #1
 800076e:	425b      	negs	r3, r3
 8000770:	4318      	orrs	r0, r3
 8000772:	e7f2      	b.n	800075a <__gesf2+0x32>
 8000774:	2c00      	cmp	r4, #0
 8000776:	d119      	bne.n	80007ac <__gesf2+0x84>
 8000778:	28ff      	cmp	r0, #255	@ 0xff
 800077a:	d1f7      	bne.n	800076c <__gesf2+0x44>
 800077c:	2d00      	cmp	r5, #0
 800077e:	d115      	bne.n	80007ac <__gesf2+0x84>
 8000780:	2000      	movs	r0, #0
 8000782:	428b      	cmp	r3, r1
 8000784:	d1f2      	bne.n	800076c <__gesf2+0x44>
 8000786:	e7e8      	b.n	800075a <__gesf2+0x32>
 8000788:	2800      	cmp	r0, #0
 800078a:	d0ef      	beq.n	800076c <__gesf2+0x44>
 800078c:	428b      	cmp	r3, r1
 800078e:	d1ed      	bne.n	800076c <__gesf2+0x44>
 8000790:	4282      	cmp	r2, r0
 8000792:	dceb      	bgt.n	800076c <__gesf2+0x44>
 8000794:	db04      	blt.n	80007a0 <__gesf2+0x78>
 8000796:	42ac      	cmp	r4, r5
 8000798:	d8e8      	bhi.n	800076c <__gesf2+0x44>
 800079a:	2000      	movs	r0, #0
 800079c:	42ac      	cmp	r4, r5
 800079e:	d2dc      	bcs.n	800075a <__gesf2+0x32>
 80007a0:	0058      	lsls	r0, r3, #1
 80007a2:	3801      	subs	r0, #1
 80007a4:	e7d9      	b.n	800075a <__gesf2+0x32>
 80007a6:	2c00      	cmp	r4, #0
 80007a8:	d0d7      	beq.n	800075a <__gesf2+0x32>
 80007aa:	e7df      	b.n	800076c <__gesf2+0x44>
 80007ac:	2002      	movs	r0, #2
 80007ae:	4240      	negs	r0, r0
 80007b0:	e7d3      	b.n	800075a <__gesf2+0x32>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d1da      	bne.n	800076c <__gesf2+0x44>
 80007b6:	e7ee      	b.n	8000796 <__gesf2+0x6e>

080007b8 <__lesf2>:
 80007b8:	b530      	push	{r4, r5, lr}
 80007ba:	0042      	lsls	r2, r0, #1
 80007bc:	0244      	lsls	r4, r0, #9
 80007be:	024d      	lsls	r5, r1, #9
 80007c0:	0fc3      	lsrs	r3, r0, #31
 80007c2:	0048      	lsls	r0, r1, #1
 80007c4:	0a64      	lsrs	r4, r4, #9
 80007c6:	0e12      	lsrs	r2, r2, #24
 80007c8:	0a6d      	lsrs	r5, r5, #9
 80007ca:	0e00      	lsrs	r0, r0, #24
 80007cc:	0fc9      	lsrs	r1, r1, #31
 80007ce:	2aff      	cmp	r2, #255	@ 0xff
 80007d0:	d017      	beq.n	8000802 <__lesf2+0x4a>
 80007d2:	28ff      	cmp	r0, #255	@ 0xff
 80007d4:	d00a      	beq.n	80007ec <__lesf2+0x34>
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d11b      	bne.n	8000812 <__lesf2+0x5a>
 80007da:	2800      	cmp	r0, #0
 80007dc:	d10a      	bne.n	80007f4 <__lesf2+0x3c>
 80007de:	2d00      	cmp	r5, #0
 80007e0:	d01d      	beq.n	800081e <__lesf2+0x66>
 80007e2:	2c00      	cmp	r4, #0
 80007e4:	d12d      	bne.n	8000842 <__lesf2+0x8a>
 80007e6:	0048      	lsls	r0, r1, #1
 80007e8:	3801      	subs	r0, #1
 80007ea:	e011      	b.n	8000810 <__lesf2+0x58>
 80007ec:	2d00      	cmp	r5, #0
 80007ee:	d10e      	bne.n	800080e <__lesf2+0x56>
 80007f0:	2a00      	cmp	r2, #0
 80007f2:	d101      	bne.n	80007f8 <__lesf2+0x40>
 80007f4:	2c00      	cmp	r4, #0
 80007f6:	d0f6      	beq.n	80007e6 <__lesf2+0x2e>
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d10c      	bne.n	8000816 <__lesf2+0x5e>
 80007fc:	0058      	lsls	r0, r3, #1
 80007fe:	3801      	subs	r0, #1
 8000800:	e006      	b.n	8000810 <__lesf2+0x58>
 8000802:	2c00      	cmp	r4, #0
 8000804:	d103      	bne.n	800080e <__lesf2+0x56>
 8000806:	28ff      	cmp	r0, #255	@ 0xff
 8000808:	d105      	bne.n	8000816 <__lesf2+0x5e>
 800080a:	2d00      	cmp	r5, #0
 800080c:	d015      	beq.n	800083a <__lesf2+0x82>
 800080e:	2002      	movs	r0, #2
 8000810:	bd30      	pop	{r4, r5, pc}
 8000812:	2800      	cmp	r0, #0
 8000814:	d106      	bne.n	8000824 <__lesf2+0x6c>
 8000816:	2001      	movs	r0, #1
 8000818:	425b      	negs	r3, r3
 800081a:	4318      	orrs	r0, r3
 800081c:	e7f8      	b.n	8000810 <__lesf2+0x58>
 800081e:	2c00      	cmp	r4, #0
 8000820:	d0f6      	beq.n	8000810 <__lesf2+0x58>
 8000822:	e7f8      	b.n	8000816 <__lesf2+0x5e>
 8000824:	428b      	cmp	r3, r1
 8000826:	d1f6      	bne.n	8000816 <__lesf2+0x5e>
 8000828:	4282      	cmp	r2, r0
 800082a:	dcf4      	bgt.n	8000816 <__lesf2+0x5e>
 800082c:	dbe6      	blt.n	80007fc <__lesf2+0x44>
 800082e:	42ac      	cmp	r4, r5
 8000830:	d8f1      	bhi.n	8000816 <__lesf2+0x5e>
 8000832:	2000      	movs	r0, #0
 8000834:	42ac      	cmp	r4, r5
 8000836:	d2eb      	bcs.n	8000810 <__lesf2+0x58>
 8000838:	e7e0      	b.n	80007fc <__lesf2+0x44>
 800083a:	2000      	movs	r0, #0
 800083c:	428b      	cmp	r3, r1
 800083e:	d1ea      	bne.n	8000816 <__lesf2+0x5e>
 8000840:	e7e6      	b.n	8000810 <__lesf2+0x58>
 8000842:	428b      	cmp	r3, r1
 8000844:	d1e7      	bne.n	8000816 <__lesf2+0x5e>
 8000846:	e7f2      	b.n	800082e <__lesf2+0x76>

08000848 <__aeabi_fmul>:
 8000848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084a:	464f      	mov	r7, r9
 800084c:	4646      	mov	r6, r8
 800084e:	46d6      	mov	lr, sl
 8000850:	0044      	lsls	r4, r0, #1
 8000852:	b5c0      	push	{r6, r7, lr}
 8000854:	0246      	lsls	r6, r0, #9
 8000856:	1c0f      	adds	r7, r1, #0
 8000858:	0a76      	lsrs	r6, r6, #9
 800085a:	0e24      	lsrs	r4, r4, #24
 800085c:	0fc5      	lsrs	r5, r0, #31
 800085e:	2c00      	cmp	r4, #0
 8000860:	d100      	bne.n	8000864 <__aeabi_fmul+0x1c>
 8000862:	e0da      	b.n	8000a1a <__aeabi_fmul+0x1d2>
 8000864:	2cff      	cmp	r4, #255	@ 0xff
 8000866:	d074      	beq.n	8000952 <__aeabi_fmul+0x10a>
 8000868:	2380      	movs	r3, #128	@ 0x80
 800086a:	00f6      	lsls	r6, r6, #3
 800086c:	04db      	lsls	r3, r3, #19
 800086e:	431e      	orrs	r6, r3
 8000870:	2300      	movs	r3, #0
 8000872:	4699      	mov	r9, r3
 8000874:	469a      	mov	sl, r3
 8000876:	3c7f      	subs	r4, #127	@ 0x7f
 8000878:	027b      	lsls	r3, r7, #9
 800087a:	0a5b      	lsrs	r3, r3, #9
 800087c:	4698      	mov	r8, r3
 800087e:	007b      	lsls	r3, r7, #1
 8000880:	0e1b      	lsrs	r3, r3, #24
 8000882:	0fff      	lsrs	r7, r7, #31
 8000884:	2b00      	cmp	r3, #0
 8000886:	d074      	beq.n	8000972 <__aeabi_fmul+0x12a>
 8000888:	2bff      	cmp	r3, #255	@ 0xff
 800088a:	d100      	bne.n	800088e <__aeabi_fmul+0x46>
 800088c:	e08e      	b.n	80009ac <__aeabi_fmul+0x164>
 800088e:	4642      	mov	r2, r8
 8000890:	2180      	movs	r1, #128	@ 0x80
 8000892:	00d2      	lsls	r2, r2, #3
 8000894:	04c9      	lsls	r1, r1, #19
 8000896:	4311      	orrs	r1, r2
 8000898:	3b7f      	subs	r3, #127	@ 0x7f
 800089a:	002a      	movs	r2, r5
 800089c:	18e4      	adds	r4, r4, r3
 800089e:	464b      	mov	r3, r9
 80008a0:	407a      	eors	r2, r7
 80008a2:	4688      	mov	r8, r1
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	2b0a      	cmp	r3, #10
 80008a8:	dc75      	bgt.n	8000996 <__aeabi_fmul+0x14e>
 80008aa:	464b      	mov	r3, r9
 80008ac:	2000      	movs	r0, #0
 80008ae:	2b02      	cmp	r3, #2
 80008b0:	dd0f      	ble.n	80008d2 <__aeabi_fmul+0x8a>
 80008b2:	4649      	mov	r1, r9
 80008b4:	2301      	movs	r3, #1
 80008b6:	408b      	lsls	r3, r1
 80008b8:	21a6      	movs	r1, #166	@ 0xa6
 80008ba:	00c9      	lsls	r1, r1, #3
 80008bc:	420b      	tst	r3, r1
 80008be:	d169      	bne.n	8000994 <__aeabi_fmul+0x14c>
 80008c0:	2190      	movs	r1, #144	@ 0x90
 80008c2:	0089      	lsls	r1, r1, #2
 80008c4:	420b      	tst	r3, r1
 80008c6:	d000      	beq.n	80008ca <__aeabi_fmul+0x82>
 80008c8:	e100      	b.n	8000acc <__aeabi_fmul+0x284>
 80008ca:	2188      	movs	r1, #136	@ 0x88
 80008cc:	4219      	tst	r1, r3
 80008ce:	d000      	beq.n	80008d2 <__aeabi_fmul+0x8a>
 80008d0:	e0f5      	b.n	8000abe <__aeabi_fmul+0x276>
 80008d2:	4641      	mov	r1, r8
 80008d4:	0409      	lsls	r1, r1, #16
 80008d6:	0c09      	lsrs	r1, r1, #16
 80008d8:	4643      	mov	r3, r8
 80008da:	0008      	movs	r0, r1
 80008dc:	0c35      	lsrs	r5, r6, #16
 80008de:	0436      	lsls	r6, r6, #16
 80008e0:	0c1b      	lsrs	r3, r3, #16
 80008e2:	0c36      	lsrs	r6, r6, #16
 80008e4:	4370      	muls	r0, r6
 80008e6:	4369      	muls	r1, r5
 80008e8:	435e      	muls	r6, r3
 80008ea:	435d      	muls	r5, r3
 80008ec:	1876      	adds	r6, r6, r1
 80008ee:	0c03      	lsrs	r3, r0, #16
 80008f0:	199b      	adds	r3, r3, r6
 80008f2:	4299      	cmp	r1, r3
 80008f4:	d903      	bls.n	80008fe <__aeabi_fmul+0xb6>
 80008f6:	2180      	movs	r1, #128	@ 0x80
 80008f8:	0249      	lsls	r1, r1, #9
 80008fa:	468c      	mov	ip, r1
 80008fc:	4465      	add	r5, ip
 80008fe:	0400      	lsls	r0, r0, #16
 8000900:	0419      	lsls	r1, r3, #16
 8000902:	0c00      	lsrs	r0, r0, #16
 8000904:	1809      	adds	r1, r1, r0
 8000906:	018e      	lsls	r6, r1, #6
 8000908:	1e70      	subs	r0, r6, #1
 800090a:	4186      	sbcs	r6, r0
 800090c:	0c1b      	lsrs	r3, r3, #16
 800090e:	0e89      	lsrs	r1, r1, #26
 8000910:	195b      	adds	r3, r3, r5
 8000912:	430e      	orrs	r6, r1
 8000914:	019b      	lsls	r3, r3, #6
 8000916:	431e      	orrs	r6, r3
 8000918:	011b      	lsls	r3, r3, #4
 800091a:	d46c      	bmi.n	80009f6 <__aeabi_fmul+0x1ae>
 800091c:	0023      	movs	r3, r4
 800091e:	337f      	adds	r3, #127	@ 0x7f
 8000920:	2b00      	cmp	r3, #0
 8000922:	dc00      	bgt.n	8000926 <__aeabi_fmul+0xde>
 8000924:	e0b1      	b.n	8000a8a <__aeabi_fmul+0x242>
 8000926:	0015      	movs	r5, r2
 8000928:	0771      	lsls	r1, r6, #29
 800092a:	d00b      	beq.n	8000944 <__aeabi_fmul+0xfc>
 800092c:	200f      	movs	r0, #15
 800092e:	0021      	movs	r1, r4
 8000930:	4030      	ands	r0, r6
 8000932:	2804      	cmp	r0, #4
 8000934:	d006      	beq.n	8000944 <__aeabi_fmul+0xfc>
 8000936:	3604      	adds	r6, #4
 8000938:	0132      	lsls	r2, r6, #4
 800093a:	d503      	bpl.n	8000944 <__aeabi_fmul+0xfc>
 800093c:	4b6e      	ldr	r3, [pc, #440]	@ (8000af8 <__aeabi_fmul+0x2b0>)
 800093e:	401e      	ands	r6, r3
 8000940:	000b      	movs	r3, r1
 8000942:	3380      	adds	r3, #128	@ 0x80
 8000944:	2bfe      	cmp	r3, #254	@ 0xfe
 8000946:	dd00      	ble.n	800094a <__aeabi_fmul+0x102>
 8000948:	e0bd      	b.n	8000ac6 <__aeabi_fmul+0x27e>
 800094a:	01b2      	lsls	r2, r6, #6
 800094c:	0a52      	lsrs	r2, r2, #9
 800094e:	b2db      	uxtb	r3, r3
 8000950:	e048      	b.n	80009e4 <__aeabi_fmul+0x19c>
 8000952:	2e00      	cmp	r6, #0
 8000954:	d000      	beq.n	8000958 <__aeabi_fmul+0x110>
 8000956:	e092      	b.n	8000a7e <__aeabi_fmul+0x236>
 8000958:	2308      	movs	r3, #8
 800095a:	4699      	mov	r9, r3
 800095c:	3b06      	subs	r3, #6
 800095e:	469a      	mov	sl, r3
 8000960:	027b      	lsls	r3, r7, #9
 8000962:	0a5b      	lsrs	r3, r3, #9
 8000964:	4698      	mov	r8, r3
 8000966:	007b      	lsls	r3, r7, #1
 8000968:	24ff      	movs	r4, #255	@ 0xff
 800096a:	0e1b      	lsrs	r3, r3, #24
 800096c:	0fff      	lsrs	r7, r7, #31
 800096e:	2b00      	cmp	r3, #0
 8000970:	d18a      	bne.n	8000888 <__aeabi_fmul+0x40>
 8000972:	4642      	mov	r2, r8
 8000974:	2a00      	cmp	r2, #0
 8000976:	d164      	bne.n	8000a42 <__aeabi_fmul+0x1fa>
 8000978:	4649      	mov	r1, r9
 800097a:	3201      	adds	r2, #1
 800097c:	4311      	orrs	r1, r2
 800097e:	4689      	mov	r9, r1
 8000980:	290a      	cmp	r1, #10
 8000982:	dc08      	bgt.n	8000996 <__aeabi_fmul+0x14e>
 8000984:	407d      	eors	r5, r7
 8000986:	2001      	movs	r0, #1
 8000988:	b2ea      	uxtb	r2, r5
 800098a:	2902      	cmp	r1, #2
 800098c:	dc91      	bgt.n	80008b2 <__aeabi_fmul+0x6a>
 800098e:	0015      	movs	r5, r2
 8000990:	2200      	movs	r2, #0
 8000992:	e027      	b.n	80009e4 <__aeabi_fmul+0x19c>
 8000994:	0015      	movs	r5, r2
 8000996:	4653      	mov	r3, sl
 8000998:	2b02      	cmp	r3, #2
 800099a:	d100      	bne.n	800099e <__aeabi_fmul+0x156>
 800099c:	e093      	b.n	8000ac6 <__aeabi_fmul+0x27e>
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d01a      	beq.n	80009d8 <__aeabi_fmul+0x190>
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d12c      	bne.n	8000a00 <__aeabi_fmul+0x1b8>
 80009a6:	2300      	movs	r3, #0
 80009a8:	2200      	movs	r2, #0
 80009aa:	e01b      	b.n	80009e4 <__aeabi_fmul+0x19c>
 80009ac:	4643      	mov	r3, r8
 80009ae:	34ff      	adds	r4, #255	@ 0xff
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d055      	beq.n	8000a60 <__aeabi_fmul+0x218>
 80009b4:	2103      	movs	r1, #3
 80009b6:	464b      	mov	r3, r9
 80009b8:	430b      	orrs	r3, r1
 80009ba:	0019      	movs	r1, r3
 80009bc:	2b0a      	cmp	r3, #10
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_fmul+0x17a>
 80009c0:	e092      	b.n	8000ae8 <__aeabi_fmul+0x2a0>
 80009c2:	2b0f      	cmp	r3, #15
 80009c4:	d000      	beq.n	80009c8 <__aeabi_fmul+0x180>
 80009c6:	e08c      	b.n	8000ae2 <__aeabi_fmul+0x29a>
 80009c8:	2280      	movs	r2, #128	@ 0x80
 80009ca:	03d2      	lsls	r2, r2, #15
 80009cc:	4216      	tst	r6, r2
 80009ce:	d003      	beq.n	80009d8 <__aeabi_fmul+0x190>
 80009d0:	4643      	mov	r3, r8
 80009d2:	4213      	tst	r3, r2
 80009d4:	d100      	bne.n	80009d8 <__aeabi_fmul+0x190>
 80009d6:	e07d      	b.n	8000ad4 <__aeabi_fmul+0x28c>
 80009d8:	2280      	movs	r2, #128	@ 0x80
 80009da:	03d2      	lsls	r2, r2, #15
 80009dc:	4332      	orrs	r2, r6
 80009de:	0252      	lsls	r2, r2, #9
 80009e0:	0a52      	lsrs	r2, r2, #9
 80009e2:	23ff      	movs	r3, #255	@ 0xff
 80009e4:	05d8      	lsls	r0, r3, #23
 80009e6:	07ed      	lsls	r5, r5, #31
 80009e8:	4310      	orrs	r0, r2
 80009ea:	4328      	orrs	r0, r5
 80009ec:	bce0      	pop	{r5, r6, r7}
 80009ee:	46ba      	mov	sl, r7
 80009f0:	46b1      	mov	r9, r6
 80009f2:	46a8      	mov	r8, r5
 80009f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f6:	2301      	movs	r3, #1
 80009f8:	0015      	movs	r5, r2
 80009fa:	0871      	lsrs	r1, r6, #1
 80009fc:	401e      	ands	r6, r3
 80009fe:	430e      	orrs	r6, r1
 8000a00:	0023      	movs	r3, r4
 8000a02:	3380      	adds	r3, #128	@ 0x80
 8000a04:	1c61      	adds	r1, r4, #1
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	dd41      	ble.n	8000a8e <__aeabi_fmul+0x246>
 8000a0a:	0772      	lsls	r2, r6, #29
 8000a0c:	d094      	beq.n	8000938 <__aeabi_fmul+0xf0>
 8000a0e:	220f      	movs	r2, #15
 8000a10:	4032      	ands	r2, r6
 8000a12:	2a04      	cmp	r2, #4
 8000a14:	d000      	beq.n	8000a18 <__aeabi_fmul+0x1d0>
 8000a16:	e78e      	b.n	8000936 <__aeabi_fmul+0xee>
 8000a18:	e78e      	b.n	8000938 <__aeabi_fmul+0xf0>
 8000a1a:	2e00      	cmp	r6, #0
 8000a1c:	d105      	bne.n	8000a2a <__aeabi_fmul+0x1e2>
 8000a1e:	2304      	movs	r3, #4
 8000a20:	4699      	mov	r9, r3
 8000a22:	3b03      	subs	r3, #3
 8000a24:	2400      	movs	r4, #0
 8000a26:	469a      	mov	sl, r3
 8000a28:	e726      	b.n	8000878 <__aeabi_fmul+0x30>
 8000a2a:	0030      	movs	r0, r6
 8000a2c:	f000 fb80 	bl	8001130 <__clzsi2>
 8000a30:	2476      	movs	r4, #118	@ 0x76
 8000a32:	1f43      	subs	r3, r0, #5
 8000a34:	409e      	lsls	r6, r3
 8000a36:	2300      	movs	r3, #0
 8000a38:	4264      	negs	r4, r4
 8000a3a:	4699      	mov	r9, r3
 8000a3c:	469a      	mov	sl, r3
 8000a3e:	1a24      	subs	r4, r4, r0
 8000a40:	e71a      	b.n	8000878 <__aeabi_fmul+0x30>
 8000a42:	4640      	mov	r0, r8
 8000a44:	f000 fb74 	bl	8001130 <__clzsi2>
 8000a48:	464b      	mov	r3, r9
 8000a4a:	1a24      	subs	r4, r4, r0
 8000a4c:	3c76      	subs	r4, #118	@ 0x76
 8000a4e:	2b0a      	cmp	r3, #10
 8000a50:	dca1      	bgt.n	8000996 <__aeabi_fmul+0x14e>
 8000a52:	4643      	mov	r3, r8
 8000a54:	3805      	subs	r0, #5
 8000a56:	4083      	lsls	r3, r0
 8000a58:	407d      	eors	r5, r7
 8000a5a:	4698      	mov	r8, r3
 8000a5c:	b2ea      	uxtb	r2, r5
 8000a5e:	e724      	b.n	80008aa <__aeabi_fmul+0x62>
 8000a60:	464a      	mov	r2, r9
 8000a62:	3302      	adds	r3, #2
 8000a64:	4313      	orrs	r3, r2
 8000a66:	002a      	movs	r2, r5
 8000a68:	407a      	eors	r2, r7
 8000a6a:	b2d2      	uxtb	r2, r2
 8000a6c:	2b0a      	cmp	r3, #10
 8000a6e:	dc92      	bgt.n	8000996 <__aeabi_fmul+0x14e>
 8000a70:	4649      	mov	r1, r9
 8000a72:	0015      	movs	r5, r2
 8000a74:	2900      	cmp	r1, #0
 8000a76:	d026      	beq.n	8000ac6 <__aeabi_fmul+0x27e>
 8000a78:	4699      	mov	r9, r3
 8000a7a:	2002      	movs	r0, #2
 8000a7c:	e719      	b.n	80008b2 <__aeabi_fmul+0x6a>
 8000a7e:	230c      	movs	r3, #12
 8000a80:	4699      	mov	r9, r3
 8000a82:	3b09      	subs	r3, #9
 8000a84:	24ff      	movs	r4, #255	@ 0xff
 8000a86:	469a      	mov	sl, r3
 8000a88:	e6f6      	b.n	8000878 <__aeabi_fmul+0x30>
 8000a8a:	0015      	movs	r5, r2
 8000a8c:	0021      	movs	r1, r4
 8000a8e:	2201      	movs	r2, #1
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	2b1b      	cmp	r3, #27
 8000a94:	dd00      	ble.n	8000a98 <__aeabi_fmul+0x250>
 8000a96:	e786      	b.n	80009a6 <__aeabi_fmul+0x15e>
 8000a98:	319e      	adds	r1, #158	@ 0x9e
 8000a9a:	0032      	movs	r2, r6
 8000a9c:	408e      	lsls	r6, r1
 8000a9e:	40da      	lsrs	r2, r3
 8000aa0:	1e73      	subs	r3, r6, #1
 8000aa2:	419e      	sbcs	r6, r3
 8000aa4:	4332      	orrs	r2, r6
 8000aa6:	0753      	lsls	r3, r2, #29
 8000aa8:	d004      	beq.n	8000ab4 <__aeabi_fmul+0x26c>
 8000aaa:	230f      	movs	r3, #15
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b04      	cmp	r3, #4
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_fmul+0x26c>
 8000ab2:	3204      	adds	r2, #4
 8000ab4:	0153      	lsls	r3, r2, #5
 8000ab6:	d510      	bpl.n	8000ada <__aeabi_fmul+0x292>
 8000ab8:	2301      	movs	r3, #1
 8000aba:	2200      	movs	r2, #0
 8000abc:	e792      	b.n	80009e4 <__aeabi_fmul+0x19c>
 8000abe:	003d      	movs	r5, r7
 8000ac0:	4646      	mov	r6, r8
 8000ac2:	4682      	mov	sl, r0
 8000ac4:	e767      	b.n	8000996 <__aeabi_fmul+0x14e>
 8000ac6:	23ff      	movs	r3, #255	@ 0xff
 8000ac8:	2200      	movs	r2, #0
 8000aca:	e78b      	b.n	80009e4 <__aeabi_fmul+0x19c>
 8000acc:	2280      	movs	r2, #128	@ 0x80
 8000ace:	2500      	movs	r5, #0
 8000ad0:	03d2      	lsls	r2, r2, #15
 8000ad2:	e786      	b.n	80009e2 <__aeabi_fmul+0x19a>
 8000ad4:	003d      	movs	r5, r7
 8000ad6:	431a      	orrs	r2, r3
 8000ad8:	e783      	b.n	80009e2 <__aeabi_fmul+0x19a>
 8000ada:	0192      	lsls	r2, r2, #6
 8000adc:	2300      	movs	r3, #0
 8000ade:	0a52      	lsrs	r2, r2, #9
 8000ae0:	e780      	b.n	80009e4 <__aeabi_fmul+0x19c>
 8000ae2:	003d      	movs	r5, r7
 8000ae4:	4646      	mov	r6, r8
 8000ae6:	e777      	b.n	80009d8 <__aeabi_fmul+0x190>
 8000ae8:	002a      	movs	r2, r5
 8000aea:	2301      	movs	r3, #1
 8000aec:	407a      	eors	r2, r7
 8000aee:	408b      	lsls	r3, r1
 8000af0:	2003      	movs	r0, #3
 8000af2:	b2d2      	uxtb	r2, r2
 8000af4:	e6e9      	b.n	80008ca <__aeabi_fmul+0x82>
 8000af6:	46c0      	nop			@ (mov r8, r8)
 8000af8:	f7ffffff 	.word	0xf7ffffff

08000afc <__aeabi_fsub>:
 8000afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000afe:	4647      	mov	r7, r8
 8000b00:	46ce      	mov	lr, r9
 8000b02:	0243      	lsls	r3, r0, #9
 8000b04:	b580      	push	{r7, lr}
 8000b06:	0a5f      	lsrs	r7, r3, #9
 8000b08:	099b      	lsrs	r3, r3, #6
 8000b0a:	0045      	lsls	r5, r0, #1
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	469c      	mov	ip, r3
 8000b10:	024b      	lsls	r3, r1, #9
 8000b12:	0fc4      	lsrs	r4, r0, #31
 8000b14:	0fce      	lsrs	r6, r1, #31
 8000b16:	0e2d      	lsrs	r5, r5, #24
 8000b18:	0a58      	lsrs	r0, r3, #9
 8000b1a:	0e12      	lsrs	r2, r2, #24
 8000b1c:	0999      	lsrs	r1, r3, #6
 8000b1e:	2aff      	cmp	r2, #255	@ 0xff
 8000b20:	d06b      	beq.n	8000bfa <__aeabi_fsub+0xfe>
 8000b22:	2301      	movs	r3, #1
 8000b24:	405e      	eors	r6, r3
 8000b26:	1aab      	subs	r3, r5, r2
 8000b28:	42b4      	cmp	r4, r6
 8000b2a:	d04b      	beq.n	8000bc4 <__aeabi_fsub+0xc8>
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	dc00      	bgt.n	8000b32 <__aeabi_fsub+0x36>
 8000b30:	e0ff      	b.n	8000d32 <__aeabi_fsub+0x236>
 8000b32:	2a00      	cmp	r2, #0
 8000b34:	d100      	bne.n	8000b38 <__aeabi_fsub+0x3c>
 8000b36:	e088      	b.n	8000c4a <__aeabi_fsub+0x14e>
 8000b38:	2dff      	cmp	r5, #255	@ 0xff
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_fsub+0x42>
 8000b3c:	e0ef      	b.n	8000d1e <__aeabi_fsub+0x222>
 8000b3e:	2280      	movs	r2, #128	@ 0x80
 8000b40:	04d2      	lsls	r2, r2, #19
 8000b42:	4311      	orrs	r1, r2
 8000b44:	2001      	movs	r0, #1
 8000b46:	2b1b      	cmp	r3, #27
 8000b48:	dc08      	bgt.n	8000b5c <__aeabi_fsub+0x60>
 8000b4a:	0008      	movs	r0, r1
 8000b4c:	2220      	movs	r2, #32
 8000b4e:	40d8      	lsrs	r0, r3
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	4099      	lsls	r1, r3
 8000b54:	000b      	movs	r3, r1
 8000b56:	1e5a      	subs	r2, r3, #1
 8000b58:	4193      	sbcs	r3, r2
 8000b5a:	4318      	orrs	r0, r3
 8000b5c:	4663      	mov	r3, ip
 8000b5e:	1a1b      	subs	r3, r3, r0
 8000b60:	469c      	mov	ip, r3
 8000b62:	4663      	mov	r3, ip
 8000b64:	015b      	lsls	r3, r3, #5
 8000b66:	d400      	bmi.n	8000b6a <__aeabi_fsub+0x6e>
 8000b68:	e0cd      	b.n	8000d06 <__aeabi_fsub+0x20a>
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	019f      	lsls	r7, r3, #6
 8000b6e:	09bf      	lsrs	r7, r7, #6
 8000b70:	0038      	movs	r0, r7
 8000b72:	f000 fadd 	bl	8001130 <__clzsi2>
 8000b76:	003b      	movs	r3, r7
 8000b78:	3805      	subs	r0, #5
 8000b7a:	4083      	lsls	r3, r0
 8000b7c:	4285      	cmp	r5, r0
 8000b7e:	dc00      	bgt.n	8000b82 <__aeabi_fsub+0x86>
 8000b80:	e0a2      	b.n	8000cc8 <__aeabi_fsub+0x1cc>
 8000b82:	4ab7      	ldr	r2, [pc, #732]	@ (8000e60 <__aeabi_fsub+0x364>)
 8000b84:	1a2d      	subs	r5, r5, r0
 8000b86:	401a      	ands	r2, r3
 8000b88:	4694      	mov	ip, r2
 8000b8a:	075a      	lsls	r2, r3, #29
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_fsub+0x94>
 8000b8e:	e0c3      	b.n	8000d18 <__aeabi_fsub+0x21c>
 8000b90:	220f      	movs	r2, #15
 8000b92:	4013      	ands	r3, r2
 8000b94:	2b04      	cmp	r3, #4
 8000b96:	d100      	bne.n	8000b9a <__aeabi_fsub+0x9e>
 8000b98:	e0be      	b.n	8000d18 <__aeabi_fsub+0x21c>
 8000b9a:	2304      	movs	r3, #4
 8000b9c:	4698      	mov	r8, r3
 8000b9e:	44c4      	add	ip, r8
 8000ba0:	4663      	mov	r3, ip
 8000ba2:	015b      	lsls	r3, r3, #5
 8000ba4:	d400      	bmi.n	8000ba8 <__aeabi_fsub+0xac>
 8000ba6:	e0b7      	b.n	8000d18 <__aeabi_fsub+0x21c>
 8000ba8:	1c68      	adds	r0, r5, #1
 8000baa:	2dfe      	cmp	r5, #254	@ 0xfe
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_fsub+0xb4>
 8000bae:	e0a5      	b.n	8000cfc <__aeabi_fsub+0x200>
 8000bb0:	20ff      	movs	r0, #255	@ 0xff
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	05c0      	lsls	r0, r0, #23
 8000bb6:	4310      	orrs	r0, r2
 8000bb8:	07e4      	lsls	r4, r4, #31
 8000bba:	4320      	orrs	r0, r4
 8000bbc:	bcc0      	pop	{r6, r7}
 8000bbe:	46b9      	mov	r9, r7
 8000bc0:	46b0      	mov	r8, r6
 8000bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	dc00      	bgt.n	8000bca <__aeabi_fsub+0xce>
 8000bc8:	e1eb      	b.n	8000fa2 <__aeabi_fsub+0x4a6>
 8000bca:	2a00      	cmp	r2, #0
 8000bcc:	d046      	beq.n	8000c5c <__aeabi_fsub+0x160>
 8000bce:	2dff      	cmp	r5, #255	@ 0xff
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_fsub+0xd8>
 8000bd2:	e0a4      	b.n	8000d1e <__aeabi_fsub+0x222>
 8000bd4:	2280      	movs	r2, #128	@ 0x80
 8000bd6:	04d2      	lsls	r2, r2, #19
 8000bd8:	4311      	orrs	r1, r2
 8000bda:	2b1b      	cmp	r3, #27
 8000bdc:	dc00      	bgt.n	8000be0 <__aeabi_fsub+0xe4>
 8000bde:	e0fb      	b.n	8000dd8 <__aeabi_fsub+0x2dc>
 8000be0:	2305      	movs	r3, #5
 8000be2:	4698      	mov	r8, r3
 8000be4:	002b      	movs	r3, r5
 8000be6:	44c4      	add	ip, r8
 8000be8:	4662      	mov	r2, ip
 8000bea:	08d7      	lsrs	r7, r2, #3
 8000bec:	2bff      	cmp	r3, #255	@ 0xff
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_fsub+0xf6>
 8000bf0:	e095      	b.n	8000d1e <__aeabi_fsub+0x222>
 8000bf2:	027a      	lsls	r2, r7, #9
 8000bf4:	0a52      	lsrs	r2, r2, #9
 8000bf6:	b2d8      	uxtb	r0, r3
 8000bf8:	e7dc      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000bfa:	002b      	movs	r3, r5
 8000bfc:	3bff      	subs	r3, #255	@ 0xff
 8000bfe:	4699      	mov	r9, r3
 8000c00:	2900      	cmp	r1, #0
 8000c02:	d118      	bne.n	8000c36 <__aeabi_fsub+0x13a>
 8000c04:	2301      	movs	r3, #1
 8000c06:	405e      	eors	r6, r3
 8000c08:	42b4      	cmp	r4, r6
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_fsub+0x112>
 8000c0c:	e0ca      	b.n	8000da4 <__aeabi_fsub+0x2a8>
 8000c0e:	464b      	mov	r3, r9
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d02d      	beq.n	8000c70 <__aeabi_fsub+0x174>
 8000c14:	2d00      	cmp	r5, #0
 8000c16:	d000      	beq.n	8000c1a <__aeabi_fsub+0x11e>
 8000c18:	e13c      	b.n	8000e94 <__aeabi_fsub+0x398>
 8000c1a:	23ff      	movs	r3, #255	@ 0xff
 8000c1c:	4664      	mov	r4, ip
 8000c1e:	2c00      	cmp	r4, #0
 8000c20:	d100      	bne.n	8000c24 <__aeabi_fsub+0x128>
 8000c22:	e15f      	b.n	8000ee4 <__aeabi_fsub+0x3e8>
 8000c24:	1e5d      	subs	r5, r3, #1
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fsub+0x130>
 8000c2a:	e174      	b.n	8000f16 <__aeabi_fsub+0x41a>
 8000c2c:	0034      	movs	r4, r6
 8000c2e:	2bff      	cmp	r3, #255	@ 0xff
 8000c30:	d074      	beq.n	8000d1c <__aeabi_fsub+0x220>
 8000c32:	002b      	movs	r3, r5
 8000c34:	e103      	b.n	8000e3e <__aeabi_fsub+0x342>
 8000c36:	42b4      	cmp	r4, r6
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fsub+0x140>
 8000c3a:	e09c      	b.n	8000d76 <__aeabi_fsub+0x27a>
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d017      	beq.n	8000c70 <__aeabi_fsub+0x174>
 8000c40:	2d00      	cmp	r5, #0
 8000c42:	d0ea      	beq.n	8000c1a <__aeabi_fsub+0x11e>
 8000c44:	0007      	movs	r7, r0
 8000c46:	0034      	movs	r4, r6
 8000c48:	e06c      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000c4a:	2900      	cmp	r1, #0
 8000c4c:	d0cc      	beq.n	8000be8 <__aeabi_fsub+0xec>
 8000c4e:	1e5a      	subs	r2, r3, #1
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d02b      	beq.n	8000cac <__aeabi_fsub+0x1b0>
 8000c54:	2bff      	cmp	r3, #255	@ 0xff
 8000c56:	d062      	beq.n	8000d1e <__aeabi_fsub+0x222>
 8000c58:	0013      	movs	r3, r2
 8000c5a:	e773      	b.n	8000b44 <__aeabi_fsub+0x48>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	d0c3      	beq.n	8000be8 <__aeabi_fsub+0xec>
 8000c60:	1e5a      	subs	r2, r3, #1
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d100      	bne.n	8000c68 <__aeabi_fsub+0x16c>
 8000c66:	e11e      	b.n	8000ea6 <__aeabi_fsub+0x3aa>
 8000c68:	2bff      	cmp	r3, #255	@ 0xff
 8000c6a:	d058      	beq.n	8000d1e <__aeabi_fsub+0x222>
 8000c6c:	0013      	movs	r3, r2
 8000c6e:	e7b4      	b.n	8000bda <__aeabi_fsub+0xde>
 8000c70:	22fe      	movs	r2, #254	@ 0xfe
 8000c72:	1c6b      	adds	r3, r5, #1
 8000c74:	421a      	tst	r2, r3
 8000c76:	d10d      	bne.n	8000c94 <__aeabi_fsub+0x198>
 8000c78:	2d00      	cmp	r5, #0
 8000c7a:	d060      	beq.n	8000d3e <__aeabi_fsub+0x242>
 8000c7c:	4663      	mov	r3, ip
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d000      	beq.n	8000c84 <__aeabi_fsub+0x188>
 8000c82:	e120      	b.n	8000ec6 <__aeabi_fsub+0x3ca>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	d000      	beq.n	8000c8a <__aeabi_fsub+0x18e>
 8000c88:	e128      	b.n	8000edc <__aeabi_fsub+0x3e0>
 8000c8a:	2280      	movs	r2, #128	@ 0x80
 8000c8c:	2400      	movs	r4, #0
 8000c8e:	20ff      	movs	r0, #255	@ 0xff
 8000c90:	03d2      	lsls	r2, r2, #15
 8000c92:	e78f      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000c94:	4663      	mov	r3, ip
 8000c96:	1a5f      	subs	r7, r3, r1
 8000c98:	017b      	lsls	r3, r7, #5
 8000c9a:	d500      	bpl.n	8000c9e <__aeabi_fsub+0x1a2>
 8000c9c:	e0fe      	b.n	8000e9c <__aeabi_fsub+0x3a0>
 8000c9e:	2f00      	cmp	r7, #0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_fsub+0x1a8>
 8000ca2:	e765      	b.n	8000b70 <__aeabi_fsub+0x74>
 8000ca4:	2400      	movs	r4, #0
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e783      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000cac:	4663      	mov	r3, ip
 8000cae:	1a59      	subs	r1, r3, r1
 8000cb0:	014b      	lsls	r3, r1, #5
 8000cb2:	d400      	bmi.n	8000cb6 <__aeabi_fsub+0x1ba>
 8000cb4:	e119      	b.n	8000eea <__aeabi_fsub+0x3ee>
 8000cb6:	018f      	lsls	r7, r1, #6
 8000cb8:	09bf      	lsrs	r7, r7, #6
 8000cba:	0038      	movs	r0, r7
 8000cbc:	f000 fa38 	bl	8001130 <__clzsi2>
 8000cc0:	003b      	movs	r3, r7
 8000cc2:	3805      	subs	r0, #5
 8000cc4:	4083      	lsls	r3, r0
 8000cc6:	2501      	movs	r5, #1
 8000cc8:	2220      	movs	r2, #32
 8000cca:	1b40      	subs	r0, r0, r5
 8000ccc:	3001      	adds	r0, #1
 8000cce:	1a12      	subs	r2, r2, r0
 8000cd0:	0019      	movs	r1, r3
 8000cd2:	4093      	lsls	r3, r2
 8000cd4:	40c1      	lsrs	r1, r0
 8000cd6:	1e5a      	subs	r2, r3, #1
 8000cd8:	4193      	sbcs	r3, r2
 8000cda:	4319      	orrs	r1, r3
 8000cdc:	468c      	mov	ip, r1
 8000cde:	1e0b      	subs	r3, r1, #0
 8000ce0:	d0e1      	beq.n	8000ca6 <__aeabi_fsub+0x1aa>
 8000ce2:	075b      	lsls	r3, r3, #29
 8000ce4:	d100      	bne.n	8000ce8 <__aeabi_fsub+0x1ec>
 8000ce6:	e152      	b.n	8000f8e <__aeabi_fsub+0x492>
 8000ce8:	230f      	movs	r3, #15
 8000cea:	2500      	movs	r5, #0
 8000cec:	400b      	ands	r3, r1
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	d000      	beq.n	8000cf4 <__aeabi_fsub+0x1f8>
 8000cf2:	e752      	b.n	8000b9a <__aeabi_fsub+0x9e>
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	014a      	lsls	r2, r1, #5
 8000cf8:	d400      	bmi.n	8000cfc <__aeabi_fsub+0x200>
 8000cfa:	e092      	b.n	8000e22 <__aeabi_fsub+0x326>
 8000cfc:	b2c0      	uxtb	r0, r0
 8000cfe:	4663      	mov	r3, ip
 8000d00:	019a      	lsls	r2, r3, #6
 8000d02:	0a52      	lsrs	r2, r2, #9
 8000d04:	e756      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000d06:	4663      	mov	r3, ip
 8000d08:	075b      	lsls	r3, r3, #29
 8000d0a:	d005      	beq.n	8000d18 <__aeabi_fsub+0x21c>
 8000d0c:	230f      	movs	r3, #15
 8000d0e:	4662      	mov	r2, ip
 8000d10:	4013      	ands	r3, r2
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	d000      	beq.n	8000d18 <__aeabi_fsub+0x21c>
 8000d16:	e740      	b.n	8000b9a <__aeabi_fsub+0x9e>
 8000d18:	002b      	movs	r3, r5
 8000d1a:	e765      	b.n	8000be8 <__aeabi_fsub+0xec>
 8000d1c:	0007      	movs	r7, r0
 8000d1e:	2f00      	cmp	r7, #0
 8000d20:	d100      	bne.n	8000d24 <__aeabi_fsub+0x228>
 8000d22:	e745      	b.n	8000bb0 <__aeabi_fsub+0xb4>
 8000d24:	2280      	movs	r2, #128	@ 0x80
 8000d26:	03d2      	lsls	r2, r2, #15
 8000d28:	433a      	orrs	r2, r7
 8000d2a:	0252      	lsls	r2, r2, #9
 8000d2c:	20ff      	movs	r0, #255	@ 0xff
 8000d2e:	0a52      	lsrs	r2, r2, #9
 8000d30:	e740      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d179      	bne.n	8000e2a <__aeabi_fsub+0x32e>
 8000d36:	22fe      	movs	r2, #254	@ 0xfe
 8000d38:	1c6b      	adds	r3, r5, #1
 8000d3a:	421a      	tst	r2, r3
 8000d3c:	d1aa      	bne.n	8000c94 <__aeabi_fsub+0x198>
 8000d3e:	4663      	mov	r3, ip
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d100      	bne.n	8000d46 <__aeabi_fsub+0x24a>
 8000d44:	e0f5      	b.n	8000f32 <__aeabi_fsub+0x436>
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d100      	bne.n	8000d4c <__aeabi_fsub+0x250>
 8000d4a:	e0d1      	b.n	8000ef0 <__aeabi_fsub+0x3f4>
 8000d4c:	1a5f      	subs	r7, r3, r1
 8000d4e:	2380      	movs	r3, #128	@ 0x80
 8000d50:	04db      	lsls	r3, r3, #19
 8000d52:	421f      	tst	r7, r3
 8000d54:	d100      	bne.n	8000d58 <__aeabi_fsub+0x25c>
 8000d56:	e10e      	b.n	8000f76 <__aeabi_fsub+0x47a>
 8000d58:	4662      	mov	r2, ip
 8000d5a:	2401      	movs	r4, #1
 8000d5c:	1a8a      	subs	r2, r1, r2
 8000d5e:	4694      	mov	ip, r2
 8000d60:	2000      	movs	r0, #0
 8000d62:	4034      	ands	r4, r6
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	d100      	bne.n	8000d6a <__aeabi_fsub+0x26e>
 8000d68:	e724      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	421a      	tst	r2, r3
 8000d6e:	d1c6      	bne.n	8000cfe <__aeabi_fsub+0x202>
 8000d70:	2300      	movs	r3, #0
 8000d72:	08d7      	lsrs	r7, r2, #3
 8000d74:	e73d      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d017      	beq.n	8000daa <__aeabi_fsub+0x2ae>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d000      	beq.n	8000d80 <__aeabi_fsub+0x284>
 8000d7e:	e0af      	b.n	8000ee0 <__aeabi_fsub+0x3e4>
 8000d80:	23ff      	movs	r3, #255	@ 0xff
 8000d82:	4665      	mov	r5, ip
 8000d84:	2d00      	cmp	r5, #0
 8000d86:	d100      	bne.n	8000d8a <__aeabi_fsub+0x28e>
 8000d88:	e0ad      	b.n	8000ee6 <__aeabi_fsub+0x3ea>
 8000d8a:	1e5e      	subs	r6, r3, #1
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d100      	bne.n	8000d92 <__aeabi_fsub+0x296>
 8000d90:	e089      	b.n	8000ea6 <__aeabi_fsub+0x3aa>
 8000d92:	2bff      	cmp	r3, #255	@ 0xff
 8000d94:	d0c2      	beq.n	8000d1c <__aeabi_fsub+0x220>
 8000d96:	2e1b      	cmp	r6, #27
 8000d98:	dc00      	bgt.n	8000d9c <__aeabi_fsub+0x2a0>
 8000d9a:	e0ab      	b.n	8000ef4 <__aeabi_fsub+0x3f8>
 8000d9c:	1d4b      	adds	r3, r1, #5
 8000d9e:	469c      	mov	ip, r3
 8000da0:	0013      	movs	r3, r2
 8000da2:	e721      	b.n	8000be8 <__aeabi_fsub+0xec>
 8000da4:	464b      	mov	r3, r9
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d170      	bne.n	8000e8c <__aeabi_fsub+0x390>
 8000daa:	22fe      	movs	r2, #254	@ 0xfe
 8000dac:	1c6b      	adds	r3, r5, #1
 8000dae:	421a      	tst	r2, r3
 8000db0:	d15e      	bne.n	8000e70 <__aeabi_fsub+0x374>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d000      	beq.n	8000db8 <__aeabi_fsub+0x2bc>
 8000db6:	e0c3      	b.n	8000f40 <__aeabi_fsub+0x444>
 8000db8:	4663      	mov	r3, ip
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fsub+0x2c4>
 8000dbe:	e0d0      	b.n	8000f62 <__aeabi_fsub+0x466>
 8000dc0:	2900      	cmp	r1, #0
 8000dc2:	d100      	bne.n	8000dc6 <__aeabi_fsub+0x2ca>
 8000dc4:	e094      	b.n	8000ef0 <__aeabi_fsub+0x3f4>
 8000dc6:	000a      	movs	r2, r1
 8000dc8:	4462      	add	r2, ip
 8000dca:	0153      	lsls	r3, r2, #5
 8000dcc:	d400      	bmi.n	8000dd0 <__aeabi_fsub+0x2d4>
 8000dce:	e0d8      	b.n	8000f82 <__aeabi_fsub+0x486>
 8000dd0:	0192      	lsls	r2, r2, #6
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	0a52      	lsrs	r2, r2, #9
 8000dd6:	e6ed      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000dd8:	0008      	movs	r0, r1
 8000dda:	2220      	movs	r2, #32
 8000ddc:	40d8      	lsrs	r0, r3
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	4099      	lsls	r1, r3
 8000de2:	000b      	movs	r3, r1
 8000de4:	1e5a      	subs	r2, r3, #1
 8000de6:	4193      	sbcs	r3, r2
 8000de8:	4303      	orrs	r3, r0
 8000dea:	449c      	add	ip, r3
 8000dec:	4663      	mov	r3, ip
 8000dee:	015b      	lsls	r3, r3, #5
 8000df0:	d589      	bpl.n	8000d06 <__aeabi_fsub+0x20a>
 8000df2:	3501      	adds	r5, #1
 8000df4:	2dff      	cmp	r5, #255	@ 0xff
 8000df6:	d100      	bne.n	8000dfa <__aeabi_fsub+0x2fe>
 8000df8:	e6da      	b.n	8000bb0 <__aeabi_fsub+0xb4>
 8000dfa:	4662      	mov	r2, ip
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	4919      	ldr	r1, [pc, #100]	@ (8000e64 <__aeabi_fsub+0x368>)
 8000e00:	4013      	ands	r3, r2
 8000e02:	0852      	lsrs	r2, r2, #1
 8000e04:	400a      	ands	r2, r1
 8000e06:	431a      	orrs	r2, r3
 8000e08:	0013      	movs	r3, r2
 8000e0a:	4694      	mov	ip, r2
 8000e0c:	075b      	lsls	r3, r3, #29
 8000e0e:	d004      	beq.n	8000e1a <__aeabi_fsub+0x31e>
 8000e10:	230f      	movs	r3, #15
 8000e12:	4013      	ands	r3, r2
 8000e14:	2b04      	cmp	r3, #4
 8000e16:	d000      	beq.n	8000e1a <__aeabi_fsub+0x31e>
 8000e18:	e6bf      	b.n	8000b9a <__aeabi_fsub+0x9e>
 8000e1a:	4663      	mov	r3, ip
 8000e1c:	015b      	lsls	r3, r3, #5
 8000e1e:	d500      	bpl.n	8000e22 <__aeabi_fsub+0x326>
 8000e20:	e6c2      	b.n	8000ba8 <__aeabi_fsub+0xac>
 8000e22:	4663      	mov	r3, ip
 8000e24:	08df      	lsrs	r7, r3, #3
 8000e26:	002b      	movs	r3, r5
 8000e28:	e6e3      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000e2a:	1b53      	subs	r3, r2, r5
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_fsub+0x336>
 8000e30:	e6f4      	b.n	8000c1c <__aeabi_fsub+0x120>
 8000e32:	2080      	movs	r0, #128	@ 0x80
 8000e34:	4664      	mov	r4, ip
 8000e36:	04c0      	lsls	r0, r0, #19
 8000e38:	4304      	orrs	r4, r0
 8000e3a:	46a4      	mov	ip, r4
 8000e3c:	0034      	movs	r4, r6
 8000e3e:	2001      	movs	r0, #1
 8000e40:	2b1b      	cmp	r3, #27
 8000e42:	dc09      	bgt.n	8000e58 <__aeabi_fsub+0x35c>
 8000e44:	2520      	movs	r5, #32
 8000e46:	4660      	mov	r0, ip
 8000e48:	40d8      	lsrs	r0, r3
 8000e4a:	1aeb      	subs	r3, r5, r3
 8000e4c:	4665      	mov	r5, ip
 8000e4e:	409d      	lsls	r5, r3
 8000e50:	002b      	movs	r3, r5
 8000e52:	1e5d      	subs	r5, r3, #1
 8000e54:	41ab      	sbcs	r3, r5
 8000e56:	4318      	orrs	r0, r3
 8000e58:	1a0b      	subs	r3, r1, r0
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	0015      	movs	r5, r2
 8000e5e:	e680      	b.n	8000b62 <__aeabi_fsub+0x66>
 8000e60:	fbffffff 	.word	0xfbffffff
 8000e64:	7dffffff 	.word	0x7dffffff
 8000e68:	22fe      	movs	r2, #254	@ 0xfe
 8000e6a:	1c6b      	adds	r3, r5, #1
 8000e6c:	4213      	tst	r3, r2
 8000e6e:	d0a3      	beq.n	8000db8 <__aeabi_fsub+0x2bc>
 8000e70:	2bff      	cmp	r3, #255	@ 0xff
 8000e72:	d100      	bne.n	8000e76 <__aeabi_fsub+0x37a>
 8000e74:	e69c      	b.n	8000bb0 <__aeabi_fsub+0xb4>
 8000e76:	4461      	add	r1, ip
 8000e78:	0849      	lsrs	r1, r1, #1
 8000e7a:	074a      	lsls	r2, r1, #29
 8000e7c:	d049      	beq.n	8000f12 <__aeabi_fsub+0x416>
 8000e7e:	220f      	movs	r2, #15
 8000e80:	400a      	ands	r2, r1
 8000e82:	2a04      	cmp	r2, #4
 8000e84:	d045      	beq.n	8000f12 <__aeabi_fsub+0x416>
 8000e86:	1d0a      	adds	r2, r1, #4
 8000e88:	4694      	mov	ip, r2
 8000e8a:	e6ad      	b.n	8000be8 <__aeabi_fsub+0xec>
 8000e8c:	2d00      	cmp	r5, #0
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_fsub+0x396>
 8000e90:	e776      	b.n	8000d80 <__aeabi_fsub+0x284>
 8000e92:	e68d      	b.n	8000bb0 <__aeabi_fsub+0xb4>
 8000e94:	0034      	movs	r4, r6
 8000e96:	20ff      	movs	r0, #255	@ 0xff
 8000e98:	2200      	movs	r2, #0
 8000e9a:	e68b      	b.n	8000bb4 <__aeabi_fsub+0xb8>
 8000e9c:	4663      	mov	r3, ip
 8000e9e:	2401      	movs	r4, #1
 8000ea0:	1acf      	subs	r7, r1, r3
 8000ea2:	4034      	ands	r4, r6
 8000ea4:	e664      	b.n	8000b70 <__aeabi_fsub+0x74>
 8000ea6:	4461      	add	r1, ip
 8000ea8:	014b      	lsls	r3, r1, #5
 8000eaa:	d56d      	bpl.n	8000f88 <__aeabi_fsub+0x48c>
 8000eac:	0848      	lsrs	r0, r1, #1
 8000eae:	4944      	ldr	r1, [pc, #272]	@ (8000fc0 <__aeabi_fsub+0x4c4>)
 8000eb0:	4001      	ands	r1, r0
 8000eb2:	0743      	lsls	r3, r0, #29
 8000eb4:	d02c      	beq.n	8000f10 <__aeabi_fsub+0x414>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4003      	ands	r3, r0
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d028      	beq.n	8000f10 <__aeabi_fsub+0x414>
 8000ebe:	1d0b      	adds	r3, r1, #4
 8000ec0:	469c      	mov	ip, r3
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	e690      	b.n	8000be8 <__aeabi_fsub+0xec>
 8000ec6:	2900      	cmp	r1, #0
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x3d0>
 8000eca:	e72b      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000ecc:	2380      	movs	r3, #128	@ 0x80
 8000ece:	03db      	lsls	r3, r3, #15
 8000ed0:	429f      	cmp	r7, r3
 8000ed2:	d200      	bcs.n	8000ed6 <__aeabi_fsub+0x3da>
 8000ed4:	e726      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000ed6:	4298      	cmp	r0, r3
 8000ed8:	d300      	bcc.n	8000edc <__aeabi_fsub+0x3e0>
 8000eda:	e723      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000edc:	2401      	movs	r4, #1
 8000ede:	4034      	ands	r4, r6
 8000ee0:	0007      	movs	r7, r0
 8000ee2:	e71f      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000ee4:	0034      	movs	r4, r6
 8000ee6:	468c      	mov	ip, r1
 8000ee8:	e67e      	b.n	8000be8 <__aeabi_fsub+0xec>
 8000eea:	2301      	movs	r3, #1
 8000eec:	08cf      	lsrs	r7, r1, #3
 8000eee:	e680      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e67e      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000ef4:	2020      	movs	r0, #32
 8000ef6:	4665      	mov	r5, ip
 8000ef8:	1b80      	subs	r0, r0, r6
 8000efa:	4085      	lsls	r5, r0
 8000efc:	4663      	mov	r3, ip
 8000efe:	0028      	movs	r0, r5
 8000f00:	40f3      	lsrs	r3, r6
 8000f02:	1e45      	subs	r5, r0, #1
 8000f04:	41a8      	sbcs	r0, r5
 8000f06:	4303      	orrs	r3, r0
 8000f08:	469c      	mov	ip, r3
 8000f0a:	0015      	movs	r5, r2
 8000f0c:	448c      	add	ip, r1
 8000f0e:	e76d      	b.n	8000dec <__aeabi_fsub+0x2f0>
 8000f10:	2302      	movs	r3, #2
 8000f12:	08cf      	lsrs	r7, r1, #3
 8000f14:	e66d      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f16:	1b0f      	subs	r7, r1, r4
 8000f18:	017b      	lsls	r3, r7, #5
 8000f1a:	d528      	bpl.n	8000f6e <__aeabi_fsub+0x472>
 8000f1c:	01bf      	lsls	r7, r7, #6
 8000f1e:	09bf      	lsrs	r7, r7, #6
 8000f20:	0038      	movs	r0, r7
 8000f22:	f000 f905 	bl	8001130 <__clzsi2>
 8000f26:	003b      	movs	r3, r7
 8000f28:	3805      	subs	r0, #5
 8000f2a:	4083      	lsls	r3, r0
 8000f2c:	0034      	movs	r4, r6
 8000f2e:	2501      	movs	r5, #1
 8000f30:	e6ca      	b.n	8000cc8 <__aeabi_fsub+0x1cc>
 8000f32:	2900      	cmp	r1, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x43c>
 8000f36:	e6b5      	b.n	8000ca4 <__aeabi_fsub+0x1a8>
 8000f38:	2401      	movs	r4, #1
 8000f3a:	0007      	movs	r7, r0
 8000f3c:	4034      	ands	r4, r6
 8000f3e:	e658      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f40:	4663      	mov	r3, ip
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d100      	bne.n	8000f48 <__aeabi_fsub+0x44c>
 8000f46:	e6e9      	b.n	8000d1c <__aeabi_fsub+0x220>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_fsub+0x452>
 8000f4c:	e6ea      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000f4e:	2380      	movs	r3, #128	@ 0x80
 8000f50:	03db      	lsls	r3, r3, #15
 8000f52:	429f      	cmp	r7, r3
 8000f54:	d200      	bcs.n	8000f58 <__aeabi_fsub+0x45c>
 8000f56:	e6e5      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000f58:	4298      	cmp	r0, r3
 8000f5a:	d300      	bcc.n	8000f5e <__aeabi_fsub+0x462>
 8000f5c:	e6e2      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000f5e:	0007      	movs	r7, r0
 8000f60:	e6e0      	b.n	8000d24 <__aeabi_fsub+0x228>
 8000f62:	2900      	cmp	r1, #0
 8000f64:	d100      	bne.n	8000f68 <__aeabi_fsub+0x46c>
 8000f66:	e69e      	b.n	8000ca6 <__aeabi_fsub+0x1aa>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	08cf      	lsrs	r7, r1, #3
 8000f6c:	e641      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f6e:	0034      	movs	r4, r6
 8000f70:	2301      	movs	r3, #1
 8000f72:	08ff      	lsrs	r7, r7, #3
 8000f74:	e63d      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f76:	2f00      	cmp	r7, #0
 8000f78:	d100      	bne.n	8000f7c <__aeabi_fsub+0x480>
 8000f7a:	e693      	b.n	8000ca4 <__aeabi_fsub+0x1a8>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	08ff      	lsrs	r7, r7, #3
 8000f80:	e637      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f82:	2300      	movs	r3, #0
 8000f84:	08d7      	lsrs	r7, r2, #3
 8000f86:	e634      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	08cf      	lsrs	r7, r1, #3
 8000f8c:	e631      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000f8e:	2280      	movs	r2, #128	@ 0x80
 8000f90:	000b      	movs	r3, r1
 8000f92:	04d2      	lsls	r2, r2, #19
 8000f94:	2001      	movs	r0, #1
 8000f96:	4013      	ands	r3, r2
 8000f98:	4211      	tst	r1, r2
 8000f9a:	d000      	beq.n	8000f9e <__aeabi_fsub+0x4a2>
 8000f9c:	e6ae      	b.n	8000cfc <__aeabi_fsub+0x200>
 8000f9e:	08cf      	lsrs	r7, r1, #3
 8000fa0:	e627      	b.n	8000bf2 <__aeabi_fsub+0xf6>
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_fsub+0x4ac>
 8000fa6:	e75f      	b.n	8000e68 <__aeabi_fsub+0x36c>
 8000fa8:	1b56      	subs	r6, r2, r5
 8000faa:	2d00      	cmp	r5, #0
 8000fac:	d101      	bne.n	8000fb2 <__aeabi_fsub+0x4b6>
 8000fae:	0033      	movs	r3, r6
 8000fb0:	e6e7      	b.n	8000d82 <__aeabi_fsub+0x286>
 8000fb2:	2380      	movs	r3, #128	@ 0x80
 8000fb4:	4660      	mov	r0, ip
 8000fb6:	04db      	lsls	r3, r3, #19
 8000fb8:	4318      	orrs	r0, r3
 8000fba:	4684      	mov	ip, r0
 8000fbc:	e6eb      	b.n	8000d96 <__aeabi_fsub+0x29a>
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	7dffffff 	.word	0x7dffffff

08000fc4 <__aeabi_f2iz>:
 8000fc4:	0241      	lsls	r1, r0, #9
 8000fc6:	0042      	lsls	r2, r0, #1
 8000fc8:	0fc3      	lsrs	r3, r0, #31
 8000fca:	0a49      	lsrs	r1, r1, #9
 8000fcc:	2000      	movs	r0, #0
 8000fce:	0e12      	lsrs	r2, r2, #24
 8000fd0:	2a7e      	cmp	r2, #126	@ 0x7e
 8000fd2:	dd03      	ble.n	8000fdc <__aeabi_f2iz+0x18>
 8000fd4:	2a9d      	cmp	r2, #157	@ 0x9d
 8000fd6:	dd02      	ble.n	8000fde <__aeabi_f2iz+0x1a>
 8000fd8:	4a09      	ldr	r2, [pc, #36]	@ (8001000 <__aeabi_f2iz+0x3c>)
 8000fda:	1898      	adds	r0, r3, r2
 8000fdc:	4770      	bx	lr
 8000fde:	2080      	movs	r0, #128	@ 0x80
 8000fe0:	0400      	lsls	r0, r0, #16
 8000fe2:	4301      	orrs	r1, r0
 8000fe4:	2a95      	cmp	r2, #149	@ 0x95
 8000fe6:	dc07      	bgt.n	8000ff8 <__aeabi_f2iz+0x34>
 8000fe8:	2096      	movs	r0, #150	@ 0x96
 8000fea:	1a82      	subs	r2, r0, r2
 8000fec:	40d1      	lsrs	r1, r2
 8000fee:	4248      	negs	r0, r1
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1f3      	bne.n	8000fdc <__aeabi_f2iz+0x18>
 8000ff4:	0008      	movs	r0, r1
 8000ff6:	e7f1      	b.n	8000fdc <__aeabi_f2iz+0x18>
 8000ff8:	3a96      	subs	r2, #150	@ 0x96
 8000ffa:	4091      	lsls	r1, r2
 8000ffc:	e7f7      	b.n	8000fee <__aeabi_f2iz+0x2a>
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	7fffffff 	.word	0x7fffffff

08001004 <__aeabi_i2f>:
 8001004:	b570      	push	{r4, r5, r6, lr}
 8001006:	2800      	cmp	r0, #0
 8001008:	d012      	beq.n	8001030 <__aeabi_i2f+0x2c>
 800100a:	17c3      	asrs	r3, r0, #31
 800100c:	18c5      	adds	r5, r0, r3
 800100e:	405d      	eors	r5, r3
 8001010:	0fc4      	lsrs	r4, r0, #31
 8001012:	0028      	movs	r0, r5
 8001014:	f000 f88c 	bl	8001130 <__clzsi2>
 8001018:	239e      	movs	r3, #158	@ 0x9e
 800101a:	1a1b      	subs	r3, r3, r0
 800101c:	2b96      	cmp	r3, #150	@ 0x96
 800101e:	dc0f      	bgt.n	8001040 <__aeabi_i2f+0x3c>
 8001020:	2808      	cmp	r0, #8
 8001022:	d038      	beq.n	8001096 <__aeabi_i2f+0x92>
 8001024:	3808      	subs	r0, #8
 8001026:	4085      	lsls	r5, r0
 8001028:	026d      	lsls	r5, r5, #9
 800102a:	0a6d      	lsrs	r5, r5, #9
 800102c:	b2d8      	uxtb	r0, r3
 800102e:	e002      	b.n	8001036 <__aeabi_i2f+0x32>
 8001030:	2400      	movs	r4, #0
 8001032:	2000      	movs	r0, #0
 8001034:	2500      	movs	r5, #0
 8001036:	05c0      	lsls	r0, r0, #23
 8001038:	4328      	orrs	r0, r5
 800103a:	07e4      	lsls	r4, r4, #31
 800103c:	4320      	orrs	r0, r4
 800103e:	bd70      	pop	{r4, r5, r6, pc}
 8001040:	2b99      	cmp	r3, #153	@ 0x99
 8001042:	dc14      	bgt.n	800106e <__aeabi_i2f+0x6a>
 8001044:	1f42      	subs	r2, r0, #5
 8001046:	4095      	lsls	r5, r2
 8001048:	002a      	movs	r2, r5
 800104a:	4915      	ldr	r1, [pc, #84]	@ (80010a0 <__aeabi_i2f+0x9c>)
 800104c:	4011      	ands	r1, r2
 800104e:	0755      	lsls	r5, r2, #29
 8001050:	d01c      	beq.n	800108c <__aeabi_i2f+0x88>
 8001052:	250f      	movs	r5, #15
 8001054:	402a      	ands	r2, r5
 8001056:	2a04      	cmp	r2, #4
 8001058:	d018      	beq.n	800108c <__aeabi_i2f+0x88>
 800105a:	3104      	adds	r1, #4
 800105c:	08ca      	lsrs	r2, r1, #3
 800105e:	0149      	lsls	r1, r1, #5
 8001060:	d515      	bpl.n	800108e <__aeabi_i2f+0x8a>
 8001062:	239f      	movs	r3, #159	@ 0x9f
 8001064:	0252      	lsls	r2, r2, #9
 8001066:	1a18      	subs	r0, r3, r0
 8001068:	0a55      	lsrs	r5, r2, #9
 800106a:	b2c0      	uxtb	r0, r0
 800106c:	e7e3      	b.n	8001036 <__aeabi_i2f+0x32>
 800106e:	2205      	movs	r2, #5
 8001070:	0029      	movs	r1, r5
 8001072:	1a12      	subs	r2, r2, r0
 8001074:	40d1      	lsrs	r1, r2
 8001076:	0002      	movs	r2, r0
 8001078:	321b      	adds	r2, #27
 800107a:	4095      	lsls	r5, r2
 800107c:	002a      	movs	r2, r5
 800107e:	1e55      	subs	r5, r2, #1
 8001080:	41aa      	sbcs	r2, r5
 8001082:	430a      	orrs	r2, r1
 8001084:	4906      	ldr	r1, [pc, #24]	@ (80010a0 <__aeabi_i2f+0x9c>)
 8001086:	4011      	ands	r1, r2
 8001088:	0755      	lsls	r5, r2, #29
 800108a:	d1e2      	bne.n	8001052 <__aeabi_i2f+0x4e>
 800108c:	08ca      	lsrs	r2, r1, #3
 800108e:	0252      	lsls	r2, r2, #9
 8001090:	0a55      	lsrs	r5, r2, #9
 8001092:	b2d8      	uxtb	r0, r3
 8001094:	e7cf      	b.n	8001036 <__aeabi_i2f+0x32>
 8001096:	026d      	lsls	r5, r5, #9
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	308e      	adds	r0, #142	@ 0x8e
 800109c:	e7cb      	b.n	8001036 <__aeabi_i2f+0x32>
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	fbffffff 	.word	0xfbffffff

080010a4 <__aeabi_ui2f>:
 80010a4:	b510      	push	{r4, lr}
 80010a6:	1e04      	subs	r4, r0, #0
 80010a8:	d00d      	beq.n	80010c6 <__aeabi_ui2f+0x22>
 80010aa:	f000 f841 	bl	8001130 <__clzsi2>
 80010ae:	239e      	movs	r3, #158	@ 0x9e
 80010b0:	1a1b      	subs	r3, r3, r0
 80010b2:	2b96      	cmp	r3, #150	@ 0x96
 80010b4:	dc0c      	bgt.n	80010d0 <__aeabi_ui2f+0x2c>
 80010b6:	2808      	cmp	r0, #8
 80010b8:	d034      	beq.n	8001124 <__aeabi_ui2f+0x80>
 80010ba:	3808      	subs	r0, #8
 80010bc:	4084      	lsls	r4, r0
 80010be:	0264      	lsls	r4, r4, #9
 80010c0:	0a64      	lsrs	r4, r4, #9
 80010c2:	b2d8      	uxtb	r0, r3
 80010c4:	e001      	b.n	80010ca <__aeabi_ui2f+0x26>
 80010c6:	2000      	movs	r0, #0
 80010c8:	2400      	movs	r4, #0
 80010ca:	05c0      	lsls	r0, r0, #23
 80010cc:	4320      	orrs	r0, r4
 80010ce:	bd10      	pop	{r4, pc}
 80010d0:	2b99      	cmp	r3, #153	@ 0x99
 80010d2:	dc13      	bgt.n	80010fc <__aeabi_ui2f+0x58>
 80010d4:	1f42      	subs	r2, r0, #5
 80010d6:	4094      	lsls	r4, r2
 80010d8:	4a14      	ldr	r2, [pc, #80]	@ (800112c <__aeabi_ui2f+0x88>)
 80010da:	4022      	ands	r2, r4
 80010dc:	0761      	lsls	r1, r4, #29
 80010de:	d01c      	beq.n	800111a <__aeabi_ui2f+0x76>
 80010e0:	210f      	movs	r1, #15
 80010e2:	4021      	ands	r1, r4
 80010e4:	2904      	cmp	r1, #4
 80010e6:	d018      	beq.n	800111a <__aeabi_ui2f+0x76>
 80010e8:	3204      	adds	r2, #4
 80010ea:	08d4      	lsrs	r4, r2, #3
 80010ec:	0152      	lsls	r2, r2, #5
 80010ee:	d515      	bpl.n	800111c <__aeabi_ui2f+0x78>
 80010f0:	239f      	movs	r3, #159	@ 0x9f
 80010f2:	0264      	lsls	r4, r4, #9
 80010f4:	1a18      	subs	r0, r3, r0
 80010f6:	0a64      	lsrs	r4, r4, #9
 80010f8:	b2c0      	uxtb	r0, r0
 80010fa:	e7e6      	b.n	80010ca <__aeabi_ui2f+0x26>
 80010fc:	0002      	movs	r2, r0
 80010fe:	0021      	movs	r1, r4
 8001100:	321b      	adds	r2, #27
 8001102:	4091      	lsls	r1, r2
 8001104:	000a      	movs	r2, r1
 8001106:	1e51      	subs	r1, r2, #1
 8001108:	418a      	sbcs	r2, r1
 800110a:	2105      	movs	r1, #5
 800110c:	1a09      	subs	r1, r1, r0
 800110e:	40cc      	lsrs	r4, r1
 8001110:	4314      	orrs	r4, r2
 8001112:	4a06      	ldr	r2, [pc, #24]	@ (800112c <__aeabi_ui2f+0x88>)
 8001114:	4022      	ands	r2, r4
 8001116:	0761      	lsls	r1, r4, #29
 8001118:	d1e2      	bne.n	80010e0 <__aeabi_ui2f+0x3c>
 800111a:	08d4      	lsrs	r4, r2, #3
 800111c:	0264      	lsls	r4, r4, #9
 800111e:	0a64      	lsrs	r4, r4, #9
 8001120:	b2d8      	uxtb	r0, r3
 8001122:	e7d2      	b.n	80010ca <__aeabi_ui2f+0x26>
 8001124:	0264      	lsls	r4, r4, #9
 8001126:	0a64      	lsrs	r4, r4, #9
 8001128:	308e      	adds	r0, #142	@ 0x8e
 800112a:	e7ce      	b.n	80010ca <__aeabi_ui2f+0x26>
 800112c:	fbffffff 	.word	0xfbffffff

08001130 <__clzsi2>:
 8001130:	211c      	movs	r1, #28
 8001132:	2301      	movs	r3, #1
 8001134:	041b      	lsls	r3, r3, #16
 8001136:	4298      	cmp	r0, r3
 8001138:	d301      	bcc.n	800113e <__clzsi2+0xe>
 800113a:	0c00      	lsrs	r0, r0, #16
 800113c:	3910      	subs	r1, #16
 800113e:	0a1b      	lsrs	r3, r3, #8
 8001140:	4298      	cmp	r0, r3
 8001142:	d301      	bcc.n	8001148 <__clzsi2+0x18>
 8001144:	0a00      	lsrs	r0, r0, #8
 8001146:	3908      	subs	r1, #8
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	4298      	cmp	r0, r3
 800114c:	d301      	bcc.n	8001152 <__clzsi2+0x22>
 800114e:	0900      	lsrs	r0, r0, #4
 8001150:	3904      	subs	r1, #4
 8001152:	a202      	add	r2, pc, #8	@ (adr r2, 800115c <__clzsi2+0x2c>)
 8001154:	5c10      	ldrb	r0, [r2, r0]
 8001156:	1840      	adds	r0, r0, r1
 8001158:	4770      	bx	lr
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	02020304 	.word	0x02020304
 8001160:	01010101 	.word	0x01010101
	...

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116e:	b0a7      	sub	sp, #156	@ 0x9c
 8001170:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001172:	f001 f9e7 	bl	8002544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001176:	f000 f9ff 	bl	8001578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117a:	f000 fbaf 	bl	80018dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800117e:	f000 fb7d 	bl	800187c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001182:	f000 fab3 	bl	80016ec <MX_I2C1_Init>
  MX_TIM3_Init();
 8001186:	f000 faf1 	bl	800176c <MX_TIM3_Init>
  MX_ADC_Init();
 800118a:	f000 fa53 	bl	8001634 <MX_ADC_Init>
  MX_TIM14_Init();
 800118e:	f000 fb4f 	bl	8001830 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  ////////////////////////////////////////////////////

  //timer 14 is used for ADS
  HAL_TIM_Base_Start_IT(&htim14);
 8001192:	4beb      	ldr	r3, [pc, #940]	@ (8001540 <main+0x3d4>)
 8001194:	0018      	movs	r0, r3
 8001196:	f004 f963 	bl	8005460 <HAL_TIM_Base_Start_IT>


  // ADC channel 7

  HAL_ADC_Start(&hadc);
 800119a:	4bea      	ldr	r3, [pc, #936]	@ (8001544 <main+0x3d8>)
 800119c:	0018      	movs	r0, r3
 800119e:	f001 fb99 	bl	80028d4 <HAL_ADC_Start>
  adc_ready = false;
 80011a2:	4be9      	ldr	r3, [pc, #932]	@ (8001548 <main+0x3dc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
  uint16_t adc_index = 0;
 80011a8:	2376      	movs	r3, #118	@ 0x76
 80011aa:	2118      	movs	r1, #24
 80011ac:	185b      	adds	r3, r3, r1
 80011ae:	19db      	adds	r3, r3, r7
 80011b0:	2200      	movs	r2, #0
 80011b2:	801a      	strh	r2, [r3, #0]
  uint32_t adc_samples[adc_sample_no];
 80011b4:	4be5      	ldr	r3, [pc, #916]	@ (800154c <main+0x3e0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	001a      	movs	r2, r3
 80011ba:	3a01      	subs	r2, #1
 80011bc:	2084      	movs	r0, #132	@ 0x84
 80011be:	1838      	adds	r0, r7, r0
 80011c0:	6002      	str	r2, [r0, #0]
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	2200      	movs	r2, #0
 80011c6:	60fa      	str	r2, [r7, #12]
 80011c8:	68b8      	ldr	r0, [r7, #8]
 80011ca:	68f9      	ldr	r1, [r7, #12]
 80011cc:	0002      	movs	r2, r0
 80011ce:	0ed2      	lsrs	r2, r2, #27
 80011d0:	000e      	movs	r6, r1
 80011d2:	0176      	lsls	r6, r6, #5
 80011d4:	617e      	str	r6, [r7, #20]
 80011d6:	697e      	ldr	r6, [r7, #20]
 80011d8:	4316      	orrs	r6, r2
 80011da:	617e      	str	r6, [r7, #20]
 80011dc:	0002      	movs	r2, r0
 80011de:	0152      	lsls	r2, r2, #5
 80011e0:	613a      	str	r2, [r7, #16]
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	2200      	movs	r2, #0
 80011e6:	607a      	str	r2, [r7, #4]
 80011e8:	6838      	ldr	r0, [r7, #0]
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	0002      	movs	r2, r0
 80011ee:	0ed2      	lsrs	r2, r2, #27
 80011f0:	000e      	movs	r6, r1
 80011f2:	0175      	lsls	r5, r6, #5
 80011f4:	4315      	orrs	r5, r2
 80011f6:	0002      	movs	r2, r0
 80011f8:	0154      	lsls	r4, r2, #5
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	3307      	adds	r3, #7
 80011fe:	08db      	lsrs	r3, r3, #3
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	466a      	mov	r2, sp
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	469d      	mov	sp, r3
 8001208:	ab02      	add	r3, sp, #8
 800120a:	3303      	adds	r3, #3
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	2280      	movs	r2, #128	@ 0x80
 8001212:	18ba      	adds	r2, r7, r2
 8001214:	6013      	str	r3, [r2, #0]

  //initial set temp
  i = 18;
 8001216:	4bce      	ldr	r3, [pc, #824]	@ (8001550 <main+0x3e4>)
 8001218:	2212      	movs	r2, #18
 800121a:	601a      	str	r2, [r3, #0]

  //temp text out
  char temp_set_text[15];
  memset(temp_set_text, 0x00, 15);
 800121c:	2344      	movs	r3, #68	@ 0x44
 800121e:	2418      	movs	r4, #24
 8001220:	191b      	adds	r3, r3, r4
 8001222:	19db      	adds	r3, r3, r7
 8001224:	220f      	movs	r2, #15
 8001226:	2100      	movs	r1, #0
 8001228:	0018      	movs	r0, r3
 800122a:	f005 fb93 	bl	8006954 <memset>

  //temp variables
  uint8_t tmp102_addr = (0x48 << 1);
 800122e:	2367      	movs	r3, #103	@ 0x67
 8001230:	0021      	movs	r1, r4
 8001232:	185b      	adds	r3, r3, r1
 8001234:	19db      	adds	r3, r3, r7
 8001236:	2290      	movs	r2, #144	@ 0x90
 8001238:	701a      	strb	r2, [r3, #0]
  uint8_t receive_buffer[3];
  char temp_out_buffer[22];
  memset(temp_out_buffer, 0x00, 22);
 800123a:	2328      	movs	r3, #40	@ 0x28
 800123c:	185b      	adds	r3, r3, r1
 800123e:	19db      	adds	r3, r3, r7
 8001240:	2216      	movs	r2, #22
 8001242:	2100      	movs	r1, #0
 8001244:	0018      	movs	r0, r3
 8001246:	f005 fb85 	bl	8006954 <memset>
  int scaled;


  //timer 3
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800124a:	4bc2      	ldr	r3, [pc, #776]	@ (8001554 <main+0x3e8>)
 800124c:	2108      	movs	r1, #8
 800124e:	0018      	movs	r0, r3
 8001250:	f004 f9a2 	bl	8005598 <HAL_TIM_PWM_Start>

  //oled
  ssd1306_Init();
 8001254:	f001 f822 	bl	800229c <ssd1306_Init>
  clear_oled();
 8001258:	f000 fee1 	bl	800201e <clear_oled>
  HAL_ADCEx_Calibration_Start(&hadc);
 800125c:	4bb9      	ldr	r3, [pc, #740]	@ (8001544 <main+0x3d8>)
 800125e:	0018      	movs	r0, r3
 8001260:	f001 fdc2 	bl	8002de8 <HAL_ADCEx_Calibration_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //get temperature from TMP102
	  if((HAL_I2C_IsDeviceReady(&hi2c1, tmp102_addr, 1, 10)) == HAL_OK){
 8001264:	2467      	movs	r4, #103	@ 0x67
 8001266:	2518      	movs	r5, #24
 8001268:	1963      	adds	r3, r4, r5
 800126a:	19db      	adds	r3, r3, r7
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	b299      	uxth	r1, r3
 8001270:	48b9      	ldr	r0, [pc, #740]	@ (8001558 <main+0x3ec>)
 8001272:	230a      	movs	r3, #10
 8001274:	2201      	movs	r2, #1
 8001276:	f002 fdf7 	bl	8003e68 <HAL_I2C_IsDeviceReady>
 800127a:	1e03      	subs	r3, r0, #0
 800127c:	d000      	beq.n	8001280 <main+0x114>
 800127e:	e08b      	b.n	8001398 <main+0x22c>
		  receive_buffer[0] = 0x00;
 8001280:	2040      	movs	r0, #64	@ 0x40
 8001282:	0029      	movs	r1, r5
 8001284:	1843      	adds	r3, r0, r1
 8001286:	19db      	adds	r3, r3, r7
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
		  HAL_I2C_Master_Transmit(&hi2c1, tmp102_addr, receive_buffer, 1, 20);
 800128c:	0025      	movs	r5, r4
 800128e:	000a      	movs	r2, r1
 8001290:	18a3      	adds	r3, r4, r2
 8001292:	19db      	adds	r3, r3, r7
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b299      	uxth	r1, r3
 8001298:	0004      	movs	r4, r0
 800129a:	0016      	movs	r6, r2
 800129c:	1883      	adds	r3, r0, r2
 800129e:	19da      	adds	r2, r3, r7
 80012a0:	48ad      	ldr	r0, [pc, #692]	@ (8001558 <main+0x3ec>)
 80012a2:	2314      	movs	r3, #20
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	f002 fa7e 	bl	80037a8 <HAL_I2C_Master_Transmit>
		  HAL_I2C_Master_Receive(&hi2c1, tmp102_addr, receive_buffer, 2, 20);
 80012ac:	0032      	movs	r2, r6
 80012ae:	18ab      	adds	r3, r5, r2
 80012b0:	19db      	adds	r3, r3, r7
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b299      	uxth	r1, r3
 80012b6:	0015      	movs	r5, r2
 80012b8:	18a3      	adds	r3, r4, r2
 80012ba:	19da      	adds	r2, r3, r7
 80012bc:	48a6      	ldr	r0, [pc, #664]	@ (8001558 <main+0x3ec>)
 80012be:	2314      	movs	r3, #20
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2302      	movs	r3, #2
 80012c4:	f002 fb9a 	bl	80039fc <HAL_I2C_Master_Receive>
		    int16_t raw = ((receive_buffer[0] << 4) | (receive_buffer[1] >> 4));
 80012c8:	002a      	movs	r2, r5
 80012ca:	18a3      	adds	r3, r4, r2
 80012cc:	19db      	adds	r3, r3, r7
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b21b      	sxth	r3, r3
 80012d2:	011b      	lsls	r3, r3, #4
 80012d4:	b219      	sxth	r1, r3
 80012d6:	0015      	movs	r5, r2
 80012d8:	18a3      	adds	r3, r4, r2
 80012da:	19db      	adds	r3, r3, r7
 80012dc:	785b      	ldrb	r3, [r3, #1]
 80012de:	091b      	lsrs	r3, r3, #4
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	b21a      	sxth	r2, r3
 80012e4:	2064      	movs	r0, #100	@ 0x64
 80012e6:	1943      	adds	r3, r0, r5
 80012e8:	19db      	adds	r3, r3, r7
 80012ea:	430a      	orrs	r2, r1
 80012ec:	801a      	strh	r2, [r3, #0]
		    raw = (int16_t)(raw << 4) >> 4;  // sign-extend 12-bit value
 80012ee:	0001      	movs	r1, r0
 80012f0:	194b      	adds	r3, r1, r5
 80012f2:	19db      	adds	r3, r3, r7
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	194b      	adds	r3, r1, r5
 80012fc:	19db      	adds	r3, r3, r7
 80012fe:	1112      	asrs	r2, r2, #4
 8001300:	801a      	strh	r2, [r3, #0]

		    float temp = raw * 0.0625f;
 8001302:	002e      	movs	r6, r5
 8001304:	194b      	adds	r3, r1, r5
 8001306:	19db      	adds	r3, r3, r7
 8001308:	2200      	movs	r2, #0
 800130a:	5e9b      	ldrsh	r3, [r3, r2]
 800130c:	0018      	movs	r0, r3
 800130e:	f7ff fe79 	bl	8001004 <__aeabi_i2f>
 8001312:	1c03      	adds	r3, r0, #0
 8001314:	21f6      	movs	r1, #246	@ 0xf6
 8001316:	0589      	lsls	r1, r1, #22
 8001318:	1c18      	adds	r0, r3, #0
 800131a:	f7ff fa95 	bl	8000848 <__aeabi_fmul>
 800131e:	1c03      	adds	r3, r0, #0
 8001320:	67bb      	str	r3, [r7, #120]	@ 0x78
		    scaled = (int)(temp * 100);
 8001322:	498e      	ldr	r1, [pc, #568]	@ (800155c <main+0x3f0>)
 8001324:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001326:	f7ff fa8f 	bl	8000848 <__aeabi_fmul>
 800132a:	1c03      	adds	r3, r0, #0
 800132c:	1c18      	adds	r0, r3, #0
 800132e:	f7ff fe49 	bl	8000fc4 <__aeabi_f2iz>
 8001332:	0003      	movs	r3, r0
 8001334:	2588      	movs	r5, #136	@ 0x88
 8001336:	197a      	adds	r2, r7, r5
 8001338:	6013      	str	r3, [r2, #0]
		    sprintf(temp_out_buffer, "TMP102:%d.%02d C", scaled / 100, abs(scaled % 100));
 800133a:	197b      	adds	r3, r7, r5
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2164      	movs	r1, #100	@ 0x64
 8001340:	0018      	movs	r0, r3
 8001342:	f7fe ff75 	bl	8000230 <__divsi3>
 8001346:	0003      	movs	r3, r0
 8001348:	001c      	movs	r4, r3
 800134a:	197b      	adds	r3, r7, r5
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2164      	movs	r1, #100	@ 0x64
 8001350:	0018      	movs	r0, r3
 8001352:	f7ff f853 	bl	80003fc <__aeabi_idivmod>
 8001356:	000b      	movs	r3, r1
 8001358:	17da      	asrs	r2, r3, #31
 800135a:	189b      	adds	r3, r3, r2
 800135c:	4053      	eors	r3, r2
 800135e:	4980      	ldr	r1, [pc, #512]	@ (8001560 <main+0x3f4>)
 8001360:	2528      	movs	r5, #40	@ 0x28
 8001362:	19aa      	adds	r2, r5, r6
 8001364:	19d0      	adds	r0, r2, r7
 8001366:	0022      	movs	r2, r4
 8001368:	f005 fac0 	bl	80068ec <siprintf>
		    send_strXY(temp_out_buffer, 0, 0, 22);
 800136c:	19ab      	adds	r3, r5, r6
 800136e:	19d8      	adds	r0, r3, r7
 8001370:	2316      	movs	r3, #22
 8001372:	2200      	movs	r2, #0
 8001374:	2100      	movs	r1, #0
 8001376:	f000 fe5c 	bl	8002032 <send_strXY>
		    HAL_GPIO_WritePin(TMP_OK_LED_GPIO_Port, TMP_OK_LED_Pin, GPIO_PIN_SET);
 800137a:	4b7a      	ldr	r3, [pc, #488]	@ (8001564 <main+0x3f8>)
 800137c:	2201      	movs	r2, #1
 800137e:	2120      	movs	r1, #32
 8001380:	0018      	movs	r0, r3
 8001382:	f002 f8e7 	bl	8003554 <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(TMP_OFF_LED_GPIO_Port, TMP_OFF_LED_Pin, GPIO_PIN_RESET);
 8001386:	2380      	movs	r3, #128	@ 0x80
 8001388:	0119      	lsls	r1, r3, #4
 800138a:	2390      	movs	r3, #144	@ 0x90
 800138c:	05db      	lsls	r3, r3, #23
 800138e:	2200      	movs	r2, #0
 8001390:	0018      	movs	r0, r3
 8001392:	f002 f8df 	bl	8003554 <HAL_GPIO_WritePin>
 8001396:	e016      	b.n	80013c6 <main+0x25a>
	  }
	  else{
		    HAL_GPIO_WritePin(TMP_OK_LED_GPIO_Port, TMP_OK_LED_Pin, GPIO_PIN_RESET);
 8001398:	4b72      	ldr	r3, [pc, #456]	@ (8001564 <main+0x3f8>)
 800139a:	2200      	movs	r2, #0
 800139c:	2120      	movs	r1, #32
 800139e:	0018      	movs	r0, r3
 80013a0:	f002 f8d8 	bl	8003554 <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(TMP_OFF_LED_GPIO_Port, TMP_OFF_LED_Pin, GPIO_PIN_SET);
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	0119      	lsls	r1, r3, #4
 80013a8:	2390      	movs	r3, #144	@ 0x90
 80013aa:	05db      	lsls	r3, r3, #23
 80013ac:	2201      	movs	r2, #1
 80013ae:	0018      	movs	r0, r3
 80013b0:	f002 f8d0 	bl	8003554 <HAL_GPIO_WritePin>

		    HAL_I2C_DeInit(&hi2c1);
 80013b4:	4b68      	ldr	r3, [pc, #416]	@ (8001558 <main+0x3ec>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f002 f9c6 	bl	8003748 <HAL_I2C_DeInit>
		    //HAL_I2C1
		    HAL_Delay(10);
 80013bc:	200a      	movs	r0, #10
 80013be:	f001 f925 	bl	800260c <HAL_Delay>
		    //HAL_I2C_Init(&hi2c1);
		    MX_I2C1_Init();
 80013c2:	f000 f993 	bl	80016ec <MX_I2C1_Init>

	  }

	  //show set temp
	  sprintf(temp_set_text, "Set temp = %i", i);
 80013c6:	4b62      	ldr	r3, [pc, #392]	@ (8001550 <main+0x3e4>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	4967      	ldr	r1, [pc, #412]	@ (8001568 <main+0x3fc>)
 80013cc:	2444      	movs	r4, #68	@ 0x44
 80013ce:	2518      	movs	r5, #24
 80013d0:	1963      	adds	r3, r4, r5
 80013d2:	19db      	adds	r3, r3, r7
 80013d4:	0018      	movs	r0, r3
 80013d6:	f005 fa89 	bl	80068ec <siprintf>
	  send_strXY(temp_set_text, 0, 1, 15);
 80013da:	1963      	adds	r3, r4, r5
 80013dc:	19d8      	adds	r0, r3, r7
 80013de:	230f      	movs	r3, #15
 80013e0:	2201      	movs	r2, #1
 80013e2:	2100      	movs	r1, #0
 80013e4:	f000 fe25 	bl	8002032 <send_strXY>

	  //test for alarm
	  if( i > (scaled/100) ){
 80013e8:	2388      	movs	r3, #136	@ 0x88
 80013ea:	18fb      	adds	r3, r7, r3
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2164      	movs	r1, #100	@ 0x64
 80013f0:	0018      	movs	r0, r3
 80013f2:	f7fe ff1d 	bl	8000230 <__divsi3>
 80013f6:	0003      	movs	r3, r0
 80013f8:	001a      	movs	r2, r3
 80013fa:	4b55      	ldr	r3, [pc, #340]	@ (8001550 <main+0x3e4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	da05      	bge.n	800140e <main+0x2a2>
		  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);//start alarm
 8001402:	4b54      	ldr	r3, [pc, #336]	@ (8001554 <main+0x3e8>)
 8001404:	2108      	movs	r1, #8
 8001406:	0018      	movs	r0, r3
 8001408:	f004 f8c6 	bl	8005598 <HAL_TIM_PWM_Start>
 800140c:	e004      	b.n	8001418 <main+0x2ac>
	  }
	  else{
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);//stop alarm
 800140e:	4b51      	ldr	r3, [pc, #324]	@ (8001554 <main+0x3e8>)
 8001410:	2108      	movs	r1, #8
 8001412:	0018      	movs	r0, r3
 8001414:	f004 f96c 	bl	80056f0 <HAL_TIM_PWM_Stop>
	  }


	  // calculate temp from analog temp sensor
	  if(adc_ready == true){
 8001418:	4b4b      	ldr	r3, [pc, #300]	@ (8001548 <main+0x3dc>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d027      	beq.n	8001470 <main+0x304>
			adc_ready = false;
 8001420:	4b49      	ldr	r3, [pc, #292]	@ (8001548 <main+0x3dc>)
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]
			//HAL_I2C_DeInit(&hi2c1); //turn off I2C to reduce noise
			HAL_Delay(200);
 8001426:	20c8      	movs	r0, #200	@ 0xc8
 8001428:	f001 f8f0 	bl	800260c <HAL_Delay>
			HAL_ADC_PollForConversion(&hadc, 10);
 800142c:	4b45      	ldr	r3, [pc, #276]	@ (8001544 <main+0x3d8>)
 800142e:	210a      	movs	r1, #10
 8001430:	0018      	movs	r0, r3
 8001432:	f001 faa3 	bl	800297c <HAL_ADC_PollForConversion>
			adc_samples[adc_index] = HAL_ADC_GetValue(&hadc);
 8001436:	2576      	movs	r5, #118	@ 0x76
 8001438:	2618      	movs	r6, #24
 800143a:	19ab      	adds	r3, r5, r6
 800143c:	19db      	adds	r3, r3, r7
 800143e:	881c      	ldrh	r4, [r3, #0]
 8001440:	4b40      	ldr	r3, [pc, #256]	@ (8001544 <main+0x3d8>)
 8001442:	0018      	movs	r0, r3
 8001444:	f001 fb32 	bl	8002aac <HAL_ADC_GetValue>
 8001448:	0001      	movs	r1, r0
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	18fb      	adds	r3, r7, r3
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	00a2      	lsls	r2, r4, #2
 8001452:	50d1      	str	r1, [r2, r3]
			//HAL_I2C_Init(&hi2c1); //turn on I2C again
			HAL_Delay(5);
 8001454:	2005      	movs	r0, #5
 8001456:	f001 f8d9 	bl	800260c <HAL_Delay>
			adc_index++;
 800145a:	19ab      	adds	r3, r5, r6
 800145c:	19db      	adds	r3, r3, r7
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	19ab      	adds	r3, r5, r6
 8001462:	19db      	adds	r3, r3, r7
 8001464:	3201      	adds	r2, #1
 8001466:	801a      	strh	r2, [r3, #0]
			HAL_ADC_Start(&hadc);
 8001468:	4b36      	ldr	r3, [pc, #216]	@ (8001544 <main+0x3d8>)
 800146a:	0018      	movs	r0, r3
 800146c:	f001 fa32 	bl	80028d4 <HAL_ADC_Start>

	  }
	  if(adc_index == adc_sample_no){
 8001470:	2176      	movs	r1, #118	@ 0x76
 8001472:	2518      	movs	r5, #24
 8001474:	194b      	adds	r3, r1, r5
 8001476:	19db      	adds	r3, r3, r7
 8001478:	881a      	ldrh	r2, [r3, #0]
 800147a:	4b34      	ldr	r3, [pc, #208]	@ (800154c <main+0x3e0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d159      	bne.n	8001536 <main+0x3ca>
		  adc_index = 0;
 8001482:	194b      	adds	r3, r1, r5
 8001484:	19db      	adds	r3, r3, r7
 8001486:	2200      	movs	r2, #0
 8001488:	801a      	strh	r2, [r3, #0]
		  uint32_t average = calc_average(adc_samples);
 800148a:	2380      	movs	r3, #128	@ 0x80
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	0018      	movs	r0, r3
 8001492:	f000 fadf 	bl	8001a54 <calc_average>
 8001496:	0003      	movs	r3, r0
 8001498:	677b      	str	r3, [r7, #116]	@ 0x74
		  //printf("average=%i\n", (int)average);
		  char text_average[20];
		  memset(text_average, 0x00, 20);
 800149a:	2414      	movs	r4, #20
 800149c:	1963      	adds	r3, r4, r5
 800149e:	19db      	adds	r3, r3, r7
 80014a0:	2214      	movs	r2, #20
 80014a2:	2100      	movs	r1, #0
 80014a4:	0018      	movs	r0, r3
 80014a6:	f005 fa55 	bl	8006954 <memset>
		  float voltage = adc_to_voltage(average)*1000;
 80014aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014ac:	0018      	movs	r0, r3
 80014ae:	f000 fab3 	bl	8001a18 <adc_to_voltage>
 80014b2:	1c03      	adds	r3, r0, #0
 80014b4:	492d      	ldr	r1, [pc, #180]	@ (800156c <main+0x400>)
 80014b6:	1c18      	adds	r0, r3, #0
 80014b8:	f7ff f9c6 	bl	8000848 <__aeabi_fmul>
 80014bc:	1c03      	adds	r3, r0, #0
 80014be:	673b      	str	r3, [r7, #112]	@ 0x70
		  sprintf(text_average, "TMP36 voltage:%lu\n", (uint32_t)voltage);
 80014c0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80014c2:	f7fe ffdb 	bl	800047c <__aeabi_f2uiz>
 80014c6:	0002      	movs	r2, r0
 80014c8:	4929      	ldr	r1, [pc, #164]	@ (8001570 <main+0x404>)
 80014ca:	1963      	adds	r3, r4, r5
 80014cc:	19db      	adds	r3, r3, r7
 80014ce:	0018      	movs	r0, r3
 80014d0:	f005 fa0c 	bl	80068ec <siprintf>
		  //HAL_UART_Transmit(&huart2, (uint8_t*)text_average, 10, 10);
		  send_strXY(text_average, 0, 4, 20);
 80014d4:	1963      	adds	r3, r4, r5
 80014d6:	19d8      	adds	r0, r3, r7
 80014d8:	2314      	movs	r3, #20
 80014da:	2204      	movs	r2, #4
 80014dc:	2100      	movs	r1, #0
 80014de:	f000 fda8 	bl	8002032 <send_strXY>

		  char text_tmp36_tmp[20];
		  memset(text_tmp36_tmp, 0x00, 20);
 80014e2:	197b      	adds	r3, r7, r5
 80014e4:	2214      	movs	r2, #20
 80014e6:	2100      	movs	r1, #0
 80014e8:	0018      	movs	r0, r3
 80014ea:	f005 fa33 	bl	8006954 <memset>
		  int32_t cdeg = tmp36_cdeg_from_mV((uint32_t)voltage);
 80014ee:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80014f0:	f7fe ffc4 	bl	800047c <__aeabi_f2uiz>
 80014f4:	0003      	movs	r3, r0
 80014f6:	0018      	movs	r0, r3
 80014f8:	f000 fa7e 	bl	80019f8 <tmp36_cdeg_from_mV>
 80014fc:	0003      	movs	r3, r0
 80014fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
		  sprintf(text_tmp36_tmp, "TMP36: %ld.%02ld", cdeg/100, labs(cdeg%100));
 8001500:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001502:	2164      	movs	r1, #100	@ 0x64
 8001504:	0018      	movs	r0, r3
 8001506:	f7fe fe93 	bl	8000230 <__divsi3>
 800150a:	0003      	movs	r3, r0
 800150c:	001c      	movs	r4, r3
 800150e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001510:	2164      	movs	r1, #100	@ 0x64
 8001512:	0018      	movs	r0, r3
 8001514:	f7fe ff72 	bl	80003fc <__aeabi_idivmod>
 8001518:	000b      	movs	r3, r1
 800151a:	17da      	asrs	r2, r3, #31
 800151c:	189b      	adds	r3, r3, r2
 800151e:	4053      	eors	r3, r2
 8001520:	4914      	ldr	r1, [pc, #80]	@ (8001574 <main+0x408>)
 8001522:	1978      	adds	r0, r7, r5
 8001524:	0022      	movs	r2, r4
 8001526:	f005 f9e1 	bl	80068ec <siprintf>
		  send_strXY(text_tmp36_tmp, 0, 5, 20);
 800152a:	1978      	adds	r0, r7, r5
 800152c:	2314      	movs	r3, #20
 800152e:	2205      	movs	r2, #5
 8001530:	2100      	movs	r1, #0
 8001532:	f000 fd7e 	bl	8002032 <send_strXY>

	  }

	  HAL_Delay(5);
 8001536:	2005      	movs	r0, #5
 8001538:	f001 f868 	bl	800260c <HAL_Delay>
	  if((HAL_I2C_IsDeviceReady(&hi2c1, tmp102_addr, 1, 10)) == HAL_OK){
 800153c:	e692      	b.n	8001264 <main+0xf8>
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	20000158 	.word	0x20000158
 8001544:	2000007c 	.word	0x2000007c
 8001548:	20000234 	.word	0x20000234
 800154c:	20000000 	.word	0x20000000
 8001550:	20000228 	.word	0x20000228
 8001554:	20000110 	.word	0x20000110
 8001558:	200000bc 	.word	0x200000bc
 800155c:	42c80000 	.word	0x42c80000
 8001560:	08007240 	.word	0x08007240
 8001564:	48000400 	.word	0x48000400
 8001568:	08007254 	.word	0x08007254
 800156c:	447a0000 	.word	0x447a0000
 8001570:	08007264 	.word	0x08007264
 8001574:	08007278 	.word	0x08007278

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b099      	sub	sp, #100	@ 0x64
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	242c      	movs	r4, #44	@ 0x2c
 8001580:	193b      	adds	r3, r7, r4
 8001582:	0018      	movs	r0, r3
 8001584:	2334      	movs	r3, #52	@ 0x34
 8001586:	001a      	movs	r2, r3
 8001588:	2100      	movs	r1, #0
 800158a:	f005 f9e3 	bl	8006954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158e:	231c      	movs	r3, #28
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	0018      	movs	r0, r3
 8001594:	2310      	movs	r3, #16
 8001596:	001a      	movs	r2, r3
 8001598:	2100      	movs	r1, #0
 800159a:	f005 f9db 	bl	8006954 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	0018      	movs	r0, r3
 80015a2:	2318      	movs	r3, #24
 80015a4:	001a      	movs	r2, r3
 80015a6:	2100      	movs	r1, #0
 80015a8:	f005 f9d4 	bl	8006954 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80015ac:	0021      	movs	r1, r4
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	2212      	movs	r2, #18
 80015b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b4:	187b      	adds	r3, r7, r1
 80015b6:	2201      	movs	r2, #1
 80015b8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80015ba:	187b      	adds	r3, r7, r1
 80015bc:	2201      	movs	r2, #1
 80015be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c0:	187b      	adds	r3, r7, r1
 80015c2:	2210      	movs	r2, #16
 80015c4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80015c6:	187b      	adds	r3, r7, r1
 80015c8:	2210      	movs	r2, #16
 80015ca:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015cc:	187b      	adds	r3, r7, r1
 80015ce:	2200      	movs	r2, #0
 80015d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d2:	187b      	adds	r3, r7, r1
 80015d4:	0018      	movs	r0, r3
 80015d6:	f003 f913 	bl	8004800 <HAL_RCC_OscConfig>
 80015da:	1e03      	subs	r3, r0, #0
 80015dc:	d001      	beq.n	80015e2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80015de:	f000 fab5 	bl	8001b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e2:	211c      	movs	r1, #28
 80015e4:	187b      	adds	r3, r7, r1
 80015e6:	2207      	movs	r2, #7
 80015e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015ea:	187b      	adds	r3, r7, r1
 80015ec:	2200      	movs	r2, #0
 80015ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f0:	187b      	adds	r3, r7, r1
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	2200      	movs	r2, #0
 80015fa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	2100      	movs	r1, #0
 8001600:	0018      	movs	r0, r3
 8001602:	f003 fc83 	bl	8004f0c <HAL_RCC_ClockConfig>
 8001606:	1e03      	subs	r3, r0, #0
 8001608:	d001      	beq.n	800160e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800160a:	f000 fa9f 	bl	8001b4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	2220      	movs	r2, #32
 8001612:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	0018      	movs	r0, r3
 800161e:	f003 fde1 	bl	80051e4 <HAL_RCCEx_PeriphCLKConfig>
 8001622:	1e03      	subs	r3, r0, #0
 8001624:	d001      	beq.n	800162a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001626:	f000 fa91 	bl	8001b4c <Error_Handler>
  }
}
 800162a:	46c0      	nop			@ (mov r8, r8)
 800162c:	46bd      	mov	sp, r7
 800162e:	b019      	add	sp, #100	@ 0x64
 8001630:	bd90      	pop	{r4, r7, pc}
	...

08001634 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	0018      	movs	r0, r3
 800163e:	230c      	movs	r3, #12
 8001640:	001a      	movs	r2, r3
 8001642:	2100      	movs	r1, #0
 8001644:	f005 f986 	bl	8006954 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001648:	4b26      	ldr	r3, [pc, #152]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800164a:	4a27      	ldr	r2, [pc, #156]	@ (80016e8 <MX_ADC_Init+0xb4>)
 800164c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800164e:	4b25      	ldr	r3, [pc, #148]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001650:	2200      	movs	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001654:	4b23      	ldr	r3, [pc, #140]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800165a:	4b22      	ldr	r3, [pc, #136]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001660:	4b20      	ldr	r3, [pc, #128]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001662:	2201      	movs	r2, #1
 8001664:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001666:	4b1f      	ldr	r3, [pc, #124]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001668:	2204      	movs	r2, #4
 800166a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800166c:	4b1d      	ldr	r3, [pc, #116]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800166e:	2200      	movs	r2, #0
 8001670:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001672:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001674:	2200      	movs	r2, #0
 8001676:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001678:	4b1a      	ldr	r3, [pc, #104]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800167a:	2200      	movs	r2, #0
 800167c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800167e:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001680:	2200      	movs	r2, #0
 8001682:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001686:	22c2      	movs	r2, #194	@ 0xc2
 8001688:	32ff      	adds	r2, #255	@ 0xff
 800168a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800168c:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800168e:	2200      	movs	r2, #0
 8001690:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001692:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <MX_ADC_Init+0xb0>)
 8001694:	2224      	movs	r2, #36	@ 0x24
 8001696:	2100      	movs	r1, #0
 8001698:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800169a:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <MX_ADC_Init+0xb0>)
 800169c:	2201      	movs	r2, #1
 800169e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80016a0:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <MX_ADC_Init+0xb0>)
 80016a2:	0018      	movs	r0, r3
 80016a4:	f000 ffd6 	bl	8002654 <HAL_ADC_Init>
 80016a8:	1e03      	subs	r3, r0, #0
 80016aa:	d001      	beq.n	80016b0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80016ac:	f000 fa4e 	bl	8001b4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	2207      	movs	r2, #7
 80016b4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	0152      	lsls	r2, r2, #5
 80016bc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2280      	movs	r2, #128	@ 0x80
 80016c2:	0552      	lsls	r2, r2, #21
 80016c4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016c6:	1d3a      	adds	r2, r7, #4
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_ADC_Init+0xb0>)
 80016ca:	0011      	movs	r1, r2
 80016cc:	0018      	movs	r0, r3
 80016ce:	f001 f9f9 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 80016d2:	1e03      	subs	r3, r0, #0
 80016d4:	d001      	beq.n	80016da <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80016d6:	f000 fa39 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	46bd      	mov	sp, r7
 80016de:	b004      	add	sp, #16
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			@ (mov r8, r8)
 80016e4:	2000007c 	.word	0x2000007c
 80016e8:	40012400 	.word	0x40012400

080016ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001760 <MX_I2C1_Init+0x74>)
 80016f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001764 <MX_I2C1_Init+0x78>)
 80016f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80016f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001760 <MX_I2C1_Init+0x74>)
 80016f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001768 <MX_I2C1_Init+0x7c>)
 80016fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016fc:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <MX_I2C1_Init+0x74>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001702:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001704:	2201      	movs	r2, #1
 8001706:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001708:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <MX_I2C1_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800170e:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001710:	2200      	movs	r2, #0
 8001712:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001714:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001716:	2200      	movs	r2, #0
 8001718:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800171a:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MX_I2C1_Init+0x74>)
 800171c:	2200      	movs	r2, #0
 800171e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001722:	2200      	movs	r2, #0
 8001724:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001726:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001728:	0018      	movs	r0, r3
 800172a:	f001 ff67 	bl	80035fc <HAL_I2C_Init>
 800172e:	1e03      	subs	r3, r0, #0
 8001730:	d001      	beq.n	8001736 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001732:	f000 fa0b 	bl	8001b4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001736:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <MX_I2C1_Init+0x74>)
 8001738:	2100      	movs	r1, #0
 800173a:	0018      	movs	r0, r3
 800173c:	f002 ffc8 	bl	80046d0 <HAL_I2CEx_ConfigAnalogFilter>
 8001740:	1e03      	subs	r3, r0, #0
 8001742:	d001      	beq.n	8001748 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001744:	f000 fa02 	bl	8001b4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <MX_I2C1_Init+0x74>)
 800174a:	2100      	movs	r1, #0
 800174c:	0018      	movs	r0, r3
 800174e:	f003 f80b 	bl	8004768 <HAL_I2CEx_ConfigDigitalFilter>
 8001752:	1e03      	subs	r3, r0, #0
 8001754:	d001      	beq.n	800175a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001756:	f000 f9f9 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200000bc 	.word	0x200000bc
 8001764:	40005400 	.word	0x40005400
 8001768:	00201d2b 	.word	0x00201d2b

0800176c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	@ 0x28
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001772:	2320      	movs	r3, #32
 8001774:	18fb      	adds	r3, r7, r3
 8001776:	0018      	movs	r0, r3
 8001778:	2308      	movs	r3, #8
 800177a:	001a      	movs	r2, r3
 800177c:	2100      	movs	r1, #0
 800177e:	f005 f8e9 	bl	8006954 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	0018      	movs	r0, r3
 8001786:	231c      	movs	r3, #28
 8001788:	001a      	movs	r2, r3
 800178a:	2100      	movs	r1, #0
 800178c:	f005 f8e2 	bl	8006954 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001790:	4b24      	ldr	r3, [pc, #144]	@ (8001824 <MX_TIM3_Init+0xb8>)
 8001792:	4a25      	ldr	r2, [pc, #148]	@ (8001828 <MX_TIM3_Init+0xbc>)
 8001794:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001796:	4b23      	ldr	r3, [pc, #140]	@ (8001824 <MX_TIM3_Init+0xb8>)
 8001798:	2200      	movs	r2, #0
 800179a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800179c:	4b21      	ldr	r3, [pc, #132]	@ (8001824 <MX_TIM3_Init+0xb8>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999-1;
 80017a2:	4b20      	ldr	r3, [pc, #128]	@ (8001824 <MX_TIM3_Init+0xb8>)
 80017a4:	4a21      	ldr	r2, [pc, #132]	@ (800182c <MX_TIM3_Init+0xc0>)
 80017a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001824 <MX_TIM3_Init+0xb8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001824 <MX_TIM3_Init+0xb8>)
 80017b0:	2280      	movs	r2, #128	@ 0x80
 80017b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <MX_TIM3_Init+0xb8>)
 80017b6:	0018      	movs	r0, r3
 80017b8:	f003 fe9e 	bl	80054f8 <HAL_TIM_PWM_Init>
 80017bc:	1e03      	subs	r3, r0, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80017c0:	f000 f9c4 	bl	8001b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c4:	2120      	movs	r1, #32
 80017c6:	187b      	adds	r3, r7, r1
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017cc:	187b      	adds	r3, r7, r1
 80017ce:	2200      	movs	r2, #0
 80017d0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017d2:	187a      	adds	r2, r7, r1
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <MX_TIM3_Init+0xb8>)
 80017d6:	0011      	movs	r1, r2
 80017d8:	0018      	movs	r0, r3
 80017da:	f004 fc5b 	bl	8006094 <HAL_TIMEx_MasterConfigSynchronization>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80017e2:	f000 f9b3 	bl	8001b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	2260      	movs	r2, #96	@ 0x60
 80017ea:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1000;
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	22fa      	movs	r2, #250	@ 0xfa
 80017f0:	0092      	lsls	r2, r2, #2
 80017f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001800:	1d39      	adds	r1, r7, #4
 8001802:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <MX_TIM3_Init+0xb8>)
 8001804:	2208      	movs	r2, #8
 8001806:	0018      	movs	r0, r3
 8001808:	f004 f8d6 	bl	80059b8 <HAL_TIM_PWM_ConfigChannel>
 800180c:	1e03      	subs	r3, r0, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8001810:	f000 f99c 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001814:	4b03      	ldr	r3, [pc, #12]	@ (8001824 <MX_TIM3_Init+0xb8>)
 8001816:	0018      	movs	r0, r3
 8001818:	f000 fac6 	bl	8001da8 <HAL_TIM_MspPostInit>

}
 800181c:	46c0      	nop			@ (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	b00a      	add	sp, #40	@ 0x28
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000110 	.word	0x20000110
 8001828:	40000400 	.word	0x40000400
 800182c:	000007ce 	.word	0x000007ce

08001830 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001834:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <MX_TIM14_Init+0x40>)
 8001836:	4a0f      	ldr	r2, [pc, #60]	@ (8001874 <MX_TIM14_Init+0x44>)
 8001838:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8000-1;
 800183a:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <MX_TIM14_Init+0x40>)
 800183c:	4a0e      	ldr	r2, [pc, #56]	@ (8001878 <MX_TIM14_Init+0x48>)
 800183e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <MX_TIM14_Init+0x40>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 125-1;
 8001846:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <MX_TIM14_Init+0x40>)
 8001848:	227c      	movs	r2, #124	@ 0x7c
 800184a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <MX_TIM14_Init+0x40>)
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <MX_TIM14_Init+0x40>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <MX_TIM14_Init+0x40>)
 800185a:	0018      	movs	r0, r3
 800185c:	f003 fdb0 	bl	80053c0 <HAL_TIM_Base_Init>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8001864:	f000 f972 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001868:	46c0      	nop			@ (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	20000158 	.word	0x20000158
 8001874:	40002000 	.word	0x40002000
 8001878:	00001f3f 	.word	0x00001f3f

0800187c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001880:	4b14      	ldr	r3, [pc, #80]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 8001882:	4a15      	ldr	r2, [pc, #84]	@ (80018d8 <MX_USART2_UART_Init+0x5c>)
 8001884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001886:	4b13      	ldr	r3, [pc, #76]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 8001888:	22e1      	movs	r2, #225	@ 0xe1
 800188a:	0252      	lsls	r2, r2, #9
 800188c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800188e:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001894:	4b0f      	ldr	r3, [pc, #60]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018a2:	220c      	movs	r2, #12
 80018a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ac:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018be:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <MX_USART2_UART_Init+0x58>)
 80018c0:	0018      	movs	r0, r3
 80018c2:	f004 fc4f 	bl	8006164 <HAL_UART_Init>
 80018c6:	1e03      	subs	r3, r0, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018ca:	f000 f93f 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ce:	46c0      	nop			@ (mov r8, r8)
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200001a0 	.word	0x200001a0
 80018d8:	40004400 	.word	0x40004400

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b089      	sub	sp, #36	@ 0x24
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	240c      	movs	r4, #12
 80018e4:	193b      	adds	r3, r7, r4
 80018e6:	0018      	movs	r0, r3
 80018e8:	2314      	movs	r3, #20
 80018ea:	001a      	movs	r2, r3
 80018ec:	2100      	movs	r1, #0
 80018ee:	f005 f831 	bl	8006954 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018f2:	4b3f      	ldr	r3, [pc, #252]	@ (80019f0 <MX_GPIO_Init+0x114>)
 80018f4:	695a      	ldr	r2, [r3, #20]
 80018f6:	4b3e      	ldr	r3, [pc, #248]	@ (80019f0 <MX_GPIO_Init+0x114>)
 80018f8:	2180      	movs	r1, #128	@ 0x80
 80018fa:	03c9      	lsls	r1, r1, #15
 80018fc:	430a      	orrs	r2, r1
 80018fe:	615a      	str	r2, [r3, #20]
 8001900:	4b3b      	ldr	r3, [pc, #236]	@ (80019f0 <MX_GPIO_Init+0x114>)
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	2380      	movs	r3, #128	@ 0x80
 8001906:	03db      	lsls	r3, r3, #15
 8001908:	4013      	ands	r3, r2
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	4b38      	ldr	r3, [pc, #224]	@ (80019f0 <MX_GPIO_Init+0x114>)
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	4b37      	ldr	r3, [pc, #220]	@ (80019f0 <MX_GPIO_Init+0x114>)
 8001914:	2180      	movs	r1, #128	@ 0x80
 8001916:	0289      	lsls	r1, r1, #10
 8001918:	430a      	orrs	r2, r1
 800191a:	615a      	str	r2, [r3, #20]
 800191c:	4b34      	ldr	r3, [pc, #208]	@ (80019f0 <MX_GPIO_Init+0x114>)
 800191e:	695a      	ldr	r2, [r3, #20]
 8001920:	2380      	movs	r3, #128	@ 0x80
 8001922:	029b      	lsls	r3, r3, #10
 8001924:	4013      	ands	r3, r2
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192a:	4b31      	ldr	r3, [pc, #196]	@ (80019f0 <MX_GPIO_Init+0x114>)
 800192c:	695a      	ldr	r2, [r3, #20]
 800192e:	4b30      	ldr	r3, [pc, #192]	@ (80019f0 <MX_GPIO_Init+0x114>)
 8001930:	2180      	movs	r1, #128	@ 0x80
 8001932:	02c9      	lsls	r1, r1, #11
 8001934:	430a      	orrs	r2, r1
 8001936:	615a      	str	r2, [r3, #20]
 8001938:	4b2d      	ldr	r3, [pc, #180]	@ (80019f0 <MX_GPIO_Init+0x114>)
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	2380      	movs	r3, #128	@ 0x80
 800193e:	02db      	lsls	r3, r3, #11
 8001940:	4013      	ands	r3, r2
 8001942:	603b      	str	r3, [r7, #0]
 8001944:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_IT_Toogle_Pin|TMP_OFF_LED_Pin, GPIO_PIN_RESET);
 8001946:	2384      	movs	r3, #132	@ 0x84
 8001948:	0119      	lsls	r1, r3, #4
 800194a:	2390      	movs	r3, #144	@ 0x90
 800194c:	05db      	lsls	r3, r3, #23
 800194e:	2200      	movs	r2, #0
 8001950:	0018      	movs	r0, r3
 8001952:	f001 fdff 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TMP_OK_LED_GPIO_Port, TMP_OK_LED_Pin, GPIO_PIN_RESET);
 8001956:	4b27      	ldr	r3, [pc, #156]	@ (80019f4 <MX_GPIO_Init+0x118>)
 8001958:	2200      	movs	r2, #0
 800195a:	2120      	movs	r1, #32
 800195c:	0018      	movs	r0, r3
 800195e:	f001 fdf9 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001962:	193b      	adds	r3, r7, r4
 8001964:	2203      	movs	r2, #3
 8001966:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001968:	193b      	adds	r3, r7, r4
 800196a:	2284      	movs	r2, #132	@ 0x84
 800196c:	0392      	lsls	r2, r2, #14
 800196e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001970:	193b      	adds	r3, r7, r4
 8001972:	2201      	movs	r2, #1
 8001974:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	193a      	adds	r2, r7, r4
 8001978:	2390      	movs	r3, #144	@ 0x90
 800197a:	05db      	lsls	r3, r3, #23
 800197c:	0011      	movs	r1, r2
 800197e:	0018      	movs	r0, r3
 8001980:	f001 fbb8 	bl	80030f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_IT_Toogle_Pin TMP_OFF_LED_Pin */
  GPIO_InitStruct.Pin = ADC_IT_Toogle_Pin|TMP_OFF_LED_Pin;
 8001984:	0021      	movs	r1, r4
 8001986:	187b      	adds	r3, r7, r1
 8001988:	2284      	movs	r2, #132	@ 0x84
 800198a:	0112      	lsls	r2, r2, #4
 800198c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198e:	000c      	movs	r4, r1
 8001990:	193b      	adds	r3, r7, r4
 8001992:	2201      	movs	r2, #1
 8001994:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	193b      	adds	r3, r7, r4
 8001998:	2200      	movs	r2, #0
 800199a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	193b      	adds	r3, r7, r4
 800199e:	2200      	movs	r2, #0
 80019a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	193a      	adds	r2, r7, r4
 80019a4:	2390      	movs	r3, #144	@ 0x90
 80019a6:	05db      	lsls	r3, r3, #23
 80019a8:	0011      	movs	r1, r2
 80019aa:	0018      	movs	r0, r3
 80019ac:	f001 fba2 	bl	80030f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TMP_OK_LED_Pin */
  GPIO_InitStruct.Pin = TMP_OK_LED_Pin;
 80019b0:	0021      	movs	r1, r4
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2220      	movs	r2, #32
 80019b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2201      	movs	r2, #1
 80019bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TMP_OK_LED_GPIO_Port, &GPIO_InitStruct);
 80019ca:	187b      	adds	r3, r7, r1
 80019cc:	4a09      	ldr	r2, [pc, #36]	@ (80019f4 <MX_GPIO_Init+0x118>)
 80019ce:	0019      	movs	r1, r3
 80019d0:	0010      	movs	r0, r2
 80019d2:	f001 fb8f 	bl	80030f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	2005      	movs	r0, #5
 80019dc:	f001 fb58 	bl	8003090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80019e0:	2005      	movs	r0, #5
 80019e2:	f001 fb6a 	bl	80030ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019e6:	46c0      	nop			@ (mov r8, r8)
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b009      	add	sp, #36	@ 0x24
 80019ec:	bd90      	pop	{r4, r7, pc}
 80019ee:	46c0      	nop			@ (mov r8, r8)
 80019f0:	40021000 	.word	0x40021000
 80019f4:	48000400 	.word	0x48000400

080019f8 <tmp36_cdeg_from_mV>:
//    const uint32_t MAX_ADC = 4095;
//    return (adc_value * VREF) / MAX_ADC;
//}


int32_t tmp36_cdeg_from_mV(int32_t mv) {   // mv = measured millivolts
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    return (mv - 500) * 10;                // centi-C
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3bf5      	subs	r3, #245	@ 0xf5
 8001a04:	3bff      	subs	r3, #255	@ 0xff
 8001a06:	001a      	movs	r2, r3
 8001a08:	0013      	movs	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	189b      	adds	r3, r3, r2
 8001a0e:	005b      	lsls	r3, r3, #1
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b002      	add	sp, #8
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <adc_to_voltage>:

float adc_to_voltage(uint32_t adc_value) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
    //const float VREF = 3.3257f;  // your measured supply voltage breadboard
    const float VREF = 3.311f;  // your measured supply voltage
 8001a20:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <adc_to_voltage+0x34>)
 8001a22:	60fb      	str	r3, [r7, #12]

    const float MAX_ADC = 4095.0f;
 8001a24:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <adc_to_voltage+0x38>)
 8001a26:	60bb      	str	r3, [r7, #8]
    return (adc_value * VREF) / MAX_ADC;
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff fb3b 	bl	80010a4 <__aeabi_ui2f>
 8001a2e:	1c03      	adds	r3, r0, #0
 8001a30:	68f9      	ldr	r1, [r7, #12]
 8001a32:	1c18      	adds	r0, r3, #0
 8001a34:	f7fe ff08 	bl	8000848 <__aeabi_fmul>
 8001a38:	1c03      	adds	r3, r0, #0
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	1c18      	adds	r0, r3, #0
 8001a3e:	f7fe fd35 	bl	80004ac <__aeabi_fdiv>
 8001a42:	1c03      	adds	r3, r0, #0
}
 8001a44:	1c18      	adds	r0, r3, #0
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b004      	add	sp, #16
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	4053e76d 	.word	0x4053e76d
 8001a50:	457ff000 	.word	0x457ff000

08001a54 <calc_average>:



uint32_t calc_average(uint32_t adc_samples[]){
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	uint32_t out = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
	for(uint32_t index = 0; index < adc_sample_no; index++){
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	e00a      	b.n	8001a7c <calc_average+0x28>
		out += adc_samples[index];
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	18d3      	adds	r3, r2, r3
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	18d3      	adds	r3, r2, r3
 8001a74:	60fb      	str	r3, [r7, #12]
	for(uint32_t index = 0; index < adc_sample_no; index++){
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <calc_average+0x4c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d3ef      	bcc.n	8001a66 <calc_average+0x12>
	}
	out = (uint32_t)(out/adc_sample_no);
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <calc_average+0x4c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f7fe fb45 	bl	800011c <__udivsi3>
 8001a92:	0003      	movs	r3, r0
 8001a94:	60fb      	str	r3, [r7, #12]
	return out;
 8001a96:	68fb      	ldr	r3, [r7, #12]
}
 8001a98:	0018      	movs	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	b004      	add	sp, #16
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000000 	.word	0x20000000

08001aa4 <HAL_TIM_PeriodElapsedCallback>:
int __io_putchar(int ch){
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
	return ch;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM14){
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a07      	ldr	r2, [pc, #28]	@ (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d108      	bne.n	8001ac8 <HAL_TIM_PeriodElapsedCallback+0x24>
		HAL_GPIO_TogglePin(ADC_IT_Toogle_GPIO_Port, ADC_IT_Toogle_Pin);
 8001ab6:	2390      	movs	r3, #144	@ 0x90
 8001ab8:	05db      	lsls	r3, r3, #23
 8001aba:	2140      	movs	r1, #64	@ 0x40
 8001abc:	0018      	movs	r0, r3
 8001abe:	f001 fd66 	bl	800358e <HAL_GPIO_TogglePin>
		adc_ready = true;
 8001ac2:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	701a      	strb	r2, [r3, #0]

	}
}
 8001ac8:	46c0      	nop			@ (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b002      	add	sp, #8
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40002000 	.word	0x40002000
 8001ad4:	20000234 	.word	0x20000234

08001ad8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	0002      	movs	r2, r0
 8001ae0:	1dbb      	adds	r3, r7, #6
 8001ae2:	801a      	strh	r2, [r3, #0]
	uint32_t now = HAL_GetTick();
 8001ae4:	f000 fd88 	bl	80025f8 <HAL_GetTick>
 8001ae8:	0003      	movs	r3, r0
 8001aea:	60fb      	str	r3, [r7, #12]

    if (GPIO_Pin == GPIO_PIN_0) {
 8001aec:	1dbb      	adds	r3, r7, #6
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d10e      	bne.n	8001b12 <HAL_GPIO_EXTI_Callback+0x3a>
    	if((now - last_GPIO_PIN_0_press) > debounce_delay){
 8001af4:	4b12      	ldr	r3, [pc, #72]	@ (8001b40 <HAL_GPIO_EXTI_Callback+0x68>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	22c8      	movs	r2, #200	@ 0xc8
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d907      	bls.n	8001b12 <HAL_GPIO_EXTI_Callback+0x3a>
    		i -= 1;
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	1e5a      	subs	r2, r3, #1
 8001b08:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b0a:	601a      	str	r2, [r3, #0]
    		last_GPIO_PIN_0_press = now;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b40 <HAL_GPIO_EXTI_Callback+0x68>)
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	601a      	str	r2, [r3, #0]
    	}

    }
    if (GPIO_Pin == GPIO_PIN_1) {
 8001b12:	1dbb      	adds	r3, r7, #6
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d10e      	bne.n	8001b38 <HAL_GPIO_EXTI_Callback+0x60>
    	if((now - last_GPIO_PIN_1_press) > debounce_delay){
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b48 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	22c8      	movs	r2, #200	@ 0xc8
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d907      	bls.n	8001b38 <HAL_GPIO_EXTI_Callback+0x60>
    		i += 1;
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	1c5a      	adds	r2, r3, #1
 8001b2e:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001b30:	601a      	str	r2, [r3, #0]
    		last_GPIO_PIN_1_press = now;
 8001b32:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <HAL_GPIO_EXTI_Callback+0x70>)
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	601a      	str	r2, [r3, #0]
    	}
    }
}
 8001b38:	46c0      	nop			@ (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b004      	add	sp, #16
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	2000022c 	.word	0x2000022c
 8001b44:	20000228 	.word	0x20000228
 8001b48:	20000230 	.word	0x20000230

08001b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b50:	b672      	cpsid	i
}
 8001b52:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b54:	46c0      	nop			@ (mov r8, r8)
 8001b56:	e7fd      	b.n	8001b54 <Error_Handler+0x8>

08001b58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b60:	699a      	ldr	r2, [r3, #24]
 8001b62:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b64:	2101      	movs	r1, #1
 8001b66:	430a      	orrs	r2, r1
 8001b68:	619a      	str	r2, [r3, #24]
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	4013      	ands	r3, r2
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b78:	69da      	ldr	r2, [r3, #28]
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0549      	lsls	r1, r1, #21
 8001b80:	430a      	orrs	r2, r1
 8001b82:	61da      	str	r2, [r3, #28]
 8001b84:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <HAL_MspInit+0x44>)
 8001b86:	69da      	ldr	r2, [r3, #28]
 8001b88:	2380      	movs	r3, #128	@ 0x80
 8001b8a:	055b      	lsls	r3, r3, #21
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b002      	add	sp, #8
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	46c0      	nop			@ (mov r8, r8)
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b08b      	sub	sp, #44	@ 0x2c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	2414      	movs	r4, #20
 8001baa:	193b      	adds	r3, r7, r4
 8001bac:	0018      	movs	r0, r3
 8001bae:	2314      	movs	r3, #20
 8001bb0:	001a      	movs	r2, r3
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	f004 fece 	bl	8006954 <memset>
  if(hadc->Instance==ADC1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a19      	ldr	r2, [pc, #100]	@ (8001c24 <HAL_ADC_MspInit+0x84>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d12b      	bne.n	8001c1a <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bc2:	4b19      	ldr	r3, [pc, #100]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	4b18      	ldr	r3, [pc, #96]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001bc8:	2180      	movs	r1, #128	@ 0x80
 8001bca:	0089      	lsls	r1, r1, #2
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	619a      	str	r2, [r3, #24]
 8001bd0:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001bd2:	699a      	ldr	r2, [r3, #24]
 8001bd4:	2380      	movs	r3, #128	@ 0x80
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001be0:	695a      	ldr	r2, [r3, #20]
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001be4:	2180      	movs	r1, #128	@ 0x80
 8001be6:	0289      	lsls	r1, r1, #10
 8001be8:	430a      	orrs	r2, r1
 8001bea:	615a      	str	r2, [r3, #20]
 8001bec:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <HAL_ADC_MspInit+0x88>)
 8001bee:	695a      	ldr	r2, [r3, #20]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	029b      	lsls	r3, r3, #10
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bfa:	193b      	adds	r3, r7, r4
 8001bfc:	2280      	movs	r2, #128	@ 0x80
 8001bfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c00:	193b      	adds	r3, r7, r4
 8001c02:	2203      	movs	r2, #3
 8001c04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	193b      	adds	r3, r7, r4
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0c:	193a      	adds	r2, r7, r4
 8001c0e:	2390      	movs	r3, #144	@ 0x90
 8001c10:	05db      	lsls	r3, r3, #23
 8001c12:	0011      	movs	r1, r2
 8001c14:	0018      	movs	r0, r3
 8001c16:	f001 fa6d 	bl	80030f4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c1a:	46c0      	nop			@ (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b00b      	add	sp, #44	@ 0x2c
 8001c20:	bd90      	pop	{r4, r7, pc}
 8001c22:	46c0      	nop			@ (mov r8, r8)
 8001c24:	40012400 	.word	0x40012400
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b08b      	sub	sp, #44	@ 0x2c
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	2414      	movs	r4, #20
 8001c36:	193b      	adds	r3, r7, r4
 8001c38:	0018      	movs	r0, r3
 8001c3a:	2314      	movs	r3, #20
 8001c3c:	001a      	movs	r2, r3
 8001c3e:	2100      	movs	r1, #0
 8001c40:	f004 fe88 	bl	8006954 <memset>
  if(hi2c->Instance==I2C1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1d      	ldr	r2, [pc, #116]	@ (8001cc0 <HAL_I2C_MspInit+0x94>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d133      	bne.n	8001cb6 <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001c54:	2180      	movs	r1, #128	@ 0x80
 8001c56:	0289      	lsls	r1, r1, #10
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	615a      	str	r2, [r3, #20]
 8001c5c:	4b19      	ldr	r3, [pc, #100]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001c5e:	695a      	ldr	r2, [r3, #20]
 8001c60:	2380      	movs	r3, #128	@ 0x80
 8001c62:	029b      	lsls	r3, r3, #10
 8001c64:	4013      	ands	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c6a:	193b      	adds	r3, r7, r4
 8001c6c:	22c0      	movs	r2, #192	@ 0xc0
 8001c6e:	00d2      	lsls	r2, r2, #3
 8001c70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c72:	0021      	movs	r1, r4
 8001c74:	187b      	adds	r3, r7, r1
 8001c76:	2212      	movs	r2, #18
 8001c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	187b      	adds	r3, r7, r1
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c80:	187b      	adds	r3, r7, r1
 8001c82:	2203      	movs	r2, #3
 8001c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	2204      	movs	r2, #4
 8001c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	187a      	adds	r2, r7, r1
 8001c8e:	2390      	movs	r3, #144	@ 0x90
 8001c90:	05db      	lsls	r3, r3, #23
 8001c92:	0011      	movs	r1, r2
 8001c94:	0018      	movs	r0, r3
 8001c96:	f001 fa2d 	bl	80030f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001c9c:	69da      	ldr	r2, [r3, #28]
 8001c9e:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001ca0:	2180      	movs	r1, #128	@ 0x80
 8001ca2:	0389      	lsls	r1, r1, #14
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	61da      	str	r2, [r3, #28]
 8001ca8:	4b06      	ldr	r3, [pc, #24]	@ (8001cc4 <HAL_I2C_MspInit+0x98>)
 8001caa:	69da      	ldr	r2, [r3, #28]
 8001cac:	2380      	movs	r3, #128	@ 0x80
 8001cae:	039b      	lsls	r3, r3, #14
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	b00b      	add	sp, #44	@ 0x2c
 8001cbc:	bd90      	pop	{r4, r7, pc}
 8001cbe:	46c0      	nop			@ (mov r8, r8)
 8001cc0:	40005400 	.word	0x40005400
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8001d10 <HAL_I2C_MspDeInit+0x48>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d115      	bne.n	8001d06 <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <HAL_I2C_MspDeInit+0x4c>)
 8001cdc:	69da      	ldr	r2, [r3, #28]
 8001cde:	4b0d      	ldr	r3, [pc, #52]	@ (8001d14 <HAL_I2C_MspDeInit+0x4c>)
 8001ce0:	490d      	ldr	r1, [pc, #52]	@ (8001d18 <HAL_I2C_MspDeInit+0x50>)
 8001ce2:	400a      	ands	r2, r1
 8001ce4:	61da      	str	r2, [r3, #28]

    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 8001ce6:	2380      	movs	r3, #128	@ 0x80
 8001ce8:	009a      	lsls	r2, r3, #2
 8001cea:	2390      	movs	r3, #144	@ 0x90
 8001cec:	05db      	lsls	r3, r3, #23
 8001cee:	0011      	movs	r1, r2
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f001 fb67 	bl	80033c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	00da      	lsls	r2, r3, #3
 8001cfa:	2390      	movs	r3, #144	@ 0x90
 8001cfc:	05db      	lsls	r3, r3, #23
 8001cfe:	0011      	movs	r1, r2
 8001d00:	0018      	movs	r0, r3
 8001d02:	f001 fb5f 	bl	80033c4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	b002      	add	sp, #8
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	46c0      	nop			@ (mov r8, r8)
 8001d10:	40005400 	.word	0x40005400
 8001d14:	40021000 	.word	0x40021000
 8001d18:	ffdfffff 	.word	0xffdfffff

08001d1c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a09      	ldr	r2, [pc, #36]	@ (8001d50 <HAL_TIM_PWM_MspInit+0x34>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10b      	bne.n	8001d46 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d2e:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <HAL_TIM_PWM_MspInit+0x38>)
 8001d30:	69da      	ldr	r2, [r3, #28]
 8001d32:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <HAL_TIM_PWM_MspInit+0x38>)
 8001d34:	2102      	movs	r1, #2
 8001d36:	430a      	orrs	r2, r1
 8001d38:	61da      	str	r2, [r3, #28]
 8001d3a:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <HAL_TIM_PWM_MspInit+0x38>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	4013      	ands	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001d46:	46c0      	nop			@ (mov r8, r8)
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	b004      	add	sp, #16
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	46c0      	nop			@ (mov r8, r8)
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40021000 	.word	0x40021000

08001d58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0e      	ldr	r2, [pc, #56]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d115      	bne.n	8001d96 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <HAL_TIM_Base_MspInit+0x4c>)
 8001d6c:	69da      	ldr	r2, [r3, #28]
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001da4 <HAL_TIM_Base_MspInit+0x4c>)
 8001d70:	2180      	movs	r1, #128	@ 0x80
 8001d72:	0049      	lsls	r1, r1, #1
 8001d74:	430a      	orrs	r2, r1
 8001d76:	61da      	str	r2, [r3, #28]
 8001d78:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <HAL_TIM_Base_MspInit+0x4c>)
 8001d7a:	69da      	ldr	r2, [r3, #28]
 8001d7c:	2380      	movs	r3, #128	@ 0x80
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4013      	ands	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2100      	movs	r1, #0
 8001d8a:	2013      	movs	r0, #19
 8001d8c:	f001 f980 	bl	8003090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001d90:	2013      	movs	r0, #19
 8001d92:	f001 f992 	bl	80030ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8001d96:	46c0      	nop			@ (mov r8, r8)
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b004      	add	sp, #16
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	46c0      	nop			@ (mov r8, r8)
 8001da0:	40002000 	.word	0x40002000
 8001da4:	40021000 	.word	0x40021000

08001da8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b089      	sub	sp, #36	@ 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	240c      	movs	r4, #12
 8001db2:	193b      	adds	r3, r7, r4
 8001db4:	0018      	movs	r0, r3
 8001db6:	2314      	movs	r3, #20
 8001db8:	001a      	movs	r2, r3
 8001dba:	2100      	movs	r1, #0
 8001dbc:	f004 fdca 	bl	8006954 <memset>
  if(htim->Instance==TIM3)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a15      	ldr	r2, [pc, #84]	@ (8001e1c <HAL_TIM_MspPostInit+0x74>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d123      	bne.n	8001e12 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <HAL_TIM_MspPostInit+0x78>)
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	4b14      	ldr	r3, [pc, #80]	@ (8001e20 <HAL_TIM_MspPostInit+0x78>)
 8001dd0:	2180      	movs	r1, #128	@ 0x80
 8001dd2:	02c9      	lsls	r1, r1, #11
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	615a      	str	r2, [r3, #20]
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <HAL_TIM_MspPostInit+0x78>)
 8001dda:	695a      	ldr	r2, [r3, #20]
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	02db      	lsls	r3, r3, #11
 8001de0:	4013      	ands	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001de6:	0021      	movs	r1, r4
 8001de8:	187b      	adds	r3, r7, r1
 8001dea:	2201      	movs	r2, #1
 8001dec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	187b      	adds	r3, r7, r1
 8001df0:	2202      	movs	r2, #2
 8001df2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	187b      	adds	r3, r7, r1
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	187b      	adds	r3, r7, r1
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	2201      	movs	r2, #1
 8001e04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	4a06      	ldr	r2, [pc, #24]	@ (8001e24 <HAL_TIM_MspPostInit+0x7c>)
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	0010      	movs	r0, r2
 8001e0e:	f001 f971 	bl	80030f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b009      	add	sp, #36	@ 0x24
 8001e18:	bd90      	pop	{r4, r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	40000400 	.word	0x40000400
 8001e20:	40021000 	.word	0x40021000
 8001e24:	48000400 	.word	0x48000400

08001e28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e28:	b590      	push	{r4, r7, lr}
 8001e2a:	b08b      	sub	sp, #44	@ 0x2c
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	2414      	movs	r4, #20
 8001e32:	193b      	adds	r3, r7, r4
 8001e34:	0018      	movs	r0, r3
 8001e36:	2314      	movs	r3, #20
 8001e38:	001a      	movs	r2, r3
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	f004 fd8a 	bl	8006954 <memset>
  if(huart->Instance==USART2)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb8 <HAL_UART_MspInit+0x90>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d132      	bne.n	8001eb0 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e4c:	69da      	ldr	r2, [r3, #28]
 8001e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e50:	2180      	movs	r1, #128	@ 0x80
 8001e52:	0289      	lsls	r1, r1, #10
 8001e54:	430a      	orrs	r2, r1
 8001e56:	61da      	str	r2, [r3, #28]
 8001e58:	4b18      	ldr	r3, [pc, #96]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e5a:	69da      	ldr	r2, [r3, #28]
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	029b      	lsls	r3, r3, #10
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e68:	695a      	ldr	r2, [r3, #20]
 8001e6a:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e6c:	2180      	movs	r1, #128	@ 0x80
 8001e6e:	0289      	lsls	r1, r1, #10
 8001e70:	430a      	orrs	r2, r1
 8001e72:	615a      	str	r2, [r3, #20]
 8001e74:	4b11      	ldr	r3, [pc, #68]	@ (8001ebc <HAL_UART_MspInit+0x94>)
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	2380      	movs	r3, #128	@ 0x80
 8001e7a:	029b      	lsls	r3, r3, #10
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001e82:	0021      	movs	r1, r4
 8001e84:	187b      	adds	r3, r7, r1
 8001e86:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec0 <HAL_UART_MspInit+0x98>)
 8001e88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	187b      	adds	r3, r7, r1
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e96:	187b      	adds	r3, r7, r1
 8001e98:	2203      	movs	r2, #3
 8001e9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001e9c:	187b      	adds	r3, r7, r1
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea2:	187a      	adds	r2, r7, r1
 8001ea4:	2390      	movs	r3, #144	@ 0x90
 8001ea6:	05db      	lsls	r3, r3, #23
 8001ea8:	0011      	movs	r1, r2
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f001 f922 	bl	80030f4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001eb0:	46c0      	nop			@ (mov r8, r8)
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	b00b      	add	sp, #44	@ 0x2c
 8001eb6:	bd90      	pop	{r4, r7, pc}
 8001eb8:	40004400 	.word	0x40004400
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	00008004 	.word	0x00008004

08001ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ec8:	46c0      	nop			@ (mov r8, r8)
 8001eca:	e7fd      	b.n	8001ec8 <NMI_Handler+0x4>

08001ecc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed0:	46c0      	nop			@ (mov r8, r8)
 8001ed2:	e7fd      	b.n	8001ed0 <HardFault_Handler+0x4>

08001ed4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001ed8:	46c0      	nop			@ (mov r8, r8)
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eec:	f000 fb72 	bl	80025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ef0:	46c0      	nop			@ (mov r8, r8)
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001efa:	2001      	movs	r0, #1
 8001efc:	f001 fb62 	bl	80035c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001f00:	2002      	movs	r0, #2
 8001f02:	f001 fb5f 	bl	80035c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001f06:	46c0      	nop			@ (mov r8, r8)
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f10:	4b03      	ldr	r3, [pc, #12]	@ (8001f20 <TIM14_IRQHandler+0x14>)
 8001f12:	0018      	movs	r0, r3
 8001f14:	f003 fc62 	bl	80057dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001f18:	46c0      	nop			@ (mov r8, r8)
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	46c0      	nop			@ (mov r8, r8)
 8001f20:	20000158 	.word	0x20000158

08001f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f2c:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <_sbrk+0x5c>)
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <_sbrk+0x60>)
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f38:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <_sbrk+0x64>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <_sbrk+0x68>)
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	18d3      	adds	r3, r2, r3
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d207      	bcs.n	8001f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f54:	f004 fd06 	bl	8006964 <__errno>
 8001f58:	0003      	movs	r3, r0
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	425b      	negs	r3, r3
 8001f62:	e009      	b.n	8001f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f64:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6a:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	18d2      	adds	r2, r2, r3
 8001f72:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <_sbrk+0x64>)
 8001f74:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	0018      	movs	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	b006      	add	sp, #24
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20001800 	.word	0x20001800
 8001f84:	00000400 	.word	0x00000400
 8001f88:	20000238 	.word	0x20000238
 8001f8c:	20000798 	.word	0x20000798

08001f90 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001f94:	46c0      	nop			@ (mov r8, r8)
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f9c:	4813      	ldr	r0, [pc, #76]	@ (8001fec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fa0:	f7ff fff6 	bl	8001f90 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001fa4:	4812      	ldr	r0, [pc, #72]	@ (8001ff0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001fa6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001fa8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001faa:	4a12      	ldr	r2, [pc, #72]	@ (8001ff4 <LoopForever+0xa>)
    CMP R1, R2
 8001fac:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001fae:	d105      	bne.n	8001fbc <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001fb0:	4811      	ldr	r0, [pc, #68]	@ (8001ff8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001fb2:	4912      	ldr	r1, [pc, #72]	@ (8001ffc <LoopForever+0x12>)
    STR R1, [R0]
 8001fb4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001fb6:	4812      	ldr	r0, [pc, #72]	@ (8002000 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001fb8:	4912      	ldr	r1, [pc, #72]	@ (8002004 <LoopForever+0x1a>)
    STR R1, [R0]
 8001fba:	6001      	str	r1, [r0, #0]

08001fbc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fbc:	4812      	ldr	r0, [pc, #72]	@ (8002008 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001fbe:	4913      	ldr	r1, [pc, #76]	@ (800200c <LoopForever+0x22>)
  ldr r2, =_sidata
 8001fc0:	4a13      	ldr	r2, [pc, #76]	@ (8002010 <LoopForever+0x26>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a10      	ldr	r2, [pc, #64]	@ (8002014 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001fd4:	4c10      	ldr	r4, [pc, #64]	@ (8002018 <LoopForever+0x2e>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001fe2:	f004 fcc5 	bl	8006970 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fe6:	f7ff f8c1 	bl	800116c <main>

08001fea <LoopForever>:

LoopForever:
    b LoopForever
 8001fea:	e7fe      	b.n	8001fea <LoopForever>
  ldr   r0, =_estack
 8001fec:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001ff0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001ff4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001ff8:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001ffc:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002000:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002004:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8002008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800200c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002010:	08007af4 	.word	0x08007af4
  ldr r2, =_sbss
 8002014:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002018:	20000798 	.word	0x20000798

0800201c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800201c:	e7fe      	b.n	800201c <ADC1_IRQHandler>

0800201e <clear_oled>:

// oled screen object
static SSD1306_t SSD1306;


void clear_oled(void){
 800201e:	b580      	push	{r7, lr}
 8002020:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 f9a6 	bl	8002374 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8002028:	f000 f9be 	bl	80023a8 <ssd1306_UpdateScreen>
}
 800202c:	46c0      	nop			@ (mov r8, r8)
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <send_strXY>:




void send_strXY(char *str, uint8_t x, uint8_t y, uint8_t size){
 8002032:	b590      	push	{r4, r7, lr}
 8002034:	b085      	sub	sp, #20
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	000c      	movs	r4, r1
 800203c:	0010      	movs	r0, r2
 800203e:	0019      	movs	r1, r3
 8002040:	1cfb      	adds	r3, r7, #3
 8002042:	1c22      	adds	r2, r4, #0
 8002044:	701a      	strb	r2, [r3, #0]
 8002046:	1cbb      	adds	r3, r7, #2
 8002048:	1c02      	adds	r2, r0, #0
 800204a:	701a      	strb	r2, [r3, #0]
 800204c:	1c7b      	adds	r3, r7, #1
 800204e:	1c0a      	adds	r2, r1, #0
 8002050:	701a      	strb	r2, [r3, #0]
	for(uint8_t index = 0; index < size; index++){
 8002052:	230f      	movs	r3, #15
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	e015      	b.n	8002088 <send_strXY+0x56>
		send_charXY(str[index], index + x, y);
 800205c:	240f      	movs	r4, #15
 800205e:	193b      	adds	r3, r7, r4
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	18d3      	adds	r3, r2, r3
 8002066:	7818      	ldrb	r0, [r3, #0]
 8002068:	193a      	adds	r2, r7, r4
 800206a:	1cfb      	adds	r3, r7, #3
 800206c:	7812      	ldrb	r2, [r2, #0]
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	18d3      	adds	r3, r2, r3
 8002072:	b2d9      	uxtb	r1, r3
 8002074:	1cbb      	adds	r3, r7, #2
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	001a      	movs	r2, r3
 800207a:	f000 f813 	bl	80020a4 <send_charXY>
	for(uint8_t index = 0; index < size; index++){
 800207e:	193b      	adds	r3, r7, r4
 8002080:	781a      	ldrb	r2, [r3, #0]
 8002082:	193b      	adds	r3, r7, r4
 8002084:	3201      	adds	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
 8002088:	230f      	movs	r3, #15
 800208a:	18fa      	adds	r2, r7, r3
 800208c:	1c7b      	adds	r3, r7, #1
 800208e:	7812      	ldrb	r2, [r2, #0]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d3e2      	bcc.n	800205c <send_strXY+0x2a>
	}
	ssd1306_UpdateScreen();
 8002096:	f000 f987 	bl	80023a8 <ssd1306_UpdateScreen>
}
 800209a:	46c0      	nop			@ (mov r8, r8)
 800209c:	46bd      	mov	sp, r7
 800209e:	b005      	add	sp, #20
 80020a0:	bd90      	pop	{r4, r7, pc}
	...

080020a4 <send_charXY>:


char send_charXY(char ch, uint8_t x, uint8_t y){
 80020a4:	b5b0      	push	{r4, r5, r7, lr}
 80020a6:	b08a      	sub	sp, #40	@ 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	0004      	movs	r4, r0
 80020ac:	0008      	movs	r0, r1
 80020ae:	0011      	movs	r1, r2
 80020b0:	1dfb      	adds	r3, r7, #7
 80020b2:	1c22      	adds	r2, r4, #0
 80020b4:	701a      	strb	r2, [r3, #0]
 80020b6:	1dbb      	adds	r3, r7, #6
 80020b8:	1c02      	adds	r2, r0, #0
 80020ba:	701a      	strb	r2, [r3, #0]
 80020bc:	1d7b      	adds	r3, r7, #5
 80020be:	1c0a      	adds	r2, r1, #0
 80020c0:	701a      	strb	r2, [r3, #0]
	// internal helper function
	SSD1306_Font_t Font = Font_7x10;
 80020c2:	250c      	movs	r5, #12
 80020c4:	197b      	adds	r3, r7, r5
 80020c6:	4a56      	ldr	r2, [pc, #344]	@ (8002220 <send_charXY+0x17c>)
 80020c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020ca:	c313      	stmia	r3!, {r0, r1, r4}
	SSD1306_COLOR color = 1;
 80020cc:	231f      	movs	r3, #31
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2201      	movs	r2, #1
 80020d2:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;
	SSD1306.CurrentX = x * Font.width;
 80020d4:	1dbb      	adds	r3, r7, #6
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	0029      	movs	r1, r5
 80020dc:	187a      	adds	r2, r7, r1
 80020de:	7812      	ldrb	r2, [r2, #0]
 80020e0:	4353      	muls	r3, r2
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002224 <send_charXY+0x180>)
 80020e6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y * Font.height;
 80020e8:	1d7b      	adds	r3, r7, #5
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	187a      	adds	r2, r7, r1
 80020f0:	7852      	ldrb	r2, [r2, #1]
 80020f2:	4353      	muls	r3, r2
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	4b4b      	ldr	r3, [pc, #300]	@ (8002224 <send_charXY+0x180>)
 80020f8:	805a      	strh	r2, [r3, #2]
	// Check if character is valid
	if (ch < 32 || ch > 126)
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b1f      	cmp	r3, #31
 8002100:	d903      	bls.n	800210a <send_charXY+0x66>
 8002102:	1dfb      	adds	r3, r7, #7
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b7e      	cmp	r3, #126	@ 0x7e
 8002108:	d901      	bls.n	800210e <send_charXY+0x6a>
		return 0;
 800210a:	2300      	movs	r3, #0
 800210c:	e083      	b.n	8002216 <send_charXY+0x172>
	// Char width is not equal to font width for proportional font
	const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800210e:	220c      	movs	r2, #12
 8002110:	18bb      	adds	r3, r7, r2
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d007      	beq.n	8002128 <send_charXY+0x84>
 8002118:	18bb      	adds	r3, r7, r2
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	1dfb      	adds	r3, r7, #7
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	3b20      	subs	r3, #32
 8002122:	18d3      	adds	r3, r2, r3
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	e002      	b.n	800212e <send_charXY+0x8a>
 8002128:	230c      	movs	r3, #12
 800212a:	18fb      	adds	r3, r7, r3
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	211e      	movs	r1, #30
 8002130:	187a      	adds	r2, r7, r1
 8002132:	7013      	strb	r3, [r2, #0]
	// Check remaining space on current line
	if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002134:	4b3b      	ldr	r3, [pc, #236]	@ (8002224 <send_charXY+0x180>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	001a      	movs	r2, r3
 800213a:	187b      	adds	r3, r7, r1
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	18d3      	adds	r3, r2, r3
 8002140:	2b80      	cmp	r3, #128	@ 0x80
 8002142:	dc08      	bgt.n	8002156 <send_charXY+0xb2>
		SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002144:	4b37      	ldr	r3, [pc, #220]	@ (8002224 <send_charXY+0x180>)
 8002146:	885b      	ldrh	r3, [r3, #2]
 8002148:	001a      	movs	r2, r3
 800214a:	230c      	movs	r3, #12
 800214c:	18fb      	adds	r3, r7, r3
 800214e:	785b      	ldrb	r3, [r3, #1]
 8002150:	18d3      	adds	r3, r2, r3
	if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002152:	2b40      	cmp	r3, #64	@ 0x40
 8002154:	dd01      	ble.n	800215a <send_charXY+0xb6>
	{
		// Not enough space on current line
		return 0;
 8002156:	2300      	movs	r3, #0
 8002158:	e05d      	b.n	8002216 <send_charXY+0x172>
	}

	// Use the font to write
	for(i = 0; i < Font.height; i++) {
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
 800215e:	e051      	b.n	8002204 <send_charXY+0x160>
		b = Font.data[(ch - 32) * Font.height + i];
 8002160:	210c      	movs	r1, #12
 8002162:	187b      	adds	r3, r7, r1
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	1dfb      	adds	r3, r7, #7
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	3b20      	subs	r3, #32
 800216c:	1879      	adds	r1, r7, r1
 800216e:	7849      	ldrb	r1, [r1, #1]
 8002170:	434b      	muls	r3, r1
 8002172:	0019      	movs	r1, r3
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	18cb      	adds	r3, r1, r3
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	18d3      	adds	r3, r2, r3
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	61bb      	str	r3, [r7, #24]
		for(j = 0; j < char_width; j++) {
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
 8002184:	e035      	b.n	80021f2 <send_charXY+0x14e>
			if((b << j) & 0x8000)  {
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	409a      	lsls	r2, r3
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	4013      	ands	r3, r2
 8002192:	d014      	beq.n	80021be <send_charXY+0x11a>
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002194:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <send_charXY+0x180>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	b2da      	uxtb	r2, r3
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	18d3      	adds	r3, r2, r3
 80021a0:	b2d8      	uxtb	r0, r3
 80021a2:	4b20      	ldr	r3, [pc, #128]	@ (8002224 <send_charXY+0x180>)
 80021a4:	885b      	ldrh	r3, [r3, #2]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	18d3      	adds	r3, r2, r3
 80021ae:	b2d9      	uxtb	r1, r3
 80021b0:	231f      	movs	r3, #31
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	001a      	movs	r2, r3
 80021b8:	f000 f924 	bl	8002404 <ssd1306_DrawPixel>
 80021bc:	e016      	b.n	80021ec <send_charXY+0x148>
			} else {
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80021be:	4b19      	ldr	r3, [pc, #100]	@ (8002224 <send_charXY+0x180>)
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	6a3b      	ldr	r3, [r7, #32]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	18d3      	adds	r3, r2, r3
 80021ca:	b2d8      	uxtb	r0, r3
 80021cc:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <send_charXY+0x180>)
 80021ce:	885b      	ldrh	r3, [r3, #2]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	18d3      	adds	r3, r2, r3
 80021d8:	b2d9      	uxtb	r1, r3
 80021da:	231f      	movs	r3, #31
 80021dc:	18fb      	adds	r3, r7, r3
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	425a      	negs	r2, r3
 80021e2:	4153      	adcs	r3, r2
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	001a      	movs	r2, r3
 80021e8:	f000 f90c 	bl	8002404 <ssd1306_DrawPixel>
		for(j = 0; j < char_width; j++) {
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	3301      	adds	r3, #1
 80021f0:	623b      	str	r3, [r7, #32]
 80021f2:	231e      	movs	r3, #30
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	6a3a      	ldr	r2, [r7, #32]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d3c3      	bcc.n	8002186 <send_charXY+0xe2>
	for(i = 0; i < Font.height; i++) {
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	3301      	adds	r3, #1
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24
 8002204:	230c      	movs	r3, #12
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	785b      	ldrb	r3, [r3, #1]
 800220a:	001a      	movs	r2, r3
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	4293      	cmp	r3, r2
 8002210:	d3a6      	bcc.n	8002160 <send_charXY+0xbc>
			}
		}
	}
	return ch;
 8002212:	1dfb      	adds	r3, r7, #7
 8002214:	781b      	ldrb	r3, [r3, #0]
}
 8002216:	0018      	movs	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	b00a      	add	sp, #40	@ 0x28
 800221c:	bdb0      	pop	{r4, r5, r7, pc}
 800221e:	46c0      	nop			@ (mov r8, r8)
 8002220:	08007a8c 	.word	0x08007a8c
 8002224:	2000023c 	.word	0x2000023c

08002228 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800222c:	46c0      	nop			@ (mov r8, r8)
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af04      	add	r7, sp, #16
 800223a:	0002      	movs	r2, r0
 800223c:	1dfb      	adds	r3, r7, #7
 800223e:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002240:	4808      	ldr	r0, [pc, #32]	@ (8002264 <ssd1306_WriteCommand+0x30>)
 8002242:	2301      	movs	r3, #1
 8002244:	425b      	negs	r3, r3
 8002246:	9302      	str	r3, [sp, #8]
 8002248:	2301      	movs	r3, #1
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	1dfb      	adds	r3, r7, #7
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	2301      	movs	r3, #1
 8002252:	2200      	movs	r2, #0
 8002254:	2178      	movs	r1, #120	@ 0x78
 8002256:	f001 fcd9 	bl	8003c0c <HAL_I2C_Mem_Write>
}
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	46bd      	mov	sp, r7
 800225e:	b002      	add	sp, #8
 8002260:	bd80      	pop	{r7, pc}
 8002262:	46c0      	nop			@ (mov r8, r8)
 8002264:	200000bc 	.word	0x200000bc

08002268 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af04      	add	r7, sp, #16
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b29b      	uxth	r3, r3
 8002276:	4808      	ldr	r0, [pc, #32]	@ (8002298 <ssd1306_WriteData+0x30>)
 8002278:	2201      	movs	r2, #1
 800227a:	4252      	negs	r2, r2
 800227c:	9202      	str	r2, [sp, #8]
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	2301      	movs	r3, #1
 8002286:	2240      	movs	r2, #64	@ 0x40
 8002288:	2178      	movs	r1, #120	@ 0x78
 800228a:	f001 fcbf 	bl	8003c0c <HAL_I2C_Mem_Write>
}
 800228e:	46c0      	nop			@ (mov r8, r8)
 8002290:	46bd      	mov	sp, r7
 8002292:	b002      	add	sp, #8
 8002294:	bd80      	pop	{r7, pc}
 8002296:	46c0      	nop			@ (mov r8, r8)
 8002298:	200000bc 	.word	0x200000bc

0800229c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80022a0:	f7ff ffc2 	bl	8002228 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80022a4:	2064      	movs	r0, #100	@ 0x64
 80022a6:	f000 f9b1 	bl	800260c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80022aa:	2000      	movs	r0, #0
 80022ac:	f000 f924 	bl	80024f8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80022b0:	2020      	movs	r0, #32
 80022b2:	f7ff ffbf 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80022b6:	2000      	movs	r0, #0
 80022b8:	f7ff ffbc 	bl	8002234 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80022bc:	20b0      	movs	r0, #176	@ 0xb0
 80022be:	f7ff ffb9 	bl	8002234 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80022c2:	20c8      	movs	r0, #200	@ 0xc8
 80022c4:	f7ff ffb6 	bl	8002234 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80022c8:	2000      	movs	r0, #0
 80022ca:	f7ff ffb3 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80022ce:	2010      	movs	r0, #16
 80022d0:	f7ff ffb0 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80022d4:	2040      	movs	r0, #64	@ 0x40
 80022d6:	f7ff ffad 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80022da:	20ff      	movs	r0, #255	@ 0xff
 80022dc:	f000 f8f4 	bl	80024c8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80022e0:	20a1      	movs	r0, #161	@ 0xa1
 80022e2:	f7ff ffa7 	bl	8002234 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80022e6:	20a6      	movs	r0, #166	@ 0xa6
 80022e8:	f7ff ffa4 	bl	8002234 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80022ec:	20a8      	movs	r0, #168	@ 0xa8
 80022ee:	f7ff ffa1 	bl	8002234 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80022f2:	203f      	movs	r0, #63	@ 0x3f
 80022f4:	f7ff ff9e 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80022f8:	20a4      	movs	r0, #164	@ 0xa4
 80022fa:	f7ff ff9b 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80022fe:	20d3      	movs	r0, #211	@ 0xd3
 8002300:	f7ff ff98 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002304:	2000      	movs	r0, #0
 8002306:	f7ff ff95 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800230a:	20d5      	movs	r0, #213	@ 0xd5
 800230c:	f7ff ff92 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002310:	20f0      	movs	r0, #240	@ 0xf0
 8002312:	f7ff ff8f 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002316:	20d9      	movs	r0, #217	@ 0xd9
 8002318:	f7ff ff8c 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800231c:	2022      	movs	r0, #34	@ 0x22
 800231e:	f7ff ff89 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002322:	20da      	movs	r0, #218	@ 0xda
 8002324:	f7ff ff86 	bl	8002234 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002328:	2012      	movs	r0, #18
 800232a:	f7ff ff83 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800232e:	20db      	movs	r0, #219	@ 0xdb
 8002330:	f7ff ff80 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002334:	2020      	movs	r0, #32
 8002336:	f7ff ff7d 	bl	8002234 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800233a:	208d      	movs	r0, #141	@ 0x8d
 800233c:	f7ff ff7a 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002340:	2014      	movs	r0, #20
 8002342:	f7ff ff77 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002346:	2001      	movs	r0, #1
 8002348:	f000 f8d6 	bl	80024f8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800234c:	2000      	movs	r0, #0
 800234e:	f000 f811 	bl	8002374 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002352:	f000 f829 	bl	80023a8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <ssd1306_Init+0xd4>)
 8002358:	2200      	movs	r2, #0
 800235a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800235c:	4b04      	ldr	r3, [pc, #16]	@ (8002370 <ssd1306_Init+0xd4>)
 800235e:	2200      	movs	r2, #0
 8002360:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002362:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <ssd1306_Init+0xd4>)
 8002364:	2201      	movs	r2, #1
 8002366:	711a      	strb	r2, [r3, #4]
}
 8002368:	46c0      	nop			@ (mov r8, r8)
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	20000644 	.word	0x20000644

08002374 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	0002      	movs	r2, r0
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002380:	1dfb      	adds	r3, r7, #7
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <ssd1306_Fill+0x18>
 8002388:	2300      	movs	r3, #0
 800238a:	e000      	b.n	800238e <ssd1306_Fill+0x1a>
 800238c:	23ff      	movs	r3, #255	@ 0xff
 800238e:	2280      	movs	r2, #128	@ 0x80
 8002390:	00d2      	lsls	r2, r2, #3
 8002392:	4804      	ldr	r0, [pc, #16]	@ (80023a4 <ssd1306_Fill+0x30>)
 8002394:	0019      	movs	r1, r3
 8002396:	f004 fadd 	bl	8006954 <memset>
}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	46bd      	mov	sp, r7
 800239e:	b002      	add	sp, #8
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	46c0      	nop			@ (mov r8, r8)
 80023a4:	20000244 	.word	0x20000244

080023a8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	e01a      	b.n	80023ec <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80023b6:	1dfb      	adds	r3, r7, #7
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	3b50      	subs	r3, #80	@ 0x50
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	0018      	movs	r0, r3
 80023c0:	f7ff ff38 	bl	8002234 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80023c4:	2002      	movs	r0, #2
 80023c6:	f7ff ff35 	bl	8002234 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80023ca:	2010      	movs	r0, #16
 80023cc:	f7ff ff32 	bl	8002234 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80023d0:	1dfb      	adds	r3, r7, #7
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	01da      	lsls	r2, r3, #7
 80023d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <ssd1306_UpdateScreen+0x58>)
 80023d8:	18d3      	adds	r3, r2, r3
 80023da:	2180      	movs	r1, #128	@ 0x80
 80023dc:	0018      	movs	r0, r3
 80023de:	f7ff ff43 	bl	8002268 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80023e2:	1dfb      	adds	r3, r7, #7
 80023e4:	781a      	ldrb	r2, [r3, #0]
 80023e6:	1dfb      	adds	r3, r7, #7
 80023e8:	3201      	adds	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
 80023ec:	1dfb      	adds	r3, r7, #7
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b07      	cmp	r3, #7
 80023f2:	d9e0      	bls.n	80023b6 <ssd1306_UpdateScreen+0xe>
    }
}
 80023f4:	46c0      	nop			@ (mov r8, r8)
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b002      	add	sp, #8
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	46c0      	nop			@ (mov r8, r8)
 8002400:	20000244 	.word	0x20000244

08002404 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002404:	b590      	push	{r4, r7, lr}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	0004      	movs	r4, r0
 800240c:	0008      	movs	r0, r1
 800240e:	0011      	movs	r1, r2
 8002410:	1dfb      	adds	r3, r7, #7
 8002412:	1c22      	adds	r2, r4, #0
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	1dbb      	adds	r3, r7, #6
 8002418:	1c02      	adds	r2, r0, #0
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	1d7b      	adds	r3, r7, #5
 800241e:	1c0a      	adds	r2, r1, #0
 8002420:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002422:	1dfb      	adds	r3, r7, #7
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b25b      	sxtb	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	db47      	blt.n	80024bc <ssd1306_DrawPixel+0xb8>
 800242c:	1dbb      	adds	r3, r7, #6
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b3f      	cmp	r3, #63	@ 0x3f
 8002432:	d843      	bhi.n	80024bc <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002434:	1d7b      	adds	r3, r7, #5
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d11e      	bne.n	800247a <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800243c:	1dfb      	adds	r3, r7, #7
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	1dbb      	adds	r3, r7, #6
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	08db      	lsrs	r3, r3, #3
 8002446:	b2d8      	uxtb	r0, r3
 8002448:	0003      	movs	r3, r0
 800244a:	01db      	lsls	r3, r3, #7
 800244c:	18d3      	adds	r3, r2, r3
 800244e:	4a1d      	ldr	r2, [pc, #116]	@ (80024c4 <ssd1306_DrawPixel+0xc0>)
 8002450:	5cd3      	ldrb	r3, [r2, r3]
 8002452:	b25a      	sxtb	r2, r3
 8002454:	1dbb      	adds	r3, r7, #6
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2107      	movs	r1, #7
 800245a:	400b      	ands	r3, r1
 800245c:	2101      	movs	r1, #1
 800245e:	4099      	lsls	r1, r3
 8002460:	000b      	movs	r3, r1
 8002462:	b25b      	sxtb	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b259      	sxtb	r1, r3
 8002468:	1dfb      	adds	r3, r7, #7
 800246a:	781a      	ldrb	r2, [r3, #0]
 800246c:	0003      	movs	r3, r0
 800246e:	01db      	lsls	r3, r3, #7
 8002470:	18d3      	adds	r3, r2, r3
 8002472:	b2c9      	uxtb	r1, r1
 8002474:	4a13      	ldr	r2, [pc, #76]	@ (80024c4 <ssd1306_DrawPixel+0xc0>)
 8002476:	54d1      	strb	r1, [r2, r3]
 8002478:	e021      	b.n	80024be <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800247a:	1dfb      	adds	r3, r7, #7
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	1dbb      	adds	r3, r7, #6
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	08db      	lsrs	r3, r3, #3
 8002484:	b2d8      	uxtb	r0, r3
 8002486:	0003      	movs	r3, r0
 8002488:	01db      	lsls	r3, r3, #7
 800248a:	18d3      	adds	r3, r2, r3
 800248c:	4a0d      	ldr	r2, [pc, #52]	@ (80024c4 <ssd1306_DrawPixel+0xc0>)
 800248e:	5cd3      	ldrb	r3, [r2, r3]
 8002490:	b25b      	sxtb	r3, r3
 8002492:	1dba      	adds	r2, r7, #6
 8002494:	7812      	ldrb	r2, [r2, #0]
 8002496:	2107      	movs	r1, #7
 8002498:	400a      	ands	r2, r1
 800249a:	2101      	movs	r1, #1
 800249c:	4091      	lsls	r1, r2
 800249e:	000a      	movs	r2, r1
 80024a0:	b252      	sxtb	r2, r2
 80024a2:	43d2      	mvns	r2, r2
 80024a4:	b252      	sxtb	r2, r2
 80024a6:	4013      	ands	r3, r2
 80024a8:	b259      	sxtb	r1, r3
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781a      	ldrb	r2, [r3, #0]
 80024ae:	0003      	movs	r3, r0
 80024b0:	01db      	lsls	r3, r3, #7
 80024b2:	18d3      	adds	r3, r2, r3
 80024b4:	b2c9      	uxtb	r1, r1
 80024b6:	4a03      	ldr	r2, [pc, #12]	@ (80024c4 <ssd1306_DrawPixel+0xc0>)
 80024b8:	54d1      	strb	r1, [r2, r3]
 80024ba:	e000      	b.n	80024be <ssd1306_DrawPixel+0xba>
        return;
 80024bc:	46c0      	nop			@ (mov r8, r8)
    }
}
 80024be:	46bd      	mov	sp, r7
 80024c0:	b003      	add	sp, #12
 80024c2:	bd90      	pop	{r4, r7, pc}
 80024c4:	20000244 	.word	0x20000244

080024c8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	0002      	movs	r2, r0
 80024d0:	1dfb      	adds	r3, r7, #7
 80024d2:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 80024d4:	210f      	movs	r1, #15
 80024d6:	187b      	adds	r3, r7, r1
 80024d8:	2281      	movs	r2, #129	@ 0x81
 80024da:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80024dc:	187b      	adds	r3, r7, r1
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	0018      	movs	r0, r3
 80024e2:	f7ff fea7 	bl	8002234 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80024e6:	1dfb      	adds	r3, r7, #7
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7ff fea2 	bl	8002234 <ssd1306_WriteCommand>
}
 80024f0:	46c0      	nop			@ (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b004      	add	sp, #16
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	0002      	movs	r2, r0
 8002500:	1dfb      	adds	r3, r7, #7
 8002502:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8002504:	1dfb      	adds	r3, r7, #7
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d007      	beq.n	800251c <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 800250c:	230f      	movs	r3, #15
 800250e:	18fb      	adds	r3, r7, r3
 8002510:	22af      	movs	r2, #175	@ 0xaf
 8002512:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8002514:	4b0a      	ldr	r3, [pc, #40]	@ (8002540 <ssd1306_SetDisplayOn+0x48>)
 8002516:	2201      	movs	r2, #1
 8002518:	715a      	strb	r2, [r3, #5]
 800251a:	e006      	b.n	800252a <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 800251c:	230f      	movs	r3, #15
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	22ae      	movs	r2, #174	@ 0xae
 8002522:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 8002524:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <ssd1306_SetDisplayOn+0x48>)
 8002526:	2200      	movs	r2, #0
 8002528:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800252a:	230f      	movs	r3, #15
 800252c:	18fb      	adds	r3, r7, r3
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	0018      	movs	r0, r3
 8002532:	f7ff fe7f 	bl	8002234 <ssd1306_WriteCommand>
}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	46bd      	mov	sp, r7
 800253a:	b004      	add	sp, #16
 800253c:	bd80      	pop	{r7, pc}
 800253e:	46c0      	nop			@ (mov r8, r8)
 8002540:	20000644 	.word	0x20000644

08002544 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002548:	4b07      	ldr	r3, [pc, #28]	@ (8002568 <HAL_Init+0x24>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_Init+0x24>)
 800254e:	2110      	movs	r1, #16
 8002550:	430a      	orrs	r2, r1
 8002552:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002554:	2000      	movs	r0, #0
 8002556:	f000 f809 	bl	800256c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800255a:	f7ff fafd 	bl	8001b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
}
 8002560:	0018      	movs	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	40022000 	.word	0x40022000

0800256c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002574:	4b14      	ldr	r3, [pc, #80]	@ (80025c8 <HAL_InitTick+0x5c>)
 8002576:	681c      	ldr	r4, [r3, #0]
 8002578:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_InitTick+0x60>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	0019      	movs	r1, r3
 800257e:	23fa      	movs	r3, #250	@ 0xfa
 8002580:	0098      	lsls	r0, r3, #2
 8002582:	f7fd fdcb 	bl	800011c <__udivsi3>
 8002586:	0003      	movs	r3, r0
 8002588:	0019      	movs	r1, r3
 800258a:	0020      	movs	r0, r4
 800258c:	f7fd fdc6 	bl	800011c <__udivsi3>
 8002590:	0003      	movs	r3, r0
 8002592:	0018      	movs	r0, r3
 8002594:	f000 fda1 	bl	80030da <HAL_SYSTICK_Config>
 8002598:	1e03      	subs	r3, r0, #0
 800259a:	d001      	beq.n	80025a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e00f      	b.n	80025c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d80b      	bhi.n	80025be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	2301      	movs	r3, #1
 80025aa:	425b      	negs	r3, r3
 80025ac:	2200      	movs	r2, #0
 80025ae:	0018      	movs	r0, r3
 80025b0:	f000 fd6e 	bl	8003090 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_InitTick+0x64>)
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e000      	b.n	80025c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b003      	add	sp, #12
 80025c6:	bd90      	pop	{r4, r7, pc}
 80025c8:	20000004 	.word	0x20000004
 80025cc:	2000000c 	.word	0x2000000c
 80025d0:	20000008 	.word	0x20000008

080025d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d8:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_IncTick+0x1c>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	001a      	movs	r2, r3
 80025de:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <HAL_IncTick+0x20>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	18d2      	adds	r2, r2, r3
 80025e4:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <HAL_IncTick+0x20>)
 80025e6:	601a      	str	r2, [r3, #0]
}
 80025e8:	46c0      	nop			@ (mov r8, r8)
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	46c0      	nop			@ (mov r8, r8)
 80025f0:	2000000c 	.word	0x2000000c
 80025f4:	2000064c 	.word	0x2000064c

080025f8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b02      	ldr	r3, [pc, #8]	@ (8002608 <HAL_GetTick+0x10>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	0018      	movs	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			@ (mov r8, r8)
 8002608:	2000064c 	.word	0x2000064c

0800260c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002614:	f7ff fff0 	bl	80025f8 <HAL_GetTick>
 8002618:	0003      	movs	r3, r0
 800261a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	3301      	adds	r3, #1
 8002624:	d005      	beq.n	8002632 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002626:	4b0a      	ldr	r3, [pc, #40]	@ (8002650 <HAL_Delay+0x44>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	001a      	movs	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	189b      	adds	r3, r3, r2
 8002630:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002632:	46c0      	nop			@ (mov r8, r8)
 8002634:	f7ff ffe0 	bl	80025f8 <HAL_GetTick>
 8002638:	0002      	movs	r2, r0
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	429a      	cmp	r2, r3
 8002642:	d8f7      	bhi.n	8002634 <HAL_Delay+0x28>
  {
  }
}
 8002644:	46c0      	nop			@ (mov r8, r8)
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	46bd      	mov	sp, r7
 800264a:	b004      	add	sp, #16
 800264c:	bd80      	pop	{r7, pc}
 800264e:	46c0      	nop			@ (mov r8, r8)
 8002650:	2000000c 	.word	0x2000000c

08002654 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800265c:	230f      	movs	r3, #15
 800265e:	18fb      	adds	r3, r7, r3
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e125      	b.n	80028be <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10a      	bne.n	8002690 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2234      	movs	r2, #52	@ 0x34
 8002684:	2100      	movs	r1, #0
 8002686:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	0018      	movs	r0, r3
 800268c:	f7ff fa88 	bl	8001ba0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002694:	2210      	movs	r2, #16
 8002696:	4013      	ands	r3, r2
 8002698:	d000      	beq.n	800269c <HAL_ADC_Init+0x48>
 800269a:	e103      	b.n	80028a4 <HAL_ADC_Init+0x250>
 800269c:	230f      	movs	r3, #15
 800269e:	18fb      	adds	r3, r7, r3
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d000      	beq.n	80026a8 <HAL_ADC_Init+0x54>
 80026a6:	e0fd      	b.n	80028a4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2204      	movs	r2, #4
 80026b0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80026b2:	d000      	beq.n	80026b6 <HAL_ADC_Init+0x62>
 80026b4:	e0f6      	b.n	80028a4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ba:	4a83      	ldr	r2, [pc, #524]	@ (80028c8 <HAL_ADC_Init+0x274>)
 80026bc:	4013      	ands	r3, r2
 80026be:	2202      	movs	r2, #2
 80026c0:	431a      	orrs	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2203      	movs	r2, #3
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d112      	bne.n	80026fa <HAL_ADC_Init+0xa6>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2201      	movs	r2, #1
 80026dc:	4013      	ands	r3, r2
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d009      	beq.n	80026f6 <HAL_ADC_Init+0xa2>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	021b      	lsls	r3, r3, #8
 80026ec:	401a      	ands	r2, r3
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	021b      	lsls	r3, r3, #8
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d101      	bne.n	80026fa <HAL_ADC_Init+0xa6>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <HAL_ADC_Init+0xa8>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d116      	bne.n	800272e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	2218      	movs	r2, #24
 8002708:	4393      	bics	r3, r2
 800270a:	0019      	movs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	430a      	orrs	r2, r1
 8002716:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	0899      	lsrs	r1, r3, #2
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68da      	ldr	r2, [r3, #12]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4964      	ldr	r1, [pc, #400]	@ (80028cc <HAL_ADC_Init+0x278>)
 800273a:	400a      	ands	r2, r1
 800273c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7e1b      	ldrb	r3, [r3, #24]
 8002742:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	7e5b      	ldrb	r3, [r3, #25]
 8002748:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800274a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	7e9b      	ldrb	r3, [r3, #26]
 8002750:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002752:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	2b01      	cmp	r3, #1
 800275a:	d002      	beq.n	8002762 <HAL_ADC_Init+0x10e>
 800275c:	2380      	movs	r3, #128	@ 0x80
 800275e:	015b      	lsls	r3, r3, #5
 8002760:	e000      	b.n	8002764 <HAL_ADC_Init+0x110>
 8002762:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002764:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800276a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2b02      	cmp	r3, #2
 8002772:	d101      	bne.n	8002778 <HAL_ADC_Init+0x124>
 8002774:	2304      	movs	r3, #4
 8002776:	e000      	b.n	800277a <HAL_ADC_Init+0x126>
 8002778:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800277a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2124      	movs	r1, #36	@ 0x24
 8002780:	5c5b      	ldrb	r3, [r3, r1]
 8002782:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002784:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	4313      	orrs	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	7edb      	ldrb	r3, [r3, #27]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d115      	bne.n	80027c0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7e9b      	ldrb	r3, [r3, #26]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d105      	bne.n	80027a8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2280      	movs	r2, #128	@ 0x80
 80027a0:	0252      	lsls	r2, r2, #9
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	e00b      	b.n	80027c0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ac:	2220      	movs	r2, #32
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b8:	2201      	movs	r2, #1
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	69da      	ldr	r2, [r3, #28]
 80027c4:	23c2      	movs	r3, #194	@ 0xc2
 80027c6:	33ff      	adds	r3, #255	@ 0xff
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d007      	beq.n	80027dc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80027d4:	4313      	orrs	r3, r2
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	4313      	orrs	r3, r2
 80027da:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68d9      	ldr	r1, [r3, #12]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f0:	2380      	movs	r3, #128	@ 0x80
 80027f2:	055b      	lsls	r3, r3, #21
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d01b      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d017      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	2b02      	cmp	r3, #2
 8002806:	d013      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280c:	2b03      	cmp	r3, #3
 800280e:	d00f      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002814:	2b04      	cmp	r3, #4
 8002816:	d00b      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281c:	2b05      	cmp	r3, #5
 800281e:	d007      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002824:	2b06      	cmp	r3, #6
 8002826:	d003      	beq.n	8002830 <HAL_ADC_Init+0x1dc>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282c:	2b07      	cmp	r3, #7
 800282e:	d112      	bne.n	8002856 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	695a      	ldr	r2, [r3, #20]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2107      	movs	r1, #7
 800283c:	438a      	bics	r2, r1
 800283e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6959      	ldr	r1, [r3, #20]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284a:	2207      	movs	r2, #7
 800284c:	401a      	ands	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	4a1c      	ldr	r2, [pc, #112]	@ (80028d0 <HAL_ADC_Init+0x27c>)
 800285e:	4013      	ands	r3, r2
 8002860:	68ba      	ldr	r2, [r7, #8]
 8002862:	429a      	cmp	r2, r3
 8002864:	d10b      	bne.n	800287e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002870:	2203      	movs	r2, #3
 8002872:	4393      	bics	r3, r2
 8002874:	2201      	movs	r2, #1
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800287c:	e01c      	b.n	80028b8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002882:	2212      	movs	r2, #18
 8002884:	4393      	bics	r3, r2
 8002886:	2210      	movs	r2, #16
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002892:	2201      	movs	r2, #1
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800289a:	230f      	movs	r3, #15
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	2201      	movs	r2, #1
 80028a0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80028a2:	e009      	b.n	80028b8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028a8:	2210      	movs	r2, #16
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 80028b0:	230f      	movs	r3, #15
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028b8:	230f      	movs	r3, #15
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	781b      	ldrb	r3, [r3, #0]
}
 80028be:	0018      	movs	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b004      	add	sp, #16
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	fffffefd 	.word	0xfffffefd
 80028cc:	fffe0219 	.word	0xfffe0219
 80028d0:	833fffe7 	.word	0x833fffe7

080028d4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028d4:	b590      	push	{r4, r7, lr}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028dc:	230f      	movs	r3, #15
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	2200      	movs	r2, #0
 80028e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2204      	movs	r2, #4
 80028ec:	4013      	ands	r3, r2
 80028ee:	d138      	bne.n	8002962 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2234      	movs	r2, #52	@ 0x34
 80028f4:	5c9b      	ldrb	r3, [r3, r2]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_Start+0x2a>
 80028fa:	2302      	movs	r3, #2
 80028fc:	e038      	b.n	8002970 <HAL_ADC_Start+0x9c>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2234      	movs	r2, #52	@ 0x34
 8002902:	2101      	movs	r1, #1
 8002904:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7e5b      	ldrb	r3, [r3, #25]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d007      	beq.n	800291e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800290e:	230f      	movs	r3, #15
 8002910:	18fc      	adds	r4, r7, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	0018      	movs	r0, r3
 8002916:	f000 f9e3 	bl	8002ce0 <ADC_Enable>
 800291a:	0003      	movs	r3, r0
 800291c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800291e:	230f      	movs	r3, #15
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d120      	bne.n	800296a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800292c:	4a12      	ldr	r2, [pc, #72]	@ (8002978 <HAL_ADC_Start+0xa4>)
 800292e:	4013      	ands	r3, r2
 8002930:	2280      	movs	r2, #128	@ 0x80
 8002932:	0052      	lsls	r2, r2, #1
 8002934:	431a      	orrs	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2234      	movs	r2, #52	@ 0x34
 8002944:	2100      	movs	r1, #0
 8002946:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	221c      	movs	r2, #28
 800294e:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2104      	movs	r1, #4
 800295c:	430a      	orrs	r2, r1
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	e003      	b.n	800296a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002962:	230f      	movs	r3, #15
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	2202      	movs	r2, #2
 8002968:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800296a:	230f      	movs	r3, #15
 800296c:	18fb      	adds	r3, r7, r3
 800296e:	781b      	ldrb	r3, [r3, #0]
}
 8002970:	0018      	movs	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	b005      	add	sp, #20
 8002976:	bd90      	pop	{r4, r7, pc}
 8002978:	fffff0fe 	.word	0xfffff0fe

0800297c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	2b08      	cmp	r3, #8
 800298c:	d102      	bne.n	8002994 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800298e:	2308      	movs	r3, #8
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	e014      	b.n	80029be <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	4013      	ands	r3, r2
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d10b      	bne.n	80029ba <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a6:	2220      	movs	r2, #32
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2234      	movs	r2, #52	@ 0x34
 80029b2:	2100      	movs	r1, #0
 80029b4:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e071      	b.n	8002a9e <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80029ba:	230c      	movs	r3, #12
 80029bc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80029be:	f7ff fe1b 	bl	80025f8 <HAL_GetTick>
 80029c2:	0003      	movs	r3, r0
 80029c4:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80029c6:	e01f      	b.n	8002a08 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	3301      	adds	r3, #1
 80029cc:	d01c      	beq.n	8002a08 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d007      	beq.n	80029e4 <HAL_ADC_PollForConversion+0x68>
 80029d4:	f7ff fe10 	bl	80025f8 <HAL_GetTick>
 80029d8:	0002      	movs	r2, r0
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d211      	bcs.n	8002a08 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	4013      	ands	r3, r2
 80029ee:	d10b      	bne.n	8002a08 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f4:	2204      	movs	r2, #4
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2234      	movs	r2, #52	@ 0x34
 8002a00:	2100      	movs	r1, #0
 8002a02:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e04a      	b.n	8002a9e <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4013      	ands	r3, r2
 8002a12:	d0d9      	beq.n	80029c8 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a18:	2280      	movs	r2, #128	@ 0x80
 8002a1a:	0092      	lsls	r2, r2, #2
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	23c0      	movs	r3, #192	@ 0xc0
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d12d      	bne.n	8002a8c <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d129      	bne.n	8002a8c <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2208      	movs	r2, #8
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	d122      	bne.n	8002a8c <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d110      	bne.n	8002a74 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	210c      	movs	r1, #12
 8002a5e:	438a      	bics	r2, r1
 8002a60:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a66:	4a10      	ldr	r2, [pc, #64]	@ (8002aa8 <HAL_ADC_PollForConversion+0x12c>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a72:	e00b      	b.n	8002a8c <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a78:	2220      	movs	r2, #32
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a84:	2201      	movs	r2, #1
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	7e1b      	ldrb	r3, [r3, #24]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d103      	bne.n	8002a9c <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	220c      	movs	r2, #12
 8002a9a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b004      	add	sp, #16
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	46c0      	nop			@ (mov r8, r8)
 8002aa8:	fffffefe 	.word	0xfffffefe

08002aac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002aba:	0018      	movs	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b002      	add	sp, #8
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ace:	230f      	movs	r3, #15
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ade:	2380      	movs	r3, #128	@ 0x80
 8002ae0:	055b      	lsls	r3, r3, #21
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d011      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x46>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d00d      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x46>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d009      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x46>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afa:	2b03      	cmp	r3, #3
 8002afc:	d005      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x46>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d001      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x46>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2234      	movs	r2, #52	@ 0x34
 8002b0e:	5c9b      	ldrb	r3, [r3, r2]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x54>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e0d0      	b.n	8002cba <HAL_ADC_ConfigChannel+0x1f6>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2234      	movs	r2, #52	@ 0x34
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2204      	movs	r2, #4
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d000      	beq.n	8002b2e <HAL_ADC_ConfigChannel+0x6a>
 8002b2c:	e0b4      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4a64      	ldr	r2, [pc, #400]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x200>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d100      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x76>
 8002b38:	e082      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2201      	movs	r2, #1
 8002b46:	409a      	lsls	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	055b      	lsls	r3, r3, #21
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d037      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d033      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d02f      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b70:	2b03      	cmp	r3, #3
 8002b72:	d02b      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d027      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b80:	2b05      	cmp	r3, #5
 8002b82:	d023      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b88:	2b06      	cmp	r3, #6
 8002b8a:	d01f      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	2b07      	cmp	r3, #7
 8002b92:	d01b      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	2107      	movs	r1, #7
 8002ba0:	400b      	ands	r3, r1
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d012      	beq.n	8002bcc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	695a      	ldr	r2, [r3, #20]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2107      	movs	r1, #7
 8002bb2:	438a      	bics	r2, r1
 8002bb4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6959      	ldr	r1, [r3, #20]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	d007      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0x120>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b11      	cmp	r3, #17
 8002bda:	d003      	beq.n	8002be4 <HAL_ADC_ConfigChannel+0x120>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b12      	cmp	r3, #18
 8002be2:	d163      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002be4:	4b38      	ldr	r3, [pc, #224]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x204>)
 8002be6:	6819      	ldr	r1, [r3, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b10      	cmp	r3, #16
 8002bee:	d009      	beq.n	8002c04 <HAL_ADC_ConfigChannel+0x140>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b11      	cmp	r3, #17
 8002bf6:	d102      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x13a>
 8002bf8:	2380      	movs	r3, #128	@ 0x80
 8002bfa:	03db      	lsls	r3, r3, #15
 8002bfc:	e004      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x144>
 8002bfe:	2380      	movs	r3, #128	@ 0x80
 8002c00:	045b      	lsls	r3, r3, #17
 8002c02:	e001      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x144>
 8002c04:	2380      	movs	r3, #128	@ 0x80
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	4a2f      	ldr	r2, [pc, #188]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x204>)
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b10      	cmp	r3, #16
 8002c14:	d14a      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c16:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <HAL_ADC_ConfigChannel+0x208>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	492d      	ldr	r1, [pc, #180]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x20c>)
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	f7fd fa7d 	bl	800011c <__udivsi3>
 8002c22:	0003      	movs	r3, r0
 8002c24:	001a      	movs	r2, r3
 8002c26:	0013      	movs	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	189b      	adds	r3, r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c30:	e002      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	3b01      	subs	r3, #1
 8002c36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f9      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x16e>
 8002c3e:	e035      	b.n	8002cac <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	4099      	lsls	r1, r3
 8002c4e:	000b      	movs	r3, r1
 8002c50:	43d9      	mvns	r1, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	400a      	ands	r2, r1
 8002c58:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b10      	cmp	r3, #16
 8002c60:	d007      	beq.n	8002c72 <HAL_ADC_ConfigChannel+0x1ae>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b11      	cmp	r3, #17
 8002c68:	d003      	beq.n	8002c72 <HAL_ADC_ConfigChannel+0x1ae>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b12      	cmp	r3, #18
 8002c70:	d11c      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002c72:	4b15      	ldr	r3, [pc, #84]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x204>)
 8002c74:	6819      	ldr	r1, [r3, #0]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2b10      	cmp	r3, #16
 8002c7c:	d007      	beq.n	8002c8e <HAL_ADC_ConfigChannel+0x1ca>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b11      	cmp	r3, #17
 8002c84:	d101      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x1c6>
 8002c86:	4b13      	ldr	r3, [pc, #76]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x210>)
 8002c88:	e002      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x1cc>
 8002c8a:	4b13      	ldr	r3, [pc, #76]	@ (8002cd8 <HAL_ADC_ConfigChannel+0x214>)
 8002c8c:	e000      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x1cc>
 8002c8e:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <HAL_ADC_ConfigChannel+0x218>)
 8002c90:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x204>)
 8002c92:	400b      	ands	r3, r1
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	e009      	b.n	8002cac <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002ca4:	230f      	movs	r3, #15
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2234      	movs	r2, #52	@ 0x34
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002cb4:	230f      	movs	r3, #15
 8002cb6:	18fb      	adds	r3, r7, r3
 8002cb8:	781b      	ldrb	r3, [r3, #0]
}
 8002cba:	0018      	movs	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b004      	add	sp, #16
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	00001001 	.word	0x00001001
 8002cc8:	40012708 	.word	0x40012708
 8002ccc:	20000004 	.word	0x20000004
 8002cd0:	000f4240 	.word	0x000f4240
 8002cd4:	ffbfffff 	.word	0xffbfffff
 8002cd8:	feffffff 	.word	0xfeffffff
 8002cdc:	ff7fffff 	.word	0xff7fffff

08002ce0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d112      	bne.n	8002d24 <ADC_Enable+0x44>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2201      	movs	r2, #1
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d009      	beq.n	8002d20 <ADC_Enable+0x40>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	2380      	movs	r3, #128	@ 0x80
 8002d14:	021b      	lsls	r3, r3, #8
 8002d16:	401a      	ands	r2, r3
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	021b      	lsls	r3, r3, #8
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d101      	bne.n	8002d24 <ADC_Enable+0x44>
 8002d20:	2301      	movs	r3, #1
 8002d22:	e000      	b.n	8002d26 <ADC_Enable+0x46>
 8002d24:	2300      	movs	r3, #0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d152      	bne.n	8002dd0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	4a2a      	ldr	r2, [pc, #168]	@ (8002ddc <ADC_Enable+0xfc>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	d00d      	beq.n	8002d52 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d3a:	2210      	movs	r2, #16
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d46:	2201      	movs	r2, #1
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e03f      	b.n	8002dd2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d62:	4b1f      	ldr	r3, [pc, #124]	@ (8002de0 <ADC_Enable+0x100>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	491f      	ldr	r1, [pc, #124]	@ (8002de4 <ADC_Enable+0x104>)
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f7fd f9d7 	bl	800011c <__udivsi3>
 8002d6e:	0003      	movs	r3, r0
 8002d70:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d72:	e002      	b.n	8002d7a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1f9      	bne.n	8002d74 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d80:	f7ff fc3a 	bl	80025f8 <HAL_GetTick>
 8002d84:	0003      	movs	r3, r0
 8002d86:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d88:	e01b      	b.n	8002dc2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d8a:	f7ff fc35 	bl	80025f8 <HAL_GetTick>
 8002d8e:	0002      	movs	r2, r0
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d914      	bls.n	8002dc2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d00d      	beq.n	8002dc2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002daa:	2210      	movs	r2, #16
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db6:	2201      	movs	r2, #1
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e007      	b.n	8002dd2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d1dc      	bne.n	8002d8a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b004      	add	sp, #16
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	80000017 	.word	0x80000017
 8002de0:	20000004 	.word	0x20000004
 8002de4:	000f4240 	.word	0x000f4240

08002de8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002df0:	2317      	movs	r3, #23
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2234      	movs	r2, #52	@ 0x34
 8002e04:	5c9b      	ldrb	r3, [r3, r2]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <HAL_ADCEx_Calibration_Start+0x26>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e08d      	b.n	8002f2a <HAL_ADCEx_Calibration_Start+0x142>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2234      	movs	r2, #52	@ 0x34
 8002e12:	2101      	movs	r1, #1
 8002e14:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d112      	bne.n	8002e4a <HAL_ADCEx_Calibration_Start+0x62>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d009      	beq.n	8002e46 <HAL_ADCEx_Calibration_Start+0x5e>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	2380      	movs	r3, #128	@ 0x80
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	401a      	ands	r2, r3
 8002e3e:	2380      	movs	r3, #128	@ 0x80
 8002e40:	021b      	lsls	r3, r3, #8
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d101      	bne.n	8002e4a <HAL_ADCEx_Calibration_Start+0x62>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <HAL_ADCEx_Calibration_Start+0x64>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d15b      	bne.n	8002f08 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e54:	4a37      	ldr	r2, [pc, #220]	@ (8002f34 <HAL_ADCEx_Calibration_Start+0x14c>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	2202      	movs	r2, #2
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2203      	movs	r2, #3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2103      	movs	r1, #3
 8002e78:	438a      	bics	r2, r1
 8002e7a:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2180      	movs	r1, #128	@ 0x80
 8002e88:	0609      	lsls	r1, r1, #24
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002e8e:	f7ff fbb3 	bl	80025f8 <HAL_GetTick>
 8002e92:	0003      	movs	r3, r0
 8002e94:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002e96:	e01d      	b.n	8002ed4 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e98:	f7ff fbae 	bl	80025f8 <HAL_GetTick>
 8002e9c:	0002      	movs	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d916      	bls.n	8002ed4 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	0fdb      	lsrs	r3, r3, #31
 8002eae:	07da      	lsls	r2, r3, #31
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	061b      	lsls	r3, r3, #24
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d10d      	bne.n	8002ed4 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ebc:	2212      	movs	r2, #18
 8002ebe:	4393      	bics	r3, r2
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	639a      	str	r2, [r3, #56]	@ 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2234      	movs	r2, #52	@ 0x34
 8002ecc:	2100      	movs	r1, #0
 8002ece:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e02a      	b.n	8002f2a <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	0fdb      	lsrs	r3, r3, #31
 8002edc:	07da      	lsls	r2, r3, #31
 8002ede:	2380      	movs	r3, #128	@ 0x80
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d0d8      	beq.n	8002e98 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68d9      	ldr	r1, [r3, #12]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002efa:	2203      	movs	r2, #3
 8002efc:	4393      	bics	r3, r2
 8002efe:	2201      	movs	r2, #1
 8002f00:	431a      	orrs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	639a      	str	r2, [r3, #56]	@ 0x38
 8002f06:	e009      	b.n	8002f1c <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002f14:	2317      	movs	r3, #23
 8002f16:	18fb      	adds	r3, r7, r3
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2234      	movs	r2, #52	@ 0x34
 8002f20:	2100      	movs	r1, #0
 8002f22:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002f24:	2317      	movs	r3, #23
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	781b      	ldrb	r3, [r3, #0]
}
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b006      	add	sp, #24
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			@ (mov r8, r8)
 8002f34:	fffffefd 	.word	0xfffffefd

08002f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	0002      	movs	r2, r0
 8002f40:	1dfb      	adds	r3, r7, #7
 8002f42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f44:	1dfb      	adds	r3, r7, #7
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f4a:	d809      	bhi.n	8002f60 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f4c:	1dfb      	adds	r3, r7, #7
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	001a      	movs	r2, r3
 8002f52:	231f      	movs	r3, #31
 8002f54:	401a      	ands	r2, r3
 8002f56:	4b04      	ldr	r3, [pc, #16]	@ (8002f68 <__NVIC_EnableIRQ+0x30>)
 8002f58:	2101      	movs	r1, #1
 8002f5a:	4091      	lsls	r1, r2
 8002f5c:	000a      	movs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
  }
}
 8002f60:	46c0      	nop			@ (mov r8, r8)
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b002      	add	sp, #8
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	e000e100 	.word	0xe000e100

08002f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	0002      	movs	r2, r0
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	1dfb      	adds	r3, r7, #7
 8002f78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f7a:	1dfb      	adds	r3, r7, #7
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f80:	d828      	bhi.n	8002fd4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f82:	4a2f      	ldr	r2, [pc, #188]	@ (8003040 <__NVIC_SetPriority+0xd4>)
 8002f84:	1dfb      	adds	r3, r7, #7
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	b25b      	sxtb	r3, r3
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	33c0      	adds	r3, #192	@ 0xc0
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	589b      	ldr	r3, [r3, r2]
 8002f92:	1dfa      	adds	r2, r7, #7
 8002f94:	7812      	ldrb	r2, [r2, #0]
 8002f96:	0011      	movs	r1, r2
 8002f98:	2203      	movs	r2, #3
 8002f9a:	400a      	ands	r2, r1
 8002f9c:	00d2      	lsls	r2, r2, #3
 8002f9e:	21ff      	movs	r1, #255	@ 0xff
 8002fa0:	4091      	lsls	r1, r2
 8002fa2:	000a      	movs	r2, r1
 8002fa4:	43d2      	mvns	r2, r2
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	019b      	lsls	r3, r3, #6
 8002fae:	22ff      	movs	r2, #255	@ 0xff
 8002fb0:	401a      	ands	r2, r3
 8002fb2:	1dfb      	adds	r3, r7, #7
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	2303      	movs	r3, #3
 8002fba:	4003      	ands	r3, r0
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fc0:	481f      	ldr	r0, [pc, #124]	@ (8003040 <__NVIC_SetPriority+0xd4>)
 8002fc2:	1dfb      	adds	r3, r7, #7
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	b25b      	sxtb	r3, r3
 8002fc8:	089b      	lsrs	r3, r3, #2
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	33c0      	adds	r3, #192	@ 0xc0
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002fd2:	e031      	b.n	8003038 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8003044 <__NVIC_SetPriority+0xd8>)
 8002fd6:	1dfb      	adds	r3, r7, #7
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	0019      	movs	r1, r3
 8002fdc:	230f      	movs	r3, #15
 8002fde:	400b      	ands	r3, r1
 8002fe0:	3b08      	subs	r3, #8
 8002fe2:	089b      	lsrs	r3, r3, #2
 8002fe4:	3306      	adds	r3, #6
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	18d3      	adds	r3, r2, r3
 8002fea:	3304      	adds	r3, #4
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	1dfa      	adds	r2, r7, #7
 8002ff0:	7812      	ldrb	r2, [r2, #0]
 8002ff2:	0011      	movs	r1, r2
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	400a      	ands	r2, r1
 8002ff8:	00d2      	lsls	r2, r2, #3
 8002ffa:	21ff      	movs	r1, #255	@ 0xff
 8002ffc:	4091      	lsls	r1, r2
 8002ffe:	000a      	movs	r2, r1
 8003000:	43d2      	mvns	r2, r2
 8003002:	401a      	ands	r2, r3
 8003004:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	019b      	lsls	r3, r3, #6
 800300a:	22ff      	movs	r2, #255	@ 0xff
 800300c:	401a      	ands	r2, r3
 800300e:	1dfb      	adds	r3, r7, #7
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	0018      	movs	r0, r3
 8003014:	2303      	movs	r3, #3
 8003016:	4003      	ands	r3, r0
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800301c:	4809      	ldr	r0, [pc, #36]	@ (8003044 <__NVIC_SetPriority+0xd8>)
 800301e:	1dfb      	adds	r3, r7, #7
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	001c      	movs	r4, r3
 8003024:	230f      	movs	r3, #15
 8003026:	4023      	ands	r3, r4
 8003028:	3b08      	subs	r3, #8
 800302a:	089b      	lsrs	r3, r3, #2
 800302c:	430a      	orrs	r2, r1
 800302e:	3306      	adds	r3, #6
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	18c3      	adds	r3, r0, r3
 8003034:	3304      	adds	r3, #4
 8003036:	601a      	str	r2, [r3, #0]
}
 8003038:	46c0      	nop			@ (mov r8, r8)
 800303a:	46bd      	mov	sp, r7
 800303c:	b003      	add	sp, #12
 800303e:	bd90      	pop	{r4, r7, pc}
 8003040:	e000e100 	.word	0xe000e100
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	1e5a      	subs	r2, r3, #1
 8003054:	2380      	movs	r3, #128	@ 0x80
 8003056:	045b      	lsls	r3, r3, #17
 8003058:	429a      	cmp	r2, r3
 800305a:	d301      	bcc.n	8003060 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800305c:	2301      	movs	r3, #1
 800305e:	e010      	b.n	8003082 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003060:	4b0a      	ldr	r3, [pc, #40]	@ (800308c <SysTick_Config+0x44>)
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	3a01      	subs	r2, #1
 8003066:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003068:	2301      	movs	r3, #1
 800306a:	425b      	negs	r3, r3
 800306c:	2103      	movs	r1, #3
 800306e:	0018      	movs	r0, r3
 8003070:	f7ff ff7c 	bl	8002f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003074:	4b05      	ldr	r3, [pc, #20]	@ (800308c <SysTick_Config+0x44>)
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307a:	4b04      	ldr	r3, [pc, #16]	@ (800308c <SysTick_Config+0x44>)
 800307c:	2207      	movs	r2, #7
 800307e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003080:	2300      	movs	r3, #0
}
 8003082:	0018      	movs	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	b002      	add	sp, #8
 8003088:	bd80      	pop	{r7, pc}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	e000e010 	.word	0xe000e010

08003090 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	210f      	movs	r1, #15
 800309c:	187b      	adds	r3, r7, r1
 800309e:	1c02      	adds	r2, r0, #0
 80030a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	187b      	adds	r3, r7, r1
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	b25b      	sxtb	r3, r3
 80030aa:	0011      	movs	r1, r2
 80030ac:	0018      	movs	r0, r3
 80030ae:	f7ff ff5d 	bl	8002f6c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80030b2:	46c0      	nop			@ (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b004      	add	sp, #16
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
 80030c0:	0002      	movs	r2, r0
 80030c2:	1dfb      	adds	r3, r7, #7
 80030c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c6:	1dfb      	adds	r3, r7, #7
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	b25b      	sxtb	r3, r3
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff ff33 	bl	8002f38 <__NVIC_EnableIRQ>
}
 80030d2:	46c0      	nop			@ (mov r8, r8)
 80030d4:	46bd      	mov	sp, r7
 80030d6:	b002      	add	sp, #8
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f7ff ffaf 	bl	8003048 <SysTick_Config>
 80030ea:	0003      	movs	r3, r0
}
 80030ec:	0018      	movs	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b002      	add	sp, #8
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003102:	e149      	b.n	8003398 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2101      	movs	r1, #1
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4091      	lsls	r1, r2
 800310e:	000a      	movs	r2, r1
 8003110:	4013      	ands	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d100      	bne.n	800311c <HAL_GPIO_Init+0x28>
 800311a:	e13a      	b.n	8003392 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2203      	movs	r2, #3
 8003122:	4013      	ands	r3, r2
 8003124:	2b01      	cmp	r3, #1
 8003126:	d005      	beq.n	8003134 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	2203      	movs	r2, #3
 800312e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003130:	2b02      	cmp	r3, #2
 8003132:	d130      	bne.n	8003196 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	2203      	movs	r2, #3
 8003140:	409a      	lsls	r2, r3
 8003142:	0013      	movs	r3, r2
 8003144:	43da      	mvns	r2, r3
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	4013      	ands	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	409a      	lsls	r2, r3
 8003156:	0013      	movs	r3, r2
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800316a:	2201      	movs	r2, #1
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	409a      	lsls	r2, r3
 8003170:	0013      	movs	r3, r2
 8003172:	43da      	mvns	r2, r3
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4013      	ands	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	091b      	lsrs	r3, r3, #4
 8003180:	2201      	movs	r2, #1
 8003182:	401a      	ands	r2, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	409a      	lsls	r2, r3
 8003188:	0013      	movs	r3, r2
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4313      	orrs	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2203      	movs	r2, #3
 800319c:	4013      	ands	r3, r2
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d017      	beq.n	80031d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	2203      	movs	r2, #3
 80031ae:	409a      	lsls	r2, r3
 80031b0:	0013      	movs	r3, r2
 80031b2:	43da      	mvns	r2, r3
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4013      	ands	r3, r2
 80031b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	409a      	lsls	r2, r3
 80031c4:	0013      	movs	r3, r2
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2203      	movs	r2, #3
 80031d8:	4013      	ands	r3, r2
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d123      	bne.n	8003226 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	08da      	lsrs	r2, r3, #3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	3208      	adds	r2, #8
 80031e6:	0092      	lsls	r2, r2, #2
 80031e8:	58d3      	ldr	r3, [r2, r3]
 80031ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	2207      	movs	r2, #7
 80031f0:	4013      	ands	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	220f      	movs	r2, #15
 80031f6:	409a      	lsls	r2, r3
 80031f8:	0013      	movs	r3, r2
 80031fa:	43da      	mvns	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	4013      	ands	r3, r2
 8003200:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	691a      	ldr	r2, [r3, #16]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2107      	movs	r1, #7
 800320a:	400b      	ands	r3, r1
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	409a      	lsls	r2, r3
 8003210:	0013      	movs	r3, r2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4313      	orrs	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	08da      	lsrs	r2, r3, #3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	3208      	adds	r2, #8
 8003220:	0092      	lsls	r2, r2, #2
 8003222:	6939      	ldr	r1, [r7, #16]
 8003224:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	2203      	movs	r2, #3
 8003232:	409a      	lsls	r2, r3
 8003234:	0013      	movs	r3, r2
 8003236:	43da      	mvns	r2, r3
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4013      	ands	r3, r2
 800323c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2203      	movs	r2, #3
 8003244:	401a      	ands	r2, r3
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	409a      	lsls	r2, r3
 800324c:	0013      	movs	r3, r2
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	4313      	orrs	r3, r2
 8003252:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	23c0      	movs	r3, #192	@ 0xc0
 8003260:	029b      	lsls	r3, r3, #10
 8003262:	4013      	ands	r3, r2
 8003264:	d100      	bne.n	8003268 <HAL_GPIO_Init+0x174>
 8003266:	e094      	b.n	8003392 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003268:	4b51      	ldr	r3, [pc, #324]	@ (80033b0 <HAL_GPIO_Init+0x2bc>)
 800326a:	699a      	ldr	r2, [r3, #24]
 800326c:	4b50      	ldr	r3, [pc, #320]	@ (80033b0 <HAL_GPIO_Init+0x2bc>)
 800326e:	2101      	movs	r1, #1
 8003270:	430a      	orrs	r2, r1
 8003272:	619a      	str	r2, [r3, #24]
 8003274:	4b4e      	ldr	r3, [pc, #312]	@ (80033b0 <HAL_GPIO_Init+0x2bc>)
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	2201      	movs	r2, #1
 800327a:	4013      	ands	r3, r2
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003280:	4a4c      	ldr	r2, [pc, #304]	@ (80033b4 <HAL_GPIO_Init+0x2c0>)
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	089b      	lsrs	r3, r3, #2
 8003286:	3302      	adds	r3, #2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	589b      	ldr	r3, [r3, r2]
 800328c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2203      	movs	r2, #3
 8003292:	4013      	ands	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	220f      	movs	r2, #15
 8003298:	409a      	lsls	r2, r3
 800329a:	0013      	movs	r3, r2
 800329c:	43da      	mvns	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	2390      	movs	r3, #144	@ 0x90
 80032a8:	05db      	lsls	r3, r3, #23
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d00d      	beq.n	80032ca <HAL_GPIO_Init+0x1d6>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a41      	ldr	r2, [pc, #260]	@ (80033b8 <HAL_GPIO_Init+0x2c4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d007      	beq.n	80032c6 <HAL_GPIO_Init+0x1d2>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a40      	ldr	r2, [pc, #256]	@ (80033bc <HAL_GPIO_Init+0x2c8>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d101      	bne.n	80032c2 <HAL_GPIO_Init+0x1ce>
 80032be:	2302      	movs	r3, #2
 80032c0:	e004      	b.n	80032cc <HAL_GPIO_Init+0x1d8>
 80032c2:	2305      	movs	r3, #5
 80032c4:	e002      	b.n	80032cc <HAL_GPIO_Init+0x1d8>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e000      	b.n	80032cc <HAL_GPIO_Init+0x1d8>
 80032ca:	2300      	movs	r3, #0
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	2103      	movs	r1, #3
 80032d0:	400a      	ands	r2, r1
 80032d2:	0092      	lsls	r2, r2, #2
 80032d4:	4093      	lsls	r3, r2
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032dc:	4935      	ldr	r1, [pc, #212]	@ (80033b4 <HAL_GPIO_Init+0x2c0>)
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	089b      	lsrs	r3, r3, #2
 80032e2:	3302      	adds	r3, #2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ea:	4b35      	ldr	r3, [pc, #212]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	43da      	mvns	r2, r3
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4013      	ands	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	2380      	movs	r3, #128	@ 0x80
 8003300:	035b      	lsls	r3, r3, #13
 8003302:	4013      	ands	r3, r2
 8003304:	d003      	beq.n	800330e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800330e:	4b2c      	ldr	r3, [pc, #176]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003314:	4b2a      	ldr	r3, [pc, #168]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	43da      	mvns	r2, r3
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4013      	ands	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	2380      	movs	r3, #128	@ 0x80
 800332a:	039b      	lsls	r3, r3, #14
 800332c:	4013      	ands	r3, r2
 800332e:	d003      	beq.n	8003338 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	4313      	orrs	r3, r2
 8003336:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003338:	4b21      	ldr	r3, [pc, #132]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800333e:	4b20      	ldr	r3, [pc, #128]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	43da      	mvns	r2, r3
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	4013      	ands	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	2380      	movs	r3, #128	@ 0x80
 8003354:	029b      	lsls	r3, r3, #10
 8003356:	4013      	ands	r3, r2
 8003358:	d003      	beq.n	8003362 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4313      	orrs	r3, r2
 8003360:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003362:	4b17      	ldr	r3, [pc, #92]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003368:	4b15      	ldr	r3, [pc, #84]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	43da      	mvns	r2, r3
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	4013      	ands	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	2380      	movs	r3, #128	@ 0x80
 800337e:	025b      	lsls	r3, r3, #9
 8003380:	4013      	ands	r3, r2
 8003382:	d003      	beq.n	800338c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	4313      	orrs	r3, r2
 800338a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800338c:	4b0c      	ldr	r3, [pc, #48]	@ (80033c0 <HAL_GPIO_Init+0x2cc>)
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	3301      	adds	r3, #1
 8003396:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	40da      	lsrs	r2, r3
 80033a0:	1e13      	subs	r3, r2, #0
 80033a2:	d000      	beq.n	80033a6 <HAL_GPIO_Init+0x2b2>
 80033a4:	e6ae      	b.n	8003104 <HAL_GPIO_Init+0x10>
  } 
}
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b006      	add	sp, #24
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000
 80033b4:	40010000 	.word	0x40010000
 80033b8:	48000400 	.word	0x48000400
 80033bc:	48000800 	.word	0x48000800
 80033c0:	40010400 	.word	0x40010400

080033c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80033d2:	e0ab      	b.n	800352c <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80033d4:	2201      	movs	r2, #1
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	409a      	lsls	r2, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	4013      	ands	r3, r2
 80033de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d100      	bne.n	80033e8 <HAL_GPIO_DeInit+0x24>
 80033e6:	e09e      	b.n	8003526 <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80033e8:	4a56      	ldr	r2, [pc, #344]	@ (8003544 <HAL_GPIO_DeInit+0x180>)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	3302      	adds	r3, #2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	589b      	ldr	r3, [r3, r2]
 80033f4:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2203      	movs	r2, #3
 80033fa:	4013      	ands	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	220f      	movs	r2, #15
 8003400:	409a      	lsls	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4013      	ands	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	2390      	movs	r3, #144	@ 0x90
 800340c:	05db      	lsls	r3, r3, #23
 800340e:	429a      	cmp	r2, r3
 8003410:	d00d      	beq.n	800342e <HAL_GPIO_DeInit+0x6a>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4c      	ldr	r2, [pc, #304]	@ (8003548 <HAL_GPIO_DeInit+0x184>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d007      	beq.n	800342a <HAL_GPIO_DeInit+0x66>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4b      	ldr	r2, [pc, #300]	@ (800354c <HAL_GPIO_DeInit+0x188>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d101      	bne.n	8003426 <HAL_GPIO_DeInit+0x62>
 8003422:	2302      	movs	r3, #2
 8003424:	e004      	b.n	8003430 <HAL_GPIO_DeInit+0x6c>
 8003426:	2305      	movs	r3, #5
 8003428:	e002      	b.n	8003430 <HAL_GPIO_DeInit+0x6c>
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <HAL_GPIO_DeInit+0x6c>
 800342e:	2300      	movs	r3, #0
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	2103      	movs	r1, #3
 8003434:	400a      	ands	r2, r1
 8003436:	0092      	lsls	r2, r2, #2
 8003438:	4093      	lsls	r3, r2
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	429a      	cmp	r2, r3
 800343e:	d132      	bne.n	80034a6 <HAL_GPIO_DeInit+0xe2>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003440:	4b43      	ldr	r3, [pc, #268]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	43d9      	mvns	r1, r3
 8003448:	4b41      	ldr	r3, [pc, #260]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 800344a:	400a      	ands	r2, r1
 800344c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800344e:	4b40      	ldr	r3, [pc, #256]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	43d9      	mvns	r1, r3
 8003456:	4b3e      	ldr	r3, [pc, #248]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 8003458:	400a      	ands	r2, r1
 800345a:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800345c:	4b3c      	ldr	r3, [pc, #240]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 800345e:	68da      	ldr	r2, [r3, #12]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	43d9      	mvns	r1, r3
 8003464:	4b3a      	ldr	r3, [pc, #232]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 8003466:	400a      	ands	r2, r1
 8003468:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800346a:	4b39      	ldr	r3, [pc, #228]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	43d9      	mvns	r1, r3
 8003472:	4b37      	ldr	r3, [pc, #220]	@ (8003550 <HAL_GPIO_DeInit+0x18c>)
 8003474:	400a      	ands	r2, r1
 8003476:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2203      	movs	r2, #3
 800347c:	4013      	ands	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	220f      	movs	r2, #15
 8003482:	409a      	lsls	r2, r3
 8003484:	0013      	movs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003488:	4a2e      	ldr	r2, [pc, #184]	@ (8003544 <HAL_GPIO_DeInit+0x180>)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3302      	adds	r3, #2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	589a      	ldr	r2, [r3, r2]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	43d9      	mvns	r1, r3
 8003498:	482a      	ldr	r0, [pc, #168]	@ (8003544 <HAL_GPIO_DeInit+0x180>)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	400a      	ands	r2, r1
 80034a0:	3302      	adds	r3, #2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	0052      	lsls	r2, r2, #1
 80034ae:	2103      	movs	r1, #3
 80034b0:	4091      	lsls	r1, r2
 80034b2:	000a      	movs	r2, r1
 80034b4:	43d2      	mvns	r2, r2
 80034b6:	401a      	ands	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	08da      	lsrs	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3208      	adds	r2, #8
 80034c4:	0092      	lsls	r2, r2, #2
 80034c6:	58d3      	ldr	r3, [r2, r3]
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	2107      	movs	r1, #7
 80034cc:	400a      	ands	r2, r1
 80034ce:	0092      	lsls	r2, r2, #2
 80034d0:	210f      	movs	r1, #15
 80034d2:	4091      	lsls	r1, r2
 80034d4:	000a      	movs	r2, r1
 80034d6:	43d1      	mvns	r1, r2
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	08d2      	lsrs	r2, r2, #3
 80034dc:	4019      	ands	r1, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3208      	adds	r2, #8
 80034e2:	0092      	lsls	r2, r2, #2
 80034e4:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	0052      	lsls	r2, r2, #1
 80034ee:	2103      	movs	r1, #3
 80034f0:	4091      	lsls	r1, r2
 80034f2:	000a      	movs	r2, r1
 80034f4:	43d2      	mvns	r2, r2
 80034f6:	401a      	ands	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2101      	movs	r1, #1
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4091      	lsls	r1, r2
 8003506:	000a      	movs	r2, r1
 8003508:	43d2      	mvns	r2, r2
 800350a:	401a      	ands	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	0052      	lsls	r2, r2, #1
 8003518:	2103      	movs	r1, #3
 800351a:	4091      	lsls	r1, r2
 800351c:	000a      	movs	r2, r1
 800351e:	43d2      	mvns	r2, r2
 8003520:	401a      	ands	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	609a      	str	r2, [r3, #8]

    }

    position++;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	3301      	adds	r3, #1
 800352a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	40da      	lsrs	r2, r3
 8003532:	1e13      	subs	r3, r2, #0
 8003534:	d000      	beq.n	8003538 <HAL_GPIO_DeInit+0x174>
 8003536:	e74d      	b.n	80033d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003538:	46c0      	nop			@ (mov r8, r8)
 800353a:	46c0      	nop			@ (mov r8, r8)
 800353c:	46bd      	mov	sp, r7
 800353e:	b006      	add	sp, #24
 8003540:	bd80      	pop	{r7, pc}
 8003542:	46c0      	nop			@ (mov r8, r8)
 8003544:	40010000 	.word	0x40010000
 8003548:	48000400 	.word	0x48000400
 800354c:	48000800 	.word	0x48000800
 8003550:	40010400 	.word	0x40010400

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	0008      	movs	r0, r1
 800355e:	0011      	movs	r1, r2
 8003560:	1cbb      	adds	r3, r7, #2
 8003562:	1c02      	adds	r2, r0, #0
 8003564:	801a      	strh	r2, [r3, #0]
 8003566:	1c7b      	adds	r3, r7, #1
 8003568:	1c0a      	adds	r2, r1, #0
 800356a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800356c:	1c7b      	adds	r3, r7, #1
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d004      	beq.n	800357e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003574:	1cbb      	adds	r3, r7, #2
 8003576:	881a      	ldrh	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800357c:	e003      	b.n	8003586 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800357e:	1cbb      	adds	r3, r7, #2
 8003580:	881a      	ldrh	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	46bd      	mov	sp, r7
 800358a:	b002      	add	sp, #8
 800358c:	bd80      	pop	{r7, pc}

0800358e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b084      	sub	sp, #16
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
 8003596:	000a      	movs	r2, r1
 8003598:	1cbb      	adds	r3, r7, #2
 800359a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035a2:	1cbb      	adds	r3, r7, #2
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4013      	ands	r3, r2
 80035aa:	041a      	lsls	r2, r3, #16
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	1cb9      	adds	r1, r7, #2
 80035b2:	8809      	ldrh	r1, [r1, #0]
 80035b4:	400b      	ands	r3, r1
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	619a      	str	r2, [r3, #24]
}
 80035bc:	46c0      	nop			@ (mov r8, r8)
 80035be:	46bd      	mov	sp, r7
 80035c0:	b004      	add	sp, #16
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	0002      	movs	r2, r0
 80035cc:	1dbb      	adds	r3, r7, #6
 80035ce:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035d0:	4b09      	ldr	r3, [pc, #36]	@ (80035f8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	1dba      	adds	r2, r7, #6
 80035d6:	8812      	ldrh	r2, [r2, #0]
 80035d8:	4013      	ands	r3, r2
 80035da:	d008      	beq.n	80035ee <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035dc:	4b06      	ldr	r3, [pc, #24]	@ (80035f8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80035de:	1dba      	adds	r2, r7, #6
 80035e0:	8812      	ldrh	r2, [r2, #0]
 80035e2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035e4:	1dbb      	adds	r3, r7, #6
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7fe fa75 	bl	8001ad8 <HAL_GPIO_EXTI_Callback>
  }
}
 80035ee:	46c0      	nop			@ (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b002      	add	sp, #8
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	46c0      	nop			@ (mov r8, r8)
 80035f8:	40010400 	.word	0x40010400

080035fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e08f      	b.n	800372e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2241      	movs	r2, #65	@ 0x41
 8003612:	5c9b      	ldrb	r3, [r3, r2]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d107      	bne.n	800362a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2240      	movs	r2, #64	@ 0x40
 800361e:	2100      	movs	r1, #0
 8003620:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	0018      	movs	r0, r3
 8003626:	f7fe fb01 	bl	8001c2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2241      	movs	r2, #65	@ 0x41
 800362e:	2124      	movs	r1, #36	@ 0x24
 8003630:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2101      	movs	r1, #1
 800363e:	438a      	bics	r2, r1
 8003640:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	493b      	ldr	r1, [pc, #236]	@ (8003738 <HAL_I2C_Init+0x13c>)
 800364c:	400a      	ands	r2, r1
 800364e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4938      	ldr	r1, [pc, #224]	@ (800373c <HAL_I2C_Init+0x140>)
 800365c:	400a      	ands	r2, r1
 800365e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d108      	bne.n	800367a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2180      	movs	r1, #128	@ 0x80
 8003672:	0209      	lsls	r1, r1, #8
 8003674:	430a      	orrs	r2, r1
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	e007      	b.n	800368a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2184      	movs	r1, #132	@ 0x84
 8003684:	0209      	lsls	r1, r1, #8
 8003686:	430a      	orrs	r2, r1
 8003688:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d109      	bne.n	80036a6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2180      	movs	r1, #128	@ 0x80
 800369e:	0109      	lsls	r1, r1, #4
 80036a0:	430a      	orrs	r2, r1
 80036a2:	605a      	str	r2, [r3, #4]
 80036a4:	e007      	b.n	80036b6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4923      	ldr	r1, [pc, #140]	@ (8003740 <HAL_I2C_Init+0x144>)
 80036b2:	400a      	ands	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4920      	ldr	r1, [pc, #128]	@ (8003744 <HAL_I2C_Init+0x148>)
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	491a      	ldr	r1, [pc, #104]	@ (800373c <HAL_I2C_Init+0x140>)
 80036d2:	400a      	ands	r2, r1
 80036d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	431a      	orrs	r2, r3
 80036e0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	69d9      	ldr	r1, [r3, #28]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1a      	ldr	r2, [r3, #32]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2101      	movs	r1, #1
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2241      	movs	r2, #65	@ 0x41
 800371a:	2120      	movs	r1, #32
 800371c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2242      	movs	r2, #66	@ 0x42
 8003728:	2100      	movs	r1, #0
 800372a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	0018      	movs	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	b002      	add	sp, #8
 8003734:	bd80      	pop	{r7, pc}
 8003736:	46c0      	nop			@ (mov r8, r8)
 8003738:	f0ffffff 	.word	0xf0ffffff
 800373c:	ffff7fff 	.word	0xffff7fff
 8003740:	fffff7ff 	.word	0xfffff7ff
 8003744:	02008000 	.word	0x02008000

08003748 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e022      	b.n	80037a0 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2241      	movs	r2, #65	@ 0x41
 800375e:	2124      	movs	r1, #36	@ 0x24
 8003760:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2101      	movs	r1, #1
 800376e:	438a      	bics	r2, r1
 8003770:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	0018      	movs	r0, r3
 8003776:	f7fe faa7 	bl	8001cc8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2241      	movs	r2, #65	@ 0x41
 8003784:	2100      	movs	r1, #0
 8003786:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2242      	movs	r2, #66	@ 0x42
 8003792:	2100      	movs	r1, #0
 8003794:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2240      	movs	r2, #64	@ 0x40
 800379a:	2100      	movs	r1, #0
 800379c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	0018      	movs	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	b002      	add	sp, #8
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80037a8:	b590      	push	{r4, r7, lr}
 80037aa:	b089      	sub	sp, #36	@ 0x24
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	0008      	movs	r0, r1
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	0019      	movs	r1, r3
 80037b6:	230a      	movs	r3, #10
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	1c02      	adds	r2, r0, #0
 80037bc:	801a      	strh	r2, [r3, #0]
 80037be:	2308      	movs	r3, #8
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	1c0a      	adds	r2, r1, #0
 80037c4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2241      	movs	r2, #65	@ 0x41
 80037ca:	5c9b      	ldrb	r3, [r3, r2]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b20      	cmp	r3, #32
 80037d0:	d000      	beq.n	80037d4 <HAL_I2C_Master_Transmit+0x2c>
 80037d2:	e10a      	b.n	80039ea <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2240      	movs	r2, #64	@ 0x40
 80037d8:	5c9b      	ldrb	r3, [r3, r2]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_I2C_Master_Transmit+0x3a>
 80037de:	2302      	movs	r3, #2
 80037e0:	e104      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2240      	movs	r2, #64	@ 0x40
 80037e6:	2101      	movs	r1, #1
 80037e8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037ea:	f7fe ff05 	bl	80025f8 <HAL_GetTick>
 80037ee:	0003      	movs	r3, r0
 80037f0:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037f2:	2380      	movs	r3, #128	@ 0x80
 80037f4:	0219      	lsls	r1, r3, #8
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	2319      	movs	r3, #25
 80037fe:	2201      	movs	r2, #1
 8003800:	f000 fcb4 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003804:	1e03      	subs	r3, r0, #0
 8003806:	d001      	beq.n	800380c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0ef      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2241      	movs	r2, #65	@ 0x41
 8003810:	2121      	movs	r1, #33	@ 0x21
 8003812:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2242      	movs	r2, #66	@ 0x42
 8003818:	2110      	movs	r1, #16
 800381a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2208      	movs	r2, #8
 800382c:	18ba      	adds	r2, r7, r2
 800382e:	8812      	ldrh	r2, [r2, #0]
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383c:	b29b      	uxth	r3, r3
 800383e:	2bff      	cmp	r3, #255	@ 0xff
 8003840:	d906      	bls.n	8003850 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	22ff      	movs	r2, #255	@ 0xff
 8003846:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003848:	2380      	movs	r3, #128	@ 0x80
 800384a:	045b      	lsls	r3, r3, #17
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	e007      	b.n	8003860 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003854:	b29a      	uxth	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800385a:	2380      	movs	r3, #128	@ 0x80
 800385c:	049b      	lsls	r3, r3, #18
 800385e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003864:	2b00      	cmp	r3, #0
 8003866:	d027      	beq.n	80038b8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386c:	781a      	ldrb	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003878:	1c5a      	adds	r2, r3, #1
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003882:	b29b      	uxth	r3, r3
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389c:	b2db      	uxtb	r3, r3
 800389e:	3301      	adds	r3, #1
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	697c      	ldr	r4, [r7, #20]
 80038a4:	230a      	movs	r3, #10
 80038a6:	18fb      	adds	r3, r7, r3
 80038a8:	8819      	ldrh	r1, [r3, #0]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	4b51      	ldr	r3, [pc, #324]	@ (80039f4 <HAL_I2C_Master_Transmit+0x24c>)
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	0023      	movs	r3, r4
 80038b2:	f000 fed3 	bl	800465c <I2C_TransferConfig>
 80038b6:	e06f      	b.n	8003998 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	697c      	ldr	r4, [r7, #20]
 80038c0:	230a      	movs	r3, #10
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	8819      	ldrh	r1, [r3, #0]
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	4b4a      	ldr	r3, [pc, #296]	@ (80039f4 <HAL_I2C_Master_Transmit+0x24c>)
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	0023      	movs	r3, r4
 80038ce:	f000 fec5 	bl	800465c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80038d2:	e061      	b.n	8003998 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	0018      	movs	r0, r3
 80038dc:	f000 fc9e 	bl	800421c <I2C_WaitOnTXISFlagUntilTimeout>
 80038e0:	1e03      	subs	r3, r0, #0
 80038e2:	d001      	beq.n	80038e8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e081      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	781a      	ldrb	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d03a      	beq.n	8003998 <HAL_I2C_Master_Transmit+0x1f0>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003926:	2b00      	cmp	r3, #0
 8003928:	d136      	bne.n	8003998 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800392a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	0013      	movs	r3, r2
 8003934:	2200      	movs	r2, #0
 8003936:	2180      	movs	r1, #128	@ 0x80
 8003938:	f000 fc18 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 800393c:	1e03      	subs	r3, r0, #0
 800393e:	d001      	beq.n	8003944 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e053      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003948:	b29b      	uxth	r3, r3
 800394a:	2bff      	cmp	r3, #255	@ 0xff
 800394c:	d911      	bls.n	8003972 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	22ff      	movs	r2, #255	@ 0xff
 8003952:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	b2da      	uxtb	r2, r3
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	045c      	lsls	r4, r3, #17
 800395e:	230a      	movs	r3, #10
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	8819      	ldrh	r1, [r3, #0]
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	2300      	movs	r3, #0
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	0023      	movs	r3, r4
 800396c:	f000 fe76 	bl	800465c <I2C_TransferConfig>
 8003970:	e012      	b.n	8003998 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29a      	uxth	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003980:	b2da      	uxtb	r2, r3
 8003982:	2380      	movs	r3, #128	@ 0x80
 8003984:	049c      	lsls	r4, r3, #18
 8003986:	230a      	movs	r3, #10
 8003988:	18fb      	adds	r3, r7, r3
 800398a:	8819      	ldrh	r1, [r3, #0]
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	2300      	movs	r3, #0
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	0023      	movs	r3, r4
 8003994:	f000 fe62 	bl	800465c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d198      	bne.n	80038d4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	0018      	movs	r0, r3
 80039aa:	f000 fc7d 	bl	80042a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039ae:	1e03      	subs	r3, r0, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e01a      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2220      	movs	r2, #32
 80039bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	490b      	ldr	r1, [pc, #44]	@ (80039f8 <HAL_I2C_Master_Transmit+0x250>)
 80039ca:	400a      	ands	r2, r1
 80039cc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2241      	movs	r2, #65	@ 0x41
 80039d2:	2120      	movs	r1, #32
 80039d4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2242      	movs	r2, #66	@ 0x42
 80039da:	2100      	movs	r1, #0
 80039dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2240      	movs	r2, #64	@ 0x40
 80039e2:	2100      	movs	r1, #0
 80039e4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	e000      	b.n	80039ec <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80039ea:	2302      	movs	r3, #2
  }
}
 80039ec:	0018      	movs	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b007      	add	sp, #28
 80039f2:	bd90      	pop	{r4, r7, pc}
 80039f4:	80002000 	.word	0x80002000
 80039f8:	fe00e800 	.word	0xfe00e800

080039fc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b089      	sub	sp, #36	@ 0x24
 8003a00:	af02      	add	r7, sp, #8
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	0008      	movs	r0, r1
 8003a06:	607a      	str	r2, [r7, #4]
 8003a08:	0019      	movs	r1, r3
 8003a0a:	230a      	movs	r3, #10
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	1c02      	adds	r2, r0, #0
 8003a10:	801a      	strh	r2, [r3, #0]
 8003a12:	2308      	movs	r3, #8
 8003a14:	18fb      	adds	r3, r7, r3
 8003a16:	1c0a      	adds	r2, r1, #0
 8003a18:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2241      	movs	r2, #65	@ 0x41
 8003a1e:	5c9b      	ldrb	r3, [r3, r2]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d000      	beq.n	8003a28 <HAL_I2C_Master_Receive+0x2c>
 8003a26:	e0e8      	b.n	8003bfa <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2240      	movs	r2, #64	@ 0x40
 8003a2c:	5c9b      	ldrb	r3, [r3, r2]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_I2C_Master_Receive+0x3a>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e0e2      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2240      	movs	r2, #64	@ 0x40
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a3e:	f7fe fddb 	bl	80025f8 <HAL_GetTick>
 8003a42:	0003      	movs	r3, r0
 8003a44:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a46:	2380      	movs	r3, #128	@ 0x80
 8003a48:	0219      	lsls	r1, r3, #8
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	2319      	movs	r3, #25
 8003a52:	2201      	movs	r2, #1
 8003a54:	f000 fb8a 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0cd      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2241      	movs	r2, #65	@ 0x41
 8003a64:	2122      	movs	r1, #34	@ 0x22
 8003a66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2242      	movs	r2, #66	@ 0x42
 8003a6c:	2110      	movs	r1, #16
 8003a6e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2208      	movs	r2, #8
 8003a80:	18ba      	adds	r2, r7, r2
 8003a82:	8812      	ldrh	r2, [r2, #0]
 8003a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2bff      	cmp	r3, #255	@ 0xff
 8003a94:	d911      	bls.n	8003aba <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	2380      	movs	r3, #128	@ 0x80
 8003aa4:	045c      	lsls	r4, r3, #17
 8003aa6:	230a      	movs	r3, #10
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	8819      	ldrh	r1, [r3, #0]
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	4b55      	ldr	r3, [pc, #340]	@ (8003c04 <HAL_I2C_Master_Receive+0x208>)
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	0023      	movs	r3, r4
 8003ab4:	f000 fdd2 	bl	800465c <I2C_TransferConfig>
 8003ab8:	e076      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	2380      	movs	r3, #128	@ 0x80
 8003acc:	049c      	lsls	r4, r3, #18
 8003ace:	230a      	movs	r3, #10
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	8819      	ldrh	r1, [r3, #0]
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c04 <HAL_I2C_Master_Receive+0x208>)
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	0023      	movs	r3, r4
 8003adc:	f000 fdbe 	bl	800465c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003ae0:	e062      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f000 fc21 	bl	8004330 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aee:	1e03      	subs	r3, r0, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e082      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d03a      	beq.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d136      	bne.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	0013      	movs	r3, r2
 8003b44:	2200      	movs	r2, #0
 8003b46:	2180      	movs	r1, #128	@ 0x80
 8003b48:	f000 fb10 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003b4c:	1e03      	subs	r3, r0, #0
 8003b4e:	d001      	beq.n	8003b54 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e053      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2bff      	cmp	r3, #255	@ 0xff
 8003b5c:	d911      	bls.n	8003b82 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	22ff      	movs	r2, #255	@ 0xff
 8003b62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	2380      	movs	r3, #128	@ 0x80
 8003b6c:	045c      	lsls	r4, r3, #17
 8003b6e:	230a      	movs	r3, #10
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	8819      	ldrh	r1, [r3, #0]
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	2300      	movs	r3, #0
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	0023      	movs	r3, r4
 8003b7c:	f000 fd6e 	bl	800465c <I2C_TransferConfig>
 8003b80:	e012      	b.n	8003ba8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	2380      	movs	r3, #128	@ 0x80
 8003b94:	049c      	lsls	r4, r3, #18
 8003b96:	230a      	movs	r3, #10
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	8819      	ldrh	r1, [r3, #0]
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	0023      	movs	r3, r4
 8003ba4:	f000 fd5a 	bl	800465c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d197      	bne.n	8003ae2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f000 fb75 	bl	80042a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bbe:	1e03      	subs	r3, r0, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e01a      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	490b      	ldr	r1, [pc, #44]	@ (8003c08 <HAL_I2C_Master_Receive+0x20c>)
 8003bda:	400a      	ands	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2241      	movs	r2, #65	@ 0x41
 8003be2:	2120      	movs	r1, #32
 8003be4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2242      	movs	r2, #66	@ 0x42
 8003bea:	2100      	movs	r1, #0
 8003bec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2240      	movs	r2, #64	@ 0x40
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b007      	add	sp, #28
 8003c02:	bd90      	pop	{r4, r7, pc}
 8003c04:	80002400 	.word	0x80002400
 8003c08:	fe00e800 	.word	0xfe00e800

08003c0c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c0c:	b590      	push	{r4, r7, lr}
 8003c0e:	b089      	sub	sp, #36	@ 0x24
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	000c      	movs	r4, r1
 8003c16:	0010      	movs	r0, r2
 8003c18:	0019      	movs	r1, r3
 8003c1a:	230a      	movs	r3, #10
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	1c22      	adds	r2, r4, #0
 8003c20:	801a      	strh	r2, [r3, #0]
 8003c22:	2308      	movs	r3, #8
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	1c02      	adds	r2, r0, #0
 8003c28:	801a      	strh	r2, [r3, #0]
 8003c2a:	1dbb      	adds	r3, r7, #6
 8003c2c:	1c0a      	adds	r2, r1, #0
 8003c2e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2241      	movs	r2, #65	@ 0x41
 8003c34:	5c9b      	ldrb	r3, [r3, r2]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b20      	cmp	r3, #32
 8003c3a:	d000      	beq.n	8003c3e <HAL_I2C_Mem_Write+0x32>
 8003c3c:	e10c      	b.n	8003e58 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d004      	beq.n	8003c4e <HAL_I2C_Mem_Write+0x42>
 8003c44:	232c      	movs	r3, #44	@ 0x2c
 8003c46:	18fb      	adds	r3, r7, r3
 8003c48:	881b      	ldrh	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d105      	bne.n	8003c5a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2280      	movs	r2, #128	@ 0x80
 8003c52:	0092      	lsls	r2, r2, #2
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e0ff      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2240      	movs	r2, #64	@ 0x40
 8003c5e:	5c9b      	ldrb	r3, [r3, r2]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_I2C_Mem_Write+0x5c>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e0f8      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2240      	movs	r2, #64	@ 0x40
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c70:	f7fe fcc2 	bl	80025f8 <HAL_GetTick>
 8003c74:	0003      	movs	r3, r0
 8003c76:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	0219      	lsls	r1, r3, #8
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	2319      	movs	r3, #25
 8003c84:	2201      	movs	r2, #1
 8003c86:	f000 fa71 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003c8a:	1e03      	subs	r3, r0, #0
 8003c8c:	d001      	beq.n	8003c92 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0e3      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2241      	movs	r2, #65	@ 0x41
 8003c96:	2121      	movs	r1, #33	@ 0x21
 8003c98:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2242      	movs	r2, #66	@ 0x42
 8003c9e:	2140      	movs	r1, #64	@ 0x40
 8003ca0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	222c      	movs	r2, #44	@ 0x2c
 8003cb2:	18ba      	adds	r2, r7, r2
 8003cb4:	8812      	ldrh	r2, [r2, #0]
 8003cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cbe:	1dbb      	adds	r3, r7, #6
 8003cc0:	881c      	ldrh	r4, [r3, #0]
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	881a      	ldrh	r2, [r3, #0]
 8003cc8:	230a      	movs	r3, #10
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	8819      	ldrh	r1, [r3, #0]
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	9301      	str	r3, [sp, #4]
 8003cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	0023      	movs	r3, r4
 8003cda:	f000 f9c1 	bl	8004060 <I2C_RequestMemoryWrite>
 8003cde:	1e03      	subs	r3, r0, #0
 8003ce0:	d005      	beq.n	8003cee <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2240      	movs	r2, #64	@ 0x40
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e0b5      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2bff      	cmp	r3, #255	@ 0xff
 8003cf6:	d911      	bls.n	8003d1c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	22ff      	movs	r2, #255	@ 0xff
 8003cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	2380      	movs	r3, #128	@ 0x80
 8003d06:	045c      	lsls	r4, r3, #17
 8003d08:	230a      	movs	r3, #10
 8003d0a:	18fb      	adds	r3, r7, r3
 8003d0c:	8819      	ldrh	r1, [r3, #0]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	2300      	movs	r3, #0
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	0023      	movs	r3, r4
 8003d16:	f000 fca1 	bl	800465c <I2C_TransferConfig>
 8003d1a:	e012      	b.n	8003d42 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	049c      	lsls	r4, r3, #18
 8003d30:	230a      	movs	r3, #10
 8003d32:	18fb      	adds	r3, r7, r3
 8003d34:	8819      	ldrh	r1, [r3, #0]
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	2300      	movs	r3, #0
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	0023      	movs	r3, r4
 8003d3e:	f000 fc8d 	bl	800465c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f000 fa67 	bl	800421c <I2C_WaitOnTXISFlagUntilTimeout>
 8003d4e:	1e03      	subs	r3, r0, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e081      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	781a      	ldrb	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d03a      	beq.n	8003e06 <HAL_I2C_Mem_Write+0x1fa>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d136      	bne.n	8003e06 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	0013      	movs	r3, r2
 8003da2:	2200      	movs	r2, #0
 8003da4:	2180      	movs	r1, #128	@ 0x80
 8003da6:	f000 f9e1 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003daa:	1e03      	subs	r3, r0, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e053      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2bff      	cmp	r3, #255	@ 0xff
 8003dba:	d911      	bls.n	8003de0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	22ff      	movs	r2, #255	@ 0xff
 8003dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	2380      	movs	r3, #128	@ 0x80
 8003dca:	045c      	lsls	r4, r3, #17
 8003dcc:	230a      	movs	r3, #10
 8003dce:	18fb      	adds	r3, r7, r3
 8003dd0:	8819      	ldrh	r1, [r3, #0]
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	0023      	movs	r3, r4
 8003dda:	f000 fc3f 	bl	800465c <I2C_TransferConfig>
 8003dde:	e012      	b.n	8003e06 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	2380      	movs	r3, #128	@ 0x80
 8003df2:	049c      	lsls	r4, r3, #18
 8003df4:	230a      	movs	r3, #10
 8003df6:	18fb      	adds	r3, r7, r3
 8003df8:	8819      	ldrh	r1, [r3, #0]
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	0023      	movs	r3, r4
 8003e02:	f000 fc2b 	bl	800465c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d198      	bne.n	8003d42 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	0018      	movs	r0, r3
 8003e18:	f000 fa46 	bl	80042a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e1c:	1e03      	subs	r3, r0, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e01a      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	490b      	ldr	r1, [pc, #44]	@ (8003e64 <HAL_I2C_Mem_Write+0x258>)
 8003e38:	400a      	ands	r2, r1
 8003e3a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2241      	movs	r2, #65	@ 0x41
 8003e40:	2120      	movs	r1, #32
 8003e42:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2242      	movs	r2, #66	@ 0x42
 8003e48:	2100      	movs	r1, #0
 8003e4a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2240      	movs	r2, #64	@ 0x40
 8003e50:	2100      	movs	r1, #0
 8003e52:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	e000      	b.n	8003e5a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003e58:	2302      	movs	r3, #2
  }
}
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b007      	add	sp, #28
 8003e60:	bd90      	pop	{r4, r7, pc}
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	fe00e800 	.word	0xfe00e800

08003e68 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b08a      	sub	sp, #40	@ 0x28
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	607a      	str	r2, [r7, #4]
 8003e72:	603b      	str	r3, [r7, #0]
 8003e74:	230a      	movs	r3, #10
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	1c0a      	adds	r2, r1, #0
 8003e7a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2241      	movs	r2, #65	@ 0x41
 8003e84:	5c9b      	ldrb	r3, [r3, r2]
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b20      	cmp	r3, #32
 8003e8a:	d000      	beq.n	8003e8e <HAL_I2C_IsDeviceReady+0x26>
 8003e8c:	e0df      	b.n	800404e <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	699a      	ldr	r2, [r3, #24]
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	021b      	lsls	r3, r3, #8
 8003e98:	401a      	ands	r2, r3
 8003e9a:	2380      	movs	r3, #128	@ 0x80
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e0d4      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2240      	movs	r2, #64	@ 0x40
 8003eaa:	5c9b      	ldrb	r3, [r3, r2]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_I2C_IsDeviceReady+0x4c>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e0cd      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2240      	movs	r2, #64	@ 0x40
 8003eb8:	2101      	movs	r1, #1
 8003eba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2241      	movs	r2, #65	@ 0x41
 8003ec0:	2124      	movs	r1, #36	@ 0x24
 8003ec2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_IsDeviceReady+0x7a>
 8003ed2:	230a      	movs	r3, #10
 8003ed4:	18fb      	adds	r3, r7, r3
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	059b      	lsls	r3, r3, #22
 8003eda:	0d9b      	lsrs	r3, r3, #22
 8003edc:	4a5e      	ldr	r2, [pc, #376]	@ (8004058 <HAL_I2C_IsDeviceReady+0x1f0>)
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	e006      	b.n	8003ef0 <HAL_I2C_IsDeviceReady+0x88>
 8003ee2:	230a      	movs	r3, #10
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	881b      	ldrh	r3, [r3, #0]
 8003ee8:	059b      	lsls	r3, r3, #22
 8003eea:	0d9b      	lsrs	r3, r3, #22
 8003eec:	4a5b      	ldr	r2, [pc, #364]	@ (800405c <HAL_I2C_IsDeviceReady+0x1f4>)
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003ef6:	f7fe fb7f 	bl	80025f8 <HAL_GetTick>
 8003efa:	0003      	movs	r3, r0
 8003efc:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	2220      	movs	r2, #32
 8003f06:	4013      	ands	r3, r2
 8003f08:	3b20      	subs	r3, #32
 8003f0a:	425a      	negs	r2, r3
 8003f0c:	4153      	adcs	r3, r2
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	231f      	movs	r3, #31
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2210      	movs	r2, #16
 8003f1e:	4013      	ands	r3, r2
 8003f20:	3b10      	subs	r3, #16
 8003f22:	425a      	negs	r2, r3
 8003f24:	4153      	adcs	r3, r2
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	231e      	movs	r3, #30
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003f2e:	e035      	b.n	8003f9c <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	3301      	adds	r3, #1
 8003f34:	d01a      	beq.n	8003f6c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f36:	f7fe fb5f 	bl	80025f8 <HAL_GetTick>
 8003f3a:	0002      	movs	r2, r0
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d302      	bcc.n	8003f4c <HAL_I2C_IsDeviceReady+0xe4>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10f      	bne.n	8003f6c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2241      	movs	r2, #65	@ 0x41
 8003f50:	2120      	movs	r1, #32
 8003f52:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f58:	2220      	movs	r2, #32
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2240      	movs	r2, #64	@ 0x40
 8003f64:	2100      	movs	r1, #0
 8003f66:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e071      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2220      	movs	r2, #32
 8003f74:	4013      	ands	r3, r2
 8003f76:	3b20      	subs	r3, #32
 8003f78:	425a      	negs	r2, r3
 8003f7a:	4153      	adcs	r3, r2
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	231f      	movs	r3, #31
 8003f80:	18fb      	adds	r3, r7, r3
 8003f82:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2210      	movs	r2, #16
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	3b10      	subs	r3, #16
 8003f90:	425a      	negs	r2, r3
 8003f92:	4153      	adcs	r3, r2
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	231e      	movs	r3, #30
 8003f98:	18fb      	adds	r3, r7, r3
 8003f9a:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003f9c:	231f      	movs	r3, #31
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d104      	bne.n	8003fb0 <HAL_I2C_IsDeviceReady+0x148>
 8003fa6:	231e      	movs	r3, #30
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0bf      	beq.n	8003f30 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	2210      	movs	r2, #16
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b10      	cmp	r3, #16
 8003fbc:	d01a      	beq.n	8003ff4 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	0013      	movs	r3, r2
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2120      	movs	r1, #32
 8003fcc:	f000 f8ce 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8003fd0:	1e03      	subs	r3, r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e03b      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2241      	movs	r2, #65	@ 0x41
 8003fe4:	2120      	movs	r1, #32
 8003fe6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2240      	movs	r2, #64	@ 0x40
 8003fec:	2100      	movs	r1, #0
 8003fee:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e02d      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003ff4:	683a      	ldr	r2, [r7, #0]
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	0013      	movs	r3, r2
 8003ffe:	2200      	movs	r2, #0
 8004000:	2120      	movs	r1, #32
 8004002:	f000 f8b3 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8004006:	1e03      	subs	r3, r0, #0
 8004008:	d001      	beq.n	800400e <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e020      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2210      	movs	r2, #16
 8004014:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2220      	movs	r2, #32
 800401c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	3301      	adds	r3, #1
 8004022:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	d900      	bls.n	800402e <HAL_I2C_IsDeviceReady+0x1c6>
 800402c:	e74d      	b.n	8003eca <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2241      	movs	r2, #65	@ 0x41
 8004032:	2120      	movs	r1, #32
 8004034:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	2220      	movs	r2, #32
 800403c:	431a      	orrs	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2240      	movs	r2, #64	@ 0x40
 8004046:	2100      	movs	r1, #0
 8004048:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800404e:	2302      	movs	r3, #2
  }
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b008      	add	sp, #32
 8004056:	bd80      	pop	{r7, pc}
 8004058:	02002000 	.word	0x02002000
 800405c:	02002800 	.word	0x02002800

08004060 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004060:	b5b0      	push	{r4, r5, r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af02      	add	r7, sp, #8
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	000c      	movs	r4, r1
 800406a:	0010      	movs	r0, r2
 800406c:	0019      	movs	r1, r3
 800406e:	250a      	movs	r5, #10
 8004070:	197b      	adds	r3, r7, r5
 8004072:	1c22      	adds	r2, r4, #0
 8004074:	801a      	strh	r2, [r3, #0]
 8004076:	2308      	movs	r3, #8
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	1c02      	adds	r2, r0, #0
 800407c:	801a      	strh	r2, [r3, #0]
 800407e:	1dbb      	adds	r3, r7, #6
 8004080:	1c0a      	adds	r2, r1, #0
 8004082:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004084:	1dbb      	adds	r3, r7, #6
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	2380      	movs	r3, #128	@ 0x80
 800408c:	045c      	lsls	r4, r3, #17
 800408e:	197b      	adds	r3, r7, r5
 8004090:	8819      	ldrh	r1, [r3, #0]
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	4b23      	ldr	r3, [pc, #140]	@ (8004124 <I2C_RequestMemoryWrite+0xc4>)
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	0023      	movs	r3, r4
 800409a:	f000 fadf 	bl	800465c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800409e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a0:	6a39      	ldr	r1, [r7, #32]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	0018      	movs	r0, r3
 80040a6:	f000 f8b9 	bl	800421c <I2C_WaitOnTXISFlagUntilTimeout>
 80040aa:	1e03      	subs	r3, r0, #0
 80040ac:	d001      	beq.n	80040b2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e033      	b.n	800411a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040b2:	1dbb      	adds	r3, r7, #6
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d107      	bne.n	80040ca <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ba:	2308      	movs	r3, #8
 80040bc:	18fb      	adds	r3, r7, r3
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80040c8:	e019      	b.n	80040fe <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040ca:	2308      	movs	r3, #8
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	0a1b      	lsrs	r3, r3, #8
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040de:	6a39      	ldr	r1, [r7, #32]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	0018      	movs	r0, r3
 80040e4:	f000 f89a 	bl	800421c <I2C_WaitOnTXISFlagUntilTimeout>
 80040e8:	1e03      	subs	r3, r0, #0
 80040ea:	d001      	beq.n	80040f0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e014      	b.n	800411a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040f0:	2308      	movs	r3, #8
 80040f2:	18fb      	adds	r3, r7, r3
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040fe:	6a3a      	ldr	r2, [r7, #32]
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	0013      	movs	r3, r2
 8004108:	2200      	movs	r2, #0
 800410a:	2180      	movs	r1, #128	@ 0x80
 800410c:	f000 f82e 	bl	800416c <I2C_WaitOnFlagUntilTimeout>
 8004110:	1e03      	subs	r3, r0, #0
 8004112:	d001      	beq.n	8004118 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e000      	b.n	800411a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	0018      	movs	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	b004      	add	sp, #16
 8004120:	bdb0      	pop	{r4, r5, r7, pc}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	80002000 	.word	0x80002000

08004128 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	2202      	movs	r2, #2
 8004138:	4013      	ands	r3, r2
 800413a:	2b02      	cmp	r3, #2
 800413c:	d103      	bne.n	8004146 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	2201      	movs	r2, #1
 800414e:	4013      	ands	r3, r2
 8004150:	2b01      	cmp	r3, #1
 8004152:	d007      	beq.n	8004164 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699a      	ldr	r2, [r3, #24]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2101      	movs	r1, #1
 8004160:	430a      	orrs	r2, r1
 8004162:	619a      	str	r2, [r3, #24]
  }
}
 8004164:	46c0      	nop			@ (mov r8, r8)
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}

0800416c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	1dfb      	adds	r3, r7, #7
 800417a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800417c:	e03a      	b.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	6839      	ldr	r1, [r7, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	0018      	movs	r0, r3
 8004186:	f000 f971 	bl	800446c <I2C_IsErrorOccurred>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d001      	beq.n	8004192 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e040      	b.n	8004214 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	3301      	adds	r3, #1
 8004196:	d02d      	beq.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004198:	f7fe fa2e 	bl	80025f8 <HAL_GetTick>
 800419c:	0002      	movs	r2, r0
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <I2C_WaitOnFlagUntilTimeout+0x42>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d122      	bne.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	4013      	ands	r3, r2
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	425a      	negs	r2, r3
 80041be:	4153      	adcs	r3, r2
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	001a      	movs	r2, r3
 80041c4:	1dfb      	adds	r3, r7, #7
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d113      	bne.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d0:	2220      	movs	r2, #32
 80041d2:	431a      	orrs	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2241      	movs	r2, #65	@ 0x41
 80041dc:	2120      	movs	r1, #32
 80041de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2242      	movs	r2, #66	@ 0x42
 80041e4:	2100      	movs	r1, #0
 80041e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2240      	movs	r2, #64	@ 0x40
 80041ec:	2100      	movs	r1, #0
 80041ee:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e00f      	b.n	8004214 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	425a      	negs	r2, r3
 8004204:	4153      	adcs	r3, r2
 8004206:	b2db      	uxtb	r3, r3
 8004208:	001a      	movs	r2, r3
 800420a:	1dfb      	adds	r3, r7, #7
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d0b5      	beq.n	800417e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	0018      	movs	r0, r3
 8004216:	46bd      	mov	sp, r7
 8004218:	b004      	add	sp, #16
 800421a:	bd80      	pop	{r7, pc}

0800421c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004228:	e032      	b.n	8004290 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	68b9      	ldr	r1, [r7, #8]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	0018      	movs	r0, r3
 8004232:	f000 f91b 	bl	800446c <I2C_IsErrorOccurred>
 8004236:	1e03      	subs	r3, r0, #0
 8004238:	d001      	beq.n	800423e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e030      	b.n	80042a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	3301      	adds	r3, #1
 8004242:	d025      	beq.n	8004290 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004244:	f7fe f9d8 	bl	80025f8 <HAL_GetTick>
 8004248:	0002      	movs	r2, r0
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	68ba      	ldr	r2, [r7, #8]
 8004250:	429a      	cmp	r2, r3
 8004252:	d302      	bcc.n	800425a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d11a      	bne.n	8004290 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	2202      	movs	r2, #2
 8004262:	4013      	ands	r3, r2
 8004264:	2b02      	cmp	r3, #2
 8004266:	d013      	beq.n	8004290 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	2220      	movs	r2, #32
 800426e:	431a      	orrs	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2241      	movs	r2, #65	@ 0x41
 8004278:	2120      	movs	r1, #32
 800427a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2242      	movs	r2, #66	@ 0x42
 8004280:	2100      	movs	r1, #0
 8004282:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2240      	movs	r2, #64	@ 0x40
 8004288:	2100      	movs	r1, #0
 800428a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e007      	b.n	80042a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	2202      	movs	r2, #2
 8004298:	4013      	ands	r3, r2
 800429a:	2b02      	cmp	r3, #2
 800429c:	d1c5      	bne.n	800422a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	0018      	movs	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	b004      	add	sp, #16
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042b4:	e02f      	b.n	8004316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	68b9      	ldr	r1, [r7, #8]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 f8d5 	bl	800446c <I2C_IsErrorOccurred>
 80042c2:	1e03      	subs	r3, r0, #0
 80042c4:	d001      	beq.n	80042ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e02d      	b.n	8004326 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ca:	f7fe f995 	bl	80025f8 <HAL_GetTick>
 80042ce:	0002      	movs	r2, r0
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d302      	bcc.n	80042e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d11a      	bne.n	8004316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	2220      	movs	r2, #32
 80042e8:	4013      	ands	r3, r2
 80042ea:	2b20      	cmp	r3, #32
 80042ec:	d013      	beq.n	8004316 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	2220      	movs	r2, #32
 80042f4:	431a      	orrs	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2241      	movs	r2, #65	@ 0x41
 80042fe:	2120      	movs	r1, #32
 8004300:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2242      	movs	r2, #66	@ 0x42
 8004306:	2100      	movs	r1, #0
 8004308:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2240      	movs	r2, #64	@ 0x40
 800430e:	2100      	movs	r1, #0
 8004310:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e007      	b.n	8004326 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	2220      	movs	r2, #32
 800431e:	4013      	ands	r3, r2
 8004320:	2b20      	cmp	r3, #32
 8004322:	d1c8      	bne.n	80042b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	0018      	movs	r0, r3
 8004328:	46bd      	mov	sp, r7
 800432a:	b004      	add	sp, #16
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800433c:	2317      	movs	r3, #23
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	2200      	movs	r2, #0
 8004342:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004344:	e07b      	b.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	68b9      	ldr	r1, [r7, #8]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	0018      	movs	r0, r3
 800434e:	f000 f88d 	bl	800446c <I2C_IsErrorOccurred>
 8004352:	1e03      	subs	r3, r0, #0
 8004354:	d003      	beq.n	800435e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004356:	2317      	movs	r3, #23
 8004358:	18fb      	adds	r3, r7, r3
 800435a:	2201      	movs	r2, #1
 800435c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	2220      	movs	r2, #32
 8004366:	4013      	ands	r3, r2
 8004368:	2b20      	cmp	r3, #32
 800436a:	d140      	bne.n	80043ee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 800436c:	2117      	movs	r1, #23
 800436e:	187b      	adds	r3, r7, r1
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d13b      	bne.n	80043ee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2204      	movs	r2, #4
 800437e:	4013      	ands	r3, r2
 8004380:	2b04      	cmp	r3, #4
 8004382:	d106      	bne.n	8004392 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800438c:	187b      	adds	r3, r7, r1
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	2210      	movs	r2, #16
 800439a:	4013      	ands	r3, r2
 800439c:	2b10      	cmp	r3, #16
 800439e:	d123      	bne.n	80043e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2210      	movs	r2, #16
 80043a6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2204      	movs	r2, #4
 80043ac:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2220      	movs	r2, #32
 80043b4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4929      	ldr	r1, [pc, #164]	@ (8004468 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80043c2:	400a      	ands	r2, r1
 80043c4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2241      	movs	r2, #65	@ 0x41
 80043ca:	2120      	movs	r1, #32
 80043cc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2242      	movs	r2, #66	@ 0x42
 80043d2:	2100      	movs	r1, #0
 80043d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2240      	movs	r2, #64	@ 0x40
 80043da:	2100      	movs	r1, #0
 80043dc:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80043de:	2317      	movs	r3, #23
 80043e0:	18fb      	adds	r3, r7, r3
 80043e2:	2201      	movs	r2, #1
 80043e4:	701a      	strb	r2, [r3, #0]
 80043e6:	e002      	b.n	80043ee <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80043ee:	f7fe f903 	bl	80025f8 <HAL_GetTick>
 80043f2:	0002      	movs	r2, r0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d11c      	bne.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004404:	2017      	movs	r0, #23
 8004406:	183b      	adds	r3, r7, r0
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d117      	bne.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	2204      	movs	r2, #4
 8004416:	4013      	ands	r3, r2
 8004418:	2b04      	cmp	r3, #4
 800441a:	d010      	beq.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004420:	2220      	movs	r2, #32
 8004422:	431a      	orrs	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2241      	movs	r2, #65	@ 0x41
 800442c:	2120      	movs	r1, #32
 800442e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2240      	movs	r2, #64	@ 0x40
 8004434:	2100      	movs	r1, #0
 8004436:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004438:	183b      	adds	r3, r7, r0
 800443a:	2201      	movs	r2, #1
 800443c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	2204      	movs	r2, #4
 8004446:	4013      	ands	r3, r2
 8004448:	2b04      	cmp	r3, #4
 800444a:	d005      	beq.n	8004458 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800444c:	2317      	movs	r3, #23
 800444e:	18fb      	adds	r3, r7, r3
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d100      	bne.n	8004458 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004456:	e776      	b.n	8004346 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004458:	2317      	movs	r3, #23
 800445a:	18fb      	adds	r3, r7, r3
 800445c:	781b      	ldrb	r3, [r3, #0]
}
 800445e:	0018      	movs	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	b006      	add	sp, #24
 8004464:	bd80      	pop	{r7, pc}
 8004466:	46c0      	nop			@ (mov r8, r8)
 8004468:	fe00e800 	.word	0xfe00e800

0800446c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08a      	sub	sp, #40	@ 0x28
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2327      	movs	r3, #39	@ 0x27
 800447a:	18fb      	adds	r3, r7, r3
 800447c:	2200      	movs	r2, #0
 800447e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	2210      	movs	r2, #16
 8004494:	4013      	ands	r3, r2
 8004496:	d100      	bne.n	800449a <I2C_IsErrorOccurred+0x2e>
 8004498:	e079      	b.n	800458e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2210      	movs	r2, #16
 80044a0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80044a2:	e057      	b.n	8004554 <I2C_IsErrorOccurred+0xe8>
 80044a4:	2227      	movs	r2, #39	@ 0x27
 80044a6:	18bb      	adds	r3, r7, r2
 80044a8:	18ba      	adds	r2, r7, r2
 80044aa:	7812      	ldrb	r2, [r2, #0]
 80044ac:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	3301      	adds	r3, #1
 80044b2:	d04f      	beq.n	8004554 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044b4:	f7fe f8a0 	bl	80025f8 <HAL_GetTick>
 80044b8:	0002      	movs	r2, r0
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	68ba      	ldr	r2, [r7, #8]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d302      	bcc.n	80044ca <I2C_IsErrorOccurred+0x5e>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d144      	bne.n	8004554 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	2380      	movs	r3, #128	@ 0x80
 80044d2:	01db      	lsls	r3, r3, #7
 80044d4:	4013      	ands	r3, r2
 80044d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044d8:	2013      	movs	r0, #19
 80044da:	183b      	adds	r3, r7, r0
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	2142      	movs	r1, #66	@ 0x42
 80044e0:	5c52      	ldrb	r2, [r2, r1]
 80044e2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	2380      	movs	r3, #128	@ 0x80
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	401a      	ands	r2, r3
 80044f0:	2380      	movs	r3, #128	@ 0x80
 80044f2:	021b      	lsls	r3, r3, #8
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d126      	bne.n	8004546 <I2C_IsErrorOccurred+0xda>
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	2380      	movs	r3, #128	@ 0x80
 80044fc:	01db      	lsls	r3, r3, #7
 80044fe:	429a      	cmp	r2, r3
 8004500:	d021      	beq.n	8004546 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004502:	183b      	adds	r3, r7, r0
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b20      	cmp	r3, #32
 8004508:	d01d      	beq.n	8004546 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2180      	movs	r1, #128	@ 0x80
 8004516:	01c9      	lsls	r1, r1, #7
 8004518:	430a      	orrs	r2, r1
 800451a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800451c:	f7fe f86c 	bl	80025f8 <HAL_GetTick>
 8004520:	0003      	movs	r3, r0
 8004522:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004524:	e00f      	b.n	8004546 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004526:	f7fe f867 	bl	80025f8 <HAL_GetTick>
 800452a:	0002      	movs	r2, r0
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b19      	cmp	r3, #25
 8004532:	d908      	bls.n	8004546 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004534:	6a3b      	ldr	r3, [r7, #32]
 8004536:	2220      	movs	r2, #32
 8004538:	4313      	orrs	r3, r2
 800453a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800453c:	2327      	movs	r3, #39	@ 0x27
 800453e:	18fb      	adds	r3, r7, r3
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]

              break;
 8004544:	e006      	b.n	8004554 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	2220      	movs	r2, #32
 800454e:	4013      	ands	r3, r2
 8004550:	2b20      	cmp	r3, #32
 8004552:	d1e8      	bne.n	8004526 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	2220      	movs	r2, #32
 800455c:	4013      	ands	r3, r2
 800455e:	2b20      	cmp	r3, #32
 8004560:	d004      	beq.n	800456c <I2C_IsErrorOccurred+0x100>
 8004562:	2327      	movs	r3, #39	@ 0x27
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d09b      	beq.n	80044a4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800456c:	2327      	movs	r3, #39	@ 0x27
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d103      	bne.n	800457e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2220      	movs	r2, #32
 800457c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800457e:	6a3b      	ldr	r3, [r7, #32]
 8004580:	2204      	movs	r2, #4
 8004582:	4313      	orrs	r3, r2
 8004584:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004586:	2327      	movs	r3, #39	@ 0x27
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	2201      	movs	r2, #1
 800458c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	2380      	movs	r3, #128	@ 0x80
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4013      	ands	r3, r2
 800459e:	d00c      	beq.n	80045ba <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	2201      	movs	r2, #1
 80045a4:	4313      	orrs	r3, r2
 80045a6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2280      	movs	r2, #128	@ 0x80
 80045ae:	0052      	lsls	r2, r2, #1
 80045b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045b2:	2327      	movs	r3, #39	@ 0x27
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	2201      	movs	r2, #1
 80045b8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4013      	ands	r3, r2
 80045c2:	d00c      	beq.n	80045de <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	2208      	movs	r2, #8
 80045c8:	4313      	orrs	r3, r2
 80045ca:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2280      	movs	r2, #128	@ 0x80
 80045d2:	00d2      	lsls	r2, r2, #3
 80045d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045d6:	2327      	movs	r3, #39	@ 0x27
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	2201      	movs	r2, #1
 80045dc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	2380      	movs	r3, #128	@ 0x80
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4013      	ands	r3, r2
 80045e6:	d00c      	beq.n	8004602 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	2202      	movs	r2, #2
 80045ec:	4313      	orrs	r3, r2
 80045ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2280      	movs	r2, #128	@ 0x80
 80045f6:	0092      	lsls	r2, r2, #2
 80045f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045fa:	2327      	movs	r3, #39	@ 0x27
 80045fc:	18fb      	adds	r3, r7, r3
 80045fe:	2201      	movs	r2, #1
 8004600:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004602:	2327      	movs	r3, #39	@ 0x27
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d01d      	beq.n	8004648 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	0018      	movs	r0, r3
 8004610:	f7ff fd8a 	bl	8004128 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	490e      	ldr	r1, [pc, #56]	@ (8004658 <I2C_IsErrorOccurred+0x1ec>)
 8004620:	400a      	ands	r2, r1
 8004622:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	431a      	orrs	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2241      	movs	r2, #65	@ 0x41
 8004634:	2120      	movs	r1, #32
 8004636:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2242      	movs	r2, #66	@ 0x42
 800463c:	2100      	movs	r1, #0
 800463e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2240      	movs	r2, #64	@ 0x40
 8004644:	2100      	movs	r1, #0
 8004646:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004648:	2327      	movs	r3, #39	@ 0x27
 800464a:	18fb      	adds	r3, r7, r3
 800464c:	781b      	ldrb	r3, [r3, #0]
}
 800464e:	0018      	movs	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	b00a      	add	sp, #40	@ 0x28
 8004654:	bd80      	pop	{r7, pc}
 8004656:	46c0      	nop			@ (mov r8, r8)
 8004658:	fe00e800 	.word	0xfe00e800

0800465c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800465c:	b590      	push	{r4, r7, lr}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	0008      	movs	r0, r1
 8004666:	0011      	movs	r1, r2
 8004668:	607b      	str	r3, [r7, #4]
 800466a:	240a      	movs	r4, #10
 800466c:	193b      	adds	r3, r7, r4
 800466e:	1c02      	adds	r2, r0, #0
 8004670:	801a      	strh	r2, [r3, #0]
 8004672:	2009      	movs	r0, #9
 8004674:	183b      	adds	r3, r7, r0
 8004676:	1c0a      	adds	r2, r1, #0
 8004678:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800467a:	193b      	adds	r3, r7, r4
 800467c:	881b      	ldrh	r3, [r3, #0]
 800467e:	059b      	lsls	r3, r3, #22
 8004680:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004682:	183b      	adds	r3, r7, r0
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	0419      	lsls	r1, r3, #16
 8004688:	23ff      	movs	r3, #255	@ 0xff
 800468a:	041b      	lsls	r3, r3, #16
 800468c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800468e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004696:	4313      	orrs	r3, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	085b      	lsrs	r3, r3, #1
 800469c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046a6:	0d51      	lsrs	r1, r2, #21
 80046a8:	2280      	movs	r2, #128	@ 0x80
 80046aa:	00d2      	lsls	r2, r2, #3
 80046ac:	400a      	ands	r2, r1
 80046ae:	4907      	ldr	r1, [pc, #28]	@ (80046cc <I2C_TransferConfig+0x70>)
 80046b0:	430a      	orrs	r2, r1
 80046b2:	43d2      	mvns	r2, r2
 80046b4:	401a      	ands	r2, r3
 80046b6:	0011      	movs	r1, r2
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	46bd      	mov	sp, r7
 80046c6:	b007      	add	sp, #28
 80046c8:	bd90      	pop	{r4, r7, pc}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	03ff63ff 	.word	0x03ff63ff

080046d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2241      	movs	r2, #65	@ 0x41
 80046de:	5c9b      	ldrb	r3, [r3, r2]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	d138      	bne.n	8004758 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2240      	movs	r2, #64	@ 0x40
 80046ea:	5c9b      	ldrb	r3, [r3, r2]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e032      	b.n	800475a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2240      	movs	r2, #64	@ 0x40
 80046f8:	2101      	movs	r1, #1
 80046fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2241      	movs	r2, #65	@ 0x41
 8004700:	2124      	movs	r1, #36	@ 0x24
 8004702:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2101      	movs	r1, #1
 8004710:	438a      	bics	r2, r1
 8004712:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4911      	ldr	r1, [pc, #68]	@ (8004764 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004720:	400a      	ands	r2, r1
 8004722:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6819      	ldr	r1, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2101      	movs	r1, #1
 8004740:	430a      	orrs	r2, r1
 8004742:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2241      	movs	r2, #65	@ 0x41
 8004748:	2120      	movs	r1, #32
 800474a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2240      	movs	r2, #64	@ 0x40
 8004750:	2100      	movs	r1, #0
 8004752:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	e000      	b.n	800475a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004758:	2302      	movs	r3, #2
  }
}
 800475a:	0018      	movs	r0, r3
 800475c:	46bd      	mov	sp, r7
 800475e:	b002      	add	sp, #8
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	ffffefff 	.word	0xffffefff

08004768 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2241      	movs	r2, #65	@ 0x41
 8004776:	5c9b      	ldrb	r3, [r3, r2]
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b20      	cmp	r3, #32
 800477c:	d139      	bne.n	80047f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2240      	movs	r2, #64	@ 0x40
 8004782:	5c9b      	ldrb	r3, [r3, r2]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004788:	2302      	movs	r3, #2
 800478a:	e033      	b.n	80047f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2240      	movs	r2, #64	@ 0x40
 8004790:	2101      	movs	r1, #1
 8004792:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2241      	movs	r2, #65	@ 0x41
 8004798:	2124      	movs	r1, #36	@ 0x24
 800479a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2101      	movs	r1, #1
 80047a8:	438a      	bics	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4a11      	ldr	r2, [pc, #68]	@ (80047fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	021b      	lsls	r3, r3, #8
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2101      	movs	r1, #1
 80047da:	430a      	orrs	r2, r1
 80047dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2241      	movs	r2, #65	@ 0x41
 80047e2:	2120      	movs	r1, #32
 80047e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2240      	movs	r2, #64	@ 0x40
 80047ea:	2100      	movs	r1, #0
 80047ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	e000      	b.n	80047f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047f2:	2302      	movs	r3, #2
  }
}
 80047f4:	0018      	movs	r0, r3
 80047f6:	46bd      	mov	sp, r7
 80047f8:	b004      	add	sp, #16
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	fffff0ff 	.word	0xfffff0ff

08004800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d102      	bne.n	8004814 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f000 fb76 	bl	8004f00 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2201      	movs	r2, #1
 800481a:	4013      	ands	r3, r2
 800481c:	d100      	bne.n	8004820 <HAL_RCC_OscConfig+0x20>
 800481e:	e08e      	b.n	800493e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004820:	4bc5      	ldr	r3, [pc, #788]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	220c      	movs	r2, #12
 8004826:	4013      	ands	r3, r2
 8004828:	2b04      	cmp	r3, #4
 800482a:	d00e      	beq.n	800484a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800482c:	4bc2      	ldr	r3, [pc, #776]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	220c      	movs	r2, #12
 8004832:	4013      	ands	r3, r2
 8004834:	2b08      	cmp	r3, #8
 8004836:	d117      	bne.n	8004868 <HAL_RCC_OscConfig+0x68>
 8004838:	4bbf      	ldr	r3, [pc, #764]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	23c0      	movs	r3, #192	@ 0xc0
 800483e:	025b      	lsls	r3, r3, #9
 8004840:	401a      	ands	r2, r3
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	025b      	lsls	r3, r3, #9
 8004846:	429a      	cmp	r2, r3
 8004848:	d10e      	bne.n	8004868 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800484a:	4bbb      	ldr	r3, [pc, #748]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	2380      	movs	r3, #128	@ 0x80
 8004850:	029b      	lsls	r3, r3, #10
 8004852:	4013      	ands	r3, r2
 8004854:	d100      	bne.n	8004858 <HAL_RCC_OscConfig+0x58>
 8004856:	e071      	b.n	800493c <HAL_RCC_OscConfig+0x13c>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d000      	beq.n	8004862 <HAL_RCC_OscConfig+0x62>
 8004860:	e06c      	b.n	800493c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	f000 fb4c 	bl	8004f00 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d107      	bne.n	8004880 <HAL_RCC_OscConfig+0x80>
 8004870:	4bb1      	ldr	r3, [pc, #708]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	4bb0      	ldr	r3, [pc, #704]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004876:	2180      	movs	r1, #128	@ 0x80
 8004878:	0249      	lsls	r1, r1, #9
 800487a:	430a      	orrs	r2, r1
 800487c:	601a      	str	r2, [r3, #0]
 800487e:	e02f      	b.n	80048e0 <HAL_RCC_OscConfig+0xe0>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10c      	bne.n	80048a2 <HAL_RCC_OscConfig+0xa2>
 8004888:	4bab      	ldr	r3, [pc, #684]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	4baa      	ldr	r3, [pc, #680]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800488e:	49ab      	ldr	r1, [pc, #684]	@ (8004b3c <HAL_RCC_OscConfig+0x33c>)
 8004890:	400a      	ands	r2, r1
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	4ba8      	ldr	r3, [pc, #672]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4ba7      	ldr	r3, [pc, #668]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800489a:	49a9      	ldr	r1, [pc, #676]	@ (8004b40 <HAL_RCC_OscConfig+0x340>)
 800489c:	400a      	ands	r2, r1
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	e01e      	b.n	80048e0 <HAL_RCC_OscConfig+0xe0>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	2b05      	cmp	r3, #5
 80048a8:	d10e      	bne.n	80048c8 <HAL_RCC_OscConfig+0xc8>
 80048aa:	4ba3      	ldr	r3, [pc, #652]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	4ba2      	ldr	r3, [pc, #648]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048b0:	2180      	movs	r1, #128	@ 0x80
 80048b2:	02c9      	lsls	r1, r1, #11
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	4b9f      	ldr	r3, [pc, #636]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b9e      	ldr	r3, [pc, #632]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048be:	2180      	movs	r1, #128	@ 0x80
 80048c0:	0249      	lsls	r1, r1, #9
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0xe0>
 80048c8:	4b9b      	ldr	r3, [pc, #620]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b9a      	ldr	r3, [pc, #616]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048ce:	499b      	ldr	r1, [pc, #620]	@ (8004b3c <HAL_RCC_OscConfig+0x33c>)
 80048d0:	400a      	ands	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	4b98      	ldr	r3, [pc, #608]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4b97      	ldr	r3, [pc, #604]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80048da:	4999      	ldr	r1, [pc, #612]	@ (8004b40 <HAL_RCC_OscConfig+0x340>)
 80048dc:	400a      	ands	r2, r1
 80048de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d014      	beq.n	8004912 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7fd fe86 	bl	80025f8 <HAL_GetTick>
 80048ec:	0003      	movs	r3, r0
 80048ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048f2:	f7fd fe81 	bl	80025f8 <HAL_GetTick>
 80048f6:	0002      	movs	r2, r0
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b64      	cmp	r3, #100	@ 0x64
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e2fd      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004904:	4b8c      	ldr	r3, [pc, #560]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	2380      	movs	r3, #128	@ 0x80
 800490a:	029b      	lsls	r3, r3, #10
 800490c:	4013      	ands	r3, r2
 800490e:	d0f0      	beq.n	80048f2 <HAL_RCC_OscConfig+0xf2>
 8004910:	e015      	b.n	800493e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004912:	f7fd fe71 	bl	80025f8 <HAL_GetTick>
 8004916:	0003      	movs	r3, r0
 8004918:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800491c:	f7fd fe6c 	bl	80025f8 <HAL_GetTick>
 8004920:	0002      	movs	r2, r0
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	@ 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e2e8      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	4b82      	ldr	r3, [pc, #520]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	2380      	movs	r3, #128	@ 0x80
 8004934:	029b      	lsls	r3, r3, #10
 8004936:	4013      	ands	r3, r2
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x11c>
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800493c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2202      	movs	r2, #2
 8004944:	4013      	ands	r3, r2
 8004946:	d100      	bne.n	800494a <HAL_RCC_OscConfig+0x14a>
 8004948:	e06c      	b.n	8004a24 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800494a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	220c      	movs	r2, #12
 8004950:	4013      	ands	r3, r2
 8004952:	d00e      	beq.n	8004972 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004954:	4b78      	ldr	r3, [pc, #480]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	220c      	movs	r2, #12
 800495a:	4013      	ands	r3, r2
 800495c:	2b08      	cmp	r3, #8
 800495e:	d11f      	bne.n	80049a0 <HAL_RCC_OscConfig+0x1a0>
 8004960:	4b75      	ldr	r3, [pc, #468]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	23c0      	movs	r3, #192	@ 0xc0
 8004966:	025b      	lsls	r3, r3, #9
 8004968:	401a      	ands	r2, r3
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	021b      	lsls	r3, r3, #8
 800496e:	429a      	cmp	r2, r3
 8004970:	d116      	bne.n	80049a0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004972:	4b71      	ldr	r3, [pc, #452]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2202      	movs	r2, #2
 8004978:	4013      	ands	r3, r2
 800497a:	d005      	beq.n	8004988 <HAL_RCC_OscConfig+0x188>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d001      	beq.n	8004988 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e2bb      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004988:	4b6b      	ldr	r3, [pc, #428]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	22f8      	movs	r2, #248	@ 0xf8
 800498e:	4393      	bics	r3, r2
 8004990:	0019      	movs	r1, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	00da      	lsls	r2, r3, #3
 8004998:	4b67      	ldr	r3, [pc, #412]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499e:	e041      	b.n	8004a24 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d024      	beq.n	80049f2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a8:	4b63      	ldr	r3, [pc, #396]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	4b62      	ldr	r3, [pc, #392]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049ae:	2101      	movs	r1, #1
 80049b0:	430a      	orrs	r2, r1
 80049b2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fd fe20 	bl	80025f8 <HAL_GetTick>
 80049b8:	0003      	movs	r3, r0
 80049ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049be:	f7fd fe1b 	bl	80025f8 <HAL_GetTick>
 80049c2:	0002      	movs	r2, r0
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e297      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049d0:	4b59      	ldr	r3, [pc, #356]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2202      	movs	r2, #2
 80049d6:	4013      	ands	r3, r2
 80049d8:	d0f1      	beq.n	80049be <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049da:	4b57      	ldr	r3, [pc, #348]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	22f8      	movs	r2, #248	@ 0xf8
 80049e0:	4393      	bics	r3, r2
 80049e2:	0019      	movs	r1, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	00da      	lsls	r2, r3, #3
 80049ea:	4b53      	ldr	r3, [pc, #332]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049ec:	430a      	orrs	r2, r1
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	e018      	b.n	8004a24 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049f2:	4b51      	ldr	r3, [pc, #324]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	4b50      	ldr	r3, [pc, #320]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 80049f8:	2101      	movs	r1, #1
 80049fa:	438a      	bics	r2, r1
 80049fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fe:	f7fd fdfb 	bl	80025f8 <HAL_GetTick>
 8004a02:	0003      	movs	r3, r0
 8004a04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a08:	f7fd fdf6 	bl	80025f8 <HAL_GetTick>
 8004a0c:	0002      	movs	r2, r0
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e272      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a1a:	4b47      	ldr	r3, [pc, #284]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	4013      	ands	r3, r2
 8004a22:	d1f1      	bne.n	8004a08 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2208      	movs	r2, #8
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	d036      	beq.n	8004a9c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d019      	beq.n	8004a6a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a36:	4b40      	ldr	r3, [pc, #256]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a42:	f7fd fdd9 	bl	80025f8 <HAL_GetTick>
 8004a46:	0003      	movs	r3, r0
 8004a48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a4c:	f7fd fdd4 	bl	80025f8 <HAL_GetTick>
 8004a50:	0002      	movs	r2, r0
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e250      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a5e:	4b36      	ldr	r3, [pc, #216]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	2202      	movs	r2, #2
 8004a64:	4013      	ands	r3, r2
 8004a66:	d0f1      	beq.n	8004a4c <HAL_RCC_OscConfig+0x24c>
 8004a68:	e018      	b.n	8004a9c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a6a:	4b33      	ldr	r3, [pc, #204]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a6e:	4b32      	ldr	r3, [pc, #200]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a70:	2101      	movs	r1, #1
 8004a72:	438a      	bics	r2, r1
 8004a74:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a76:	f7fd fdbf 	bl	80025f8 <HAL_GetTick>
 8004a7a:	0003      	movs	r3, r0
 8004a7c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a80:	f7fd fdba 	bl	80025f8 <HAL_GetTick>
 8004a84:	0002      	movs	r2, r0
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e236      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a92:	4b29      	ldr	r3, [pc, #164]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a96:	2202      	movs	r2, #2
 8004a98:	4013      	ands	r3, r2
 8004a9a:	d1f1      	bne.n	8004a80 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2204      	movs	r2, #4
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d100      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x2a8>
 8004aa6:	e0b5      	b.n	8004c14 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa8:	201f      	movs	r0, #31
 8004aaa:	183b      	adds	r3, r7, r0
 8004aac:	2200      	movs	r2, #0
 8004aae:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ab0:	4b21      	ldr	r3, [pc, #132]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004ab2:	69da      	ldr	r2, [r3, #28]
 8004ab4:	2380      	movs	r3, #128	@ 0x80
 8004ab6:	055b      	lsls	r3, r3, #21
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d110      	bne.n	8004ade <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004abc:	4b1e      	ldr	r3, [pc, #120]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004abe:	69da      	ldr	r2, [r3, #28]
 8004ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004ac2:	2180      	movs	r1, #128	@ 0x80
 8004ac4:	0549      	lsls	r1, r1, #21
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	61da      	str	r2, [r3, #28]
 8004aca:	4b1b      	ldr	r3, [pc, #108]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004acc:	69da      	ldr	r2, [r3, #28]
 8004ace:	2380      	movs	r3, #128	@ 0x80
 8004ad0:	055b      	lsls	r3, r3, #21
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004ad8:	183b      	adds	r3, r7, r0
 8004ada:	2201      	movs	r2, #1
 8004adc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ade:	4b19      	ldr	r3, [pc, #100]	@ (8004b44 <HAL_RCC_OscConfig+0x344>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	2380      	movs	r3, #128	@ 0x80
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d11a      	bne.n	8004b20 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aea:	4b16      	ldr	r3, [pc, #88]	@ (8004b44 <HAL_RCC_OscConfig+0x344>)
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4b15      	ldr	r3, [pc, #84]	@ (8004b44 <HAL_RCC_OscConfig+0x344>)
 8004af0:	2180      	movs	r1, #128	@ 0x80
 8004af2:	0049      	lsls	r1, r1, #1
 8004af4:	430a      	orrs	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004af8:	f7fd fd7e 	bl	80025f8 <HAL_GetTick>
 8004afc:	0003      	movs	r3, r0
 8004afe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b02:	f7fd fd79 	bl	80025f8 <HAL_GetTick>
 8004b06:	0002      	movs	r2, r0
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b64      	cmp	r3, #100	@ 0x64
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e1f5      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b14:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <HAL_RCC_OscConfig+0x344>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	2380      	movs	r3, #128	@ 0x80
 8004b1a:	005b      	lsls	r3, r3, #1
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d10f      	bne.n	8004b48 <HAL_RCC_OscConfig+0x348>
 8004b28:	4b03      	ldr	r3, [pc, #12]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004b2a:	6a1a      	ldr	r2, [r3, #32]
 8004b2c:	4b02      	ldr	r3, [pc, #8]	@ (8004b38 <HAL_RCC_OscConfig+0x338>)
 8004b2e:	2101      	movs	r1, #1
 8004b30:	430a      	orrs	r2, r1
 8004b32:	621a      	str	r2, [r3, #32]
 8004b34:	e036      	b.n	8004ba4 <HAL_RCC_OscConfig+0x3a4>
 8004b36:	46c0      	nop			@ (mov r8, r8)
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	fffeffff 	.word	0xfffeffff
 8004b40:	fffbffff 	.word	0xfffbffff
 8004b44:	40007000 	.word	0x40007000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10c      	bne.n	8004b6a <HAL_RCC_OscConfig+0x36a>
 8004b50:	4bca      	ldr	r3, [pc, #808]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b52:	6a1a      	ldr	r2, [r3, #32]
 8004b54:	4bc9      	ldr	r3, [pc, #804]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b56:	2101      	movs	r1, #1
 8004b58:	438a      	bics	r2, r1
 8004b5a:	621a      	str	r2, [r3, #32]
 8004b5c:	4bc7      	ldr	r3, [pc, #796]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b5e:	6a1a      	ldr	r2, [r3, #32]
 8004b60:	4bc6      	ldr	r3, [pc, #792]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b62:	2104      	movs	r1, #4
 8004b64:	438a      	bics	r2, r1
 8004b66:	621a      	str	r2, [r3, #32]
 8004b68:	e01c      	b.n	8004ba4 <HAL_RCC_OscConfig+0x3a4>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d10c      	bne.n	8004b8c <HAL_RCC_OscConfig+0x38c>
 8004b72:	4bc2      	ldr	r3, [pc, #776]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b74:	6a1a      	ldr	r2, [r3, #32]
 8004b76:	4bc1      	ldr	r3, [pc, #772]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b78:	2104      	movs	r1, #4
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	621a      	str	r2, [r3, #32]
 8004b7e:	4bbf      	ldr	r3, [pc, #764]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b80:	6a1a      	ldr	r2, [r3, #32]
 8004b82:	4bbe      	ldr	r3, [pc, #760]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b84:	2101      	movs	r1, #1
 8004b86:	430a      	orrs	r2, r1
 8004b88:	621a      	str	r2, [r3, #32]
 8004b8a:	e00b      	b.n	8004ba4 <HAL_RCC_OscConfig+0x3a4>
 8004b8c:	4bbb      	ldr	r3, [pc, #748]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b8e:	6a1a      	ldr	r2, [r3, #32]
 8004b90:	4bba      	ldr	r3, [pc, #744]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b92:	2101      	movs	r1, #1
 8004b94:	438a      	bics	r2, r1
 8004b96:	621a      	str	r2, [r3, #32]
 8004b98:	4bb8      	ldr	r3, [pc, #736]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b9a:	6a1a      	ldr	r2, [r3, #32]
 8004b9c:	4bb7      	ldr	r3, [pc, #732]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004b9e:	2104      	movs	r1, #4
 8004ba0:	438a      	bics	r2, r1
 8004ba2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d014      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bac:	f7fd fd24 	bl	80025f8 <HAL_GetTick>
 8004bb0:	0003      	movs	r3, r0
 8004bb2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bb4:	e009      	b.n	8004bca <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb6:	f7fd fd1f 	bl	80025f8 <HAL_GetTick>
 8004bba:	0002      	movs	r2, r0
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	4aaf      	ldr	r2, [pc, #700]	@ (8004e80 <HAL_RCC_OscConfig+0x680>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e19a      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bca:	4bac      	ldr	r3, [pc, #688]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d0f0      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x3b6>
 8004bd4:	e013      	b.n	8004bfe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bd6:	f7fd fd0f 	bl	80025f8 <HAL_GetTick>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bde:	e009      	b.n	8004bf4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004be0:	f7fd fd0a 	bl	80025f8 <HAL_GetTick>
 8004be4:	0002      	movs	r2, r0
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	4aa5      	ldr	r2, [pc, #660]	@ (8004e80 <HAL_RCC_OscConfig+0x680>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e185      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf4:	4ba1      	ldr	r3, [pc, #644]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004bfe:	231f      	movs	r3, #31
 8004c00:	18fb      	adds	r3, r7, r3
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d105      	bne.n	8004c14 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c08:	4b9c      	ldr	r3, [pc, #624]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c0a:	69da      	ldr	r2, [r3, #28]
 8004c0c:	4b9b      	ldr	r3, [pc, #620]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c0e:	499d      	ldr	r1, [pc, #628]	@ (8004e84 <HAL_RCC_OscConfig+0x684>)
 8004c10:	400a      	ands	r2, r1
 8004c12:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2210      	movs	r2, #16
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	d063      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d12a      	bne.n	8004c7c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004c26:	4b95      	ldr	r3, [pc, #596]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c2a:	4b94      	ldr	r3, [pc, #592]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c2c:	2104      	movs	r1, #4
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004c32:	4b92      	ldr	r3, [pc, #584]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c36:	4b91      	ldr	r3, [pc, #580]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c38:	2101      	movs	r1, #1
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c3e:	f7fd fcdb 	bl	80025f8 <HAL_GetTick>
 8004c42:	0003      	movs	r3, r0
 8004c44:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004c48:	f7fd fcd6 	bl	80025f8 <HAL_GetTick>
 8004c4c:	0002      	movs	r2, r0
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e152      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004c5a:	4b88      	ldr	r3, [pc, #544]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c5e:	2202      	movs	r2, #2
 8004c60:	4013      	ands	r3, r2
 8004c62:	d0f1      	beq.n	8004c48 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004c64:	4b85      	ldr	r3, [pc, #532]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c68:	22f8      	movs	r2, #248	@ 0xf8
 8004c6a:	4393      	bics	r3, r2
 8004c6c:	0019      	movs	r1, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	00da      	lsls	r2, r3, #3
 8004c74:	4b81      	ldr	r3, [pc, #516]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c76:	430a      	orrs	r2, r1
 8004c78:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c7a:	e034      	b.n	8004ce6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	3305      	adds	r3, #5
 8004c82:	d111      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004c84:	4b7d      	ldr	r3, [pc, #500]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c88:	4b7c      	ldr	r3, [pc, #496]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c8a:	2104      	movs	r1, #4
 8004c8c:	438a      	bics	r2, r1
 8004c8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004c90:	4b7a      	ldr	r3, [pc, #488]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c94:	22f8      	movs	r2, #248	@ 0xf8
 8004c96:	4393      	bics	r3, r2
 8004c98:	0019      	movs	r1, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	00da      	lsls	r2, r3, #3
 8004ca0:	4b76      	ldr	r3, [pc, #472]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ca6:	e01e      	b.n	8004ce6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004ca8:	4b74      	ldr	r3, [pc, #464]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004caa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cac:	4b73      	ldr	r3, [pc, #460]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cae:	2104      	movs	r1, #4
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004cb4:	4b71      	ldr	r3, [pc, #452]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cb8:	4b70      	ldr	r3, [pc, #448]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cba:	2101      	movs	r1, #1
 8004cbc:	438a      	bics	r2, r1
 8004cbe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc0:	f7fd fc9a 	bl	80025f8 <HAL_GetTick>
 8004cc4:	0003      	movs	r3, r0
 8004cc6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004cc8:	e008      	b.n	8004cdc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004cca:	f7fd fc95 	bl	80025f8 <HAL_GetTick>
 8004cce:	0002      	movs	r2, r0
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e111      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004cdc:	4b67      	ldr	r3, [pc, #412]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce0:	2202      	movs	r2, #2
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	d1f1      	bne.n	8004cca <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2220      	movs	r2, #32
 8004cec:	4013      	ands	r3, r2
 8004cee:	d05c      	beq.n	8004daa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004cf0:	4b62      	ldr	r3, [pc, #392]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	220c      	movs	r2, #12
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	2b0c      	cmp	r3, #12
 8004cfa:	d00e      	beq.n	8004d1a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004cfc:	4b5f      	ldr	r3, [pc, #380]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	220c      	movs	r2, #12
 8004d02:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004d04:	2b08      	cmp	r3, #8
 8004d06:	d114      	bne.n	8004d32 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004d08:	4b5c      	ldr	r3, [pc, #368]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	23c0      	movs	r3, #192	@ 0xc0
 8004d0e:	025b      	lsls	r3, r3, #9
 8004d10:	401a      	ands	r2, r3
 8004d12:	23c0      	movs	r3, #192	@ 0xc0
 8004d14:	025b      	lsls	r3, r3, #9
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d10b      	bne.n	8004d32 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004d1a:	4b58      	ldr	r3, [pc, #352]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d1e:	2380      	movs	r3, #128	@ 0x80
 8004d20:	029b      	lsls	r3, r3, #10
 8004d22:	4013      	ands	r3, r2
 8004d24:	d040      	beq.n	8004da8 <HAL_RCC_OscConfig+0x5a8>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d03c      	beq.n	8004da8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e0e6      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d01b      	beq.n	8004d72 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004d3a:	4b50      	ldr	r3, [pc, #320]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d40:	2180      	movs	r1, #128	@ 0x80
 8004d42:	0249      	lsls	r1, r1, #9
 8004d44:	430a      	orrs	r2, r1
 8004d46:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d48:	f7fd fc56 	bl	80025f8 <HAL_GetTick>
 8004d4c:	0003      	movs	r3, r0
 8004d4e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004d50:	e008      	b.n	8004d64 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d52:	f7fd fc51 	bl	80025f8 <HAL_GetTick>
 8004d56:	0002      	movs	r2, r0
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e0cd      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004d64:	4b45      	ldr	r3, [pc, #276]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	029b      	lsls	r3, r3, #10
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	d0f0      	beq.n	8004d52 <HAL_RCC_OscConfig+0x552>
 8004d70:	e01b      	b.n	8004daa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004d72:	4b42      	ldr	r3, [pc, #264]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d76:	4b41      	ldr	r3, [pc, #260]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d78:	4943      	ldr	r1, [pc, #268]	@ (8004e88 <HAL_RCC_OscConfig+0x688>)
 8004d7a:	400a      	ands	r2, r1
 8004d7c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7e:	f7fd fc3b 	bl	80025f8 <HAL_GetTick>
 8004d82:	0003      	movs	r3, r0
 8004d84:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d88:	f7fd fc36 	bl	80025f8 <HAL_GetTick>
 8004d8c:	0002      	movs	r2, r0
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e0b2      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004d9a:	4b38      	ldr	r3, [pc, #224]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004d9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d9e:	2380      	movs	r3, #128	@ 0x80
 8004da0:	029b      	lsls	r3, r3, #10
 8004da2:	4013      	ands	r3, r2
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0x588>
 8004da6:	e000      	b.n	8004daa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004da8:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d100      	bne.n	8004db4 <HAL_RCC_OscConfig+0x5b4>
 8004db2:	e0a4      	b.n	8004efe <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004db4:	4b31      	ldr	r3, [pc, #196]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	220c      	movs	r2, #12
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d100      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x5c2>
 8004dc0:	e078      	b.n	8004eb4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d14c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dca:	4b2c      	ldr	r3, [pc, #176]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004dd0:	492e      	ldr	r1, [pc, #184]	@ (8004e8c <HAL_RCC_OscConfig+0x68c>)
 8004dd2:	400a      	ands	r2, r1
 8004dd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd6:	f7fd fc0f 	bl	80025f8 <HAL_GetTick>
 8004dda:	0003      	movs	r3, r0
 8004ddc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de0:	f7fd fc0a 	bl	80025f8 <HAL_GetTick>
 8004de4:	0002      	movs	r2, r0
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e086      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004df2:	4b22      	ldr	r3, [pc, #136]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	2380      	movs	r3, #128	@ 0x80
 8004df8:	049b      	lsls	r3, r3, #18
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d1f0      	bne.n	8004de0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	220f      	movs	r2, #15
 8004e04:	4393      	bics	r3, r2
 8004e06:	0019      	movs	r1, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004e12:	4b1a      	ldr	r3, [pc, #104]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	4a1e      	ldr	r2, [pc, #120]	@ (8004e90 <HAL_RCC_OscConfig+0x690>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	0019      	movs	r1, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e24:	431a      	orrs	r2, r3
 8004e26:	4b15      	ldr	r3, [pc, #84]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e2c:	4b13      	ldr	r3, [pc, #76]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	4b12      	ldr	r3, [pc, #72]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e32:	2180      	movs	r1, #128	@ 0x80
 8004e34:	0449      	lsls	r1, r1, #17
 8004e36:	430a      	orrs	r2, r1
 8004e38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3a:	f7fd fbdd 	bl	80025f8 <HAL_GetTick>
 8004e3e:	0003      	movs	r3, r0
 8004e40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e44:	f7fd fbd8 	bl	80025f8 <HAL_GetTick>
 8004e48:	0002      	movs	r2, r0
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e054      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e56:	4b09      	ldr	r3, [pc, #36]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	049b      	lsls	r3, r3, #18
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d0f0      	beq.n	8004e44 <HAL_RCC_OscConfig+0x644>
 8004e62:	e04c      	b.n	8004efe <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	4b04      	ldr	r3, [pc, #16]	@ (8004e7c <HAL_RCC_OscConfig+0x67c>)
 8004e6a:	4908      	ldr	r1, [pc, #32]	@ (8004e8c <HAL_RCC_OscConfig+0x68c>)
 8004e6c:	400a      	ands	r2, r1
 8004e6e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e70:	f7fd fbc2 	bl	80025f8 <HAL_GetTick>
 8004e74:	0003      	movs	r3, r0
 8004e76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e78:	e015      	b.n	8004ea6 <HAL_RCC_OscConfig+0x6a6>
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	00001388 	.word	0x00001388
 8004e84:	efffffff 	.word	0xefffffff
 8004e88:	fffeffff 	.word	0xfffeffff
 8004e8c:	feffffff 	.word	0xfeffffff
 8004e90:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e94:	f7fd fbb0 	bl	80025f8 <HAL_GetTick>
 8004e98:	0002      	movs	r2, r0
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e02c      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ea6:	4b18      	ldr	r3, [pc, #96]	@ (8004f08 <HAL_RCC_OscConfig+0x708>)
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	2380      	movs	r3, #128	@ 0x80
 8004eac:	049b      	lsls	r3, r3, #18
 8004eae:	4013      	ands	r3, r2
 8004eb0:	d1f0      	bne.n	8004e94 <HAL_RCC_OscConfig+0x694>
 8004eb2:	e024      	b.n	8004efe <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e01f      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004ec0:	4b11      	ldr	r3, [pc, #68]	@ (8004f08 <HAL_RCC_OscConfig+0x708>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004ec6:	4b10      	ldr	r3, [pc, #64]	@ (8004f08 <HAL_RCC_OscConfig+0x708>)
 8004ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eca:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	23c0      	movs	r3, #192	@ 0xc0
 8004ed0:	025b      	lsls	r3, r3, #9
 8004ed2:	401a      	ands	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d10e      	bne.n	8004efa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	220f      	movs	r2, #15
 8004ee0:	401a      	ands	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d107      	bne.n	8004efa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	23f0      	movs	r3, #240	@ 0xf0
 8004eee:	039b      	lsls	r3, r3, #14
 8004ef0:	401a      	ands	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d001      	beq.n	8004efe <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e000      	b.n	8004f00 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	0018      	movs	r0, r3
 8004f02:	46bd      	mov	sp, r7
 8004f04:	b008      	add	sp, #32
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40021000 	.word	0x40021000

08004f0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0bf      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f20:	4b61      	ldr	r3, [pc, #388]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2201      	movs	r2, #1
 8004f26:	4013      	ands	r3, r2
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d911      	bls.n	8004f52 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b5e      	ldr	r3, [pc, #376]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2201      	movs	r2, #1
 8004f34:	4393      	bics	r3, r2
 8004f36:	0019      	movs	r1, r3
 8004f38:	4b5b      	ldr	r3, [pc, #364]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f40:	4b59      	ldr	r3, [pc, #356]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2201      	movs	r2, #1
 8004f46:	4013      	ands	r3, r2
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d001      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e0a6      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2202      	movs	r2, #2
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d015      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2204      	movs	r2, #4
 8004f62:	4013      	ands	r3, r2
 8004f64:	d006      	beq.n	8004f74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f66:	4b51      	ldr	r3, [pc, #324]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	4b50      	ldr	r3, [pc, #320]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004f6c:	21e0      	movs	r1, #224	@ 0xe0
 8004f6e:	00c9      	lsls	r1, r1, #3
 8004f70:	430a      	orrs	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f74:	4b4d      	ldr	r3, [pc, #308]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	22f0      	movs	r2, #240	@ 0xf0
 8004f7a:	4393      	bics	r3, r2
 8004f7c:	0019      	movs	r1, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	4b4a      	ldr	r3, [pc, #296]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004f84:	430a      	orrs	r2, r1
 8004f86:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d04c      	beq.n	800502c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d107      	bne.n	8004faa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f9a:	4b44      	ldr	r3, [pc, #272]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	2380      	movs	r3, #128	@ 0x80
 8004fa0:	029b      	lsls	r3, r3, #10
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d120      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e07a      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d107      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2380      	movs	r3, #128	@ 0x80
 8004fb8:	049b      	lsls	r3, r3, #18
 8004fba:	4013      	ands	r3, r2
 8004fbc:	d114      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06e      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d107      	bne.n	8004fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004fca:	4b38      	ldr	r3, [pc, #224]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004fcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fce:	2380      	movs	r3, #128	@ 0x80
 8004fd0:	029b      	lsls	r3, r3, #10
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	d108      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e062      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fda:	4b34      	ldr	r3, [pc, #208]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e05b      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fe8:	4b30      	ldr	r3, [pc, #192]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2203      	movs	r2, #3
 8004fee:	4393      	bics	r3, r2
 8004ff0:	0019      	movs	r1, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ffc:	f7fd fafc 	bl	80025f8 <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005004:	e009      	b.n	800501a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005006:	f7fd faf7 	bl	80025f8 <HAL_GetTick>
 800500a:	0002      	movs	r2, r0
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	4a27      	ldr	r2, [pc, #156]	@ (80050b0 <HAL_RCC_ClockConfig+0x1a4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e042      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501a:	4b24      	ldr	r3, [pc, #144]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	220c      	movs	r2, #12
 8005020:	401a      	ands	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	429a      	cmp	r2, r3
 800502a:	d1ec      	bne.n	8005006 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800502c:	4b1e      	ldr	r3, [pc, #120]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2201      	movs	r2, #1
 8005032:	4013      	ands	r3, r2
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	429a      	cmp	r2, r3
 8005038:	d211      	bcs.n	800505e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503a:	4b1b      	ldr	r3, [pc, #108]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2201      	movs	r2, #1
 8005040:	4393      	bics	r3, r2
 8005042:	0019      	movs	r1, r3
 8005044:	4b18      	ldr	r3, [pc, #96]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800504c:	4b16      	ldr	r3, [pc, #88]	@ (80050a8 <HAL_RCC_ClockConfig+0x19c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2201      	movs	r2, #1
 8005052:	4013      	ands	r3, r2
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	d001      	beq.n	800505e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e020      	b.n	80050a0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2204      	movs	r2, #4
 8005064:	4013      	ands	r3, r2
 8005066:	d009      	beq.n	800507c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005068:	4b10      	ldr	r3, [pc, #64]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	4a11      	ldr	r2, [pc, #68]	@ (80050b4 <HAL_RCC_ClockConfig+0x1a8>)
 800506e:	4013      	ands	r3, r2
 8005070:	0019      	movs	r1, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68da      	ldr	r2, [r3, #12]
 8005076:	4b0d      	ldr	r3, [pc, #52]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8005078:	430a      	orrs	r2, r1
 800507a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800507c:	f000 f820 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 8005080:	0001      	movs	r1, r0
 8005082:	4b0a      	ldr	r3, [pc, #40]	@ (80050ac <HAL_RCC_ClockConfig+0x1a0>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	091b      	lsrs	r3, r3, #4
 8005088:	220f      	movs	r2, #15
 800508a:	4013      	ands	r3, r2
 800508c:	4a0a      	ldr	r2, [pc, #40]	@ (80050b8 <HAL_RCC_ClockConfig+0x1ac>)
 800508e:	5cd3      	ldrb	r3, [r2, r3]
 8005090:	000a      	movs	r2, r1
 8005092:	40da      	lsrs	r2, r3
 8005094:	4b09      	ldr	r3, [pc, #36]	@ (80050bc <HAL_RCC_ClockConfig+0x1b0>)
 8005096:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005098:	2000      	movs	r0, #0
 800509a:	f7fd fa67 	bl	800256c <HAL_InitTick>
  
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	0018      	movs	r0, r3
 80050a2:	46bd      	mov	sp, r7
 80050a4:	b004      	add	sp, #16
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40022000 	.word	0x40022000
 80050ac:	40021000 	.word	0x40021000
 80050b0:	00001388 	.word	0x00001388
 80050b4:	fffff8ff 	.word	0xfffff8ff
 80050b8:	08007308 	.word	0x08007308
 80050bc:	20000004 	.word	0x20000004

080050c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	60fb      	str	r3, [r7, #12]
 80050ca:	2300      	movs	r3, #0
 80050cc:	60bb      	str	r3, [r7, #8]
 80050ce:	2300      	movs	r3, #0
 80050d0:	617b      	str	r3, [r7, #20]
 80050d2:	2300      	movs	r3, #0
 80050d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80050da:	4b2d      	ldr	r3, [pc, #180]	@ (8005190 <HAL_RCC_GetSysClockFreq+0xd0>)
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	220c      	movs	r2, #12
 80050e4:	4013      	ands	r3, r2
 80050e6:	2b0c      	cmp	r3, #12
 80050e8:	d046      	beq.n	8005178 <HAL_RCC_GetSysClockFreq+0xb8>
 80050ea:	d848      	bhi.n	800517e <HAL_RCC_GetSysClockFreq+0xbe>
 80050ec:	2b04      	cmp	r3, #4
 80050ee:	d002      	beq.n	80050f6 <HAL_RCC_GetSysClockFreq+0x36>
 80050f0:	2b08      	cmp	r3, #8
 80050f2:	d003      	beq.n	80050fc <HAL_RCC_GetSysClockFreq+0x3c>
 80050f4:	e043      	b.n	800517e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050f6:	4b27      	ldr	r3, [pc, #156]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xd4>)
 80050f8:	613b      	str	r3, [r7, #16]
      break;
 80050fa:	e043      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	0c9b      	lsrs	r3, r3, #18
 8005100:	220f      	movs	r2, #15
 8005102:	4013      	ands	r3, r2
 8005104:	4a24      	ldr	r2, [pc, #144]	@ (8005198 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005106:	5cd3      	ldrb	r3, [r2, r3]
 8005108:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800510a:	4b21      	ldr	r3, [pc, #132]	@ (8005190 <HAL_RCC_GetSysClockFreq+0xd0>)
 800510c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510e:	220f      	movs	r2, #15
 8005110:	4013      	ands	r3, r2
 8005112:	4a22      	ldr	r2, [pc, #136]	@ (800519c <HAL_RCC_GetSysClockFreq+0xdc>)
 8005114:	5cd3      	ldrb	r3, [r2, r3]
 8005116:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	23c0      	movs	r3, #192	@ 0xc0
 800511c:	025b      	lsls	r3, r3, #9
 800511e:	401a      	ands	r2, r3
 8005120:	2380      	movs	r3, #128	@ 0x80
 8005122:	025b      	lsls	r3, r3, #9
 8005124:	429a      	cmp	r2, r3
 8005126:	d109      	bne.n	800513c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	481a      	ldr	r0, [pc, #104]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xd4>)
 800512c:	f7fa fff6 	bl	800011c <__udivsi3>
 8005130:	0003      	movs	r3, r0
 8005132:	001a      	movs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4353      	muls	r3, r2
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e01a      	b.n	8005172 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	23c0      	movs	r3, #192	@ 0xc0
 8005140:	025b      	lsls	r3, r3, #9
 8005142:	401a      	ands	r2, r3
 8005144:	23c0      	movs	r3, #192	@ 0xc0
 8005146:	025b      	lsls	r3, r3, #9
 8005148:	429a      	cmp	r2, r3
 800514a:	d109      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800514c:	68b9      	ldr	r1, [r7, #8]
 800514e:	4814      	ldr	r0, [pc, #80]	@ (80051a0 <HAL_RCC_GetSysClockFreq+0xe0>)
 8005150:	f7fa ffe4 	bl	800011c <__udivsi3>
 8005154:	0003      	movs	r3, r0
 8005156:	001a      	movs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4353      	muls	r3, r2
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	e008      	b.n	8005172 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	480c      	ldr	r0, [pc, #48]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005164:	f7fa ffda 	bl	800011c <__udivsi3>
 8005168:	0003      	movs	r3, r0
 800516a:	001a      	movs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4353      	muls	r3, r2
 8005170:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	613b      	str	r3, [r7, #16]
      break;
 8005176:	e005      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005178:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <HAL_RCC_GetSysClockFreq+0xe0>)
 800517a:	613b      	str	r3, [r7, #16]
      break;
 800517c:	e002      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800517e:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005180:	613b      	str	r3, [r7, #16]
      break;
 8005182:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005184:	693b      	ldr	r3, [r7, #16]
}
 8005186:	0018      	movs	r0, r3
 8005188:	46bd      	mov	sp, r7
 800518a:	b006      	add	sp, #24
 800518c:	bd80      	pop	{r7, pc}
 800518e:	46c0      	nop			@ (mov r8, r8)
 8005190:	40021000 	.word	0x40021000
 8005194:	007a1200 	.word	0x007a1200
 8005198:	08007a98 	.word	0x08007a98
 800519c:	08007aa8 	.word	0x08007aa8
 80051a0:	02dc6c00 	.word	0x02dc6c00

080051a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051a8:	4b02      	ldr	r3, [pc, #8]	@ (80051b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80051aa:	681b      	ldr	r3, [r3, #0]
}
 80051ac:	0018      	movs	r0, r3
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	20000004 	.word	0x20000004

080051b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80051bc:	f7ff fff2 	bl	80051a4 <HAL_RCC_GetHCLKFreq>
 80051c0:	0001      	movs	r1, r0
 80051c2:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	0a1b      	lsrs	r3, r3, #8
 80051c8:	2207      	movs	r2, #7
 80051ca:	4013      	ands	r3, r2
 80051cc:	4a04      	ldr	r2, [pc, #16]	@ (80051e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80051ce:	5cd3      	ldrb	r3, [r2, r3]
 80051d0:	40d9      	lsrs	r1, r3
 80051d2:	000b      	movs	r3, r1
}    
 80051d4:	0018      	movs	r0, r3
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	46c0      	nop			@ (mov r8, r8)
 80051dc:	40021000 	.word	0x40021000
 80051e0:	08007318 	.word	0x08007318

080051e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	2380      	movs	r3, #128	@ 0x80
 80051fa:	025b      	lsls	r3, r3, #9
 80051fc:	4013      	ands	r3, r2
 80051fe:	d100      	bne.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005200:	e08e      	b.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005202:	2017      	movs	r0, #23
 8005204:	183b      	adds	r3, r7, r0
 8005206:	2200      	movs	r2, #0
 8005208:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800520a:	4b67      	ldr	r3, [pc, #412]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800520c:	69da      	ldr	r2, [r3, #28]
 800520e:	2380      	movs	r3, #128	@ 0x80
 8005210:	055b      	lsls	r3, r3, #21
 8005212:	4013      	ands	r3, r2
 8005214:	d110      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005216:	4b64      	ldr	r3, [pc, #400]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005218:	69da      	ldr	r2, [r3, #28]
 800521a:	4b63      	ldr	r3, [pc, #396]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800521c:	2180      	movs	r1, #128	@ 0x80
 800521e:	0549      	lsls	r1, r1, #21
 8005220:	430a      	orrs	r2, r1
 8005222:	61da      	str	r2, [r3, #28]
 8005224:	4b60      	ldr	r3, [pc, #384]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005226:	69da      	ldr	r2, [r3, #28]
 8005228:	2380      	movs	r3, #128	@ 0x80
 800522a:	055b      	lsls	r3, r3, #21
 800522c:	4013      	ands	r3, r2
 800522e:	60bb      	str	r3, [r7, #8]
 8005230:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005232:	183b      	adds	r3, r7, r0
 8005234:	2201      	movs	r2, #1
 8005236:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005238:	4b5c      	ldr	r3, [pc, #368]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	2380      	movs	r3, #128	@ 0x80
 800523e:	005b      	lsls	r3, r3, #1
 8005240:	4013      	ands	r3, r2
 8005242:	d11a      	bne.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005244:	4b59      	ldr	r3, [pc, #356]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	4b58      	ldr	r3, [pc, #352]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800524a:	2180      	movs	r1, #128	@ 0x80
 800524c:	0049      	lsls	r1, r1, #1
 800524e:	430a      	orrs	r2, r1
 8005250:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005252:	f7fd f9d1 	bl	80025f8 <HAL_GetTick>
 8005256:	0003      	movs	r3, r0
 8005258:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800525a:	e008      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800525c:	f7fd f9cc 	bl	80025f8 <HAL_GetTick>
 8005260:	0002      	movs	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b64      	cmp	r3, #100	@ 0x64
 8005268:	d901      	bls.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e097      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800526e:	4b4f      	ldr	r3, [pc, #316]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	2380      	movs	r3, #128	@ 0x80
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	4013      	ands	r3, r2
 8005278:	d0f0      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800527a:	4b4b      	ldr	r3, [pc, #300]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800527c:	6a1a      	ldr	r2, [r3, #32]
 800527e:	23c0      	movs	r3, #192	@ 0xc0
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4013      	ands	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d034      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	23c0      	movs	r3, #192	@ 0xc0
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	4013      	ands	r3, r2
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	429a      	cmp	r2, r3
 800529a:	d02c      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800529c:	4b42      	ldr	r3, [pc, #264]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	4a43      	ldr	r2, [pc, #268]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052a6:	4b40      	ldr	r3, [pc, #256]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052a8:	6a1a      	ldr	r2, [r3, #32]
 80052aa:	4b3f      	ldr	r3, [pc, #252]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052ac:	2180      	movs	r1, #128	@ 0x80
 80052ae:	0249      	lsls	r1, r1, #9
 80052b0:	430a      	orrs	r2, r1
 80052b2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052b4:	4b3c      	ldr	r3, [pc, #240]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052b6:	6a1a      	ldr	r2, [r3, #32]
 80052b8:	4b3b      	ldr	r3, [pc, #236]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052ba:	493e      	ldr	r1, [pc, #248]	@ (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052bc:	400a      	ands	r2, r1
 80052be:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80052c0:	4b39      	ldr	r3, [pc, #228]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2201      	movs	r2, #1
 80052ca:	4013      	ands	r3, r2
 80052cc:	d013      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ce:	f7fd f993 	bl	80025f8 <HAL_GetTick>
 80052d2:	0003      	movs	r3, r0
 80052d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d6:	e009      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d8:	f7fd f98e 	bl	80025f8 <HAL_GetTick>
 80052dc:	0002      	movs	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	4a35      	ldr	r2, [pc, #212]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d901      	bls.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e058      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ec:	4b2e      	ldr	r3, [pc, #184]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	2202      	movs	r2, #2
 80052f2:	4013      	ands	r3, r2
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052f6:	4b2c      	ldr	r3, [pc, #176]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	4a2d      	ldr	r2, [pc, #180]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	0019      	movs	r1, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	4b28      	ldr	r3, [pc, #160]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005306:	430a      	orrs	r2, r1
 8005308:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800530a:	2317      	movs	r3, #23
 800530c:	18fb      	adds	r3, r7, r3
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d105      	bne.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005314:	4b24      	ldr	r3, [pc, #144]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005316:	69da      	ldr	r2, [r3, #28]
 8005318:	4b23      	ldr	r3, [pc, #140]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800531a:	4928      	ldr	r1, [pc, #160]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800531c:	400a      	ands	r2, r1
 800531e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2201      	movs	r2, #1
 8005326:	4013      	ands	r3, r2
 8005328:	d009      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800532a:	4b1f      	ldr	r3, [pc, #124]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800532c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532e:	2203      	movs	r2, #3
 8005330:	4393      	bics	r3, r2
 8005332:	0019      	movs	r1, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	4b1b      	ldr	r3, [pc, #108]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800533a:	430a      	orrs	r2, r1
 800533c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2220      	movs	r2, #32
 8005344:	4013      	ands	r3, r2
 8005346:	d009      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005348:	4b17      	ldr	r3, [pc, #92]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800534a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534c:	2210      	movs	r2, #16
 800534e:	4393      	bics	r3, r2
 8005350:	0019      	movs	r1, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	4b14      	ldr	r3, [pc, #80]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005358:	430a      	orrs	r2, r1
 800535a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	2380      	movs	r3, #128	@ 0x80
 8005362:	029b      	lsls	r3, r3, #10
 8005364:	4013      	ands	r3, r2
 8005366:	d009      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005368:	4b0f      	ldr	r3, [pc, #60]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	2280      	movs	r2, #128	@ 0x80
 800536e:	4393      	bics	r3, r2
 8005370:	0019      	movs	r1, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	695a      	ldr	r2, [r3, #20]
 8005376:	4b0c      	ldr	r3, [pc, #48]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005378:	430a      	orrs	r2, r1
 800537a:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	2380      	movs	r3, #128	@ 0x80
 8005382:	00db      	lsls	r3, r3, #3
 8005384:	4013      	ands	r3, r2
 8005386:	d009      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005388:	4b07      	ldr	r3, [pc, #28]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800538a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538c:	2240      	movs	r2, #64	@ 0x40
 800538e:	4393      	bics	r3, r2
 8005390:	0019      	movs	r1, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005398:	430a      	orrs	r2, r1
 800539a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	0018      	movs	r0, r3
 80053a0:	46bd      	mov	sp, r7
 80053a2:	b006      	add	sp, #24
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	40021000 	.word	0x40021000
 80053ac:	40007000 	.word	0x40007000
 80053b0:	fffffcff 	.word	0xfffffcff
 80053b4:	fffeffff 	.word	0xfffeffff
 80053b8:	00001388 	.word	0x00001388
 80053bc:	efffffff 	.word	0xefffffff

080053c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e042      	b.n	8005458 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	223d      	movs	r2, #61	@ 0x3d
 80053d6:	5c9b      	ldrb	r3, [r3, r2]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d107      	bne.n	80053ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	223c      	movs	r2, #60	@ 0x3c
 80053e2:	2100      	movs	r1, #0
 80053e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7fc fcb5 	bl	8001d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	223d      	movs	r2, #61	@ 0x3d
 80053f2:	2102      	movs	r1, #2
 80053f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3304      	adds	r3, #4
 80053fe:	0019      	movs	r1, r3
 8005400:	0010      	movs	r0, r2
 8005402:	f000 fbbf 	bl	8005b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2246      	movs	r2, #70	@ 0x46
 800540a:	2101      	movs	r1, #1
 800540c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	223e      	movs	r2, #62	@ 0x3e
 8005412:	2101      	movs	r1, #1
 8005414:	5499      	strb	r1, [r3, r2]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	223f      	movs	r2, #63	@ 0x3f
 800541a:	2101      	movs	r1, #1
 800541c:	5499      	strb	r1, [r3, r2]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2240      	movs	r2, #64	@ 0x40
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2241      	movs	r2, #65	@ 0x41
 800542a:	2101      	movs	r1, #1
 800542c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2242      	movs	r2, #66	@ 0x42
 8005432:	2101      	movs	r1, #1
 8005434:	5499      	strb	r1, [r3, r2]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2243      	movs	r2, #67	@ 0x43
 800543a:	2101      	movs	r1, #1
 800543c:	5499      	strb	r1, [r3, r2]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2244      	movs	r2, #68	@ 0x44
 8005442:	2101      	movs	r1, #1
 8005444:	5499      	strb	r1, [r3, r2]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2245      	movs	r2, #69	@ 0x45
 800544a:	2101      	movs	r1, #1
 800544c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	223d      	movs	r2, #61	@ 0x3d
 8005452:	2101      	movs	r1, #1
 8005454:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	0018      	movs	r0, r3
 800545a:	46bd      	mov	sp, r7
 800545c:	b002      	add	sp, #8
 800545e:	bd80      	pop	{r7, pc}

08005460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	223d      	movs	r2, #61	@ 0x3d
 800546c:	5c9b      	ldrb	r3, [r3, r2]
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	d001      	beq.n	8005478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e036      	b.n	80054e6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	223d      	movs	r2, #61	@ 0x3d
 800547c:	2102      	movs	r1, #2
 800547e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68da      	ldr	r2, [r3, #12]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2101      	movs	r1, #1
 800548c:	430a      	orrs	r2, r1
 800548e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a16      	ldr	r2, [pc, #88]	@ (80054f0 <HAL_TIM_Base_Start_IT+0x90>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d00a      	beq.n	80054b0 <HAL_TIM_Base_Start_IT+0x50>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	05db      	lsls	r3, r3, #23
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d004      	beq.n	80054b0 <HAL_TIM_Base_Start_IT+0x50>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a12      	ldr	r2, [pc, #72]	@ (80054f4 <HAL_TIM_Base_Start_IT+0x94>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d111      	bne.n	80054d4 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	2207      	movs	r2, #7
 80054b8:	4013      	ands	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2b06      	cmp	r3, #6
 80054c0:	d010      	beq.n	80054e4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2101      	movs	r1, #1
 80054ce:	430a      	orrs	r2, r1
 80054d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d2:	e007      	b.n	80054e4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2101      	movs	r1, #1
 80054e0:	430a      	orrs	r2, r1
 80054e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	0018      	movs	r0, r3
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b004      	add	sp, #16
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40000400 	.word	0x40000400

080054f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e042      	b.n	8005590 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	223d      	movs	r2, #61	@ 0x3d
 800550e:	5c9b      	ldrb	r3, [r3, r2]
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d107      	bne.n	8005526 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	223c      	movs	r2, #60	@ 0x3c
 800551a:	2100      	movs	r1, #0
 800551c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	0018      	movs	r0, r3
 8005522:	f7fc fbfb 	bl	8001d1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	223d      	movs	r2, #61	@ 0x3d
 800552a:	2102      	movs	r1, #2
 800552c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3304      	adds	r3, #4
 8005536:	0019      	movs	r1, r3
 8005538:	0010      	movs	r0, r2
 800553a:	f000 fb23 	bl	8005b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2246      	movs	r2, #70	@ 0x46
 8005542:	2101      	movs	r1, #1
 8005544:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	223e      	movs	r2, #62	@ 0x3e
 800554a:	2101      	movs	r1, #1
 800554c:	5499      	strb	r1, [r3, r2]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	223f      	movs	r2, #63	@ 0x3f
 8005552:	2101      	movs	r1, #1
 8005554:	5499      	strb	r1, [r3, r2]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2240      	movs	r2, #64	@ 0x40
 800555a:	2101      	movs	r1, #1
 800555c:	5499      	strb	r1, [r3, r2]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2241      	movs	r2, #65	@ 0x41
 8005562:	2101      	movs	r1, #1
 8005564:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2242      	movs	r2, #66	@ 0x42
 800556a:	2101      	movs	r1, #1
 800556c:	5499      	strb	r1, [r3, r2]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2243      	movs	r2, #67	@ 0x43
 8005572:	2101      	movs	r1, #1
 8005574:	5499      	strb	r1, [r3, r2]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2244      	movs	r2, #68	@ 0x44
 800557a:	2101      	movs	r1, #1
 800557c:	5499      	strb	r1, [r3, r2]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2245      	movs	r2, #69	@ 0x45
 8005582:	2101      	movs	r1, #1
 8005584:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	223d      	movs	r2, #61	@ 0x3d
 800558a:	2101      	movs	r1, #1
 800558c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	0018      	movs	r0, r3
 8005592:	46bd      	mov	sp, r7
 8005594:	b002      	add	sp, #8
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d108      	bne.n	80055ba <HAL_TIM_PWM_Start+0x22>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	223e      	movs	r2, #62	@ 0x3e
 80055ac:	5c9b      	ldrb	r3, [r3, r2]
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	1e5a      	subs	r2, r3, #1
 80055b4:	4193      	sbcs	r3, r2
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	e01f      	b.n	80055fa <HAL_TIM_PWM_Start+0x62>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d108      	bne.n	80055d2 <HAL_TIM_PWM_Start+0x3a>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	223f      	movs	r2, #63	@ 0x3f
 80055c4:	5c9b      	ldrb	r3, [r3, r2]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	3b01      	subs	r3, #1
 80055ca:	1e5a      	subs	r2, r3, #1
 80055cc:	4193      	sbcs	r3, r2
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	e013      	b.n	80055fa <HAL_TIM_PWM_Start+0x62>
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d108      	bne.n	80055ea <HAL_TIM_PWM_Start+0x52>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2240      	movs	r2, #64	@ 0x40
 80055dc:	5c9b      	ldrb	r3, [r3, r2]
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	3b01      	subs	r3, #1
 80055e2:	1e5a      	subs	r2, r3, #1
 80055e4:	4193      	sbcs	r3, r2
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	e007      	b.n	80055fa <HAL_TIM_PWM_Start+0x62>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2241      	movs	r2, #65	@ 0x41
 80055ee:	5c9b      	ldrb	r3, [r3, r2]
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	3b01      	subs	r3, #1
 80055f4:	1e5a      	subs	r2, r3, #1
 80055f6:	4193      	sbcs	r3, r2
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e06a      	b.n	80056d8 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d104      	bne.n	8005612 <HAL_TIM_PWM_Start+0x7a>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	223e      	movs	r2, #62	@ 0x3e
 800560c:	2102      	movs	r1, #2
 800560e:	5499      	strb	r1, [r3, r2]
 8005610:	e013      	b.n	800563a <HAL_TIM_PWM_Start+0xa2>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b04      	cmp	r3, #4
 8005616:	d104      	bne.n	8005622 <HAL_TIM_PWM_Start+0x8a>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	223f      	movs	r2, #63	@ 0x3f
 800561c:	2102      	movs	r1, #2
 800561e:	5499      	strb	r1, [r3, r2]
 8005620:	e00b      	b.n	800563a <HAL_TIM_PWM_Start+0xa2>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b08      	cmp	r3, #8
 8005626:	d104      	bne.n	8005632 <HAL_TIM_PWM_Start+0x9a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2240      	movs	r2, #64	@ 0x40
 800562c:	2102      	movs	r1, #2
 800562e:	5499      	strb	r1, [r3, r2]
 8005630:	e003      	b.n	800563a <HAL_TIM_PWM_Start+0xa2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2241      	movs	r2, #65	@ 0x41
 8005636:	2102      	movs	r1, #2
 8005638:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6839      	ldr	r1, [r7, #0]
 8005640:	2201      	movs	r2, #1
 8005642:	0018      	movs	r0, r3
 8005644:	f000 fd02 	bl	800604c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a24      	ldr	r2, [pc, #144]	@ (80056e0 <HAL_TIM_PWM_Start+0x148>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIM_PWM_Start+0xce>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a23      	ldr	r2, [pc, #140]	@ (80056e4 <HAL_TIM_PWM_Start+0x14c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIM_PWM_Start+0xce>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a21      	ldr	r2, [pc, #132]	@ (80056e8 <HAL_TIM_PWM_Start+0x150>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d101      	bne.n	800566a <HAL_TIM_PWM_Start+0xd2>
 8005666:	2301      	movs	r3, #1
 8005668:	e000      	b.n	800566c <HAL_TIM_PWM_Start+0xd4>
 800566a:	2300      	movs	r3, #0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d008      	beq.n	8005682 <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2180      	movs	r1, #128	@ 0x80
 800567c:	0209      	lsls	r1, r1, #8
 800567e:	430a      	orrs	r2, r1
 8005680:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a16      	ldr	r2, [pc, #88]	@ (80056e0 <HAL_TIM_PWM_Start+0x148>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00a      	beq.n	80056a2 <HAL_TIM_PWM_Start+0x10a>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	2380      	movs	r3, #128	@ 0x80
 8005692:	05db      	lsls	r3, r3, #23
 8005694:	429a      	cmp	r2, r3
 8005696:	d004      	beq.n	80056a2 <HAL_TIM_PWM_Start+0x10a>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a13      	ldr	r2, [pc, #76]	@ (80056ec <HAL_TIM_PWM_Start+0x154>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d111      	bne.n	80056c6 <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	2207      	movs	r2, #7
 80056aa:	4013      	ands	r3, r2
 80056ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2b06      	cmp	r3, #6
 80056b2:	d010      	beq.n	80056d6 <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2101      	movs	r1, #1
 80056c0:	430a      	orrs	r2, r1
 80056c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056c4:	e007      	b.n	80056d6 <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2101      	movs	r1, #1
 80056d2:	430a      	orrs	r2, r1
 80056d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	0018      	movs	r0, r3
 80056da:	46bd      	mov	sp, r7
 80056dc:	b004      	add	sp, #16
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	40012c00 	.word	0x40012c00
 80056e4:	40014400 	.word	0x40014400
 80056e8:	40014800 	.word	0x40014800
 80056ec:	40000400 	.word	0x40000400

080056f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6839      	ldr	r1, [r7, #0]
 8005700:	2200      	movs	r2, #0
 8005702:	0018      	movs	r0, r3
 8005704:	f000 fca2 	bl	800604c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a2d      	ldr	r2, [pc, #180]	@ (80057c4 <HAL_TIM_PWM_Stop+0xd4>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d009      	beq.n	8005726 <HAL_TIM_PWM_Stop+0x36>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a2c      	ldr	r2, [pc, #176]	@ (80057c8 <HAL_TIM_PWM_Stop+0xd8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d004      	beq.n	8005726 <HAL_TIM_PWM_Stop+0x36>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a2a      	ldr	r2, [pc, #168]	@ (80057cc <HAL_TIM_PWM_Stop+0xdc>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d101      	bne.n	800572a <HAL_TIM_PWM_Stop+0x3a>
 8005726:	2301      	movs	r3, #1
 8005728:	e000      	b.n	800572c <HAL_TIM_PWM_Stop+0x3c>
 800572a:	2300      	movs	r3, #0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d013      	beq.n	8005758 <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	4a26      	ldr	r2, [pc, #152]	@ (80057d0 <HAL_TIM_PWM_Stop+0xe0>)
 8005738:	4013      	ands	r3, r2
 800573a:	d10d      	bne.n	8005758 <HAL_TIM_PWM_Stop+0x68>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	4a24      	ldr	r2, [pc, #144]	@ (80057d4 <HAL_TIM_PWM_Stop+0xe4>)
 8005744:	4013      	ands	r3, r2
 8005746:	d107      	bne.n	8005758 <HAL_TIM_PWM_Stop+0x68>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4921      	ldr	r1, [pc, #132]	@ (80057d8 <HAL_TIM_PWM_Stop+0xe8>)
 8005754:	400a      	ands	r2, r1
 8005756:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	4a1c      	ldr	r2, [pc, #112]	@ (80057d0 <HAL_TIM_PWM_Stop+0xe0>)
 8005760:	4013      	ands	r3, r2
 8005762:	d10d      	bne.n	8005780 <HAL_TIM_PWM_Stop+0x90>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	4a1a      	ldr	r2, [pc, #104]	@ (80057d4 <HAL_TIM_PWM_Stop+0xe4>)
 800576c:	4013      	ands	r3, r2
 800576e:	d107      	bne.n	8005780 <HAL_TIM_PWM_Stop+0x90>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2101      	movs	r1, #1
 800577c:	438a      	bics	r2, r1
 800577e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d104      	bne.n	8005790 <HAL_TIM_PWM_Stop+0xa0>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	223e      	movs	r2, #62	@ 0x3e
 800578a:	2101      	movs	r1, #1
 800578c:	5499      	strb	r1, [r3, r2]
 800578e:	e013      	b.n	80057b8 <HAL_TIM_PWM_Stop+0xc8>
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	2b04      	cmp	r3, #4
 8005794:	d104      	bne.n	80057a0 <HAL_TIM_PWM_Stop+0xb0>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	223f      	movs	r2, #63	@ 0x3f
 800579a:	2101      	movs	r1, #1
 800579c:	5499      	strb	r1, [r3, r2]
 800579e:	e00b      	b.n	80057b8 <HAL_TIM_PWM_Stop+0xc8>
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d104      	bne.n	80057b0 <HAL_TIM_PWM_Stop+0xc0>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2240      	movs	r2, #64	@ 0x40
 80057aa:	2101      	movs	r1, #1
 80057ac:	5499      	strb	r1, [r3, r2]
 80057ae:	e003      	b.n	80057b8 <HAL_TIM_PWM_Stop+0xc8>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2241      	movs	r2, #65	@ 0x41
 80057b4:	2101      	movs	r1, #1
 80057b6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	0018      	movs	r0, r3
 80057bc:	46bd      	mov	sp, r7
 80057be:	b002      	add	sp, #8
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	46c0      	nop			@ (mov r8, r8)
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40014400 	.word	0x40014400
 80057cc:	40014800 	.word	0x40014800
 80057d0:	00001111 	.word	0x00001111
 80057d4:	00000444 	.word	0x00000444
 80057d8:	ffff7fff 	.word	0xffff7fff

080057dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	2202      	movs	r2, #2
 80057f8:	4013      	ands	r3, r2
 80057fa:	d021      	beq.n	8005840 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2202      	movs	r2, #2
 8005800:	4013      	ands	r3, r2
 8005802:	d01d      	beq.n	8005840 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2203      	movs	r2, #3
 800580a:	4252      	negs	r2, r2
 800580c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	2203      	movs	r2, #3
 800581c:	4013      	ands	r3, r2
 800581e:	d004      	beq.n	800582a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	0018      	movs	r0, r3
 8005824:	f000 f996 	bl	8005b54 <HAL_TIM_IC_CaptureCallback>
 8005828:	e007      	b.n	800583a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	0018      	movs	r0, r3
 800582e:	f000 f989 	bl	8005b44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	0018      	movs	r0, r3
 8005836:	f000 f995 	bl	8005b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2204      	movs	r2, #4
 8005844:	4013      	ands	r3, r2
 8005846:	d022      	beq.n	800588e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2204      	movs	r2, #4
 800584c:	4013      	ands	r3, r2
 800584e:	d01e      	beq.n	800588e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2205      	movs	r2, #5
 8005856:	4252      	negs	r2, r2
 8005858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2202      	movs	r2, #2
 800585e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699a      	ldr	r2, [r3, #24]
 8005866:	23c0      	movs	r3, #192	@ 0xc0
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	4013      	ands	r3, r2
 800586c:	d004      	beq.n	8005878 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	0018      	movs	r0, r3
 8005872:	f000 f96f 	bl	8005b54 <HAL_TIM_IC_CaptureCallback>
 8005876:	e007      	b.n	8005888 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	0018      	movs	r0, r3
 800587c:	f000 f962 	bl	8005b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	0018      	movs	r0, r3
 8005884:	f000 f96e 	bl	8005b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2208      	movs	r2, #8
 8005892:	4013      	ands	r3, r2
 8005894:	d021      	beq.n	80058da <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2208      	movs	r2, #8
 800589a:	4013      	ands	r3, r2
 800589c:	d01d      	beq.n	80058da <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2209      	movs	r2, #9
 80058a4:	4252      	negs	r2, r2
 80058a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2204      	movs	r2, #4
 80058ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	2203      	movs	r2, #3
 80058b6:	4013      	ands	r3, r2
 80058b8:	d004      	beq.n	80058c4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	0018      	movs	r0, r3
 80058be:	f000 f949 	bl	8005b54 <HAL_TIM_IC_CaptureCallback>
 80058c2:	e007      	b.n	80058d4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	0018      	movs	r0, r3
 80058c8:	f000 f93c 	bl	8005b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	0018      	movs	r0, r3
 80058d0:	f000 f948 	bl	8005b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2210      	movs	r2, #16
 80058de:	4013      	ands	r3, r2
 80058e0:	d022      	beq.n	8005928 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2210      	movs	r2, #16
 80058e6:	4013      	ands	r3, r2
 80058e8:	d01e      	beq.n	8005928 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2211      	movs	r2, #17
 80058f0:	4252      	negs	r2, r2
 80058f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2208      	movs	r2, #8
 80058f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	23c0      	movs	r3, #192	@ 0xc0
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4013      	ands	r3, r2
 8005906:	d004      	beq.n	8005912 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	0018      	movs	r0, r3
 800590c:	f000 f922 	bl	8005b54 <HAL_TIM_IC_CaptureCallback>
 8005910:	e007      	b.n	8005922 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	0018      	movs	r0, r3
 8005916:	f000 f915 	bl	8005b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	0018      	movs	r0, r3
 800591e:	f000 f921 	bl	8005b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2201      	movs	r2, #1
 800592c:	4013      	ands	r3, r2
 800592e:	d00c      	beq.n	800594a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2201      	movs	r2, #1
 8005934:	4013      	ands	r3, r2
 8005936:	d008      	beq.n	800594a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2202      	movs	r2, #2
 800593e:	4252      	negs	r2, r2
 8005940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	0018      	movs	r0, r3
 8005946:	f7fc f8ad 	bl	8001aa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2280      	movs	r2, #128	@ 0x80
 800594e:	4013      	ands	r3, r2
 8005950:	d00c      	beq.n	800596c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2280      	movs	r2, #128	@ 0x80
 8005956:	4013      	ands	r3, r2
 8005958:	d008      	beq.n	800596c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2281      	movs	r2, #129	@ 0x81
 8005960:	4252      	negs	r2, r2
 8005962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	0018      	movs	r0, r3
 8005968:	f000 fbf4 	bl	8006154 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2240      	movs	r2, #64	@ 0x40
 8005970:	4013      	ands	r3, r2
 8005972:	d00c      	beq.n	800598e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2240      	movs	r2, #64	@ 0x40
 8005978:	4013      	ands	r3, r2
 800597a:	d008      	beq.n	800598e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2241      	movs	r2, #65	@ 0x41
 8005982:	4252      	negs	r2, r2
 8005984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	0018      	movs	r0, r3
 800598a:	f000 f8f3 	bl	8005b74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	2220      	movs	r2, #32
 8005992:	4013      	ands	r3, r2
 8005994:	d00c      	beq.n	80059b0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	4013      	ands	r3, r2
 800599c:	d008      	beq.n	80059b0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2221      	movs	r2, #33	@ 0x21
 80059a4:	4252      	negs	r2, r2
 80059a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	0018      	movs	r0, r3
 80059ac:	f000 fbca 	bl	8006144 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059b0:	46c0      	nop			@ (mov r8, r8)
 80059b2:	46bd      	mov	sp, r7
 80059b4:	b004      	add	sp, #16
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059c4:	2317      	movs	r3, #23
 80059c6:	18fb      	adds	r3, r7, r3
 80059c8:	2200      	movs	r2, #0
 80059ca:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	223c      	movs	r2, #60	@ 0x3c
 80059d0:	5c9b      	ldrb	r3, [r3, r2]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d101      	bne.n	80059da <HAL_TIM_PWM_ConfigChannel+0x22>
 80059d6:	2302      	movs	r3, #2
 80059d8:	e0ad      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	223c      	movs	r2, #60	@ 0x3c
 80059de:	2101      	movs	r1, #1
 80059e0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b0c      	cmp	r3, #12
 80059e6:	d100      	bne.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x32>
 80059e8:	e076      	b.n	8005ad8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b0c      	cmp	r3, #12
 80059ee:	d900      	bls.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80059f0:	e095      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x166>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d04e      	beq.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0xde>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b08      	cmp	r3, #8
 80059fc:	d900      	bls.n	8005a00 <HAL_TIM_PWM_ConfigChannel+0x48>
 80059fe:	e08e      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x166>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d003      	beq.n	8005a0e <HAL_TIM_PWM_ConfigChannel+0x56>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d021      	beq.n	8005a50 <HAL_TIM_PWM_ConfigChannel+0x98>
 8005a0c:	e087      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	0011      	movs	r1, r2
 8005a16:	0018      	movs	r0, r3
 8005a18:	f000 f938 	bl	8005c8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699a      	ldr	r2, [r3, #24]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2108      	movs	r1, #8
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699a      	ldr	r2, [r3, #24]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2104      	movs	r1, #4
 8005a38:	438a      	bics	r2, r1
 8005a3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6999      	ldr	r1, [r3, #24]
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	691a      	ldr	r2, [r3, #16]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	619a      	str	r2, [r3, #24]
      break;
 8005a4e:	e06b      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	0011      	movs	r1, r2
 8005a58:	0018      	movs	r0, r3
 8005a5a:	f000 f995 	bl	8005d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	699a      	ldr	r2, [r3, #24]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2180      	movs	r1, #128	@ 0x80
 8005a6a:	0109      	lsls	r1, r1, #4
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699a      	ldr	r2, [r3, #24]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4931      	ldr	r1, [pc, #196]	@ (8005b40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005a7c:	400a      	ands	r2, r1
 8005a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6999      	ldr	r1, [r3, #24]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	021a      	lsls	r2, r3, #8
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	619a      	str	r2, [r3, #24]
      break;
 8005a94:	e048      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	0011      	movs	r1, r2
 8005a9e:	0018      	movs	r0, r3
 8005aa0:	f000 f9f0 	bl	8005e84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	69da      	ldr	r2, [r3, #28]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2108      	movs	r1, #8
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	69da      	ldr	r2, [r3, #28]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2104      	movs	r1, #4
 8005ac0:	438a      	bics	r2, r1
 8005ac2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	69d9      	ldr	r1, [r3, #28]
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	691a      	ldr	r2, [r3, #16]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	61da      	str	r2, [r3, #28]
      break;
 8005ad6:	e027      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	0011      	movs	r1, r2
 8005ae0:	0018      	movs	r0, r3
 8005ae2:	f000 fa4f 	bl	8005f84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69da      	ldr	r2, [r3, #28]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2180      	movs	r1, #128	@ 0x80
 8005af2:	0109      	lsls	r1, r1, #4
 8005af4:	430a      	orrs	r2, r1
 8005af6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69da      	ldr	r2, [r3, #28]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	490f      	ldr	r1, [pc, #60]	@ (8005b40 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005b04:	400a      	ands	r2, r1
 8005b06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	69d9      	ldr	r1, [r3, #28]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	021a      	lsls	r2, r3, #8
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	61da      	str	r2, [r3, #28]
      break;
 8005b1c:	e004      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8005b1e:	2317      	movs	r3, #23
 8005b20:	18fb      	adds	r3, r7, r3
 8005b22:	2201      	movs	r2, #1
 8005b24:	701a      	strb	r2, [r3, #0]
      break;
 8005b26:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	223c      	movs	r2, #60	@ 0x3c
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	5499      	strb	r1, [r3, r2]

  return status;
 8005b30:	2317      	movs	r3, #23
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	781b      	ldrb	r3, [r3, #0]
}
 8005b36:	0018      	movs	r0, r3
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	b006      	add	sp, #24
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	fffffbff 	.word	0xfffffbff

08005b44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b4c:	46c0      	nop			@ (mov r8, r8)
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b002      	add	sp, #8
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b5c:	46c0      	nop			@ (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b002      	add	sp, #8
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b6c:	46c0      	nop			@ (mov r8, r8)
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	b002      	add	sp, #8
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b7c:	46c0      	nop			@ (mov r8, r8)
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	b002      	add	sp, #8
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a37      	ldr	r2, [pc, #220]	@ (8005c74 <TIM_Base_SetConfig+0xf0>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d008      	beq.n	8005bae <TIM_Base_SetConfig+0x2a>
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	2380      	movs	r3, #128	@ 0x80
 8005ba0:	05db      	lsls	r3, r3, #23
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d003      	beq.n	8005bae <TIM_Base_SetConfig+0x2a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a33      	ldr	r2, [pc, #204]	@ (8005c78 <TIM_Base_SetConfig+0xf4>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d108      	bne.n	8005bc0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2270      	movs	r2, #112	@ 0x70
 8005bb2:	4393      	bics	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c74 <TIM_Base_SetConfig+0xf0>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d014      	beq.n	8005bf2 <TIM_Base_SetConfig+0x6e>
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	2380      	movs	r3, #128	@ 0x80
 8005bcc:	05db      	lsls	r3, r3, #23
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d00f      	beq.n	8005bf2 <TIM_Base_SetConfig+0x6e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a28      	ldr	r2, [pc, #160]	@ (8005c78 <TIM_Base_SetConfig+0xf4>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d00b      	beq.n	8005bf2 <TIM_Base_SetConfig+0x6e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a27      	ldr	r2, [pc, #156]	@ (8005c7c <TIM_Base_SetConfig+0xf8>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d007      	beq.n	8005bf2 <TIM_Base_SetConfig+0x6e>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a26      	ldr	r2, [pc, #152]	@ (8005c80 <TIM_Base_SetConfig+0xfc>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d003      	beq.n	8005bf2 <TIM_Base_SetConfig+0x6e>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a25      	ldr	r2, [pc, #148]	@ (8005c84 <TIM_Base_SetConfig+0x100>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d108      	bne.n	8005c04 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a24      	ldr	r2, [pc, #144]	@ (8005c88 <TIM_Base_SetConfig+0x104>)
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2280      	movs	r2, #128	@ 0x80
 8005c08:	4393      	bics	r3, r2
 8005c0a:	001a      	movs	r2, r3
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a11      	ldr	r2, [pc, #68]	@ (8005c74 <TIM_Base_SetConfig+0xf0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d007      	beq.n	8005c42 <TIM_Base_SetConfig+0xbe>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a12      	ldr	r2, [pc, #72]	@ (8005c80 <TIM_Base_SetConfig+0xfc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d003      	beq.n	8005c42 <TIM_Base_SetConfig+0xbe>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a11      	ldr	r2, [pc, #68]	@ (8005c84 <TIM_Base_SetConfig+0x100>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d103      	bne.n	8005c4a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	691a      	ldr	r2, [r3, #16]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	2201      	movs	r2, #1
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d106      	bne.n	8005c6a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	2201      	movs	r2, #1
 8005c62:	4393      	bics	r3, r2
 8005c64:	001a      	movs	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	611a      	str	r2, [r3, #16]
  }
}
 8005c6a:	46c0      	nop			@ (mov r8, r8)
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	b004      	add	sp, #16
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	46c0      	nop			@ (mov r8, r8)
 8005c74:	40012c00 	.word	0x40012c00
 8005c78:	40000400 	.word	0x40000400
 8005c7c:	40002000 	.word	0x40002000
 8005c80:	40014400 	.word	0x40014400
 8005c84:	40014800 	.word	0x40014800
 8005c88:	fffffcff 	.word	0xfffffcff

08005c8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	4393      	bics	r3, r2
 8005ca4:	001a      	movs	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2270      	movs	r2, #112	@ 0x70
 8005cba:	4393      	bics	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2203      	movs	r2, #3
 8005cc2:	4393      	bics	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2202      	movs	r2, #2
 8005cd4:	4393      	bics	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a23      	ldr	r2, [pc, #140]	@ (8005d74 <TIM_OC1_SetConfig+0xe8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d007      	beq.n	8005cfa <TIM_OC1_SetConfig+0x6e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a22      	ldr	r2, [pc, #136]	@ (8005d78 <TIM_OC1_SetConfig+0xec>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d003      	beq.n	8005cfa <TIM_OC1_SetConfig+0x6e>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a21      	ldr	r2, [pc, #132]	@ (8005d7c <TIM_OC1_SetConfig+0xf0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d10c      	bne.n	8005d14 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2208      	movs	r2, #8
 8005cfe:	4393      	bics	r3, r2
 8005d00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	2204      	movs	r2, #4
 8005d10:	4393      	bics	r3, r2
 8005d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a17      	ldr	r2, [pc, #92]	@ (8005d74 <TIM_OC1_SetConfig+0xe8>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d007      	beq.n	8005d2c <TIM_OC1_SetConfig+0xa0>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a16      	ldr	r2, [pc, #88]	@ (8005d78 <TIM_OC1_SetConfig+0xec>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d003      	beq.n	8005d2c <TIM_OC1_SetConfig+0xa0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a15      	ldr	r2, [pc, #84]	@ (8005d7c <TIM_OC1_SetConfig+0xf0>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d111      	bne.n	8005d50 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	4a14      	ldr	r2, [pc, #80]	@ (8005d80 <TIM_OC1_SetConfig+0xf4>)
 8005d30:	4013      	ands	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	4a13      	ldr	r2, [pc, #76]	@ (8005d84 <TIM_OC1_SetConfig+0xf8>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b006      	add	sp, #24
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	46c0      	nop			@ (mov r8, r8)
 8005d74:	40012c00 	.word	0x40012c00
 8005d78:	40014400 	.word	0x40014400
 8005d7c:	40014800 	.word	0x40014800
 8005d80:	fffffeff 	.word	0xfffffeff
 8005d84:	fffffdff 	.word	0xfffffdff

08005d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	2210      	movs	r2, #16
 8005d9e:	4393      	bics	r3, r2
 8005da0:	001a      	movs	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4a2c      	ldr	r2, [pc, #176]	@ (8005e68 <TIM_OC2_SetConfig+0xe0>)
 8005db6:	4013      	ands	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	4a2b      	ldr	r2, [pc, #172]	@ (8005e6c <TIM_OC2_SetConfig+0xe4>)
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	4393      	bics	r3, r2
 8005dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	011b      	lsls	r3, r3, #4
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a22      	ldr	r2, [pc, #136]	@ (8005e70 <TIM_OC2_SetConfig+0xe8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d10d      	bne.n	8005e06 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	2280      	movs	r2, #128	@ 0x80
 8005dee:	4393      	bics	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	011b      	lsls	r3, r3, #4
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2240      	movs	r2, #64	@ 0x40
 8005e02:	4393      	bics	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a19      	ldr	r2, [pc, #100]	@ (8005e70 <TIM_OC2_SetConfig+0xe8>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d007      	beq.n	8005e1e <TIM_OC2_SetConfig+0x96>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a18      	ldr	r2, [pc, #96]	@ (8005e74 <TIM_OC2_SetConfig+0xec>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_OC2_SetConfig+0x96>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a17      	ldr	r2, [pc, #92]	@ (8005e78 <TIM_OC2_SetConfig+0xf0>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d113      	bne.n	8005e46 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	4a16      	ldr	r2, [pc, #88]	@ (8005e7c <TIM_OC2_SetConfig+0xf4>)
 8005e22:	4013      	ands	r3, r2
 8005e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	4a15      	ldr	r2, [pc, #84]	@ (8005e80 <TIM_OC2_SetConfig+0xf8>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	621a      	str	r2, [r3, #32]
}
 8005e60:	46c0      	nop			@ (mov r8, r8)
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b006      	add	sp, #24
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	ffff8fff 	.word	0xffff8fff
 8005e6c:	fffffcff 	.word	0xfffffcff
 8005e70:	40012c00 	.word	0x40012c00
 8005e74:	40014400 	.word	0x40014400
 8005e78:	40014800 	.word	0x40014800
 8005e7c:	fffffbff 	.word	0xfffffbff
 8005e80:	fffff7ff 	.word	0xfffff7ff

08005e84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	4a31      	ldr	r2, [pc, #196]	@ (8005f60 <TIM_OC3_SetConfig+0xdc>)
 8005e9a:	401a      	ands	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	69db      	ldr	r3, [r3, #28]
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2270      	movs	r2, #112	@ 0x70
 8005eb0:	4393      	bics	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2203      	movs	r2, #3
 8005eb8:	4393      	bics	r3, r2
 8005eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	4a26      	ldr	r2, [pc, #152]	@ (8005f64 <TIM_OC3_SetConfig+0xe0>)
 8005eca:	4013      	ands	r3, r2
 8005ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	021b      	lsls	r3, r3, #8
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a22      	ldr	r2, [pc, #136]	@ (8005f68 <TIM_OC3_SetConfig+0xe4>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d10d      	bne.n	8005efe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	4a21      	ldr	r2, [pc, #132]	@ (8005f6c <TIM_OC3_SetConfig+0xe8>)
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f70 <TIM_OC3_SetConfig+0xec>)
 8005efa:	4013      	ands	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <TIM_OC3_SetConfig+0xe4>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d007      	beq.n	8005f16 <TIM_OC3_SetConfig+0x92>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a1a      	ldr	r2, [pc, #104]	@ (8005f74 <TIM_OC3_SetConfig+0xf0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d003      	beq.n	8005f16 <TIM_OC3_SetConfig+0x92>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a19      	ldr	r2, [pc, #100]	@ (8005f78 <TIM_OC3_SetConfig+0xf4>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d113      	bne.n	8005f3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	4a18      	ldr	r2, [pc, #96]	@ (8005f7c <TIM_OC3_SetConfig+0xf8>)
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	4a17      	ldr	r2, [pc, #92]	@ (8005f80 <TIM_OC3_SetConfig+0xfc>)
 8005f22:	4013      	ands	r3, r2
 8005f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	621a      	str	r2, [r3, #32]
}
 8005f58:	46c0      	nop			@ (mov r8, r8)
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	b006      	add	sp, #24
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	fffffeff 	.word	0xfffffeff
 8005f64:	fffffdff 	.word	0xfffffdff
 8005f68:	40012c00 	.word	0x40012c00
 8005f6c:	fffff7ff 	.word	0xfffff7ff
 8005f70:	fffffbff 	.word	0xfffffbff
 8005f74:	40014400 	.word	0x40014400
 8005f78:	40014800 	.word	0x40014800
 8005f7c:	ffffefff 	.word	0xffffefff
 8005f80:	ffffdfff 	.word	0xffffdfff

08005f84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	4a24      	ldr	r2, [pc, #144]	@ (800602c <TIM_OC4_SetConfig+0xa8>)
 8005f9a:	401a      	ands	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4a20      	ldr	r2, [pc, #128]	@ (8006030 <TIM_OC4_SetConfig+0xac>)
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8006034 <TIM_OC4_SetConfig+0xb0>)
 8005fb8:	4013      	ands	r3, r2
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	021b      	lsls	r3, r3, #8
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	4a1b      	ldr	r2, [pc, #108]	@ (8006038 <TIM_OC4_SetConfig+0xb4>)
 8005fcc:	4013      	ands	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	031b      	lsls	r3, r3, #12
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a17      	ldr	r2, [pc, #92]	@ (800603c <TIM_OC4_SetConfig+0xb8>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d007      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x70>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a16      	ldr	r2, [pc, #88]	@ (8006040 <TIM_OC4_SetConfig+0xbc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_OC4_SetConfig+0x70>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a15      	ldr	r2, [pc, #84]	@ (8006044 <TIM_OC4_SetConfig+0xc0>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d109      	bne.n	8006008 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	4a14      	ldr	r2, [pc, #80]	@ (8006048 <TIM_OC4_SetConfig+0xc4>)
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	019b      	lsls	r3, r3, #6
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4313      	orrs	r3, r2
 8006006:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	621a      	str	r2, [r3, #32]
}
 8006022:	46c0      	nop			@ (mov r8, r8)
 8006024:	46bd      	mov	sp, r7
 8006026:	b006      	add	sp, #24
 8006028:	bd80      	pop	{r7, pc}
 800602a:	46c0      	nop			@ (mov r8, r8)
 800602c:	ffffefff 	.word	0xffffefff
 8006030:	ffff8fff 	.word	0xffff8fff
 8006034:	fffffcff 	.word	0xfffffcff
 8006038:	ffffdfff 	.word	0xffffdfff
 800603c:	40012c00 	.word	0x40012c00
 8006040:	40014400 	.word	0x40014400
 8006044:	40014800 	.word	0x40014800
 8006048:	ffffbfff 	.word	0xffffbfff

0800604c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	221f      	movs	r2, #31
 800605c:	4013      	ands	r3, r2
 800605e:	2201      	movs	r2, #1
 8006060:	409a      	lsls	r2, r3
 8006062:	0013      	movs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	43d2      	mvns	r2, r2
 800606e:	401a      	ands	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a1a      	ldr	r2, [r3, #32]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	211f      	movs	r1, #31
 800607c:	400b      	ands	r3, r1
 800607e:	6879      	ldr	r1, [r7, #4]
 8006080:	4099      	lsls	r1, r3
 8006082:	000b      	movs	r3, r1
 8006084:	431a      	orrs	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	621a      	str	r2, [r3, #32]
}
 800608a:	46c0      	nop			@ (mov r8, r8)
 800608c:	46bd      	mov	sp, r7
 800608e:	b006      	add	sp, #24
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	223c      	movs	r2, #60	@ 0x3c
 80060a2:	5c9b      	ldrb	r3, [r3, r2]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d101      	bne.n	80060ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060a8:	2302      	movs	r3, #2
 80060aa:	e042      	b.n	8006132 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	223c      	movs	r2, #60	@ 0x3c
 80060b0:	2101      	movs	r1, #1
 80060b2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	223d      	movs	r2, #61	@ 0x3d
 80060b8:	2102      	movs	r1, #2
 80060ba:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2270      	movs	r2, #112	@ 0x70
 80060d0:	4393      	bics	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a14      	ldr	r2, [pc, #80]	@ (800613c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d00a      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	2380      	movs	r3, #128	@ 0x80
 80060f6:	05db      	lsls	r3, r3, #23
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d004      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a0f      	ldr	r2, [pc, #60]	@ (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d10c      	bne.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2280      	movs	r2, #128	@ 0x80
 800610a:	4393      	bics	r3, r2
 800610c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	4313      	orrs	r3, r2
 8006116:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	223d      	movs	r2, #61	@ 0x3d
 8006124:	2101      	movs	r1, #1
 8006126:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	223c      	movs	r2, #60	@ 0x3c
 800612c:	2100      	movs	r1, #0
 800612e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	0018      	movs	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	b004      	add	sp, #16
 8006138:	bd80      	pop	{r7, pc}
 800613a:	46c0      	nop			@ (mov r8, r8)
 800613c:	40012c00 	.word	0x40012c00
 8006140:	40000400 	.word	0x40000400

08006144 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800614c:	46c0      	nop			@ (mov r8, r8)
 800614e:	46bd      	mov	sp, r7
 8006150:	b002      	add	sp, #8
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800615c:	46c0      	nop			@ (mov r8, r8)
 800615e:	46bd      	mov	sp, r7
 8006160:	b002      	add	sp, #8
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e044      	b.n	8006200 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800617a:	2b00      	cmp	r3, #0
 800617c:	d107      	bne.n	800618e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2278      	movs	r2, #120	@ 0x78
 8006182:	2100      	movs	r1, #0
 8006184:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	0018      	movs	r0, r3
 800618a:	f7fb fe4d 	bl	8001e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2224      	movs	r2, #36	@ 0x24
 8006192:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2101      	movs	r1, #1
 80061a0:	438a      	bics	r2, r1
 80061a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d003      	beq.n	80061b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	0018      	movs	r0, r3
 80061b0:	f000 f96c 	bl	800648c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	0018      	movs	r0, r3
 80061b8:	f000 f828 	bl	800620c <UART_SetConfig>
 80061bc:	0003      	movs	r3, r0
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e01c      	b.n	8006200 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	490d      	ldr	r1, [pc, #52]	@ (8006208 <HAL_UART_Init+0xa4>)
 80061d2:	400a      	ands	r2, r1
 80061d4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	212a      	movs	r1, #42	@ 0x2a
 80061e2:	438a      	bics	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2101      	movs	r1, #1
 80061f2:	430a      	orrs	r2, r1
 80061f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	0018      	movs	r0, r3
 80061fa:	f000 f9fb 	bl	80065f4 <UART_CheckIdleState>
 80061fe:	0003      	movs	r3, r0
}
 8006200:	0018      	movs	r0, r3
 8006202:	46bd      	mov	sp, r7
 8006204:	b002      	add	sp, #8
 8006206:	bd80      	pop	{r7, pc}
 8006208:	ffffb7ff 	.word	0xffffb7ff

0800620c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006214:	231e      	movs	r3, #30
 8006216:	18fb      	adds	r3, r7, r3
 8006218:	2200      	movs	r2, #0
 800621a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	4313      	orrs	r3, r2
 8006232:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a8d      	ldr	r2, [pc, #564]	@ (8006470 <UART_SetConfig+0x264>)
 800623c:	4013      	ands	r3, r2
 800623e:	0019      	movs	r1, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	430a      	orrs	r2, r1
 8006248:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	4a88      	ldr	r2, [pc, #544]	@ (8006474 <UART_SetConfig+0x268>)
 8006252:	4013      	ands	r3, r2
 8006254:	0019      	movs	r1, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	430a      	orrs	r2, r1
 8006260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	4a7f      	ldr	r2, [pc, #508]	@ (8006478 <UART_SetConfig+0x26c>)
 800627a:	4013      	ands	r3, r2
 800627c:	0019      	movs	r1, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	430a      	orrs	r2, r1
 8006286:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a7b      	ldr	r2, [pc, #492]	@ (800647c <UART_SetConfig+0x270>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d127      	bne.n	80062e2 <UART_SetConfig+0xd6>
 8006292:	4b7b      	ldr	r3, [pc, #492]	@ (8006480 <UART_SetConfig+0x274>)
 8006294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006296:	2203      	movs	r2, #3
 8006298:	4013      	ands	r3, r2
 800629a:	2b03      	cmp	r3, #3
 800629c:	d00d      	beq.n	80062ba <UART_SetConfig+0xae>
 800629e:	d81b      	bhi.n	80062d8 <UART_SetConfig+0xcc>
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d014      	beq.n	80062ce <UART_SetConfig+0xc2>
 80062a4:	d818      	bhi.n	80062d8 <UART_SetConfig+0xcc>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <UART_SetConfig+0xa4>
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d00a      	beq.n	80062c4 <UART_SetConfig+0xb8>
 80062ae:	e013      	b.n	80062d8 <UART_SetConfig+0xcc>
 80062b0:	231f      	movs	r3, #31
 80062b2:	18fb      	adds	r3, r7, r3
 80062b4:	2200      	movs	r2, #0
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	e021      	b.n	80062fe <UART_SetConfig+0xf2>
 80062ba:	231f      	movs	r3, #31
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	2202      	movs	r2, #2
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	e01c      	b.n	80062fe <UART_SetConfig+0xf2>
 80062c4:	231f      	movs	r3, #31
 80062c6:	18fb      	adds	r3, r7, r3
 80062c8:	2204      	movs	r2, #4
 80062ca:	701a      	strb	r2, [r3, #0]
 80062cc:	e017      	b.n	80062fe <UART_SetConfig+0xf2>
 80062ce:	231f      	movs	r3, #31
 80062d0:	18fb      	adds	r3, r7, r3
 80062d2:	2208      	movs	r2, #8
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e012      	b.n	80062fe <UART_SetConfig+0xf2>
 80062d8:	231f      	movs	r3, #31
 80062da:	18fb      	adds	r3, r7, r3
 80062dc:	2210      	movs	r2, #16
 80062de:	701a      	strb	r2, [r3, #0]
 80062e0:	e00d      	b.n	80062fe <UART_SetConfig+0xf2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a67      	ldr	r2, [pc, #412]	@ (8006484 <UART_SetConfig+0x278>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d104      	bne.n	80062f6 <UART_SetConfig+0xea>
 80062ec:	231f      	movs	r3, #31
 80062ee:	18fb      	adds	r3, r7, r3
 80062f0:	2200      	movs	r2, #0
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e003      	b.n	80062fe <UART_SetConfig+0xf2>
 80062f6:	231f      	movs	r3, #31
 80062f8:	18fb      	adds	r3, r7, r3
 80062fa:	2210      	movs	r2, #16
 80062fc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69da      	ldr	r2, [r3, #28]
 8006302:	2380      	movs	r3, #128	@ 0x80
 8006304:	021b      	lsls	r3, r3, #8
 8006306:	429a      	cmp	r2, r3
 8006308:	d15c      	bne.n	80063c4 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800630a:	231f      	movs	r3, #31
 800630c:	18fb      	adds	r3, r7, r3
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	2b08      	cmp	r3, #8
 8006312:	d015      	beq.n	8006340 <UART_SetConfig+0x134>
 8006314:	dc18      	bgt.n	8006348 <UART_SetConfig+0x13c>
 8006316:	2b04      	cmp	r3, #4
 8006318:	d00d      	beq.n	8006336 <UART_SetConfig+0x12a>
 800631a:	dc15      	bgt.n	8006348 <UART_SetConfig+0x13c>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d002      	beq.n	8006326 <UART_SetConfig+0x11a>
 8006320:	2b02      	cmp	r3, #2
 8006322:	d005      	beq.n	8006330 <UART_SetConfig+0x124>
 8006324:	e010      	b.n	8006348 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006326:	f7fe ff47 	bl	80051b8 <HAL_RCC_GetPCLK1Freq>
 800632a:	0003      	movs	r3, r0
 800632c:	61bb      	str	r3, [r7, #24]
        break;
 800632e:	e012      	b.n	8006356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006330:	4b55      	ldr	r3, [pc, #340]	@ (8006488 <UART_SetConfig+0x27c>)
 8006332:	61bb      	str	r3, [r7, #24]
        break;
 8006334:	e00f      	b.n	8006356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006336:	f7fe fec3 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 800633a:	0003      	movs	r3, r0
 800633c:	61bb      	str	r3, [r7, #24]
        break;
 800633e:	e00a      	b.n	8006356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006340:	2380      	movs	r3, #128	@ 0x80
 8006342:	021b      	lsls	r3, r3, #8
 8006344:	61bb      	str	r3, [r7, #24]
        break;
 8006346:	e006      	b.n	8006356 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006348:	2300      	movs	r3, #0
 800634a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800634c:	231e      	movs	r3, #30
 800634e:	18fb      	adds	r3, r7, r3
 8006350:	2201      	movs	r2, #1
 8006352:	701a      	strb	r2, [r3, #0]
        break;
 8006354:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d100      	bne.n	800635e <UART_SetConfig+0x152>
 800635c:	e07a      	b.n	8006454 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	005a      	lsls	r2, r3, #1
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	085b      	lsrs	r3, r3, #1
 8006368:	18d2      	adds	r2, r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	0019      	movs	r1, r3
 8006370:	0010      	movs	r0, r2
 8006372:	f7f9 fed3 	bl	800011c <__udivsi3>
 8006376:	0003      	movs	r3, r0
 8006378:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	2b0f      	cmp	r3, #15
 800637e:	d91c      	bls.n	80063ba <UART_SetConfig+0x1ae>
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	2380      	movs	r3, #128	@ 0x80
 8006384:	025b      	lsls	r3, r3, #9
 8006386:	429a      	cmp	r2, r3
 8006388:	d217      	bcs.n	80063ba <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	b29a      	uxth	r2, r3
 800638e:	200e      	movs	r0, #14
 8006390:	183b      	adds	r3, r7, r0
 8006392:	210f      	movs	r1, #15
 8006394:	438a      	bics	r2, r1
 8006396:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	085b      	lsrs	r3, r3, #1
 800639c:	b29b      	uxth	r3, r3
 800639e:	2207      	movs	r2, #7
 80063a0:	4013      	ands	r3, r2
 80063a2:	b299      	uxth	r1, r3
 80063a4:	183b      	adds	r3, r7, r0
 80063a6:	183a      	adds	r2, r7, r0
 80063a8:	8812      	ldrh	r2, [r2, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	183a      	adds	r2, r7, r0
 80063b4:	8812      	ldrh	r2, [r2, #0]
 80063b6:	60da      	str	r2, [r3, #12]
 80063b8:	e04c      	b.n	8006454 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80063ba:	231e      	movs	r3, #30
 80063bc:	18fb      	adds	r3, r7, r3
 80063be:	2201      	movs	r2, #1
 80063c0:	701a      	strb	r2, [r3, #0]
 80063c2:	e047      	b.n	8006454 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063c4:	231f      	movs	r3, #31
 80063c6:	18fb      	adds	r3, r7, r3
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	2b08      	cmp	r3, #8
 80063cc:	d015      	beq.n	80063fa <UART_SetConfig+0x1ee>
 80063ce:	dc18      	bgt.n	8006402 <UART_SetConfig+0x1f6>
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d00d      	beq.n	80063f0 <UART_SetConfig+0x1e4>
 80063d4:	dc15      	bgt.n	8006402 <UART_SetConfig+0x1f6>
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <UART_SetConfig+0x1d4>
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d005      	beq.n	80063ea <UART_SetConfig+0x1de>
 80063de:	e010      	b.n	8006402 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e0:	f7fe feea 	bl	80051b8 <HAL_RCC_GetPCLK1Freq>
 80063e4:	0003      	movs	r3, r0
 80063e6:	61bb      	str	r3, [r7, #24]
        break;
 80063e8:	e012      	b.n	8006410 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063ea:	4b27      	ldr	r3, [pc, #156]	@ (8006488 <UART_SetConfig+0x27c>)
 80063ec:	61bb      	str	r3, [r7, #24]
        break;
 80063ee:	e00f      	b.n	8006410 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063f0:	f7fe fe66 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 80063f4:	0003      	movs	r3, r0
 80063f6:	61bb      	str	r3, [r7, #24]
        break;
 80063f8:	e00a      	b.n	8006410 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063fa:	2380      	movs	r3, #128	@ 0x80
 80063fc:	021b      	lsls	r3, r3, #8
 80063fe:	61bb      	str	r3, [r7, #24]
        break;
 8006400:	e006      	b.n	8006410 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006406:	231e      	movs	r3, #30
 8006408:	18fb      	adds	r3, r7, r3
 800640a:	2201      	movs	r2, #1
 800640c:	701a      	strb	r2, [r3, #0]
        break;
 800640e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d01e      	beq.n	8006454 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	085a      	lsrs	r2, r3, #1
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	18d2      	adds	r2, r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	0019      	movs	r1, r3
 8006426:	0010      	movs	r0, r2
 8006428:	f7f9 fe78 	bl	800011c <__udivsi3>
 800642c:	0003      	movs	r3, r0
 800642e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	2b0f      	cmp	r3, #15
 8006434:	d90a      	bls.n	800644c <UART_SetConfig+0x240>
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	2380      	movs	r3, #128	@ 0x80
 800643a:	025b      	lsls	r3, r3, #9
 800643c:	429a      	cmp	r2, r3
 800643e:	d205      	bcs.n	800644c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	b29a      	uxth	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	60da      	str	r2, [r3, #12]
 800644a:	e003      	b.n	8006454 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800644c:	231e      	movs	r3, #30
 800644e:	18fb      	adds	r3, r7, r3
 8006450:	2201      	movs	r2, #1
 8006452:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006460:	231e      	movs	r3, #30
 8006462:	18fb      	adds	r3, r7, r3
 8006464:	781b      	ldrb	r3, [r3, #0]
}
 8006466:	0018      	movs	r0, r3
 8006468:	46bd      	mov	sp, r7
 800646a:	b008      	add	sp, #32
 800646c:	bd80      	pop	{r7, pc}
 800646e:	46c0      	nop			@ (mov r8, r8)
 8006470:	efff69f3 	.word	0xefff69f3
 8006474:	ffffcfff 	.word	0xffffcfff
 8006478:	fffff4ff 	.word	0xfffff4ff
 800647c:	40013800 	.word	0x40013800
 8006480:	40021000 	.word	0x40021000
 8006484:	40004400 	.word	0x40004400
 8006488:	007a1200 	.word	0x007a1200

0800648c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	2208      	movs	r2, #8
 800649a:	4013      	ands	r3, r2
 800649c:	d00b      	beq.n	80064b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	4a4a      	ldr	r2, [pc, #296]	@ (80065d0 <UART_AdvFeatureConfig+0x144>)
 80064a6:	4013      	ands	r3, r2
 80064a8:	0019      	movs	r1, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ba:	2201      	movs	r2, #1
 80064bc:	4013      	ands	r3, r2
 80064be:	d00b      	beq.n	80064d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	4a43      	ldr	r2, [pc, #268]	@ (80065d4 <UART_AdvFeatureConfig+0x148>)
 80064c8:	4013      	ands	r3, r2
 80064ca:	0019      	movs	r1, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	430a      	orrs	r2, r1
 80064d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064dc:	2202      	movs	r2, #2
 80064de:	4013      	ands	r3, r2
 80064e0:	d00b      	beq.n	80064fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	4a3b      	ldr	r2, [pc, #236]	@ (80065d8 <UART_AdvFeatureConfig+0x14c>)
 80064ea:	4013      	ands	r3, r2
 80064ec:	0019      	movs	r1, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fe:	2204      	movs	r2, #4
 8006500:	4013      	ands	r3, r2
 8006502:	d00b      	beq.n	800651c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	4a34      	ldr	r2, [pc, #208]	@ (80065dc <UART_AdvFeatureConfig+0x150>)
 800650c:	4013      	ands	r3, r2
 800650e:	0019      	movs	r1, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006520:	2210      	movs	r2, #16
 8006522:	4013      	ands	r3, r2
 8006524:	d00b      	beq.n	800653e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	4a2c      	ldr	r2, [pc, #176]	@ (80065e0 <UART_AdvFeatureConfig+0x154>)
 800652e:	4013      	ands	r3, r2
 8006530:	0019      	movs	r1, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006542:	2220      	movs	r2, #32
 8006544:	4013      	ands	r3, r2
 8006546:	d00b      	beq.n	8006560 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	4a25      	ldr	r2, [pc, #148]	@ (80065e4 <UART_AdvFeatureConfig+0x158>)
 8006550:	4013      	ands	r3, r2
 8006552:	0019      	movs	r1, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006564:	2240      	movs	r2, #64	@ 0x40
 8006566:	4013      	ands	r3, r2
 8006568:	d01d      	beq.n	80065a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	4a1d      	ldr	r2, [pc, #116]	@ (80065e8 <UART_AdvFeatureConfig+0x15c>)
 8006572:	4013      	ands	r3, r2
 8006574:	0019      	movs	r1, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	035b      	lsls	r3, r3, #13
 800658a:	429a      	cmp	r2, r3
 800658c:	d10b      	bne.n	80065a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	4a15      	ldr	r2, [pc, #84]	@ (80065ec <UART_AdvFeatureConfig+0x160>)
 8006596:	4013      	ands	r3, r2
 8006598:	0019      	movs	r1, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	2280      	movs	r2, #128	@ 0x80
 80065ac:	4013      	ands	r3, r2
 80065ae:	d00b      	beq.n	80065c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	4a0e      	ldr	r2, [pc, #56]	@ (80065f0 <UART_AdvFeatureConfig+0x164>)
 80065b8:	4013      	ands	r3, r2
 80065ba:	0019      	movs	r1, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	605a      	str	r2, [r3, #4]
  }
}
 80065c8:	46c0      	nop			@ (mov r8, r8)
 80065ca:	46bd      	mov	sp, r7
 80065cc:	b002      	add	sp, #8
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	ffff7fff 	.word	0xffff7fff
 80065d4:	fffdffff 	.word	0xfffdffff
 80065d8:	fffeffff 	.word	0xfffeffff
 80065dc:	fffbffff 	.word	0xfffbffff
 80065e0:	ffffefff 	.word	0xffffefff
 80065e4:	ffffdfff 	.word	0xffffdfff
 80065e8:	ffefffff 	.word	0xffefffff
 80065ec:	ff9fffff 	.word	0xff9fffff
 80065f0:	fff7ffff 	.word	0xfff7ffff

080065f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b092      	sub	sp, #72	@ 0x48
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2284      	movs	r2, #132	@ 0x84
 8006600:	2100      	movs	r1, #0
 8006602:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006604:	f7fb fff8 	bl	80025f8 <HAL_GetTick>
 8006608:	0003      	movs	r3, r0
 800660a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2208      	movs	r2, #8
 8006614:	4013      	ands	r3, r2
 8006616:	2b08      	cmp	r3, #8
 8006618:	d12c      	bne.n	8006674 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800661a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800661c:	2280      	movs	r2, #128	@ 0x80
 800661e:	0391      	lsls	r1, r2, #14
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	4a46      	ldr	r2, [pc, #280]	@ (800673c <UART_CheckIdleState+0x148>)
 8006624:	9200      	str	r2, [sp, #0]
 8006626:	2200      	movs	r2, #0
 8006628:	f000 f88c 	bl	8006744 <UART_WaitOnFlagUntilTimeout>
 800662c:	1e03      	subs	r3, r0, #0
 800662e:	d021      	beq.n	8006674 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006630:	f3ef 8310 	mrs	r3, PRIMASK
 8006634:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006638:	63bb      	str	r3, [r7, #56]	@ 0x38
 800663a:	2301      	movs	r3, #1
 800663c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800663e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006640:	f383 8810 	msr	PRIMASK, r3
}
 8006644:	46c0      	nop			@ (mov r8, r8)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2180      	movs	r1, #128	@ 0x80
 8006652:	438a      	bics	r2, r1
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006658:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800665a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665c:	f383 8810 	msr	PRIMASK, r3
}
 8006660:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2278      	movs	r2, #120	@ 0x78
 800666c:	2100      	movs	r1, #0
 800666e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e05f      	b.n	8006734 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2204      	movs	r2, #4
 800667c:	4013      	ands	r3, r2
 800667e:	2b04      	cmp	r3, #4
 8006680:	d146      	bne.n	8006710 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006684:	2280      	movs	r2, #128	@ 0x80
 8006686:	03d1      	lsls	r1, r2, #15
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	4a2c      	ldr	r2, [pc, #176]	@ (800673c <UART_CheckIdleState+0x148>)
 800668c:	9200      	str	r2, [sp, #0]
 800668e:	2200      	movs	r2, #0
 8006690:	f000 f858 	bl	8006744 <UART_WaitOnFlagUntilTimeout>
 8006694:	1e03      	subs	r3, r0, #0
 8006696:	d03b      	beq.n	8006710 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006698:	f3ef 8310 	mrs	r3, PRIMASK
 800669c:	60fb      	str	r3, [r7, #12]
  return(result);
 800669e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a2:	2301      	movs	r3, #1
 80066a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	f383 8810 	msr	PRIMASK, r3
}
 80066ac:	46c0      	nop			@ (mov r8, r8)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4921      	ldr	r1, [pc, #132]	@ (8006740 <UART_CheckIdleState+0x14c>)
 80066ba:	400a      	ands	r2, r1
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	f383 8810 	msr	PRIMASK, r3
}
 80066c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066ca:	f3ef 8310 	mrs	r3, PRIMASK
 80066ce:	61bb      	str	r3, [r7, #24]
  return(result);
 80066d0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d4:	2301      	movs	r3, #1
 80066d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f383 8810 	msr	PRIMASK, r3
}
 80066de:	46c0      	nop			@ (mov r8, r8)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	689a      	ldr	r2, [r3, #8]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2101      	movs	r1, #1
 80066ec:	438a      	bics	r2, r1
 80066ee:	609a      	str	r2, [r3, #8]
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	f383 8810 	msr	PRIMASK, r3
}
 80066fa:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2280      	movs	r2, #128	@ 0x80
 8006700:	2120      	movs	r1, #32
 8006702:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2278      	movs	r2, #120	@ 0x78
 8006708:	2100      	movs	r1, #0
 800670a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e011      	b.n	8006734 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2220      	movs	r2, #32
 8006714:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2280      	movs	r2, #128	@ 0x80
 800671a:	2120      	movs	r1, #32
 800671c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2278      	movs	r2, #120	@ 0x78
 800672e:	2100      	movs	r1, #0
 8006730:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	0018      	movs	r0, r3
 8006736:	46bd      	mov	sp, r7
 8006738:	b010      	add	sp, #64	@ 0x40
 800673a:	bd80      	pop	{r7, pc}
 800673c:	01ffffff 	.word	0x01ffffff
 8006740:	fffffedf 	.word	0xfffffedf

08006744 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	1dfb      	adds	r3, r7, #7
 8006752:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006754:	e051      	b.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	3301      	adds	r3, #1
 800675a:	d04e      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800675c:	f7fb ff4c 	bl	80025f8 <HAL_GetTick>
 8006760:	0002      	movs	r2, r0
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	429a      	cmp	r2, r3
 800676a:	d302      	bcc.n	8006772 <UART_WaitOnFlagUntilTimeout+0x2e>
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e051      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2204      	movs	r2, #4
 800677e:	4013      	ands	r3, r2
 8006780:	d03b      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b80      	cmp	r3, #128	@ 0x80
 8006786:	d038      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b40      	cmp	r3, #64	@ 0x40
 800678c:	d035      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	2208      	movs	r2, #8
 8006796:	4013      	ands	r3, r2
 8006798:	2b08      	cmp	r3, #8
 800679a:	d111      	bne.n	80067c0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2208      	movs	r2, #8
 80067a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	0018      	movs	r0, r3
 80067a8:	f000 f83c 	bl	8006824 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2284      	movs	r2, #132	@ 0x84
 80067b0:	2108      	movs	r1, #8
 80067b2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2278      	movs	r2, #120	@ 0x78
 80067b8:	2100      	movs	r1, #0
 80067ba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e02c      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69da      	ldr	r2, [r3, #28]
 80067c6:	2380      	movs	r3, #128	@ 0x80
 80067c8:	011b      	lsls	r3, r3, #4
 80067ca:	401a      	ands	r2, r3
 80067cc:	2380      	movs	r3, #128	@ 0x80
 80067ce:	011b      	lsls	r3, r3, #4
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d112      	bne.n	80067fa <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2280      	movs	r2, #128	@ 0x80
 80067da:	0112      	lsls	r2, r2, #4
 80067dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	0018      	movs	r0, r3
 80067e2:	f000 f81f 	bl	8006824 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2284      	movs	r2, #132	@ 0x84
 80067ea:	2120      	movs	r1, #32
 80067ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2278      	movs	r2, #120	@ 0x78
 80067f2:	2100      	movs	r1, #0
 80067f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e00f      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	4013      	ands	r3, r2
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	425a      	negs	r2, r3
 800680a:	4153      	adcs	r3, r2
 800680c:	b2db      	uxtb	r3, r3
 800680e:	001a      	movs	r2, r3
 8006810:	1dfb      	adds	r3, r7, #7
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	429a      	cmp	r2, r3
 8006816:	d09e      	beq.n	8006756 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	0018      	movs	r0, r3
 800681c:	46bd      	mov	sp, r7
 800681e:	b004      	add	sp, #16
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b08e      	sub	sp, #56	@ 0x38
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800682c:	f3ef 8310 	mrs	r3, PRIMASK
 8006830:	617b      	str	r3, [r7, #20]
  return(result);
 8006832:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006834:	637b      	str	r3, [r7, #52]	@ 0x34
 8006836:	2301      	movs	r3, #1
 8006838:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	f383 8810 	msr	PRIMASK, r3
}
 8006840:	46c0      	nop			@ (mov r8, r8)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4926      	ldr	r1, [pc, #152]	@ (80068e8 <UART_EndRxTransfer+0xc4>)
 800684e:	400a      	ands	r2, r1
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006854:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	f383 8810 	msr	PRIMASK, r3
}
 800685c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800685e:	f3ef 8310 	mrs	r3, PRIMASK
 8006862:	623b      	str	r3, [r7, #32]
  return(result);
 8006864:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006866:	633b      	str	r3, [r7, #48]	@ 0x30
 8006868:	2301      	movs	r3, #1
 800686a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800686c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686e:	f383 8810 	msr	PRIMASK, r3
}
 8006872:	46c0      	nop			@ (mov r8, r8)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689a      	ldr	r2, [r3, #8]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2101      	movs	r1, #1
 8006880:	438a      	bics	r2, r1
 8006882:	609a      	str	r2, [r3, #8]
 8006884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006886:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688a:	f383 8810 	msr	PRIMASK, r3
}
 800688e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006894:	2b01      	cmp	r3, #1
 8006896:	d118      	bne.n	80068ca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006898:	f3ef 8310 	mrs	r3, PRIMASK
 800689c:	60bb      	str	r3, [r7, #8]
  return(result);
 800689e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068a2:	2301      	movs	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f383 8810 	msr	PRIMASK, r3
}
 80068ac:	46c0      	nop			@ (mov r8, r8)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2110      	movs	r1, #16
 80068ba:	438a      	bics	r2, r1
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	f383 8810 	msr	PRIMASK, r3
}
 80068c8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2280      	movs	r2, #128	@ 0x80
 80068ce:	2120      	movs	r1, #32
 80068d0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80068de:	46c0      	nop			@ (mov r8, r8)
 80068e0:	46bd      	mov	sp, r7
 80068e2:	b00e      	add	sp, #56	@ 0x38
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	46c0      	nop			@ (mov r8, r8)
 80068e8:	fffffedf 	.word	0xfffffedf

080068ec <siprintf>:
 80068ec:	b40e      	push	{r1, r2, r3}
 80068ee:	b510      	push	{r4, lr}
 80068f0:	2400      	movs	r4, #0
 80068f2:	490c      	ldr	r1, [pc, #48]	@ (8006924 <siprintf+0x38>)
 80068f4:	b09d      	sub	sp, #116	@ 0x74
 80068f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80068f8:	9002      	str	r0, [sp, #8]
 80068fa:	9006      	str	r0, [sp, #24]
 80068fc:	9107      	str	r1, [sp, #28]
 80068fe:	9104      	str	r1, [sp, #16]
 8006900:	4809      	ldr	r0, [pc, #36]	@ (8006928 <siprintf+0x3c>)
 8006902:	490a      	ldr	r1, [pc, #40]	@ (800692c <siprintf+0x40>)
 8006904:	cb04      	ldmia	r3!, {r2}
 8006906:	9105      	str	r1, [sp, #20]
 8006908:	6800      	ldr	r0, [r0, #0]
 800690a:	a902      	add	r1, sp, #8
 800690c:	9301      	str	r3, [sp, #4]
 800690e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006910:	f000 f9ba 	bl	8006c88 <_svfiprintf_r>
 8006914:	9b02      	ldr	r3, [sp, #8]
 8006916:	701c      	strb	r4, [r3, #0]
 8006918:	b01d      	add	sp, #116	@ 0x74
 800691a:	bc10      	pop	{r4}
 800691c:	bc08      	pop	{r3}
 800691e:	b003      	add	sp, #12
 8006920:	4718      	bx	r3
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	7fffffff 	.word	0x7fffffff
 8006928:	20000010 	.word	0x20000010
 800692c:	ffff0208 	.word	0xffff0208

08006930 <memmove>:
 8006930:	b510      	push	{r4, lr}
 8006932:	4288      	cmp	r0, r1
 8006934:	d902      	bls.n	800693c <memmove+0xc>
 8006936:	188b      	adds	r3, r1, r2
 8006938:	4298      	cmp	r0, r3
 800693a:	d308      	bcc.n	800694e <memmove+0x1e>
 800693c:	2300      	movs	r3, #0
 800693e:	429a      	cmp	r2, r3
 8006940:	d007      	beq.n	8006952 <memmove+0x22>
 8006942:	5ccc      	ldrb	r4, [r1, r3]
 8006944:	54c4      	strb	r4, [r0, r3]
 8006946:	3301      	adds	r3, #1
 8006948:	e7f9      	b.n	800693e <memmove+0xe>
 800694a:	5c8b      	ldrb	r3, [r1, r2]
 800694c:	5483      	strb	r3, [r0, r2]
 800694e:	3a01      	subs	r2, #1
 8006950:	d2fb      	bcs.n	800694a <memmove+0x1a>
 8006952:	bd10      	pop	{r4, pc}

08006954 <memset>:
 8006954:	0003      	movs	r3, r0
 8006956:	1882      	adds	r2, r0, r2
 8006958:	4293      	cmp	r3, r2
 800695a:	d100      	bne.n	800695e <memset+0xa>
 800695c:	4770      	bx	lr
 800695e:	7019      	strb	r1, [r3, #0]
 8006960:	3301      	adds	r3, #1
 8006962:	e7f9      	b.n	8006958 <memset+0x4>

08006964 <__errno>:
 8006964:	4b01      	ldr	r3, [pc, #4]	@ (800696c <__errno+0x8>)
 8006966:	6818      	ldr	r0, [r3, #0]
 8006968:	4770      	bx	lr
 800696a:	46c0      	nop			@ (mov r8, r8)
 800696c:	20000010 	.word	0x20000010

08006970 <__libc_init_array>:
 8006970:	b570      	push	{r4, r5, r6, lr}
 8006972:	2600      	movs	r6, #0
 8006974:	4c0c      	ldr	r4, [pc, #48]	@ (80069a8 <__libc_init_array+0x38>)
 8006976:	4d0d      	ldr	r5, [pc, #52]	@ (80069ac <__libc_init_array+0x3c>)
 8006978:	1b64      	subs	r4, r4, r5
 800697a:	10a4      	asrs	r4, r4, #2
 800697c:	42a6      	cmp	r6, r4
 800697e:	d109      	bne.n	8006994 <__libc_init_array+0x24>
 8006980:	2600      	movs	r6, #0
 8006982:	f000 fc51 	bl	8007228 <_init>
 8006986:	4c0a      	ldr	r4, [pc, #40]	@ (80069b0 <__libc_init_array+0x40>)
 8006988:	4d0a      	ldr	r5, [pc, #40]	@ (80069b4 <__libc_init_array+0x44>)
 800698a:	1b64      	subs	r4, r4, r5
 800698c:	10a4      	asrs	r4, r4, #2
 800698e:	42a6      	cmp	r6, r4
 8006990:	d105      	bne.n	800699e <__libc_init_array+0x2e>
 8006992:	bd70      	pop	{r4, r5, r6, pc}
 8006994:	00b3      	lsls	r3, r6, #2
 8006996:	58eb      	ldr	r3, [r5, r3]
 8006998:	4798      	blx	r3
 800699a:	3601      	adds	r6, #1
 800699c:	e7ee      	b.n	800697c <__libc_init_array+0xc>
 800699e:	00b3      	lsls	r3, r6, #2
 80069a0:	58eb      	ldr	r3, [r5, r3]
 80069a2:	4798      	blx	r3
 80069a4:	3601      	adds	r6, #1
 80069a6:	e7f2      	b.n	800698e <__libc_init_array+0x1e>
 80069a8:	08007aec 	.word	0x08007aec
 80069ac:	08007aec 	.word	0x08007aec
 80069b0:	08007af0 	.word	0x08007af0
 80069b4:	08007aec 	.word	0x08007aec

080069b8 <__retarget_lock_acquire_recursive>:
 80069b8:	4770      	bx	lr

080069ba <__retarget_lock_release_recursive>:
 80069ba:	4770      	bx	lr

080069bc <memcpy>:
 80069bc:	2300      	movs	r3, #0
 80069be:	b510      	push	{r4, lr}
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d100      	bne.n	80069c6 <memcpy+0xa>
 80069c4:	bd10      	pop	{r4, pc}
 80069c6:	5ccc      	ldrb	r4, [r1, r3]
 80069c8:	54c4      	strb	r4, [r0, r3]
 80069ca:	3301      	adds	r3, #1
 80069cc:	e7f8      	b.n	80069c0 <memcpy+0x4>
	...

080069d0 <_free_r>:
 80069d0:	b570      	push	{r4, r5, r6, lr}
 80069d2:	0005      	movs	r5, r0
 80069d4:	1e0c      	subs	r4, r1, #0
 80069d6:	d010      	beq.n	80069fa <_free_r+0x2a>
 80069d8:	3c04      	subs	r4, #4
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	da00      	bge.n	80069e2 <_free_r+0x12>
 80069e0:	18e4      	adds	r4, r4, r3
 80069e2:	0028      	movs	r0, r5
 80069e4:	f000 f8e0 	bl	8006ba8 <__malloc_lock>
 80069e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a60 <_free_r+0x90>)
 80069ea:	6813      	ldr	r3, [r2, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d105      	bne.n	80069fc <_free_r+0x2c>
 80069f0:	6063      	str	r3, [r4, #4]
 80069f2:	6014      	str	r4, [r2, #0]
 80069f4:	0028      	movs	r0, r5
 80069f6:	f000 f8df 	bl	8006bb8 <__malloc_unlock>
 80069fa:	bd70      	pop	{r4, r5, r6, pc}
 80069fc:	42a3      	cmp	r3, r4
 80069fe:	d908      	bls.n	8006a12 <_free_r+0x42>
 8006a00:	6820      	ldr	r0, [r4, #0]
 8006a02:	1821      	adds	r1, r4, r0
 8006a04:	428b      	cmp	r3, r1
 8006a06:	d1f3      	bne.n	80069f0 <_free_r+0x20>
 8006a08:	6819      	ldr	r1, [r3, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	1809      	adds	r1, r1, r0
 8006a0e:	6021      	str	r1, [r4, #0]
 8006a10:	e7ee      	b.n	80069f0 <_free_r+0x20>
 8006a12:	001a      	movs	r2, r3
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d001      	beq.n	8006a1e <_free_r+0x4e>
 8006a1a:	42a3      	cmp	r3, r4
 8006a1c:	d9f9      	bls.n	8006a12 <_free_r+0x42>
 8006a1e:	6811      	ldr	r1, [r2, #0]
 8006a20:	1850      	adds	r0, r2, r1
 8006a22:	42a0      	cmp	r0, r4
 8006a24:	d10b      	bne.n	8006a3e <_free_r+0x6e>
 8006a26:	6820      	ldr	r0, [r4, #0]
 8006a28:	1809      	adds	r1, r1, r0
 8006a2a:	1850      	adds	r0, r2, r1
 8006a2c:	6011      	str	r1, [r2, #0]
 8006a2e:	4283      	cmp	r3, r0
 8006a30:	d1e0      	bne.n	80069f4 <_free_r+0x24>
 8006a32:	6818      	ldr	r0, [r3, #0]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	1841      	adds	r1, r0, r1
 8006a38:	6011      	str	r1, [r2, #0]
 8006a3a:	6053      	str	r3, [r2, #4]
 8006a3c:	e7da      	b.n	80069f4 <_free_r+0x24>
 8006a3e:	42a0      	cmp	r0, r4
 8006a40:	d902      	bls.n	8006a48 <_free_r+0x78>
 8006a42:	230c      	movs	r3, #12
 8006a44:	602b      	str	r3, [r5, #0]
 8006a46:	e7d5      	b.n	80069f4 <_free_r+0x24>
 8006a48:	6820      	ldr	r0, [r4, #0]
 8006a4a:	1821      	adds	r1, r4, r0
 8006a4c:	428b      	cmp	r3, r1
 8006a4e:	d103      	bne.n	8006a58 <_free_r+0x88>
 8006a50:	6819      	ldr	r1, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	1809      	adds	r1, r1, r0
 8006a56:	6021      	str	r1, [r4, #0]
 8006a58:	6063      	str	r3, [r4, #4]
 8006a5a:	6054      	str	r4, [r2, #4]
 8006a5c:	e7ca      	b.n	80069f4 <_free_r+0x24>
 8006a5e:	46c0      	nop			@ (mov r8, r8)
 8006a60:	20000794 	.word	0x20000794

08006a64 <sbrk_aligned>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	4e0f      	ldr	r6, [pc, #60]	@ (8006aa4 <sbrk_aligned+0x40>)
 8006a68:	000d      	movs	r5, r1
 8006a6a:	6831      	ldr	r1, [r6, #0]
 8006a6c:	0004      	movs	r4, r0
 8006a6e:	2900      	cmp	r1, #0
 8006a70:	d102      	bne.n	8006a78 <sbrk_aligned+0x14>
 8006a72:	f000 fb83 	bl	800717c <_sbrk_r>
 8006a76:	6030      	str	r0, [r6, #0]
 8006a78:	0029      	movs	r1, r5
 8006a7a:	0020      	movs	r0, r4
 8006a7c:	f000 fb7e 	bl	800717c <_sbrk_r>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d103      	bne.n	8006a8c <sbrk_aligned+0x28>
 8006a84:	2501      	movs	r5, #1
 8006a86:	426d      	negs	r5, r5
 8006a88:	0028      	movs	r0, r5
 8006a8a:	bd70      	pop	{r4, r5, r6, pc}
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	1cc5      	adds	r5, r0, #3
 8006a90:	439d      	bics	r5, r3
 8006a92:	42a8      	cmp	r0, r5
 8006a94:	d0f8      	beq.n	8006a88 <sbrk_aligned+0x24>
 8006a96:	1a29      	subs	r1, r5, r0
 8006a98:	0020      	movs	r0, r4
 8006a9a:	f000 fb6f 	bl	800717c <_sbrk_r>
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d1f2      	bne.n	8006a88 <sbrk_aligned+0x24>
 8006aa2:	e7ef      	b.n	8006a84 <sbrk_aligned+0x20>
 8006aa4:	20000790 	.word	0x20000790

08006aa8 <_malloc_r>:
 8006aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aaa:	2203      	movs	r2, #3
 8006aac:	1ccb      	adds	r3, r1, #3
 8006aae:	4393      	bics	r3, r2
 8006ab0:	3308      	adds	r3, #8
 8006ab2:	0005      	movs	r5, r0
 8006ab4:	001f      	movs	r7, r3
 8006ab6:	2b0c      	cmp	r3, #12
 8006ab8:	d234      	bcs.n	8006b24 <_malloc_r+0x7c>
 8006aba:	270c      	movs	r7, #12
 8006abc:	42b9      	cmp	r1, r7
 8006abe:	d833      	bhi.n	8006b28 <_malloc_r+0x80>
 8006ac0:	0028      	movs	r0, r5
 8006ac2:	f000 f871 	bl	8006ba8 <__malloc_lock>
 8006ac6:	4e37      	ldr	r6, [pc, #220]	@ (8006ba4 <_malloc_r+0xfc>)
 8006ac8:	6833      	ldr	r3, [r6, #0]
 8006aca:	001c      	movs	r4, r3
 8006acc:	2c00      	cmp	r4, #0
 8006ace:	d12f      	bne.n	8006b30 <_malloc_r+0x88>
 8006ad0:	0039      	movs	r1, r7
 8006ad2:	0028      	movs	r0, r5
 8006ad4:	f7ff ffc6 	bl	8006a64 <sbrk_aligned>
 8006ad8:	0004      	movs	r4, r0
 8006ada:	1c43      	adds	r3, r0, #1
 8006adc:	d15f      	bne.n	8006b9e <_malloc_r+0xf6>
 8006ade:	6834      	ldr	r4, [r6, #0]
 8006ae0:	9400      	str	r4, [sp, #0]
 8006ae2:	9b00      	ldr	r3, [sp, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d14a      	bne.n	8006b7e <_malloc_r+0xd6>
 8006ae8:	2c00      	cmp	r4, #0
 8006aea:	d052      	beq.n	8006b92 <_malloc_r+0xea>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	0028      	movs	r0, r5
 8006af0:	18e3      	adds	r3, r4, r3
 8006af2:	9900      	ldr	r1, [sp, #0]
 8006af4:	9301      	str	r3, [sp, #4]
 8006af6:	f000 fb41 	bl	800717c <_sbrk_r>
 8006afa:	9b01      	ldr	r3, [sp, #4]
 8006afc:	4283      	cmp	r3, r0
 8006afe:	d148      	bne.n	8006b92 <_malloc_r+0xea>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	0028      	movs	r0, r5
 8006b04:	1aff      	subs	r7, r7, r3
 8006b06:	0039      	movs	r1, r7
 8006b08:	f7ff ffac 	bl	8006a64 <sbrk_aligned>
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d040      	beq.n	8006b92 <_malloc_r+0xea>
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	19db      	adds	r3, r3, r7
 8006b14:	6023      	str	r3, [r4, #0]
 8006b16:	6833      	ldr	r3, [r6, #0]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	2a00      	cmp	r2, #0
 8006b1c:	d133      	bne.n	8006b86 <_malloc_r+0xde>
 8006b1e:	9b00      	ldr	r3, [sp, #0]
 8006b20:	6033      	str	r3, [r6, #0]
 8006b22:	e019      	b.n	8006b58 <_malloc_r+0xb0>
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	dac9      	bge.n	8006abc <_malloc_r+0x14>
 8006b28:	230c      	movs	r3, #12
 8006b2a:	602b      	str	r3, [r5, #0]
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b30:	6821      	ldr	r1, [r4, #0]
 8006b32:	1bc9      	subs	r1, r1, r7
 8006b34:	d420      	bmi.n	8006b78 <_malloc_r+0xd0>
 8006b36:	290b      	cmp	r1, #11
 8006b38:	d90a      	bls.n	8006b50 <_malloc_r+0xa8>
 8006b3a:	19e2      	adds	r2, r4, r7
 8006b3c:	6027      	str	r7, [r4, #0]
 8006b3e:	42a3      	cmp	r3, r4
 8006b40:	d104      	bne.n	8006b4c <_malloc_r+0xa4>
 8006b42:	6032      	str	r2, [r6, #0]
 8006b44:	6863      	ldr	r3, [r4, #4]
 8006b46:	6011      	str	r1, [r2, #0]
 8006b48:	6053      	str	r3, [r2, #4]
 8006b4a:	e005      	b.n	8006b58 <_malloc_r+0xb0>
 8006b4c:	605a      	str	r2, [r3, #4]
 8006b4e:	e7f9      	b.n	8006b44 <_malloc_r+0x9c>
 8006b50:	6862      	ldr	r2, [r4, #4]
 8006b52:	42a3      	cmp	r3, r4
 8006b54:	d10e      	bne.n	8006b74 <_malloc_r+0xcc>
 8006b56:	6032      	str	r2, [r6, #0]
 8006b58:	0028      	movs	r0, r5
 8006b5a:	f000 f82d 	bl	8006bb8 <__malloc_unlock>
 8006b5e:	0020      	movs	r0, r4
 8006b60:	2207      	movs	r2, #7
 8006b62:	300b      	adds	r0, #11
 8006b64:	1d23      	adds	r3, r4, #4
 8006b66:	4390      	bics	r0, r2
 8006b68:	1ac2      	subs	r2, r0, r3
 8006b6a:	4298      	cmp	r0, r3
 8006b6c:	d0df      	beq.n	8006b2e <_malloc_r+0x86>
 8006b6e:	1a1b      	subs	r3, r3, r0
 8006b70:	50a3      	str	r3, [r4, r2]
 8006b72:	e7dc      	b.n	8006b2e <_malloc_r+0x86>
 8006b74:	605a      	str	r2, [r3, #4]
 8006b76:	e7ef      	b.n	8006b58 <_malloc_r+0xb0>
 8006b78:	0023      	movs	r3, r4
 8006b7a:	6864      	ldr	r4, [r4, #4]
 8006b7c:	e7a6      	b.n	8006acc <_malloc_r+0x24>
 8006b7e:	9c00      	ldr	r4, [sp, #0]
 8006b80:	6863      	ldr	r3, [r4, #4]
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	e7ad      	b.n	8006ae2 <_malloc_r+0x3a>
 8006b86:	001a      	movs	r2, r3
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	42a3      	cmp	r3, r4
 8006b8c:	d1fb      	bne.n	8006b86 <_malloc_r+0xde>
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e7da      	b.n	8006b48 <_malloc_r+0xa0>
 8006b92:	230c      	movs	r3, #12
 8006b94:	0028      	movs	r0, r5
 8006b96:	602b      	str	r3, [r5, #0]
 8006b98:	f000 f80e 	bl	8006bb8 <__malloc_unlock>
 8006b9c:	e7c6      	b.n	8006b2c <_malloc_r+0x84>
 8006b9e:	6007      	str	r7, [r0, #0]
 8006ba0:	e7da      	b.n	8006b58 <_malloc_r+0xb0>
 8006ba2:	46c0      	nop			@ (mov r8, r8)
 8006ba4:	20000794 	.word	0x20000794

08006ba8 <__malloc_lock>:
 8006ba8:	b510      	push	{r4, lr}
 8006baa:	4802      	ldr	r0, [pc, #8]	@ (8006bb4 <__malloc_lock+0xc>)
 8006bac:	f7ff ff04 	bl	80069b8 <__retarget_lock_acquire_recursive>
 8006bb0:	bd10      	pop	{r4, pc}
 8006bb2:	46c0      	nop			@ (mov r8, r8)
 8006bb4:	2000078c 	.word	0x2000078c

08006bb8 <__malloc_unlock>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	4802      	ldr	r0, [pc, #8]	@ (8006bc4 <__malloc_unlock+0xc>)
 8006bbc:	f7ff fefd 	bl	80069ba <__retarget_lock_release_recursive>
 8006bc0:	bd10      	pop	{r4, pc}
 8006bc2:	46c0      	nop			@ (mov r8, r8)
 8006bc4:	2000078c 	.word	0x2000078c

08006bc8 <__ssputs_r>:
 8006bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bca:	688e      	ldr	r6, [r1, #8]
 8006bcc:	b085      	sub	sp, #20
 8006bce:	001f      	movs	r7, r3
 8006bd0:	000c      	movs	r4, r1
 8006bd2:	680b      	ldr	r3, [r1, #0]
 8006bd4:	9002      	str	r0, [sp, #8]
 8006bd6:	9203      	str	r2, [sp, #12]
 8006bd8:	42be      	cmp	r6, r7
 8006bda:	d830      	bhi.n	8006c3e <__ssputs_r+0x76>
 8006bdc:	210c      	movs	r1, #12
 8006bde:	5e62      	ldrsh	r2, [r4, r1]
 8006be0:	2190      	movs	r1, #144	@ 0x90
 8006be2:	00c9      	lsls	r1, r1, #3
 8006be4:	420a      	tst	r2, r1
 8006be6:	d028      	beq.n	8006c3a <__ssputs_r+0x72>
 8006be8:	2003      	movs	r0, #3
 8006bea:	6921      	ldr	r1, [r4, #16]
 8006bec:	1a5b      	subs	r3, r3, r1
 8006bee:	9301      	str	r3, [sp, #4]
 8006bf0:	6963      	ldr	r3, [r4, #20]
 8006bf2:	4343      	muls	r3, r0
 8006bf4:	9801      	ldr	r0, [sp, #4]
 8006bf6:	0fdd      	lsrs	r5, r3, #31
 8006bf8:	18ed      	adds	r5, r5, r3
 8006bfa:	1c7b      	adds	r3, r7, #1
 8006bfc:	181b      	adds	r3, r3, r0
 8006bfe:	106d      	asrs	r5, r5, #1
 8006c00:	42ab      	cmp	r3, r5
 8006c02:	d900      	bls.n	8006c06 <__ssputs_r+0x3e>
 8006c04:	001d      	movs	r5, r3
 8006c06:	0552      	lsls	r2, r2, #21
 8006c08:	d528      	bpl.n	8006c5c <__ssputs_r+0x94>
 8006c0a:	0029      	movs	r1, r5
 8006c0c:	9802      	ldr	r0, [sp, #8]
 8006c0e:	f7ff ff4b 	bl	8006aa8 <_malloc_r>
 8006c12:	1e06      	subs	r6, r0, #0
 8006c14:	d02c      	beq.n	8006c70 <__ssputs_r+0xa8>
 8006c16:	9a01      	ldr	r2, [sp, #4]
 8006c18:	6921      	ldr	r1, [r4, #16]
 8006c1a:	f7ff fecf 	bl	80069bc <memcpy>
 8006c1e:	89a2      	ldrh	r2, [r4, #12]
 8006c20:	4b18      	ldr	r3, [pc, #96]	@ (8006c84 <__ssputs_r+0xbc>)
 8006c22:	401a      	ands	r2, r3
 8006c24:	2380      	movs	r3, #128	@ 0x80
 8006c26:	4313      	orrs	r3, r2
 8006c28:	81a3      	strh	r3, [r4, #12]
 8006c2a:	9b01      	ldr	r3, [sp, #4]
 8006c2c:	6126      	str	r6, [r4, #16]
 8006c2e:	18f6      	adds	r6, r6, r3
 8006c30:	6026      	str	r6, [r4, #0]
 8006c32:	003e      	movs	r6, r7
 8006c34:	6165      	str	r5, [r4, #20]
 8006c36:	1aed      	subs	r5, r5, r3
 8006c38:	60a5      	str	r5, [r4, #8]
 8006c3a:	42be      	cmp	r6, r7
 8006c3c:	d900      	bls.n	8006c40 <__ssputs_r+0x78>
 8006c3e:	003e      	movs	r6, r7
 8006c40:	0032      	movs	r2, r6
 8006c42:	9903      	ldr	r1, [sp, #12]
 8006c44:	6820      	ldr	r0, [r4, #0]
 8006c46:	f7ff fe73 	bl	8006930 <memmove>
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	68a3      	ldr	r3, [r4, #8]
 8006c4e:	1b9b      	subs	r3, r3, r6
 8006c50:	60a3      	str	r3, [r4, #8]
 8006c52:	6823      	ldr	r3, [r4, #0]
 8006c54:	199b      	adds	r3, r3, r6
 8006c56:	6023      	str	r3, [r4, #0]
 8006c58:	b005      	add	sp, #20
 8006c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c5c:	002a      	movs	r2, r5
 8006c5e:	9802      	ldr	r0, [sp, #8]
 8006c60:	f000 faa9 	bl	80071b6 <_realloc_r>
 8006c64:	1e06      	subs	r6, r0, #0
 8006c66:	d1e0      	bne.n	8006c2a <__ssputs_r+0x62>
 8006c68:	6921      	ldr	r1, [r4, #16]
 8006c6a:	9802      	ldr	r0, [sp, #8]
 8006c6c:	f7ff feb0 	bl	80069d0 <_free_r>
 8006c70:	230c      	movs	r3, #12
 8006c72:	2001      	movs	r0, #1
 8006c74:	9a02      	ldr	r2, [sp, #8]
 8006c76:	4240      	negs	r0, r0
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	89a2      	ldrh	r2, [r4, #12]
 8006c7c:	3334      	adds	r3, #52	@ 0x34
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	81a3      	strh	r3, [r4, #12]
 8006c82:	e7e9      	b.n	8006c58 <__ssputs_r+0x90>
 8006c84:	fffffb7f 	.word	0xfffffb7f

08006c88 <_svfiprintf_r>:
 8006c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c8a:	b0a1      	sub	sp, #132	@ 0x84
 8006c8c:	9003      	str	r0, [sp, #12]
 8006c8e:	001d      	movs	r5, r3
 8006c90:	898b      	ldrh	r3, [r1, #12]
 8006c92:	000f      	movs	r7, r1
 8006c94:	0016      	movs	r6, r2
 8006c96:	061b      	lsls	r3, r3, #24
 8006c98:	d511      	bpl.n	8006cbe <_svfiprintf_r+0x36>
 8006c9a:	690b      	ldr	r3, [r1, #16]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10e      	bne.n	8006cbe <_svfiprintf_r+0x36>
 8006ca0:	2140      	movs	r1, #64	@ 0x40
 8006ca2:	f7ff ff01 	bl	8006aa8 <_malloc_r>
 8006ca6:	6038      	str	r0, [r7, #0]
 8006ca8:	6138      	str	r0, [r7, #16]
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d105      	bne.n	8006cba <_svfiprintf_r+0x32>
 8006cae:	230c      	movs	r3, #12
 8006cb0:	9a03      	ldr	r2, [sp, #12]
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	2001      	movs	r0, #1
 8006cb6:	4240      	negs	r0, r0
 8006cb8:	e0cf      	b.n	8006e5a <_svfiprintf_r+0x1d2>
 8006cba:	2340      	movs	r3, #64	@ 0x40
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	ac08      	add	r4, sp, #32
 8006cc2:	6163      	str	r3, [r4, #20]
 8006cc4:	3320      	adds	r3, #32
 8006cc6:	7663      	strb	r3, [r4, #25]
 8006cc8:	3310      	adds	r3, #16
 8006cca:	76a3      	strb	r3, [r4, #26]
 8006ccc:	9507      	str	r5, [sp, #28]
 8006cce:	0035      	movs	r5, r6
 8006cd0:	782b      	ldrb	r3, [r5, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d001      	beq.n	8006cda <_svfiprintf_r+0x52>
 8006cd6:	2b25      	cmp	r3, #37	@ 0x25
 8006cd8:	d148      	bne.n	8006d6c <_svfiprintf_r+0xe4>
 8006cda:	1bab      	subs	r3, r5, r6
 8006cdc:	9305      	str	r3, [sp, #20]
 8006cde:	42b5      	cmp	r5, r6
 8006ce0:	d00b      	beq.n	8006cfa <_svfiprintf_r+0x72>
 8006ce2:	0032      	movs	r2, r6
 8006ce4:	0039      	movs	r1, r7
 8006ce6:	9803      	ldr	r0, [sp, #12]
 8006ce8:	f7ff ff6e 	bl	8006bc8 <__ssputs_r>
 8006cec:	3001      	adds	r0, #1
 8006cee:	d100      	bne.n	8006cf2 <_svfiprintf_r+0x6a>
 8006cf0:	e0ae      	b.n	8006e50 <_svfiprintf_r+0x1c8>
 8006cf2:	6963      	ldr	r3, [r4, #20]
 8006cf4:	9a05      	ldr	r2, [sp, #20]
 8006cf6:	189b      	adds	r3, r3, r2
 8006cf8:	6163      	str	r3, [r4, #20]
 8006cfa:	782b      	ldrb	r3, [r5, #0]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d100      	bne.n	8006d02 <_svfiprintf_r+0x7a>
 8006d00:	e0a6      	b.n	8006e50 <_svfiprintf_r+0x1c8>
 8006d02:	2201      	movs	r2, #1
 8006d04:	2300      	movs	r3, #0
 8006d06:	4252      	negs	r2, r2
 8006d08:	6062      	str	r2, [r4, #4]
 8006d0a:	a904      	add	r1, sp, #16
 8006d0c:	3254      	adds	r2, #84	@ 0x54
 8006d0e:	1852      	adds	r2, r2, r1
 8006d10:	1c6e      	adds	r6, r5, #1
 8006d12:	6023      	str	r3, [r4, #0]
 8006d14:	60e3      	str	r3, [r4, #12]
 8006d16:	60a3      	str	r3, [r4, #8]
 8006d18:	7013      	strb	r3, [r2, #0]
 8006d1a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006d1c:	4b54      	ldr	r3, [pc, #336]	@ (8006e70 <_svfiprintf_r+0x1e8>)
 8006d1e:	2205      	movs	r2, #5
 8006d20:	0018      	movs	r0, r3
 8006d22:	7831      	ldrb	r1, [r6, #0]
 8006d24:	9305      	str	r3, [sp, #20]
 8006d26:	f000 fa3b 	bl	80071a0 <memchr>
 8006d2a:	1c75      	adds	r5, r6, #1
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d11f      	bne.n	8006d70 <_svfiprintf_r+0xe8>
 8006d30:	6822      	ldr	r2, [r4, #0]
 8006d32:	06d3      	lsls	r3, r2, #27
 8006d34:	d504      	bpl.n	8006d40 <_svfiprintf_r+0xb8>
 8006d36:	2353      	movs	r3, #83	@ 0x53
 8006d38:	a904      	add	r1, sp, #16
 8006d3a:	185b      	adds	r3, r3, r1
 8006d3c:	2120      	movs	r1, #32
 8006d3e:	7019      	strb	r1, [r3, #0]
 8006d40:	0713      	lsls	r3, r2, #28
 8006d42:	d504      	bpl.n	8006d4e <_svfiprintf_r+0xc6>
 8006d44:	2353      	movs	r3, #83	@ 0x53
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	185b      	adds	r3, r3, r1
 8006d4a:	212b      	movs	r1, #43	@ 0x2b
 8006d4c:	7019      	strb	r1, [r3, #0]
 8006d4e:	7833      	ldrb	r3, [r6, #0]
 8006d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d52:	d016      	beq.n	8006d82 <_svfiprintf_r+0xfa>
 8006d54:	0035      	movs	r5, r6
 8006d56:	2100      	movs	r1, #0
 8006d58:	200a      	movs	r0, #10
 8006d5a:	68e3      	ldr	r3, [r4, #12]
 8006d5c:	782a      	ldrb	r2, [r5, #0]
 8006d5e:	1c6e      	adds	r6, r5, #1
 8006d60:	3a30      	subs	r2, #48	@ 0x30
 8006d62:	2a09      	cmp	r2, #9
 8006d64:	d950      	bls.n	8006e08 <_svfiprintf_r+0x180>
 8006d66:	2900      	cmp	r1, #0
 8006d68:	d111      	bne.n	8006d8e <_svfiprintf_r+0x106>
 8006d6a:	e017      	b.n	8006d9c <_svfiprintf_r+0x114>
 8006d6c:	3501      	adds	r5, #1
 8006d6e:	e7af      	b.n	8006cd0 <_svfiprintf_r+0x48>
 8006d70:	9b05      	ldr	r3, [sp, #20]
 8006d72:	6822      	ldr	r2, [r4, #0]
 8006d74:	1ac0      	subs	r0, r0, r3
 8006d76:	2301      	movs	r3, #1
 8006d78:	4083      	lsls	r3, r0
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	002e      	movs	r6, r5
 8006d7e:	6023      	str	r3, [r4, #0]
 8006d80:	e7cc      	b.n	8006d1c <_svfiprintf_r+0x94>
 8006d82:	9b07      	ldr	r3, [sp, #28]
 8006d84:	1d19      	adds	r1, r3, #4
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	9107      	str	r1, [sp, #28]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	db01      	blt.n	8006d92 <_svfiprintf_r+0x10a>
 8006d8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d90:	e004      	b.n	8006d9c <_svfiprintf_r+0x114>
 8006d92:	425b      	negs	r3, r3
 8006d94:	60e3      	str	r3, [r4, #12]
 8006d96:	2302      	movs	r3, #2
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	6023      	str	r3, [r4, #0]
 8006d9c:	782b      	ldrb	r3, [r5, #0]
 8006d9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006da0:	d10c      	bne.n	8006dbc <_svfiprintf_r+0x134>
 8006da2:	786b      	ldrb	r3, [r5, #1]
 8006da4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006da6:	d134      	bne.n	8006e12 <_svfiprintf_r+0x18a>
 8006da8:	9b07      	ldr	r3, [sp, #28]
 8006daa:	3502      	adds	r5, #2
 8006dac:	1d1a      	adds	r2, r3, #4
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	9207      	str	r2, [sp, #28]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	da01      	bge.n	8006dba <_svfiprintf_r+0x132>
 8006db6:	2301      	movs	r3, #1
 8006db8:	425b      	negs	r3, r3
 8006dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dbc:	4e2d      	ldr	r6, [pc, #180]	@ (8006e74 <_svfiprintf_r+0x1ec>)
 8006dbe:	2203      	movs	r2, #3
 8006dc0:	0030      	movs	r0, r6
 8006dc2:	7829      	ldrb	r1, [r5, #0]
 8006dc4:	f000 f9ec 	bl	80071a0 <memchr>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d006      	beq.n	8006dda <_svfiprintf_r+0x152>
 8006dcc:	2340      	movs	r3, #64	@ 0x40
 8006dce:	1b80      	subs	r0, r0, r6
 8006dd0:	4083      	lsls	r3, r0
 8006dd2:	6822      	ldr	r2, [r4, #0]
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	6023      	str	r3, [r4, #0]
 8006dda:	7829      	ldrb	r1, [r5, #0]
 8006ddc:	2206      	movs	r2, #6
 8006dde:	4826      	ldr	r0, [pc, #152]	@ (8006e78 <_svfiprintf_r+0x1f0>)
 8006de0:	1c6e      	adds	r6, r5, #1
 8006de2:	7621      	strb	r1, [r4, #24]
 8006de4:	f000 f9dc 	bl	80071a0 <memchr>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	d038      	beq.n	8006e5e <_svfiprintf_r+0x1d6>
 8006dec:	4b23      	ldr	r3, [pc, #140]	@ (8006e7c <_svfiprintf_r+0x1f4>)
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d122      	bne.n	8006e38 <_svfiprintf_r+0x1b0>
 8006df2:	2207      	movs	r2, #7
 8006df4:	9b07      	ldr	r3, [sp, #28]
 8006df6:	3307      	adds	r3, #7
 8006df8:	4393      	bics	r3, r2
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	9307      	str	r3, [sp, #28]
 8006dfe:	6963      	ldr	r3, [r4, #20]
 8006e00:	9a04      	ldr	r2, [sp, #16]
 8006e02:	189b      	adds	r3, r3, r2
 8006e04:	6163      	str	r3, [r4, #20]
 8006e06:	e762      	b.n	8006cce <_svfiprintf_r+0x46>
 8006e08:	4343      	muls	r3, r0
 8006e0a:	0035      	movs	r5, r6
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	189b      	adds	r3, r3, r2
 8006e10:	e7a4      	b.n	8006d5c <_svfiprintf_r+0xd4>
 8006e12:	2300      	movs	r3, #0
 8006e14:	200a      	movs	r0, #10
 8006e16:	0019      	movs	r1, r3
 8006e18:	3501      	adds	r5, #1
 8006e1a:	6063      	str	r3, [r4, #4]
 8006e1c:	782a      	ldrb	r2, [r5, #0]
 8006e1e:	1c6e      	adds	r6, r5, #1
 8006e20:	3a30      	subs	r2, #48	@ 0x30
 8006e22:	2a09      	cmp	r2, #9
 8006e24:	d903      	bls.n	8006e2e <_svfiprintf_r+0x1a6>
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d0c8      	beq.n	8006dbc <_svfiprintf_r+0x134>
 8006e2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e2c:	e7c6      	b.n	8006dbc <_svfiprintf_r+0x134>
 8006e2e:	4341      	muls	r1, r0
 8006e30:	0035      	movs	r5, r6
 8006e32:	2301      	movs	r3, #1
 8006e34:	1889      	adds	r1, r1, r2
 8006e36:	e7f1      	b.n	8006e1c <_svfiprintf_r+0x194>
 8006e38:	aa07      	add	r2, sp, #28
 8006e3a:	9200      	str	r2, [sp, #0]
 8006e3c:	0021      	movs	r1, r4
 8006e3e:	003a      	movs	r2, r7
 8006e40:	4b0f      	ldr	r3, [pc, #60]	@ (8006e80 <_svfiprintf_r+0x1f8>)
 8006e42:	9803      	ldr	r0, [sp, #12]
 8006e44:	e000      	b.n	8006e48 <_svfiprintf_r+0x1c0>
 8006e46:	bf00      	nop
 8006e48:	9004      	str	r0, [sp, #16]
 8006e4a:	9b04      	ldr	r3, [sp, #16]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	d1d6      	bne.n	8006dfe <_svfiprintf_r+0x176>
 8006e50:	89bb      	ldrh	r3, [r7, #12]
 8006e52:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006e54:	065b      	lsls	r3, r3, #25
 8006e56:	d500      	bpl.n	8006e5a <_svfiprintf_r+0x1d2>
 8006e58:	e72c      	b.n	8006cb4 <_svfiprintf_r+0x2c>
 8006e5a:	b021      	add	sp, #132	@ 0x84
 8006e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e5e:	aa07      	add	r2, sp, #28
 8006e60:	9200      	str	r2, [sp, #0]
 8006e62:	0021      	movs	r1, r4
 8006e64:	003a      	movs	r2, r7
 8006e66:	4b06      	ldr	r3, [pc, #24]	@ (8006e80 <_svfiprintf_r+0x1f8>)
 8006e68:	9803      	ldr	r0, [sp, #12]
 8006e6a:	f000 f87b 	bl	8006f64 <_printf_i>
 8006e6e:	e7eb      	b.n	8006e48 <_svfiprintf_r+0x1c0>
 8006e70:	08007ab8 	.word	0x08007ab8
 8006e74:	08007abe 	.word	0x08007abe
 8006e78:	08007ac2 	.word	0x08007ac2
 8006e7c:	00000000 	.word	0x00000000
 8006e80:	08006bc9 	.word	0x08006bc9

08006e84 <_printf_common>:
 8006e84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e86:	0016      	movs	r6, r2
 8006e88:	9301      	str	r3, [sp, #4]
 8006e8a:	688a      	ldr	r2, [r1, #8]
 8006e8c:	690b      	ldr	r3, [r1, #16]
 8006e8e:	000c      	movs	r4, r1
 8006e90:	9000      	str	r0, [sp, #0]
 8006e92:	4293      	cmp	r3, r2
 8006e94:	da00      	bge.n	8006e98 <_printf_common+0x14>
 8006e96:	0013      	movs	r3, r2
 8006e98:	0022      	movs	r2, r4
 8006e9a:	6033      	str	r3, [r6, #0]
 8006e9c:	3243      	adds	r2, #67	@ 0x43
 8006e9e:	7812      	ldrb	r2, [r2, #0]
 8006ea0:	2a00      	cmp	r2, #0
 8006ea2:	d001      	beq.n	8006ea8 <_printf_common+0x24>
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	6033      	str	r3, [r6, #0]
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	069b      	lsls	r3, r3, #26
 8006eac:	d502      	bpl.n	8006eb4 <_printf_common+0x30>
 8006eae:	6833      	ldr	r3, [r6, #0]
 8006eb0:	3302      	adds	r3, #2
 8006eb2:	6033      	str	r3, [r6, #0]
 8006eb4:	6822      	ldr	r2, [r4, #0]
 8006eb6:	2306      	movs	r3, #6
 8006eb8:	0015      	movs	r5, r2
 8006eba:	401d      	ands	r5, r3
 8006ebc:	421a      	tst	r2, r3
 8006ebe:	d027      	beq.n	8006f10 <_printf_common+0x8c>
 8006ec0:	0023      	movs	r3, r4
 8006ec2:	3343      	adds	r3, #67	@ 0x43
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	1e5a      	subs	r2, r3, #1
 8006ec8:	4193      	sbcs	r3, r2
 8006eca:	6822      	ldr	r2, [r4, #0]
 8006ecc:	0692      	lsls	r2, r2, #26
 8006ece:	d430      	bmi.n	8006f32 <_printf_common+0xae>
 8006ed0:	0022      	movs	r2, r4
 8006ed2:	9901      	ldr	r1, [sp, #4]
 8006ed4:	9800      	ldr	r0, [sp, #0]
 8006ed6:	9d08      	ldr	r5, [sp, #32]
 8006ed8:	3243      	adds	r2, #67	@ 0x43
 8006eda:	47a8      	blx	r5
 8006edc:	3001      	adds	r0, #1
 8006ede:	d025      	beq.n	8006f2c <_printf_common+0xa8>
 8006ee0:	2206      	movs	r2, #6
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	2500      	movs	r5, #0
 8006ee6:	4013      	ands	r3, r2
 8006ee8:	2b04      	cmp	r3, #4
 8006eea:	d105      	bne.n	8006ef8 <_printf_common+0x74>
 8006eec:	6833      	ldr	r3, [r6, #0]
 8006eee:	68e5      	ldr	r5, [r4, #12]
 8006ef0:	1aed      	subs	r5, r5, r3
 8006ef2:	43eb      	mvns	r3, r5
 8006ef4:	17db      	asrs	r3, r3, #31
 8006ef6:	401d      	ands	r5, r3
 8006ef8:	68a3      	ldr	r3, [r4, #8]
 8006efa:	6922      	ldr	r2, [r4, #16]
 8006efc:	4293      	cmp	r3, r2
 8006efe:	dd01      	ble.n	8006f04 <_printf_common+0x80>
 8006f00:	1a9b      	subs	r3, r3, r2
 8006f02:	18ed      	adds	r5, r5, r3
 8006f04:	2600      	movs	r6, #0
 8006f06:	42b5      	cmp	r5, r6
 8006f08:	d120      	bne.n	8006f4c <_printf_common+0xc8>
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	e010      	b.n	8006f30 <_printf_common+0xac>
 8006f0e:	3501      	adds	r5, #1
 8006f10:	68e3      	ldr	r3, [r4, #12]
 8006f12:	6832      	ldr	r2, [r6, #0]
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	42ab      	cmp	r3, r5
 8006f18:	ddd2      	ble.n	8006ec0 <_printf_common+0x3c>
 8006f1a:	0022      	movs	r2, r4
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	9901      	ldr	r1, [sp, #4]
 8006f20:	9800      	ldr	r0, [sp, #0]
 8006f22:	9f08      	ldr	r7, [sp, #32]
 8006f24:	3219      	adds	r2, #25
 8006f26:	47b8      	blx	r7
 8006f28:	3001      	adds	r0, #1
 8006f2a:	d1f0      	bne.n	8006f0e <_printf_common+0x8a>
 8006f2c:	2001      	movs	r0, #1
 8006f2e:	4240      	negs	r0, r0
 8006f30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f32:	2030      	movs	r0, #48	@ 0x30
 8006f34:	18e1      	adds	r1, r4, r3
 8006f36:	3143      	adds	r1, #67	@ 0x43
 8006f38:	7008      	strb	r0, [r1, #0]
 8006f3a:	0021      	movs	r1, r4
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	3145      	adds	r1, #69	@ 0x45
 8006f40:	7809      	ldrb	r1, [r1, #0]
 8006f42:	18a2      	adds	r2, r4, r2
 8006f44:	3243      	adds	r2, #67	@ 0x43
 8006f46:	3302      	adds	r3, #2
 8006f48:	7011      	strb	r1, [r2, #0]
 8006f4a:	e7c1      	b.n	8006ed0 <_printf_common+0x4c>
 8006f4c:	0022      	movs	r2, r4
 8006f4e:	2301      	movs	r3, #1
 8006f50:	9901      	ldr	r1, [sp, #4]
 8006f52:	9800      	ldr	r0, [sp, #0]
 8006f54:	9f08      	ldr	r7, [sp, #32]
 8006f56:	321a      	adds	r2, #26
 8006f58:	47b8      	blx	r7
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	d0e6      	beq.n	8006f2c <_printf_common+0xa8>
 8006f5e:	3601      	adds	r6, #1
 8006f60:	e7d1      	b.n	8006f06 <_printf_common+0x82>
	...

08006f64 <_printf_i>:
 8006f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f66:	b08b      	sub	sp, #44	@ 0x2c
 8006f68:	9206      	str	r2, [sp, #24]
 8006f6a:	000a      	movs	r2, r1
 8006f6c:	3243      	adds	r2, #67	@ 0x43
 8006f6e:	9307      	str	r3, [sp, #28]
 8006f70:	9005      	str	r0, [sp, #20]
 8006f72:	9203      	str	r2, [sp, #12]
 8006f74:	7e0a      	ldrb	r2, [r1, #24]
 8006f76:	000c      	movs	r4, r1
 8006f78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f7a:	2a78      	cmp	r2, #120	@ 0x78
 8006f7c:	d809      	bhi.n	8006f92 <_printf_i+0x2e>
 8006f7e:	2a62      	cmp	r2, #98	@ 0x62
 8006f80:	d80b      	bhi.n	8006f9a <_printf_i+0x36>
 8006f82:	2a00      	cmp	r2, #0
 8006f84:	d100      	bne.n	8006f88 <_printf_i+0x24>
 8006f86:	e0ba      	b.n	80070fe <_printf_i+0x19a>
 8006f88:	497a      	ldr	r1, [pc, #488]	@ (8007174 <_printf_i+0x210>)
 8006f8a:	9104      	str	r1, [sp, #16]
 8006f8c:	2a58      	cmp	r2, #88	@ 0x58
 8006f8e:	d100      	bne.n	8006f92 <_printf_i+0x2e>
 8006f90:	e08e      	b.n	80070b0 <_printf_i+0x14c>
 8006f92:	0025      	movs	r5, r4
 8006f94:	3542      	adds	r5, #66	@ 0x42
 8006f96:	702a      	strb	r2, [r5, #0]
 8006f98:	e022      	b.n	8006fe0 <_printf_i+0x7c>
 8006f9a:	0010      	movs	r0, r2
 8006f9c:	3863      	subs	r0, #99	@ 0x63
 8006f9e:	2815      	cmp	r0, #21
 8006fa0:	d8f7      	bhi.n	8006f92 <_printf_i+0x2e>
 8006fa2:	f7f9 f8b1 	bl	8000108 <__gnu_thumb1_case_shi>
 8006fa6:	0016      	.short	0x0016
 8006fa8:	fff6001f 	.word	0xfff6001f
 8006fac:	fff6fff6 	.word	0xfff6fff6
 8006fb0:	001ffff6 	.word	0x001ffff6
 8006fb4:	fff6fff6 	.word	0xfff6fff6
 8006fb8:	fff6fff6 	.word	0xfff6fff6
 8006fbc:	0036009f 	.word	0x0036009f
 8006fc0:	fff6007e 	.word	0xfff6007e
 8006fc4:	00b0fff6 	.word	0x00b0fff6
 8006fc8:	0036fff6 	.word	0x0036fff6
 8006fcc:	fff6fff6 	.word	0xfff6fff6
 8006fd0:	0082      	.short	0x0082
 8006fd2:	0025      	movs	r5, r4
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	3542      	adds	r5, #66	@ 0x42
 8006fd8:	1d11      	adds	r1, r2, #4
 8006fda:	6019      	str	r1, [r3, #0]
 8006fdc:	6813      	ldr	r3, [r2, #0]
 8006fde:	702b      	strb	r3, [r5, #0]
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e09e      	b.n	8007122 <_printf_i+0x1be>
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	6809      	ldr	r1, [r1, #0]
 8006fe8:	1d02      	adds	r2, r0, #4
 8006fea:	060d      	lsls	r5, r1, #24
 8006fec:	d50b      	bpl.n	8007006 <_printf_i+0xa2>
 8006fee:	6806      	ldr	r6, [r0, #0]
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	2e00      	cmp	r6, #0
 8006ff4:	da03      	bge.n	8006ffe <_printf_i+0x9a>
 8006ff6:	232d      	movs	r3, #45	@ 0x2d
 8006ff8:	9a03      	ldr	r2, [sp, #12]
 8006ffa:	4276      	negs	r6, r6
 8006ffc:	7013      	strb	r3, [r2, #0]
 8006ffe:	4b5d      	ldr	r3, [pc, #372]	@ (8007174 <_printf_i+0x210>)
 8007000:	270a      	movs	r7, #10
 8007002:	9304      	str	r3, [sp, #16]
 8007004:	e018      	b.n	8007038 <_printf_i+0xd4>
 8007006:	6806      	ldr	r6, [r0, #0]
 8007008:	601a      	str	r2, [r3, #0]
 800700a:	0649      	lsls	r1, r1, #25
 800700c:	d5f1      	bpl.n	8006ff2 <_printf_i+0x8e>
 800700e:	b236      	sxth	r6, r6
 8007010:	e7ef      	b.n	8006ff2 <_printf_i+0x8e>
 8007012:	6808      	ldr	r0, [r1, #0]
 8007014:	6819      	ldr	r1, [r3, #0]
 8007016:	c940      	ldmia	r1!, {r6}
 8007018:	0605      	lsls	r5, r0, #24
 800701a:	d402      	bmi.n	8007022 <_printf_i+0xbe>
 800701c:	0640      	lsls	r0, r0, #25
 800701e:	d500      	bpl.n	8007022 <_printf_i+0xbe>
 8007020:	b2b6      	uxth	r6, r6
 8007022:	6019      	str	r1, [r3, #0]
 8007024:	4b53      	ldr	r3, [pc, #332]	@ (8007174 <_printf_i+0x210>)
 8007026:	270a      	movs	r7, #10
 8007028:	9304      	str	r3, [sp, #16]
 800702a:	2a6f      	cmp	r2, #111	@ 0x6f
 800702c:	d100      	bne.n	8007030 <_printf_i+0xcc>
 800702e:	3f02      	subs	r7, #2
 8007030:	0023      	movs	r3, r4
 8007032:	2200      	movs	r2, #0
 8007034:	3343      	adds	r3, #67	@ 0x43
 8007036:	701a      	strb	r2, [r3, #0]
 8007038:	6863      	ldr	r3, [r4, #4]
 800703a:	60a3      	str	r3, [r4, #8]
 800703c:	2b00      	cmp	r3, #0
 800703e:	db06      	blt.n	800704e <_printf_i+0xea>
 8007040:	2104      	movs	r1, #4
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	9d03      	ldr	r5, [sp, #12]
 8007046:	438a      	bics	r2, r1
 8007048:	6022      	str	r2, [r4, #0]
 800704a:	4333      	orrs	r3, r6
 800704c:	d00c      	beq.n	8007068 <_printf_i+0x104>
 800704e:	9d03      	ldr	r5, [sp, #12]
 8007050:	0030      	movs	r0, r6
 8007052:	0039      	movs	r1, r7
 8007054:	f7f9 f8e8 	bl	8000228 <__aeabi_uidivmod>
 8007058:	9b04      	ldr	r3, [sp, #16]
 800705a:	3d01      	subs	r5, #1
 800705c:	5c5b      	ldrb	r3, [r3, r1]
 800705e:	702b      	strb	r3, [r5, #0]
 8007060:	0033      	movs	r3, r6
 8007062:	0006      	movs	r6, r0
 8007064:	429f      	cmp	r7, r3
 8007066:	d9f3      	bls.n	8007050 <_printf_i+0xec>
 8007068:	2f08      	cmp	r7, #8
 800706a:	d109      	bne.n	8007080 <_printf_i+0x11c>
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	07db      	lsls	r3, r3, #31
 8007070:	d506      	bpl.n	8007080 <_printf_i+0x11c>
 8007072:	6862      	ldr	r2, [r4, #4]
 8007074:	6923      	ldr	r3, [r4, #16]
 8007076:	429a      	cmp	r2, r3
 8007078:	dc02      	bgt.n	8007080 <_printf_i+0x11c>
 800707a:	2330      	movs	r3, #48	@ 0x30
 800707c:	3d01      	subs	r5, #1
 800707e:	702b      	strb	r3, [r5, #0]
 8007080:	9b03      	ldr	r3, [sp, #12]
 8007082:	1b5b      	subs	r3, r3, r5
 8007084:	6123      	str	r3, [r4, #16]
 8007086:	9b07      	ldr	r3, [sp, #28]
 8007088:	0021      	movs	r1, r4
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	9805      	ldr	r0, [sp, #20]
 800708e:	9b06      	ldr	r3, [sp, #24]
 8007090:	aa09      	add	r2, sp, #36	@ 0x24
 8007092:	f7ff fef7 	bl	8006e84 <_printf_common>
 8007096:	3001      	adds	r0, #1
 8007098:	d148      	bne.n	800712c <_printf_i+0x1c8>
 800709a:	2001      	movs	r0, #1
 800709c:	4240      	negs	r0, r0
 800709e:	b00b      	add	sp, #44	@ 0x2c
 80070a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070a2:	2220      	movs	r2, #32
 80070a4:	6809      	ldr	r1, [r1, #0]
 80070a6:	430a      	orrs	r2, r1
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	2278      	movs	r2, #120	@ 0x78
 80070ac:	4932      	ldr	r1, [pc, #200]	@ (8007178 <_printf_i+0x214>)
 80070ae:	9104      	str	r1, [sp, #16]
 80070b0:	0021      	movs	r1, r4
 80070b2:	3145      	adds	r1, #69	@ 0x45
 80070b4:	700a      	strb	r2, [r1, #0]
 80070b6:	6819      	ldr	r1, [r3, #0]
 80070b8:	6822      	ldr	r2, [r4, #0]
 80070ba:	c940      	ldmia	r1!, {r6}
 80070bc:	0610      	lsls	r0, r2, #24
 80070be:	d402      	bmi.n	80070c6 <_printf_i+0x162>
 80070c0:	0650      	lsls	r0, r2, #25
 80070c2:	d500      	bpl.n	80070c6 <_printf_i+0x162>
 80070c4:	b2b6      	uxth	r6, r6
 80070c6:	6019      	str	r1, [r3, #0]
 80070c8:	07d3      	lsls	r3, r2, #31
 80070ca:	d502      	bpl.n	80070d2 <_printf_i+0x16e>
 80070cc:	2320      	movs	r3, #32
 80070ce:	4313      	orrs	r3, r2
 80070d0:	6023      	str	r3, [r4, #0]
 80070d2:	2e00      	cmp	r6, #0
 80070d4:	d001      	beq.n	80070da <_printf_i+0x176>
 80070d6:	2710      	movs	r7, #16
 80070d8:	e7aa      	b.n	8007030 <_printf_i+0xcc>
 80070da:	2220      	movs	r2, #32
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	4393      	bics	r3, r2
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	e7f8      	b.n	80070d6 <_printf_i+0x172>
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	680d      	ldr	r5, [r1, #0]
 80070e8:	1d10      	adds	r0, r2, #4
 80070ea:	6949      	ldr	r1, [r1, #20]
 80070ec:	6018      	str	r0, [r3, #0]
 80070ee:	6813      	ldr	r3, [r2, #0]
 80070f0:	062e      	lsls	r6, r5, #24
 80070f2:	d501      	bpl.n	80070f8 <_printf_i+0x194>
 80070f4:	6019      	str	r1, [r3, #0]
 80070f6:	e002      	b.n	80070fe <_printf_i+0x19a>
 80070f8:	066d      	lsls	r5, r5, #25
 80070fa:	d5fb      	bpl.n	80070f4 <_printf_i+0x190>
 80070fc:	8019      	strh	r1, [r3, #0]
 80070fe:	2300      	movs	r3, #0
 8007100:	9d03      	ldr	r5, [sp, #12]
 8007102:	6123      	str	r3, [r4, #16]
 8007104:	e7bf      	b.n	8007086 <_printf_i+0x122>
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	1d11      	adds	r1, r2, #4
 800710a:	6019      	str	r1, [r3, #0]
 800710c:	6815      	ldr	r5, [r2, #0]
 800710e:	2100      	movs	r1, #0
 8007110:	0028      	movs	r0, r5
 8007112:	6862      	ldr	r2, [r4, #4]
 8007114:	f000 f844 	bl	80071a0 <memchr>
 8007118:	2800      	cmp	r0, #0
 800711a:	d001      	beq.n	8007120 <_printf_i+0x1bc>
 800711c:	1b40      	subs	r0, r0, r5
 800711e:	6060      	str	r0, [r4, #4]
 8007120:	6863      	ldr	r3, [r4, #4]
 8007122:	6123      	str	r3, [r4, #16]
 8007124:	2300      	movs	r3, #0
 8007126:	9a03      	ldr	r2, [sp, #12]
 8007128:	7013      	strb	r3, [r2, #0]
 800712a:	e7ac      	b.n	8007086 <_printf_i+0x122>
 800712c:	002a      	movs	r2, r5
 800712e:	6923      	ldr	r3, [r4, #16]
 8007130:	9906      	ldr	r1, [sp, #24]
 8007132:	9805      	ldr	r0, [sp, #20]
 8007134:	9d07      	ldr	r5, [sp, #28]
 8007136:	47a8      	blx	r5
 8007138:	3001      	adds	r0, #1
 800713a:	d0ae      	beq.n	800709a <_printf_i+0x136>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	079b      	lsls	r3, r3, #30
 8007140:	d415      	bmi.n	800716e <_printf_i+0x20a>
 8007142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007144:	68e0      	ldr	r0, [r4, #12]
 8007146:	4298      	cmp	r0, r3
 8007148:	daa9      	bge.n	800709e <_printf_i+0x13a>
 800714a:	0018      	movs	r0, r3
 800714c:	e7a7      	b.n	800709e <_printf_i+0x13a>
 800714e:	0022      	movs	r2, r4
 8007150:	2301      	movs	r3, #1
 8007152:	9906      	ldr	r1, [sp, #24]
 8007154:	9805      	ldr	r0, [sp, #20]
 8007156:	9e07      	ldr	r6, [sp, #28]
 8007158:	3219      	adds	r2, #25
 800715a:	47b0      	blx	r6
 800715c:	3001      	adds	r0, #1
 800715e:	d09c      	beq.n	800709a <_printf_i+0x136>
 8007160:	3501      	adds	r5, #1
 8007162:	68e3      	ldr	r3, [r4, #12]
 8007164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007166:	1a9b      	subs	r3, r3, r2
 8007168:	42ab      	cmp	r3, r5
 800716a:	dcf0      	bgt.n	800714e <_printf_i+0x1ea>
 800716c:	e7e9      	b.n	8007142 <_printf_i+0x1de>
 800716e:	2500      	movs	r5, #0
 8007170:	e7f7      	b.n	8007162 <_printf_i+0x1fe>
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	08007ac9 	.word	0x08007ac9
 8007178:	08007ada 	.word	0x08007ada

0800717c <_sbrk_r>:
 800717c:	2300      	movs	r3, #0
 800717e:	b570      	push	{r4, r5, r6, lr}
 8007180:	4d06      	ldr	r5, [pc, #24]	@ (800719c <_sbrk_r+0x20>)
 8007182:	0004      	movs	r4, r0
 8007184:	0008      	movs	r0, r1
 8007186:	602b      	str	r3, [r5, #0]
 8007188:	f7fa fecc 	bl	8001f24 <_sbrk>
 800718c:	1c43      	adds	r3, r0, #1
 800718e:	d103      	bne.n	8007198 <_sbrk_r+0x1c>
 8007190:	682b      	ldr	r3, [r5, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d000      	beq.n	8007198 <_sbrk_r+0x1c>
 8007196:	6023      	str	r3, [r4, #0]
 8007198:	bd70      	pop	{r4, r5, r6, pc}
 800719a:	46c0      	nop			@ (mov r8, r8)
 800719c:	20000788 	.word	0x20000788

080071a0 <memchr>:
 80071a0:	b2c9      	uxtb	r1, r1
 80071a2:	1882      	adds	r2, r0, r2
 80071a4:	4290      	cmp	r0, r2
 80071a6:	d101      	bne.n	80071ac <memchr+0xc>
 80071a8:	2000      	movs	r0, #0
 80071aa:	4770      	bx	lr
 80071ac:	7803      	ldrb	r3, [r0, #0]
 80071ae:	428b      	cmp	r3, r1
 80071b0:	d0fb      	beq.n	80071aa <memchr+0xa>
 80071b2:	3001      	adds	r0, #1
 80071b4:	e7f6      	b.n	80071a4 <memchr+0x4>

080071b6 <_realloc_r>:
 80071b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071b8:	0006      	movs	r6, r0
 80071ba:	000c      	movs	r4, r1
 80071bc:	0015      	movs	r5, r2
 80071be:	2900      	cmp	r1, #0
 80071c0:	d105      	bne.n	80071ce <_realloc_r+0x18>
 80071c2:	0011      	movs	r1, r2
 80071c4:	f7ff fc70 	bl	8006aa8 <_malloc_r>
 80071c8:	0004      	movs	r4, r0
 80071ca:	0020      	movs	r0, r4
 80071cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071ce:	2a00      	cmp	r2, #0
 80071d0:	d103      	bne.n	80071da <_realloc_r+0x24>
 80071d2:	f7ff fbfd 	bl	80069d0 <_free_r>
 80071d6:	002c      	movs	r4, r5
 80071d8:	e7f7      	b.n	80071ca <_realloc_r+0x14>
 80071da:	f000 f81c 	bl	8007216 <_malloc_usable_size_r>
 80071de:	0007      	movs	r7, r0
 80071e0:	4285      	cmp	r5, r0
 80071e2:	d802      	bhi.n	80071ea <_realloc_r+0x34>
 80071e4:	0843      	lsrs	r3, r0, #1
 80071e6:	42ab      	cmp	r3, r5
 80071e8:	d3ef      	bcc.n	80071ca <_realloc_r+0x14>
 80071ea:	0029      	movs	r1, r5
 80071ec:	0030      	movs	r0, r6
 80071ee:	f7ff fc5b 	bl	8006aa8 <_malloc_r>
 80071f2:	9001      	str	r0, [sp, #4]
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d101      	bne.n	80071fc <_realloc_r+0x46>
 80071f8:	9c01      	ldr	r4, [sp, #4]
 80071fa:	e7e6      	b.n	80071ca <_realloc_r+0x14>
 80071fc:	002a      	movs	r2, r5
 80071fe:	42bd      	cmp	r5, r7
 8007200:	d900      	bls.n	8007204 <_realloc_r+0x4e>
 8007202:	003a      	movs	r2, r7
 8007204:	0021      	movs	r1, r4
 8007206:	9801      	ldr	r0, [sp, #4]
 8007208:	f7ff fbd8 	bl	80069bc <memcpy>
 800720c:	0021      	movs	r1, r4
 800720e:	0030      	movs	r0, r6
 8007210:	f7ff fbde 	bl	80069d0 <_free_r>
 8007214:	e7f0      	b.n	80071f8 <_realloc_r+0x42>

08007216 <_malloc_usable_size_r>:
 8007216:	1f0b      	subs	r3, r1, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	1f18      	subs	r0, r3, #4
 800721c:	2b00      	cmp	r3, #0
 800721e:	da01      	bge.n	8007224 <_malloc_usable_size_r+0xe>
 8007220:	580b      	ldr	r3, [r1, r0]
 8007222:	18c0      	adds	r0, r0, r3
 8007224:	4770      	bx	lr
	...

08007228 <_init>:
 8007228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722a:	46c0      	nop			@ (mov r8, r8)
 800722c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800722e:	bc08      	pop	{r3}
 8007230:	469e      	mov	lr, r3
 8007232:	4770      	bx	lr

08007234 <_fini>:
 8007234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723a:	bc08      	pop	{r3}
 800723c:	469e      	mov	lr, r3
 800723e:	4770      	bx	lr
