Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: mips_cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_cpu"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : mips_cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "regfile.v" in library work
Compiling verilog file "muxers.v" in library work
Module <regfile> compiled
Module <mux3_1> compiled
Module <mux4_1> compiled
Compiling verilog file "memory.v" in library work
Module <mux5_1> compiled
Compiling verilog file "alu_ctrl.v" in library work
Module <memory> compiled
Compiling verilog file "alu.v" in library work
Module <alu_ctrl> compiled
Compiling verilog file "datapath.v" in library work
Module <alu> compiled
Compiling verilog file "control_unit.v" in library work
Module <datapath> compiled
Compiling verilog file "mips_cpu.v" in library work
Module <control_unit> compiled
Module <mips_cpu> compiled
No errors in compilation
Analysis of file <"mips_cpu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips_cpu> in library <work>.

Analyzing hierarchy for module <control_unit> in library <work> with parameters.
	ADDI = "001000"
	ANDI = "001100"
	BEQ = "000100"
	DECODE = "00000000000000000000000000000010"
	EXECUTION = "00000000000000000000000000000011"
	FETCH = "00000000000000000000000000000001"
	INTERRUPT = "00000000000000000000000000000110"
	J = "000010"
	JAL = "000011"
	LW = "100011"
	MEM_ACCESS_REG_COMPLETION = "00000000000000000000000000000100"
	MEM_READ_COMPLETION = "00000000000000000000000000000101"
	ORI = "001101"
	RFE = "010000"
	RTYPE = "000000"
	SLTI = "001010"
	SW = "101011"
	XORI = "001110"

Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <memory> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <mux5_1> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux3_1> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <mux3_1> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <alu_ctrl> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <alu> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips_cpu>.
Module <mips_cpu> is correct for synthesis.
 
Analyzing module <control_unit> in library <work>.
	ADDI = 6'b001000
	ANDI = 6'b001100
	BEQ = 6'b000100
	DECODE = 32'sb00000000000000000000000000000010
	EXECUTION = 32'sb00000000000000000000000000000011
	FETCH = 32'sb00000000000000000000000000000001
	INTERRUPT = 32'sb00000000000000000000000000000110
	J = 6'b000010
	JAL = 6'b000011
	LW = 6'b100011
	MEM_ACCESS_REG_COMPLETION = 32'sb00000000000000000000000000000100
	MEM_READ_COMPLETION = 32'sb00000000000000000000000000000101
	ORI = 6'b001101
	RFE = 6'b010000
	RTYPE = 6'b000000
	SLTI = 6'b001010
	SW = 6'b101011
	XORI = 6'b001110
WARNING:Xst:905 - "control_unit.v" line 82: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <immidiate_op>, <int_en>, <int_req>, <alu_out>
Module <control_unit> is correct for synthesis.
 
Analyzing module <datapath> in library <work>.
Module <datapath> is correct for synthesis.
 
Analyzing module <memory> in library <work>.
INFO:Xst:2546 - "memory.v" line 20: reading initialization file "./sw/test.rom".
WARNING:Xst:2319 - "memory.v" line 20: Signal mem in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1607 - Contents of array <mem> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <mem> may be accessed with an index that does not cover the full array size.
Module <memory> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <mux5_1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <mux5_1> is correct for synthesis.
 
Analyzing module <mux3_1.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000101
Module <mux3_1.1> is correct for synthesis.
 
Analyzing module <mux3_1.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <mux3_1.2> is correct for synthesis.
 
Analyzing module <alu_ctrl> in library <work>.
Module <alu_ctrl> is correct for synthesis.
 
Analyzing module <mux4_1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <mux4_1> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_unit>.
    Related source file is "control_unit.v".
WARNING:Xst:646 - Signal <r_type_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <branch_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <int_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <int_req>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <control_unit> synthesized.


Synthesizing Unit <memory>.
    Related source file is "memory.v".
WARNING:Xst:647 - Input <addr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <memory> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regfile.v".
    Found 32-bit 32-to-1 multiplexer for signal <rdata1>.
    Found 32-bit 32-to-1 multiplexer for signal <rdata2>.
    Found 1024-bit register for signal <rf>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <rf>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux5_1>.
    Related source file is "muxers.v".
    Found 32-bit 5-to-1 multiplexer for signal <out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux5_1> synthesized.


Synthesizing Unit <mux3_1_1>.
    Related source file is "muxers.v".
    Found 5-bit 3-to-1 multiplexer for signal <out>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <mux3_1_1> synthesized.


Synthesizing Unit <mux3_1_2>.
    Related source file is "muxers.v".
    Found 32-bit 3-to-1 multiplexer for signal <out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux3_1_2> synthesized.


Synthesizing Unit <alu_ctrl>.
    Related source file is "alu_ctrl.v".
Unit <alu_ctrl> synthesized.


Synthesizing Unit <mux4_1>.
    Related source file is "muxers.v".
    Found 32-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux4_1> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 32-bit addsub for signal <result$addsub0000>.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 21.
    Found 32-bit xor2 for signal <result$xor0000> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
    Found 32-bit register for signal <a_reg>.
    Found 32-bit register for signal <alu_out_reg>.
    Found 32-bit register for signal <b_reg>.
    Found 32-bit register for signal <ir_reg>.
    Found 32-bit register for signal <mdr_reg>.
    Found 32-bit register for signal <pc_reg>.
    Found 32-bit register for signal <save_pc_reg>.
    Summary:
	inferred 224 D-type flip-flop(s).
Unit <datapath> synthesized.


Synthesizing Unit <mips_cpu>.
    Related source file is "mips_cpu.v".
Unit <mips_cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port RAM                           : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 40
 1-bit register                                        : 1
 32-bit register                                       : 39
# Latches                                              : 2
 1-bit latch                                           : 1
 3-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 6
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 5-to-1 multiplexer                             : 1
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <wdata>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port distributed RAM               : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 1249
 Flip-Flops                                            : 1249
# Latches                                              : 2
 1-bit latch                                           : 1
 3-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 68
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 5-to-1 multiplexer                             : 1
 5-bit 3-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips_cpu> ...

Optimizing unit <memory> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <control_unit> ...

Optimizing unit <datapath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_cpu, actual ratio is 36.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1249
 Flip-Flops                                            : 1249

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips_cpu.ngr
Top Level Output File Name         : mips_cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 3766
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 5
#      LUT2_D                      : 2
#      LUT3                        : 1745
#      LUT3_D                      : 6
#      LUT3_L                      : 1
#      LUT4                        : 357
#      LUT4_D                      : 23
#      LUT4_L                      : 20
#      MUXCY                       : 71
#      MUXF5                       : 861
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 1253
#      FDCE                        : 1
#      FDE                         : 1088
#      FDR                         : 64
#      FDRE                        : 96
#      LD                          : 4
# RAMS                             : 1024
#      RAM32X1S                    : 1024
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                     2151  out of   5888    36%  
 Number of Slice Flip Flops:           1253  out of  11776    10%  
 Number of 4 input LUTs:               4208  out of  11776    35%  
    Number used as logic:              2160
    Number used as RAMs:               2048
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    372     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)    | Load  |
-----------------------------------------------------+--------------------------+-------+
clk                                                  | IBUF+BUFG                | 2275  |
ctrl_inst/int_en_not0001(ctrl_inst/int_en_not00011:O)| NONE(*)(ctrl_inst/int_en)| 1     |
int0                                                 | BUFGP                    | 1     |
-----------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
ctrl_inst/int_req_and0000(ctrl_inst/int_req_and00001:O)| NONE(ctrl_inst/int_req)| 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 26.903ns (Maximum Frequency: 37.171MHz)
   Minimum input arrival time before clock: 5.062ns
   Maximum output required time after clock: 9.202ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.903ns (frequency: 37.171MHz)
  Total number of paths / destination ports: 7163221 / 9539
-------------------------------------------------------------------------
Delay:               13.452ns (Levels of Logic = 33)
  Source:            ctrl_inst/state_1 (LATCH)
  Destination:       datapath_inst/pc_reg_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: ctrl_inst/state_1 to datapath_inst/pc_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              53   0.629   1.102  ctrl_inst/state_1 (ctrl_inst/state_1)
     LUT4_D:I2->O         37   0.561   1.182  datapath_inst/aluctl_inst/alu_ctl<3> (datapath_inst/alu_ctl<3>)
     LUT4:I0->O           27   0.561   1.095  datapath_inst/alu_inst/result_mux00002 (datapath_inst/alu_inst/result_mux0000)
     LUT3:I2->O            1   0.561   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_lut<0> (datapath_inst/alu_inst/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<0> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<1> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<2> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<3> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<4> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<5> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<6> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<7> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<8> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<9> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<10> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<11> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<12> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<13> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<14> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<15> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<16> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<17> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<18> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<19> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<20> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<21> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<22> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<23> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<24> (datapath_inst/alu_inst/Maddsub_result_addsub0000_cy<24>)
     XORCY:CI->O           1   0.654   0.359  datapath_inst/alu_inst/Maddsub_result_addsub0000_xor<25> (datapath_inst/alu_inst/result_addsub0000<25>)
     LUT4:I3->O            3   0.561   0.453  datapath_inst/alu_inst/result<25>85 (datapath_inst/alu_result_out<25>)
     LUT4:I3->O            1   0.561   0.359  datapath_inst/pc_reg_or0000226 (datapath_inst/pc_reg_or0000226)
     LUT4:I3->O            1   0.561   0.380  datapath_inst/pc_reg_or0000284 (datapath_inst/pc_reg_or0000284)
     LUT4:I2->O           32   0.561   1.073  datapath_inst/pc_reg_or0000344 (datapath_inst/pc_reg_or0000)
     FDRE:CE                   0.156          datapath_inst/pc_reg_0
    ----------------------------------------
    Total                     13.452ns (7.449ns logic, 6.003ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1259 / 1259
-------------------------------------------------------------------------
Offset:              5.062ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       datapath_inst/regfile_inst/rf_19_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to datapath_inst/regfile_inst/rf_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.824   1.218  rst_IBUF (rst_IBUF)
     LUT4_D:I0->O          7   0.561   0.668  datapath_inst/regfile_inst/rf_17_not000111 (datapath_inst/regfile_inst/N7)
     LUT4:I1->O           32   0.562   1.073  datapath_inst/regfile_inst/rf_31_not00011 (datapath_inst/regfile_inst/rf_31_not0001)
     FDE:CE                    0.156          datapath_inst/regfile_inst/rf_31_0
    ----------------------------------------
    Total                      5.062ns (2.103ns logic, 2.959ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'int0'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.116ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ctrl_inst/int_req (FF)
  Destination Clock: int0 rising

  Data Path: rst to ctrl_inst/int_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   0.824   1.218  rst_IBUF (rst_IBUF)
     LUT3:I0->O            1   0.561   0.357  ctrl_inst/int_req_and00011 (ctrl_inst/int_req_and0001)
     FDCE:CE                   0.156          ctrl_inst/int_req
    ----------------------------------------
    Total                      3.116ns (1.541ns logic, 1.575ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 88 / 10
-------------------------------------------------------------------------
Offset:              9.202ns (Levels of Logic = 11)
  Source:            datapath_inst/alu_out_reg_23 (FF)
  Destination:       uart_read_end (PAD)
  Source Clock:      clk rising

  Data Path: datapath_inst/alu_out_reg_23 to uart_read_end
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.559  datapath_inst/alu_out_reg_23 (datapath_inst/alu_out_reg_23)
     LUT3:I0->O            1   0.561   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_lut<0> (ctrl_inst/i_or_d_cmp_eq00011_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<0> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<1> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<2> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<3> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<4> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<5> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<6> (ctrl_inst/i_or_d_cmp_eq00011_wg_cy<6>)
     MUXCY:CI->O          30   0.179   1.180  ctrl_inst/i_or_d_cmp_eq00011_wg_cy<7> (ctrl_inst/N10)
     LUT3:I0->O            1   0.561   0.357  ctrl_inst/uart_read_end2 (uart_read_end_OBUF)
     OBUF:I->O                 4.396          uart_read_end_OBUF (uart_read_end)
    ----------------------------------------
    Total                      9.202ns (7.105ns logic, 2.097ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.08 secs
 
--> 


Total memory usage is 573424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    8 (   0 filtered)

