plugin -i pow-extract
read_verilog /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/ram_true_dp_dc_16384x9/run_1/synth_1_1/synthesis/ram_true_dp_dc_16384x9_post_synth.v
pow_extract -tech genesis3 -sdc /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x9/EDA-2455/constraints.sdc
