# riscv-cpu-with-clock-gating
ğŸŸ¢ "ğŸš€ RISC-V CPU | 5-Stage Pipeline | Clock Gating | Low Power | SystemVerilog | FPGA Ready âš¡"

# RISC-V CPU with Clock Gating (SystemVerilog) ğŸš€  

![RISC-V CPU Simulation](docs/images/riscv_pipeline.png)  

## ğŸ“ Project Overview  
This is a **SystemVerilog-based RISC-V CPU** with a **5-stage pipeline and clock gating for low-power applications**. The design supports **basic RISC-V integer instructions (RV32I)** and includes a **fully testbenched environment**.  

---

## ğŸ“‚ Repository Structure  
