/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: memregs.h,v 1.428.2.2 2011/05/10 09:41:37 abatta Exp $
 * $Copyright: (c) 2011 Broadcom Corp.
 * All Rights Reserved.$
 *
 * File:	memregs.h
 * Purpose:	Memory entry declarations, memory and register macros
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm88230_c0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88732_a0
 *		bcm56440_a0
 */

#ifndef _SOC_MEMREGS_H
#define _SOC_MEMREGS_H



#include <soc/mcm/allfields.h>
#include <soc/mcm/allenum.h>

/****************************************************************
 *
 * Each structure is an array big enough for the memory structures
 * in all supported chips.
 * These are accessed and manipulated by soc_mem functions
 * in soc/common.c and soc/mem.c
 *
 ****************************************************************/

#define MEM_ENTRY(tname, bytes) \
	typedef struct { \
		uint32 entry_data[BYTES2WORDS(bytes)]; \
	} tname 

MEM_ENTRY(ager_event_entry_t, 5);
MEM_ENTRY(ager_flags_entry_t, 9);
MEM_ENTRY(ager_threshold_entry_t, 18);
MEM_ENTRY(ager_ts_0_hi_entry_t, 13);
MEM_ENTRY(ager_ts_0_lo_entry_t, 13);
MEM_ENTRY(ager_ts_1_hi_entry_t, 13);
MEM_ENTRY(ager_ts_1_lo_entry_t, 13);
MEM_ENTRY(aging_ctr_mem_entry_t, 5);
MEM_ENTRY(aging_exp_mem_entry_t, 2);
MEM_ENTRY(allocbuffscnt_entry_t, 3);
MEM_ENTRY(alternate_emirror_bitmap_entry_t, 9);
MEM_ENTRY(arb_tdm_table_entry_t, 1);
MEM_ENTRY(arb_tdm_table_0_entry_t, 1);
MEM_ENTRY(arb_tdm_table_1_entry_t, 1);
MEM_ENTRY(baa_bucket_0_entry_t, 4);
MEM_ENTRY(baa_bucket_1_entry_t, 4);
MEM_ENTRY(baa_bucket_2_entry_t, 4);
MEM_ENTRY(baa_bucket_3_entry_t, 4);
MEM_ENTRY(baa_event_entry_t, 18);
MEM_ENTRY(baa_leak_a0_entry_t, 3);
MEM_ENTRY(baa_leak_a1_entry_t, 3);
MEM_ENTRY(baa_leak_a2_entry_t, 3);
MEM_ENTRY(baa_leak_a3_entry_t, 3);
MEM_ENTRY(baa_leak_b0_entry_t, 3);
MEM_ENTRY(baa_leak_b1_entry_t, 3);
MEM_ENTRY(baa_leak_b2_entry_t, 3);
MEM_ENTRY(baa_leak_b3_entry_t, 3);
MEM_ENTRY(baa_state_hungry_entry_t, 18);
MEM_ENTRY(baa_state_starving_entry_t, 18);
MEM_ENTRY(bcast_block_mask_entry_t, 9);
MEM_ENTRY(bsafe_cmd_data_in_entry_t, 4);
MEM_ENTRY(bsafe_cmd_data_out_entry_t, 4);
MEM_ENTRY(buffer_age_entry_t, 4);
MEM_ENTRY(buffer_list_entry_t, 3);
MEM_ENTRY(burst_size_per_eset_entry_t, 2);
MEM_ENTRY(burst_size_per_node_entry_t, 2);
MEM_ENTRY(c0_cell_entry_t, 80);
MEM_ENTRY(c0_cpu_rq_entry_t, 32);
MEM_ENTRY(c0_cpu_wq_entry_t, 32);
MEM_ENTRY(c0_rq_entry_t, 36);
MEM_ENTRY(c0_wq_entry_t, 36);
MEM_ENTRY(c1_cell_entry_t, 80);
MEM_ENTRY(c1_cpu_rq_entry_t, 32);
MEM_ENTRY(c1_cpu_wq_entry_t, 32);
MEM_ENTRY(c1_rq_entry_t, 36);
MEM_ENTRY(c1_wq_entry_t, 36);
MEM_ENTRY(c2_cell_entry_t, 80);
MEM_ENTRY(c2_rq_entry_t, 32);
MEM_ENTRY(c2_wq_entry_t, 32);
MEM_ENTRY(c3_rq_entry_t, 32);
MEM_ENTRY(c3_wq_entry_t, 32);
MEM_ENTRY(calendar_entry_t, 6);
MEM_ENTRY(calendar0_entry_t, 7);
MEM_ENTRY(calendar1_entry_t, 7);
MEM_ENTRY(cblock_mod_lookup_entry_t, 2);
MEM_ENTRY(ccp_mem_entry_t, 3);
MEM_ENTRY(cell_buf_entry_t, 17);
MEM_ENTRY(cell_buffer0_entry_t, 34);
MEM_ENTRY(cell_buffer1_entry_t, 34);
MEM_ENTRY(cell_buffer2_entry_t, 34);
MEM_ENTRY(cell_buffer3_entry_t, 34);
MEM_ENTRY(cell_chk_mem_entry_t, 2);
MEM_ENTRY(cell_data0_mem_entry_t, 8);
MEM_ENTRY(cell_data10_mem_entry_t, 8);
MEM_ENTRY(cell_data11_mem_entry_t, 8);
MEM_ENTRY(cell_data12_mem_entry_t, 8);
MEM_ENTRY(cell_data13_mem_entry_t, 8);
MEM_ENTRY(cell_data14_mem_entry_t, 8);
MEM_ENTRY(cell_data15_mem_entry_t, 8);
MEM_ENTRY(cell_data1_mem_entry_t, 8);
MEM_ENTRY(cell_data2_mem_entry_t, 8);
MEM_ENTRY(cell_data3_mem_entry_t, 8);
MEM_ENTRY(cell_data4_mem_entry_t, 8);
MEM_ENTRY(cell_data5_mem_entry_t, 8);
MEM_ENTRY(cell_data6_mem_entry_t, 8);
MEM_ENTRY(cell_data7_mem_entry_t, 8);
MEM_ENTRY(cell_data8_mem_entry_t, 8);
MEM_ENTRY(cell_data9_mem_entry_t, 8);
MEM_ENTRY(cell_hdr_mem_entry_t, 5);
MEM_ENTRY(cfap_mem_entry_t, 5);
MEM_ENTRY(channel_map_table_entry_t, 2);
MEM_ENTRY(channel_shaper_table_entry_t, 14);
MEM_ENTRY(channel_werr_table_entry_t, 5);
MEM_ENTRY(command_memory_bse_entry_t, 80);
MEM_ENTRY(command_memory_cse_entry_t, 80);
MEM_ENTRY(command_memory_hse_entry_t, 80);
MEM_ENTRY(cos_map_sel_entry_t, 1);
MEM_ENTRY(cpu_cos_map_entry_t, 36);
MEM_ENTRY(cpu_cos_map_data_only_entry_t, 1);
MEM_ENTRY(cpu_cos_map_only_entry_t, 36);
MEM_ENTRY(cpu_pbm_entry_t, 9);
MEM_ENTRY(cpu_pbm_2_entry_t, 9);
MEM_ENTRY(cpu_ts_map_entry_t, 1);
MEM_ENTRY(cs_brick_config_table_entry_t, 7);
MEM_ENTRY(cs_ejection_message_table_entry_t, 12);
MEM_ENTRY(ctr_flex_count_0_entry_t, 9);
MEM_ENTRY(ctr_flex_count_1_entry_t, 9);
MEM_ENTRY(ctr_flex_count_2_entry_t, 9);
MEM_ENTRY(ctr_flex_count_3_entry_t, 9);
MEM_ENTRY(ctr_flex_count_4_entry_t, 8);
MEM_ENTRY(ctr_flex_count_5_entry_t, 8);
MEM_ENTRY(ctr_flex_count_6_entry_t, 8);
MEM_ENTRY(ctr_flex_count_7_entry_t, 8);
MEM_ENTRY(ctr_flex_count_8_entry_t, 8);
MEM_ENTRY(ctr_flex_count_9_entry_t, 8);
MEM_ENTRY(ctr_flex_count_10_entry_t, 8);
MEM_ENTRY(ctr_flex_count_11_entry_t, 8);
MEM_ENTRY(ctr_mem_entry_t, 12);
MEM_ENTRY(dc_mem_entry_t, 2);
MEM_ENTRY(debug_capture_entry_t, 34);
MEM_ENTRY(defip_entry_t, 32);
MEM_ENTRY(defip_all_entry_t, 3);
MEM_ENTRY(defip_entry_entry_t, 3);
MEM_ENTRY(defip_hi_entry_t, 3);
MEM_ENTRY(defip_hit_entry_t, 1);
MEM_ENTRY(defip_hit_hi_entry_t, 1);
MEM_ENTRY(defip_hit_lo_entry_t, 1);
MEM_ENTRY(defip_hi_all_entry_t, 3);
MEM_ENTRY(defip_lo_entry_t, 3);
MEM_ENTRY(defip_lo_all_entry_t, 3);
MEM_ENTRY(discard_counter_tab_entry_t, 42);
MEM_ENTRY(dlb_hgt_flowset_port_entry_t, 2);
MEM_ENTRY(dlb_hgt_flowset_port_x_entry_t, 2);
MEM_ENTRY(dlb_hgt_flowset_port_y_entry_t, 2);
MEM_ENTRY(dlb_hgt_flowset_timestamp_entry_t, 2);
MEM_ENTRY(dlb_hgt_flowset_timestamp_page_entry_t, 9);
MEM_ENTRY(dlb_hgt_flowset_timestamp_page_x_entry_t, 9);
MEM_ENTRY(dlb_hgt_flowset_timestamp_page_y_entry_t, 9);
MEM_ENTRY(dlb_hgt_flowset_timestamp_x_entry_t, 2);
MEM_ENTRY(dlb_hgt_flowset_timestamp_y_entry_t, 2);
MEM_ENTRY(dlb_hgt_glb_quantize_thresholds_entry_t, 28);
MEM_ENTRY(dlb_hgt_group_control_entry_t, 5);
MEM_ENTRY(dlb_hgt_group_control_x_entry_t, 5);
MEM_ENTRY(dlb_hgt_group_control_y_entry_t, 5);
MEM_ENTRY(dlb_hgt_group_membership_entry_t, 9);
MEM_ENTRY(dlb_hgt_group_stats_entry_t, 8);
MEM_ENTRY(dlb_hgt_group_stats_x_entry_t, 8);
MEM_ENTRY(dlb_hgt_group_stats_y_entry_t, 8);
MEM_ENTRY(dlb_hgt_link_control_entry_t, 17);
MEM_ENTRY(dlb_hgt_optimal_candidate_entry_t, 1);
MEM_ENTRY(dlb_hgt_optimal_candidate_x_entry_t, 1);
MEM_ENTRY(dlb_hgt_optimal_candidate_y_entry_t, 1);
MEM_ENTRY(dlb_hgt_port_quality_mapping_entry_t, 1);
MEM_ENTRY(dlb_hgt_port_state_entry_t, 9);
MEM_ENTRY(dmt_mem_entry_t, 3);
MEM_ENTRY(dscp_entry_t, 2);
MEM_ENTRY(dscp_priority_table_entry_t, 1);
MEM_ENTRY(dscp_table_entry_t, 2);
MEM_ENTRY(dt_mem_entry_t, 8);
MEM_ENTRY(e2e_hol_status_entry_t, 64);
MEM_ENTRY(e2e_hol_status_1_entry_t, 33);
MEM_ENTRY(econtext_allocbuffscnt_entry_t, 3);
MEM_ENTRY(econtext_inflightbuffcnt_entry_t, 4);
MEM_ENTRY(econtext_tail_lla_entry_t, 5);
MEM_ENTRY(edc_lookup_entry_t, 18);
MEM_ENTRY(efp_counter_table_entry_t, 9);
MEM_ENTRY(efp_counter_table_x_entry_t, 9);
MEM_ENTRY(efp_counter_table_y_entry_t, 9);
MEM_ENTRY(efp_meter_table_entry_t, 9);
MEM_ENTRY(efp_meter_table_x_entry_t, 9);
MEM_ENTRY(efp_meter_table_y_entry_t, 9);
MEM_ENTRY(efp_policy_table_entry_t, 24);
MEM_ENTRY(efp_tcam_entry_t, 58);
MEM_ENTRY(egress_adjacent_mac_entry_t, 7);
MEM_ENTRY(egress_dscp_exp_entry_t, 2);
MEM_ENTRY(egress_ipmc_ls_entry_t, 10);
MEM_ENTRY(egress_ipmc_ms_entry_t, 10);
MEM_ENTRY(egress_ip_tunnel_entry_t, 10);
MEM_ENTRY(egress_spvlan_id_entry_t, 3);
MEM_ENTRY(egress_vlan_stg_entry_t, 3);
MEM_ENTRY(egr_1588_sa_entry_t, 6);
MEM_ENTRY(egr_cos_map_entry_t, 1);
MEM_ENTRY(egr_cpu_cos_map_entry_t, 1);
MEM_ENTRY(egr_dscp_ecn_map_entry_t, 1);
MEM_ENTRY(egr_dscp_table_entry_t, 1);
MEM_ENTRY(egr_dvp_attribute_entry_t, 8);
MEM_ENTRY(egr_ehg_qos_mapping_table_entry_t, 2);
MEM_ENTRY(egr_einitbuf_data_ram_0_entry_t, 32);
MEM_ENTRY(egr_einitbuf_data_ram_1_entry_t, 32);
MEM_ENTRY(egr_einitbuf_data_ram_2_entry_t, 32);
MEM_ENTRY(egr_einitbuf_data_ram_3_entry_t, 32);
MEM_ENTRY(egr_einitbuf_ecc_ram_entry_t, 2);
MEM_ENTRY(egr_em_mtp_index_entry_t, 4);
MEM_ENTRY(egr_enable_entry_t, 1);
MEM_ENTRY(egr_ep_redirect_em_mtp_index_entry_t, 2);
MEM_ENTRY(egr_erspan_entry_t, 43);
MEM_ENTRY(egr_flex_ctr_counter_table_0_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_1_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_2_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_3_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_4_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_5_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_6_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_counter_table_7_entry_t, 9);
MEM_ENTRY(egr_flex_ctr_offset_table_0_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_1_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_2_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_3_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_4_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_5_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_6_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_offset_table_7_entry_t, 2);
MEM_ENTRY(egr_flex_ctr_pkt_pri_map_entry_t, 1);
MEM_ENTRY(egr_flex_ctr_pkt_res_map_entry_t, 1);
MEM_ENTRY(egr_flex_ctr_port_map_entry_t, 1);
MEM_ENTRY(egr_flex_ctr_pri_cng_map_entry_t, 1);
MEM_ENTRY(egr_flex_ctr_tos_map_entry_t, 1);
MEM_ENTRY(egr_fragment_id_table_entry_t, 3);
MEM_ENTRY(egr_fragment_id_table_x_entry_t, 3);
MEM_ENTRY(egr_fragment_id_table_y_entry_t, 3);
MEM_ENTRY(egr_gpp_attributes_entry_t, 4);
MEM_ENTRY(egr_gpp_attributes_modbase_entry_t, 2);
MEM_ENTRY(egr_il_channel_map_entry_t, 1);
MEM_ENTRY(egr_im_mtp_index_entry_t, 4);
MEM_ENTRY(egr_ing_port_entry_t, 1);
MEM_ENTRY(egr_ipfix_dscp_xlate_table_entry_t, 1);
MEM_ENTRY(egr_ipfix_eop_buffer_entry_t, 8);
MEM_ENTRY(egr_ipfix_export_fifo_entry_t, 34);
MEM_ENTRY(egr_ipfix_ipv4_mask_set_a_entry_t, 8);
MEM_ENTRY(egr_ipfix_ipv6_mask_set_a_entry_t, 32);
MEM_ENTRY(egr_ipfix_profile_entry_t, 2);
MEM_ENTRY(egr_ipfix_session_table_entry_t, 34);
MEM_ENTRY(egr_ipmc_entry_t, 1);
MEM_ENTRY(egr_ip_tunnel_entry_t, 29);
MEM_ENTRY(egr_ip_tunnel_ipv6_entry_t, 58);
MEM_ENTRY(egr_ip_tunnel_mpls_entry_t, 29);
MEM_ENTRY(egr_l3_intf_entry_t, 15);
MEM_ENTRY(egr_l3_next_hop_entry_t, 17);
MEM_ENTRY(egr_mac_da_profile_entry_t, 7);
MEM_ENTRY(egr_map_mh_entry_t, 1);
MEM_ENTRY(egr_mask_entry_t, 9);
MEM_ENTRY(egr_mask_modbase_entry_t, 2);
MEM_ENTRY(egr_max_used_entries_entry_t, 1);
MEM_ENTRY(egr_max_used_entries_x_entry_t, 1);
MEM_ENTRY(egr_max_used_entries_y_entry_t, 1);
MEM_ENTRY(egr_mirror_encap_control_entry_t, 1);
MEM_ENTRY(egr_mirror_encap_data_1_entry_t, 43);
MEM_ENTRY(egr_mirror_encap_data_2_entry_t, 25);
MEM_ENTRY(egr_mmu_requests_entry_t, 1);
MEM_ENTRY(egr_mmu_requests_x_entry_t, 1);
MEM_ENTRY(egr_mmu_requests_y_entry_t, 1);
MEM_ENTRY(egr_mod_map_table_entry_t, 2);
MEM_ENTRY(egr_mpls_exp_mapping_1_entry_t, 1);
MEM_ENTRY(egr_mpls_exp_mapping_2_entry_t, 1);
MEM_ENTRY(egr_mpls_exp_pri_mapping_entry_t, 1);
MEM_ENTRY(egr_mpls_pri_mapping_entry_t, 1);
MEM_ENTRY(egr_mpls_vc_and_swap_label_table_entry_t, 9);
MEM_ENTRY(egr_perq_xmt_counters_entry_t, 11);
MEM_ENTRY(egr_perq_xmt_counters_base_addr_entry_t, 2);
MEM_ENTRY(egr_perq_xmt_counters_x_entry_t, 8);
MEM_ENTRY(egr_perq_xmt_counters_y_entry_t, 8);
MEM_ENTRY(egr_pfc_control_entry_t, 1);
MEM_ENTRY(egr_port_entry_t, 14);
MEM_ENTRY(egr_port_requests_entry_t, 1);
MEM_ENTRY(egr_port_requests_x_entry_t, 1);
MEM_ENTRY(egr_port_requests_y_entry_t, 1);
MEM_ENTRY(egr_pri_cng_map_entry_t, 1);
MEM_ENTRY(egr_pw_init_counters_entry_t, 9);
MEM_ENTRY(egr_pw_init_counters_x_entry_t, 3);
MEM_ENTRY(egr_pw_init_counters_y_entry_t, 3);
MEM_ENTRY(egr_qcn_cnm_control_table_entry_t, 15);
MEM_ENTRY(egr_sci_table_entry_t, 7);
MEM_ENTRY(egr_service_counter_table_entry_t, 9);
MEM_ENTRY(egr_service_counter_table_x_entry_t, 9);
MEM_ENTRY(egr_service_counter_table_y_entry_t, 9);
MEM_ENTRY(egr_trill_parse_control_entry_t, 17);
MEM_ENTRY(egr_trill_parse_control_2_entry_t, 9);
MEM_ENTRY(egr_trill_rbridge_nicknames_entry_t, 2);
MEM_ENTRY(egr_trill_tree_profile_entry_t, 3);
MEM_ENTRY(egr_vfi_entry_t, 3);
MEM_ENTRY(egr_vintf_counter_table_entry_t, 9);
MEM_ENTRY(egr_vintf_counter_table_x_entry_t, 9);
MEM_ENTRY(egr_vintf_counter_table_y_entry_t, 9);
MEM_ENTRY(egr_vlan_entry_t, 29);
MEM_ENTRY(egr_vlan_stg_entry_t, 18);
MEM_ENTRY(egr_vlan_tag_action_profile_entry_t, 8);
MEM_ENTRY(egr_vlan_x_entry_t, 29);
MEM_ENTRY(egr_vlan_xlate_entry_t, 14);
MEM_ENTRY(egr_vlan_xlate_data_only_entry_t, 2);
MEM_ENTRY(egr_vlan_xlate_mask_entry_t, 7);
MEM_ENTRY(egr_vlan_xlate_only_entry_t, 5);
MEM_ENTRY(egr_vlan_xlate_scratch_entry_t, 12);
MEM_ENTRY(egr_vlan_y_entry_t, 29);
MEM_ENTRY(egr_wlan_dvp_entry_t, 13);
MEM_ENTRY(eg_fdm_port_regs_entry_t, 4);
MEM_ENTRY(eg_fd_fct_entry_t, 5);
MEM_ENTRY(eg_fd_fifo_count_entry_t, 2);
MEM_ENTRY(eg_fd_fifo_thresh_entry_t, 2);
MEM_ENTRY(eg_fd_fifo_thresh_offset_red_entry_t, 2);
MEM_ENTRY(eg_fd_fifo_thresh_offset_yellow_entry_t, 2);
MEM_ENTRY(eg_fd_fifo_thresh_reset_offset_entry_t, 2);
MEM_ENTRY(eg_fd_gmt_entry_t, 3);
MEM_ENTRY(eg_fd_mdb_entry_t, 5);
MEM_ENTRY(eg_fd_per_port_drop_count1_entry_t, 8);
MEM_ENTRY(eg_fd_per_port_drop_count2_entry_t, 8);
MEM_ENTRY(eg_fd_svt_entry_t, 18);
MEM_ENTRY(emirror_control_entry_t, 9);
MEM_ENTRY(emirror_control1_entry_t, 9);
MEM_ENTRY(emirror_control2_entry_t, 9);
MEM_ENTRY(emirror_control3_entry_t, 9);
MEM_ENTRY(em_mtp_index_entry_t, 16);
MEM_ENTRY(epc_link_bmap_entry_t, 9);
MEM_ENTRY(ep_class_resolution_entry_t, 9);
MEM_ENTRY(ep_dest_port_map_entry_t, 3);
MEM_ENTRY(ep_hdr_parsing_ctrl_entry_t, 12);
MEM_ENTRY(ep_length_adj_map_entry_t, 1);
MEM_ENTRY(ep_oi2qb_map_entry_t, 3);
MEM_ENTRY(ep_predictive_ranging_entry_t, 6);
MEM_ENTRY(ep_redirect_em_mtp_index_entry_t, 2);
MEM_ENTRY(ep_stats_ctrl_entry_t, 13);
MEM_ENTRY(esbs_port_to_pipe_mapping_entry_t, 9);
MEM_ENTRY(esec_pkt_header_capture_buffer_entry_t, 19);
MEM_ENTRY(esec_sa_key_table_entry_t, 18);
MEM_ENTRY(esec_sa_table_entry_t, 14);
MEM_ENTRY(esec_sc_table_entry_t, 11);
MEM_ENTRY(eset_to_node_type_entry_t, 9);
MEM_ENTRY(eset_type_tab_entry_t, 1);
MEM_ENTRY(esm_range_check_entry_t, 5);
MEM_ENTRY(es_arb_tdm_table_entry_t, 4);
MEM_ENTRY(et_inst_opc_table_entry_t, 1);
MEM_ENTRY(et_pa_xlat_entry_t, 5);
MEM_ENTRY(et_uinst_mem_entry_t, 21);
MEM_ENTRY(exp_table_entry_t, 1);
MEM_ENTRY(ext_acl144_tcam_entry_t, 36);
MEM_ENTRY(ext_acl144_tcam_ipv4_entry_t, 36);
MEM_ENTRY(ext_acl144_tcam_ipv6_entry_t, 36);
MEM_ENTRY(ext_acl144_tcam_l2_entry_t, 36);
MEM_ENTRY(ext_acl288_tcam_entry_t, 72);
MEM_ENTRY(ext_acl288_tcam_ipv4_entry_t, 72);
MEM_ENTRY(ext_acl288_tcam_l2_entry_t, 72);
MEM_ENTRY(ext_acl360_tcam_data_entry_t, 45);
MEM_ENTRY(ext_acl360_tcam_data_ipv6_short_entry_t, 45);
MEM_ENTRY(ext_acl360_tcam_mask_entry_t, 45);
MEM_ENTRY(ext_acl432_tcam_data_entry_t, 54);
MEM_ENTRY(ext_acl432_tcam_data_ipv6_long_entry_t, 54);
MEM_ENTRY(ext_acl432_tcam_data_l2_ipv4_entry_t, 54);
MEM_ENTRY(ext_acl432_tcam_data_l2_ipv6_entry_t, 54);
MEM_ENTRY(ext_acl432_tcam_mask_entry_t, 54);
MEM_ENTRY(ext_defip_data_entry_t, 5);
MEM_ENTRY(ext_defip_data_ipv4_entry_t, 5);
MEM_ENTRY(ext_defip_data_ipv6_64_entry_t, 5);
MEM_ENTRY(ext_defip_data_ipv6_128_entry_t, 5);
MEM_ENTRY(ext_dst_hit_bits_entry_t, 4);
MEM_ENTRY(ext_dst_hit_bits_ipv4_entry_t, 4);
MEM_ENTRY(ext_dst_hit_bits_ipv6_64_entry_t, 4);
MEM_ENTRY(ext_dst_hit_bits_ipv6_128_entry_t, 4);
MEM_ENTRY(ext_dst_hit_bits_l2_entry_t, 4);
MEM_ENTRY(ext_fp_cntr_entry_t, 9);
MEM_ENTRY(ext_fp_cntr8_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl144_ipv4_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl144_ipv6_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl144_l2_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl288_ipv4_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl288_l2_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl360_ipv6_short_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl432_ipv6_long_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl432_l2_ipv4_entry_t, 72);
MEM_ENTRY(ext_fp_cntr8_acl432_l2_ipv6_entry_t, 72);
MEM_ENTRY(ext_fp_cntr_acl144_ipv4_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl144_ipv6_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl144_l2_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl288_ipv4_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl288_l2_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl360_ipv6_short_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl432_ipv6_long_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl432_l2_ipv4_entry_t, 9);
MEM_ENTRY(ext_fp_cntr_acl432_l2_ipv6_entry_t, 9);
MEM_ENTRY(ext_fp_policy_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl144_ipv4_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl144_ipv6_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl144_l2_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl288_ipv4_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl288_l2_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl360_ipv6_short_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl432_ipv6_long_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl432_l2_ipv4_entry_t, 18);
MEM_ENTRY(ext_fp_policy_acl432_l2_ipv6_entry_t, 18);
MEM_ENTRY(ext_ifp_action_profile_entry_t, 9);
MEM_ENTRY(ext_ipv4_defip_entry_t, 22);
MEM_ENTRY(ext_ipv4_defip_tcam_entry_t, 18);
MEM_ENTRY(ext_ipv6_128_defip_entry_t, 40);
MEM_ENTRY(ext_ipv6_128_defip_tcam_entry_t, 36);
MEM_ENTRY(ext_ipv6_64_defip_entry_t, 22);
MEM_ENTRY(ext_ipv6_64_defip_tcam_entry_t, 18);
MEM_ENTRY(ext_l2_entry_entry_t, 13);
MEM_ENTRY(ext_l2_entry_data_entry_t, 9);
MEM_ENTRY(ext_l2_entry_tcam_entry_t, 18);
MEM_ENTRY(ext_l2_mod_fifo_entry_t, 18);
MEM_ENTRY(ext_src_hit_bits_entry_t, 4);
MEM_ENTRY(ext_src_hit_bits_ipv4_entry_t, 4);
MEM_ENTRY(ext_src_hit_bits_ipv6_64_entry_t, 4);
MEM_ENTRY(ext_src_hit_bits_ipv6_128_entry_t, 4);
MEM_ENTRY(ext_src_hit_bits_l2_entry_t, 4);
MEM_ENTRY(fc_credits_entry_t, 2);
MEM_ENTRY(fc_header_type_entry_t, 1);
MEM_ENTRY(fe_ipmc_vec_entry_t, 1);
MEM_ENTRY(fe_ipmc_vlan_entry_t, 2);
MEM_ENTRY(ff_fc_config_entry_t, 2);
MEM_ENTRY(ff_fc_mem_config_entry_t, 2);
MEM_ENTRY(fifo_group_map_table_entry_t, 3);
MEM_ENTRY(fifo_map_table_entry_t, 1);
MEM_ENTRY(fifo_shaper_table_0_entry_t, 14);
MEM_ENTRY(fifo_shaper_table_1_entry_t, 14);
MEM_ENTRY(fifo_shaper_table_2_entry_t, 14);
MEM_ENTRY(fifo_shaper_table_3_entry_t, 14);
MEM_ENTRY(fifo_werr_table_entry_t, 5);
MEM_ENTRY(filtermatchcount_entry_t, 7);
MEM_ENTRY(imask_entry_t, 48);
MEM_ENTRY(irule_entry_t, 56);
MEM_ENTRY(flow_control_base_table_entry_t, 3);
MEM_ENTRY(flow_control_map_table_entry_t, 2);
MEM_ENTRY(flow_control_state_table_entry_t, 1);
MEM_ENTRY(flow_control_translate_table_entry_t, 1);
MEM_ENTRY(flush_pending_entry_t, 3);
MEM_ENTRY(fp_counter_ext_entry_t, 8);
MEM_ENTRY(fp_counter_int_entry_t, 4);
MEM_ENTRY(fp_counter_table_entry_t, 12);
MEM_ENTRY(fp_counter_table_x_entry_t, 9);
MEM_ENTRY(fp_counter_table_y_entry_t, 9);
MEM_ENTRY(fp_external_entry_t, 52);
MEM_ENTRY(fp_global_mask_tcam_entry_t, 17);
MEM_ENTRY(fp_global_mask_tcam_x_entry_t, 17);
MEM_ENTRY(fp_global_mask_tcam_y_entry_t, 17);
MEM_ENTRY(fp_gm_fields_entry_t, 10);
MEM_ENTRY(fp_gm_fields_x_entry_t, 10);
MEM_ENTRY(fp_gm_fields_y_entry_t, 10);
MEM_ENTRY(fp_internal_entry_t, 66);
MEM_ENTRY(fp_meter_table_entry_t, 10);
MEM_ENTRY(fp_meter_table_ext_entry_t, 8);
MEM_ENTRY(fp_meter_table_int_entry_t, 8);
MEM_ENTRY(fp_meter_table_x_entry_t, 7);
MEM_ENTRY(fp_meter_table_y_entry_t, 7);
MEM_ENTRY(fp_policy_external_entry_t, 16);
MEM_ENTRY(fp_policy_internal_entry_t, 17);
MEM_ENTRY(fp_policy_table_entry_t, 38);
MEM_ENTRY(fp_port_field_sel_entry_t, 40);
MEM_ENTRY(fp_port_meter_map_entry_t, 3);
MEM_ENTRY(fp_range_check_entry_t, 5);
MEM_ENTRY(fp_sc_bcast_meter_table_entry_t, 7);
MEM_ENTRY(fp_sc_dlf_meter_table_entry_t, 7);
MEM_ENTRY(fp_sc_mcast_meter_table_entry_t, 7);
MEM_ENTRY(fp_sc_meter_table_entry_t, 7);
MEM_ENTRY(fp_slice_entry_port_sel_entry_t, 16);
MEM_ENTRY(fp_slice_key_control_entry_t, 22);
MEM_ENTRY(fp_slice_map_entry_t, 64);
MEM_ENTRY(fp_storm_control_meters_entry_t, 8);
MEM_ENTRY(fp_storm_control_meters_x_entry_t, 7);
MEM_ENTRY(fp_storm_control_meters_y_entry_t, 7);
MEM_ENTRY(fp_tcam_entry_t, 62);
MEM_ENTRY(fp_tcam_external_entry_t, 36);
MEM_ENTRY(fp_tcam_internal_entry_t, 50);
MEM_ENTRY(fp_tcam_plus_policy_entry_t, 64);
MEM_ENTRY(fp_tcam_x_entry_t, 61);
MEM_ENTRY(fp_tcam_y_entry_t, 61);
MEM_ENTRY(fp_tcp_udp_port_range_entry_t, 9);
MEM_ENTRY(fp_udf_offset_entry_t, 21);
MEM_ENTRY(fp_udf_tcam_entry_t, 18);
MEM_ENTRY(frame_parsing_entry_t, 12);
MEM_ENTRY(ge_ipmc_vec_entry_t, 4);
MEM_ENTRY(ge_ipmc_vlan_entry_t, 2);
MEM_ENTRY(ffpcounters_entry_t, 4);
MEM_ENTRY(ffppacketcounters_entry_t, 3);
MEM_ENTRY(ffp_in_profile_counters_entry_t, 4);
MEM_ENTRY(ffp_out_profile_counters_entry_t, 4);
MEM_ENTRY(irulelookup_entry_t, 36);
MEM_ENTRY(irule_test0_entry_t, 48);
MEM_ENTRY(irule_test1_entry_t, 48);
MEM_ENTRY(irule_test2_entry_t, 48);
MEM_ENTRY(irule_test3_entry_t, 48);
MEM_ENTRY(metering_entry_t, 16);
MEM_ENTRY(global_stats_entry_t, 8);
MEM_ENTRY(gport_ehg_rx_tunnel_data_entry_t, 18);
MEM_ENTRY(gport_ehg_rx_tunnel_mask_entry_t, 18);
MEM_ENTRY(gport_ehg_tx_tunnel_data_entry_t, 18);
MEM_ENTRY(group_max_shaper_table_entry_t, 8);
MEM_ENTRY(group_member_table_entry_t, 1);
MEM_ENTRY(hashinput_entry_t, 10);
MEM_ENTRY(hash_trap_info_entry_t, 11);
MEM_ENTRY(head_lla_entry_t, 5);
MEM_ENTRY(hgt_dlb_control_entry_t, 1);
MEM_ENTRY(hg_port_table_entry_t, 11);
MEM_ENTRY(hg_trunk_bitmap_entry_t, 9);
MEM_ENTRY(hg_trunk_failover_enable_entry_t, 9);
MEM_ENTRY(hg_trunk_failover_set_entry_t, 11);
MEM_ENTRY(hg_trunk_group_entry_t, 2);
MEM_ENTRY(hg_trunk_member_entry_t, 1);
MEM_ENTRY(higig_trunk_control_entry_t, 9);
MEM_ENTRY(iarb_main_tdm_entry_t, 1);
MEM_ENTRY(iarb_tdm_table_entry_t, 1);
MEM_ENTRY(icontrol_opcode_bitmap_entry_t, 9);
MEM_ENTRY(idp0_dfifo_0_entry_t, 18);
MEM_ENTRY(idp0_dfifo_1_entry_t, 18);
MEM_ENTRY(idp0_ereqfifo_entry_t, 9);
MEM_ENTRY(idp0_erespfifo_entry_t, 14);
MEM_ENTRY(idp1_dfifo_0_entry_t, 18);
MEM_ENTRY(idp1_dfifo_1_entry_t, 18);
MEM_ENTRY(idp1_ereqfifo_entry_t, 9);
MEM_ENTRY(idp1_erespfifo_entry_t, 14);
MEM_ENTRY(ifp_port_field_sel_entry_t, 34);
MEM_ENTRY(ifp_redirection_profile_entry_t, 11);
MEM_ENTRY(igr_vlan_range_tbl_entry_t, 18);
MEM_ENTRY(igr_vlan_xlate_entry_t, 7);
MEM_ENTRY(il_channel_remap0_entry_t, 2);
MEM_ENTRY(il_channel_remap1_entry_t, 2);
MEM_ENTRY(il_stat_mem_0_entry_t, 17);
MEM_ENTRY(il_stat_mem_1_entry_t, 16);
MEM_ENTRY(il_stat_mem_2_entry_t, 6);
MEM_ENTRY(il_stat_mem_3_entry_t, 27);
MEM_ENTRY(il_stat_mem_4_entry_t, 6);
MEM_ENTRY(imirror_bitmap_entry_t, 9);
MEM_ENTRY(im_mtp_index_entry_t, 16);
MEM_ENTRY(inctrlbcastpkts_entry_t, 6);
MEM_ENTRY(inctrlbyt_entry_t, 6);
MEM_ENTRY(inctrldiscpkts_entry_t, 7);
MEM_ENTRY(inctrlerrpkts_entry_t, 7);
MEM_ENTRY(inctrlmcastpkts_entry_t, 6);
MEM_ENTRY(inctrlucastpkts_entry_t, 6);
MEM_ENTRY(ing_1588_ts_disposition_profile_table_entry_t, 4);
MEM_ENTRY(ing_dvp_2_table_entry_t, 3);
MEM_ENTRY(ing_dvp_table_entry_t, 5);
MEM_ENTRY(ing_egrmskbmap_entry_t, 9);
MEM_ENTRY(ing_en_efilter_bitmap_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_0_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_1_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_2_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_3_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_4_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_5_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_6_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_counter_table_7_entry_t, 9);
MEM_ENTRY(ing_flex_ctr_offset_table_0_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_1_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_2_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_3_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_4_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_5_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_6_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_offset_table_7_entry_t, 2);
MEM_ENTRY(ing_flex_ctr_pkt_pri_map_entry_t, 1);
MEM_ENTRY(ing_flex_ctr_pkt_res_map_entry_t, 1);
MEM_ENTRY(ing_flex_ctr_port_map_entry_t, 1);
MEM_ENTRY(ing_flex_ctr_pri_cng_map_entry_t, 1);
MEM_ENTRY(ing_flex_ctr_tos_map_entry_t, 1);
MEM_ENTRY(ing_higig_trunk_override_profile_entry_t, 5);
MEM_ENTRY(ing_ipfix_dscp_xlate_table_entry_t, 1);
MEM_ENTRY(ing_ipfix_eop_buffer_entry_t, 8);
MEM_ENTRY(ing_ipfix_export_fifo_entry_t, 34);
MEM_ENTRY(ing_ipfix_flow_rate_meter_table_entry_t, 9);
MEM_ENTRY(ing_ipfix_ipv4_mask_set_a_entry_t, 8);
MEM_ENTRY(ing_ipfix_ipv4_mask_set_b_entry_t, 8);
MEM_ENTRY(ing_ipfix_ipv6_mask_set_a_entry_t, 32);
MEM_ENTRY(ing_ipfix_ipv6_mask_set_b_entry_t, 32);
MEM_ENTRY(ing_ipfix_profile_entry_t, 2);
MEM_ENTRY(ing_ipfix_session_table_entry_t, 34);
MEM_ENTRY(ing_l3_next_hop_entry_t, 7);
MEM_ENTRY(ing_l3_next_hop_a_entry_t, 5);
MEM_ENTRY(ing_l3_next_hop_b_entry_t, 2);
MEM_ENTRY(ing_mod_map_table_entry_t, 11);
MEM_ENTRY(ing_mpls_exp_mapping_entry_t, 1);
MEM_ENTRY(ing_outer_dot1p_mapping_table_entry_t, 1);
MEM_ENTRY(ing_physical_to_logical_port_number_mapping_table_entry_t, 1);
MEM_ENTRY(ing_pri_cng_map_entry_t, 1);
MEM_ENTRY(ing_pw_term_counters_entry_t, 9);
MEM_ENTRY(ing_pw_term_seq_num_entry_t, 3);
MEM_ENTRY(ing_pw_term_seq_num_x_entry_t, 3);
MEM_ENTRY(ing_pw_term_seq_num_y_entry_t, 3);
MEM_ENTRY(ing_queue_map_entry_t, 2);
MEM_ENTRY(ing_queue_offset_mapping_table_entry_t, 1);
MEM_ENTRY(ing_routed_int_pri_mapping_entry_t, 1);
MEM_ENTRY(ing_service_counter_table_entry_t, 9);
MEM_ENTRY(ing_service_counter_table_x_entry_t, 9);
MEM_ENTRY(ing_service_counter_table_y_entry_t, 9);
MEM_ENTRY(ing_service_pri_map_entry_t, 1);
MEM_ENTRY(ing_svm_pkt_pri_map_entry_t, 1);
MEM_ENTRY(ing_svm_pkt_res_map_entry_t, 1);
MEM_ENTRY(ing_svm_port_map_entry_t, 1);
MEM_ENTRY(ing_svm_pri_cng_map_entry_t, 1);
MEM_ENTRY(ing_svm_tos_map_entry_t, 1);
MEM_ENTRY(ing_trill_parse_control_entry_t, 18);
MEM_ENTRY(ing_trill_payload_parse_control_entry_t, 7);
MEM_ENTRY(ing_untagged_phb_entry_t, 1);
MEM_ENTRY(ing_vintf_counter_table_entry_t, 9);
MEM_ENTRY(ing_vintf_counter_table_x_entry_t, 9);
MEM_ENTRY(ing_vintf_counter_table_y_entry_t, 9);
MEM_ENTRY(ing_vlan_range_entry_t, 26);
MEM_ENTRY(ing_vlan_tag_action_profile_entry_t, 8);
MEM_ENTRY(initial_ing_l3_next_hop_entry_t, 3);
MEM_ENTRY(initial_l3_ecmp_entry_t, 5);
MEM_ENTRY(initial_l3_ecmp_count_entry_t, 3);
MEM_ENTRY(initial_l3_ecmp_group_entry_t, 11);
MEM_ENTRY(initial_l3_ecmp_x_entry_t, 5);
MEM_ENTRY(initial_l3_ecmp_y_entry_t, 5);
MEM_ENTRY(initial_prot_group_table_entry_t, 1);
MEM_ENTRY(initial_prot_nhi_table_entry_t, 4);
MEM_ENTRY(interface_max_shaper_table_entry_t, 7);
MEM_ENTRY(ipmc_group_v4_entry_t, 13);
MEM_ENTRY(ipmc_group_v6_entry_t, 46);
MEM_ENTRY(ipmc_vlan_tbl0_entry_t, 12);
MEM_ENTRY(ipmc_vlan_tbl1_entry_t, 12);
MEM_ENTRY(iport_table_entry_t, 30);
MEM_ENTRY(ipv4_in_ipv6_prefix_match_table_entry_t, 13);
MEM_ENTRY(ipv6_proxy_enable_table_entry_t, 1);
MEM_ENTRY(isbs_port_to_pipe_mapping_entry_t, 9);
MEM_ENTRY(isec_bypass_filter_table_entry_t, 13);
MEM_ENTRY(isec_debug_ram_entry_t, 20);
MEM_ENTRY(isec_sa_key_table_entry_t, 18);
MEM_ENTRY(isec_sa_table_entry_t, 19);
MEM_ENTRY(isec_sc_table_entry_t, 18);
MEM_ENTRY(known_mcast_block_mask_entry_t, 9);
MEM_ENTRY(l1_bk_entry_t, 7);
MEM_ENTRY(l1_bp_entry_t, 6);
MEM_ENTRY(l1_la_entry_t, 4);
MEM_ENTRY(l1_n0_entry_t, 30);
MEM_ENTRY(l1_n1_entry_t, 8);
MEM_ENTRY(l1_n2_entry_t, 3);
MEM_ENTRY(l1_ng_entry_t, 3);
MEM_ENTRY(l1_nm_entry_t, 4);
MEM_ENTRY(l1_np_entry_t, 8);
MEM_ENTRY(l2mc_entry_t, 10);
MEM_ENTRY(l2mc_table_entry_t, 2);
MEM_ENTRY(l2x_entry_t, 16);
MEM_ENTRY(l2x_base_entry_t, 11);
MEM_ENTRY(l2x_hit_entry_t, 1);
MEM_ENTRY(l2x_mc_entry_t, 8);
MEM_ENTRY(l2x_parity_entry_t, 1);
MEM_ENTRY(l2x_static_entry_t, 1);
MEM_ENTRY(l2x_valid_entry_t, 1);
MEM_ENTRY(l2_bk_entry_t, 7);
MEM_ENTRY(l2_bp_entry_t, 6);
MEM_ENTRY(l2_bulk_match_data_entry_t, 14);
MEM_ENTRY(l2_bulk_match_mask_entry_t, 14);
MEM_ENTRY(l2_bulk_replace_data_entry_t, 14);
MEM_ENTRY(l2_bulk_replace_mask_entry_t, 14);
MEM_ENTRY(l2_entry_external_entry_t, 12);
MEM_ENTRY(l2_entry_internal_entry_t, 13);
MEM_ENTRY(l2_entry_only_entry_t, 16);
MEM_ENTRY(l2_entry_overflow_entry_t, 16);
MEM_ENTRY(l2_entry_scratch_entry_t, 16);
MEM_ENTRY(l2_hitda_only_entry_t, 1);
MEM_ENTRY(l2_hitsa_only_entry_t, 2);
MEM_ENTRY(l2_la_entry_t, 4);
MEM_ENTRY(l2_mb_entry_t, 4);
MEM_ENTRY(l2_mod_fifo_entry_t, 26);
MEM_ENTRY(l2_n0_entry_t, 28);
MEM_ENTRY(l2_n1_entry_t, 8);
MEM_ENTRY(l2_n2_entry_t, 5);
MEM_ENTRY(l2_ng_entry_t, 3);
MEM_ENTRY(l2_nm_entry_t, 4);
MEM_ENTRY(l2_np_entry_t, 8);
MEM_ENTRY(l2_user_entry_entry_t, 23);
MEM_ENTRY(l2_user_entry_data_entry_t, 4);
MEM_ENTRY(l2_user_entry_data_only_entry_t, 7);
MEM_ENTRY(l2_user_entry_only_entry_t, 17);
MEM_ENTRY(l2_user_entry_tcam_entry_t, 17);
MEM_ENTRY(l3intf_entry_t, 20);
MEM_ENTRY(l3intf_egr_filter_list_entry_t, 1);
MEM_ENTRY(l3intf_igr_filter_list_entry_t, 1);
MEM_ENTRY(l3intf_qos_entry_t, 1);
MEM_ENTRY(l3x_entry_t, 14);
MEM_ENTRY(l3x_base_entry_t, 14);
MEM_ENTRY(l3x_hit_entry_t, 1);
MEM_ENTRY(l3x_parity_entry_t, 1);
MEM_ENTRY(l3x_valid_entry_t, 1);
MEM_ENTRY(l3_bk_entry_t, 7);
MEM_ENTRY(l3_bp_entry_t, 6);
MEM_ENTRY(defip_128_entry_t, 39);
MEM_ENTRY(defip_128_data_only_entry_t, 4);
MEM_ENTRY(defip_128_hit_only_entry_t, 1);
MEM_ENTRY(defip_128_hit_only_x_entry_t, 1);
MEM_ENTRY(defip_128_hit_only_y_entry_t, 1);
MEM_ENTRY(defip_128_only_entry_t, 36);
MEM_ENTRY(defip_128_x_entry_t, 39);
MEM_ENTRY(defip_128_y_entry_t, 39);
MEM_ENTRY(defip_alg_entry_t, 17);
MEM_ENTRY(defip_cam_entry_t, 26);
MEM_ENTRY(defip_data_entry_t, 8);
MEM_ENTRY(defip_data_only_entry_t, 8);
MEM_ENTRY(defip_hit_only_entry_t, 1);
MEM_ENTRY(defip_hit_only_x_entry_t, 1);
MEM_ENTRY(defip_hit_only_y_entry_t, 1);
MEM_ENTRY(defip_only_entry_t, 24);
MEM_ENTRY(defip_pair_128_entry_t, 55);
MEM_ENTRY(defip_pair_128_data_only_entry_t, 8);
MEM_ENTRY(defip_pair_128_hit_only_entry_t, 1);
MEM_ENTRY(defip_pair_128_only_entry_t, 48);
MEM_ENTRY(defip_tcam_entry_t, 18);
MEM_ENTRY(defip_x_entry_t, 30);
MEM_ENTRY(defip_y_entry_t, 30);
MEM_ENTRY(ecmp_entry_t, 2);
MEM_ENTRY(ecmp_count_entry_t, 25);
MEM_ENTRY(l3_entry_hit_only_entry_t, 2);
MEM_ENTRY(l3_entry_hit_only_x_entry_t, 2);
MEM_ENTRY(l3_entry_hit_only_y_entry_t, 2);
MEM_ENTRY(l3_entry_ipv4_multicast_entry_t, 23);
MEM_ENTRY(l3_entry_ipv4_multicast_scratch_entry_t, 22);
MEM_ENTRY(l3_entry_ipv4_multicast_x_entry_t, 22);
MEM_ENTRY(l3_entry_ipv4_multicast_y_entry_t, 22);
MEM_ENTRY(l3_entry_ipv4_unicast_entry_t, 15);
MEM_ENTRY(l3_entry_ipv4_unicast_scratch_entry_t, 15);
MEM_ENTRY(l3_entry_ipv4_unicast_x_entry_t, 11);
MEM_ENTRY(l3_entry_ipv4_unicast_y_entry_t, 11);
MEM_ENTRY(l3_entry_ipv6_multicast_entry_t, 58);
MEM_ENTRY(l3_entry_ipv6_multicast_scratch_entry_t, 58);
MEM_ENTRY(l3_entry_ipv6_multicast_x_entry_t, 44);
MEM_ENTRY(l3_entry_ipv6_multicast_y_entry_t, 44);
MEM_ENTRY(l3_entry_ipv6_unicast_entry_t, 29);
MEM_ENTRY(l3_entry_ipv6_unicast_scratch_entry_t, 29);
MEM_ENTRY(l3_entry_ipv6_unicast_x_entry_t, 22);
MEM_ENTRY(l3_entry_ipv6_unicast_y_entry_t, 22);
MEM_ENTRY(l3_entry_only_entry_t, 15);
MEM_ENTRY(l3_entry_v4_entry_t, 13);
MEM_ENTRY(l3_entry_v6_entry_t, 25);
MEM_ENTRY(l3_entry_valid_only_entry_t, 2);
MEM_ENTRY(iif_entry_t, 8);
MEM_ENTRY(intf_entry_t, 8);
MEM_ENTRY(ipmc_entry_t, 20);
MEM_ENTRY(ipmc_1_entry_t, 3);
MEM_ENTRY(ipmc_remap_entry_t, 2);
MEM_ENTRY(l3_la_entry_t, 4);
MEM_ENTRY(lpm_hitbit_entry_t, 5);
MEM_ENTRY(l3_mb_entry_t, 4);
MEM_ENTRY(mtu_values_entry_t, 2);
MEM_ENTRY(l3_n0_entry_t, 28);
MEM_ENTRY(l3_n1_entry_t, 8);
MEM_ENTRY(l3_n2_entry_t, 4);
MEM_ENTRY(l3_ng_entry_t, 3);
MEM_ENTRY(l3_nm_entry_t, 4);
MEM_ENTRY(l3_np_entry_t, 8);
MEM_ENTRY(tunnel_entry_t, 41);
MEM_ENTRY(tunnel_data_entry_t, 6);
MEM_ENTRY(tunnel_tcam_entry_t, 13);
MEM_ENTRY(l4_bk_entry_t, 7);
MEM_ENTRY(l4_bp_entry_t, 6);
MEM_ENTRY(l4_fl_entry_t, 4);
MEM_ENTRY(l4_fs_entry_t, 4);
MEM_ENTRY(l4_la_entry_t, 4);
MEM_ENTRY(l4_mb_entry_t, 4);
MEM_ENTRY(l4_n0_entry_t, 28);
MEM_ENTRY(l4_n1_entry_t, 8);
MEM_ENTRY(l4_n2_entry_t, 4);
MEM_ENTRY(l4_ng_entry_t, 3);
MEM_ENTRY(l4_nm_entry_t, 4);
MEM_ENTRY(l4_np_entry_t, 8);
MEM_ENTRY(l5_bk_entry_t, 7);
MEM_ENTRY(l5_bp_entry_t, 6);
MEM_ENTRY(l5_fl_entry_t, 4);
MEM_ENTRY(l5_fs_entry_t, 4);
MEM_ENTRY(l5_mb_entry_t, 4);
MEM_ENTRY(l5_n0_entry_t, 28);
MEM_ENTRY(l5_n1_entry_t, 8);
MEM_ENTRY(l5_n2_entry_t, 3);
MEM_ENTRY(l5_ng_entry_t, 2);
MEM_ENTRY(l5_nm_entry_t, 3);
MEM_ENTRY(l5_np_entry_t, 8);
MEM_ENTRY(l6_bk_entry_t, 6);
MEM_ENTRY(l6_bp_entry_t, 5);
MEM_ENTRY(l6_fl_entry_t, 4);
MEM_ENTRY(l6_fs_entry_t, 4);
MEM_ENTRY(l6_mb_entry_t, 4);
MEM_ENTRY(l6_n0_entry_t, 26);
MEM_ENTRY(l6_n1_entry_t, 7);
MEM_ENTRY(l6_n2_entry_t, 2);
MEM_ENTRY(l6_ng_entry_t, 2);
MEM_ENTRY(l6_nm_entry_t, 2);
MEM_ENTRY(l6_np_entry_t, 8);
MEM_ENTRY(l7_bk_entry_t, 6);
MEM_ENTRY(l7_bp_entry_t, 5);
MEM_ENTRY(l7_n0_entry_t, 26);
MEM_ENTRY(l7_n1_entry_t, 7);
MEM_ENTRY(l7_n2_entry_t, 2);
MEM_ENTRY(l7_ng_entry_t, 2);
MEM_ENTRY(l7_nm_entry_t, 2);
MEM_ENTRY(l7_np_entry_t, 8);
MEM_ENTRY(last_sent_entry_t, 2);
MEM_ENTRY(leafnode_to_queue_entry_t, 3);
MEM_ENTRY(lf_qd_entry_t, 6);
MEM_ENTRY(lf_qp_entry_t, 4);
MEM_ENTRY(link_status_entry_t, 9);
MEM_ENTRY(lla_trans_entry_t, 2);
MEM_ENTRY(lls_l0_child_state1_entry_t, 2);
MEM_ENTRY(lls_l0_child_weight_cfg_cnt_entry_t, 5);
MEM_ENTRY(lls_l0_config_entry_t, 3);
MEM_ENTRY(lls_l0_ef_next_entry_t, 2);
MEM_ENTRY(lls_l0_error_entry_t, 3);
MEM_ENTRY(lls_l0_heads_tails_entry_t, 12);
MEM_ENTRY(lls_l0_min_bucket_c_entry_t, 4);
MEM_ENTRY(lls_l0_min_config_c_entry_t, 5);
MEM_ENTRY(lls_l0_min_next_entry_t, 2);
MEM_ENTRY(lls_l0_parent_entry_t, 2);
MEM_ENTRY(lls_l0_parent_state_entry_t, 8);
MEM_ENTRY(lls_l0_shaper_bucket_c_entry_t, 4);
MEM_ENTRY(lls_l0_shaper_config_c_entry_t, 5);
MEM_ENTRY(lls_l0_werr_max_sc_entry_t, 5);
MEM_ENTRY(lls_l0_werr_next_entry_t, 2);
MEM_ENTRY(lls_l0_xoff_entry_t, 2);
MEM_ENTRY(lls_l1_child_state1_entry_t, 2);
MEM_ENTRY(lls_l1_child_weight_cfg_cnt_entry_t, 5);
MEM_ENTRY(lls_l1_config_entry_t, 3);
MEM_ENTRY(lls_l1_ef_next_entry_t, 2);
MEM_ENTRY(lls_l1_error_entry_t, 3);
MEM_ENTRY(lls_l1_heads_tails_entry_t, 14);
MEM_ENTRY(lls_l1_min_bucket_c_entry_t, 13);
MEM_ENTRY(lls_l1_min_config_c_entry_t, 16);
MEM_ENTRY(lls_l1_min_next_entry_t, 2);
MEM_ENTRY(lls_l1_parent_entry_t, 2);
MEM_ENTRY(lls_l1_parent_state_entry_t, 8);
MEM_ENTRY(lls_l1_shaper_bucket_c_entry_t, 13);
MEM_ENTRY(lls_l1_shaper_config_c_entry_t, 16);
MEM_ENTRY(lls_l1_werr_max_sc_entry_t, 5);
MEM_ENTRY(lls_l1_werr_next_entry_t, 2);
MEM_ENTRY(lls_l1_xoff_entry_t, 2);
MEM_ENTRY(lls_l2_act_min_entry_t, 3);
MEM_ENTRY(lls_l2_act_shaper_entry_t, 3);
MEM_ENTRY(lls_l2_act_xon_entry_t, 3);
MEM_ENTRY(lls_l2_child_state1_entry_t, 2);
MEM_ENTRY(lls_l2_child_weight_cfg_cnt_entry_t, 5);
MEM_ENTRY(lls_l2_empty_state_entry_t, 8);
MEM_ENTRY(lls_l2_error_entry_t, 3);
MEM_ENTRY(lls_l2_min_bucket_lower_c_entry_t, 13);
MEM_ENTRY(lls_l2_min_bucket_upper_c_entry_t, 13);
MEM_ENTRY(lls_l2_min_config_lower_c_entry_t, 16);
MEM_ENTRY(lls_l2_min_config_upper_c_entry_t, 16);
MEM_ENTRY(lls_l2_min_next_entry_t, 3);
MEM_ENTRY(lls_l2_parent_entry_t, 2);
MEM_ENTRY(lls_l2_shaper_bucket_lower_entry_t, 13);
MEM_ENTRY(lls_l2_shaper_bucket_upper_entry_t, 13);
MEM_ENTRY(lls_l2_shaper_config_lower_entry_t, 16);
MEM_ENTRY(lls_l2_shaper_config_upper_entry_t, 16);
MEM_ENTRY(lls_l2_werr_next_entry_t, 3);
MEM_ENTRY(lls_l2_xoff_entry_t, 8);
MEM_ENTRY(lls_port_config_entry_t, 3);
MEM_ENTRY(lls_port_error_entry_t, 2);
MEM_ENTRY(lls_port_heads_entry_t, 5);
MEM_ENTRY(lls_port_parent_state_entry_t, 6);
MEM_ENTRY(lls_port_shaper_bucket_c_entry_t, 3);
MEM_ENTRY(lls_port_shaper_config_c_entry_t, 5);
MEM_ENTRY(lls_port_tails_entry_t, 4);
MEM_ENTRY(lls_port_tdm_entry_t, 3);
MEM_ENTRY(lls_port_werr_max_sc_entry_t, 5);
MEM_ENTRY(lls_port_xoff_entry_t, 2);
MEM_ENTRY(lmep_entry_t, 64);
MEM_ENTRY(lmep_1_entry_t, 7);
MEM_ENTRY(local_sw_disable_default_pbm_entry_t, 9);
MEM_ENTRY(local_sw_disable_default_pbm_mirr_entry_t, 9);
MEM_ENTRY(lport_tab_entry_t, 45);
MEM_ENTRY(mac_block_entry_t, 9);
MEM_ENTRY(mac_limit_port_map_table_entry_t, 1);
MEM_ENTRY(mac_limit_trunk_map_table_entry_t, 1);
MEM_ENTRY(maid_reduction_entry_t, 5);
MEM_ENTRY(ma_index_entry_t, 4);
MEM_ENTRY(ma_state_entry_t, 12);
MEM_ENTRY(mcu_channel3_data_entry_t, 80);
MEM_ENTRY(mem_egr_modmap_entry_t, 2);
MEM_ENTRY(mem_ingbuf_entry_t, 9);
MEM_ENTRY(mem_ing_modmap_entry_t, 8);
MEM_ENTRY(mem_ing_srcmodblk_entry_t, 2);
MEM_ENTRY(mem_ipmc_entry_t, 2);
MEM_ENTRY(mem_lla_entry_t, 4);
MEM_ENTRY(mem_mc_entry_t, 3);
MEM_ENTRY(mem_pp_entry_t, 85);
MEM_ENTRY(mem_trunk_port_pool_entry_t, 1);
MEM_ENTRY(mem_uc_entry_t, 2);
MEM_ENTRY(mem_vid_entry_t, 2);
MEM_ENTRY(mem_xq_entry_t, 8);
MEM_ENTRY(mem_xq_ptrs_entry_t, 4);
MEM_ENTRY(mirror_control_entry_t, 3);
MEM_ENTRY(mmu_aging_ctr_entry_t, 7);
MEM_ENTRY(mmu_aging_ctr_ext_entry_t, 13);
MEM_ENTRY(mmu_aging_ctr_int_entry_t, 7);
MEM_ENTRY(mmu_aging_exp_entry_t, 3);
MEM_ENTRY(mmu_aging_exp_ext_entry_t, 9);
MEM_ENTRY(mmu_aging_exp_int_entry_t, 3);
MEM_ENTRY(mmu_aging_lmt_ext_entry_t, 7);
MEM_ENTRY(mmu_aging_lmt_int_entry_t, 7);
MEM_ENTRY(mmu_arb_tdm_table_entry_t, 1);
MEM_ENTRY(mmu_cbpcellheader_entry_t, 5);
MEM_ENTRY(mmu_cbpdata0_entry_t, 16);
MEM_ENTRY(mmu_cbpdata1_entry_t, 16);
MEM_ENTRY(mmu_cbpdata2_entry_t, 16);
MEM_ENTRY(mmu_cbpdata3_entry_t, 16);
MEM_ENTRY(mmu_cbpdata4_entry_t, 16);
MEM_ENTRY(mmu_cbpdata5_entry_t, 16);
MEM_ENTRY(mmu_cbpdata6_entry_t, 16);
MEM_ENTRY(mmu_cbpdata7_entry_t, 16);
MEM_ENTRY(mmu_cbpdata8_entry_t, 8);
MEM_ENTRY(mmu_cbpdata9_entry_t, 8);
MEM_ENTRY(mmu_cbpdata10_entry_t, 8);
MEM_ENTRY(mmu_cbpdata11_entry_t, 8);
MEM_ENTRY(mmu_cbpdata12_entry_t, 8);
MEM_ENTRY(mmu_cbpdata13_entry_t, 8);
MEM_ENTRY(mmu_cbpdata14_entry_t, 8);
MEM_ENTRY(mmu_cbpdata15_entry_t, 8);
MEM_ENTRY(mmu_cbpdata16_entry_t, 8);
MEM_ENTRY(mmu_cbpdata17_entry_t, 8);
MEM_ENTRY(mmu_cbpdata18_entry_t, 8);
MEM_ENTRY(mmu_cbpdata19_entry_t, 8);
MEM_ENTRY(mmu_cbpdata20_entry_t, 8);
MEM_ENTRY(mmu_cbpdata21_entry_t, 8);
MEM_ENTRY(mmu_cbpdata22_entry_t, 8);
MEM_ENTRY(mmu_cbpdata23_entry_t, 8);
MEM_ENTRY(mmu_cbpdata24_entry_t, 8);
MEM_ENTRY(mmu_cbpdata25_entry_t, 8);
MEM_ENTRY(mmu_cbpdata26_entry_t, 8);
MEM_ENTRY(mmu_cbpdata27_entry_t, 8);
MEM_ENTRY(mmu_cbpdata28_entry_t, 8);
MEM_ENTRY(mmu_cbpdata29_entry_t, 8);
MEM_ENTRY(mmu_cbpdata30_entry_t, 8);
MEM_ENTRY(mmu_cbpdata31_entry_t, 8);
MEM_ENTRY(mmu_cbpdata32_entry_t, 8);
MEM_ENTRY(mmu_cbpdata33_entry_t, 8);
MEM_ENTRY(mmu_cbpdata34_entry_t, 8);
MEM_ENTRY(mmu_cbpdata35_entry_t, 8);
MEM_ENTRY(mmu_cbpdata36_entry_t, 8);
MEM_ENTRY(mmu_cbpdata37_entry_t, 8);
MEM_ENTRY(mmu_cbpdata38_entry_t, 8);
MEM_ENTRY(mmu_cbpdata39_entry_t, 8);
MEM_ENTRY(mmu_cbpdata40_entry_t, 8);
MEM_ENTRY(mmu_cbpdata41_entry_t, 8);
MEM_ENTRY(mmu_cbpdata42_entry_t, 8);
MEM_ENTRY(mmu_cbpdata43_entry_t, 8);
MEM_ENTRY(mmu_cbpdata44_entry_t, 8);
MEM_ENTRY(mmu_cbpdata45_entry_t, 8);
MEM_ENTRY(mmu_cbpdata46_entry_t, 8);
MEM_ENTRY(mmu_cbpdata47_entry_t, 8);
MEM_ENTRY(mmu_cbpdata48_entry_t, 8);
MEM_ENTRY(mmu_cbpdata49_entry_t, 8);
MEM_ENTRY(mmu_cbpdata50_entry_t, 8);
MEM_ENTRY(mmu_cbpdata51_entry_t, 8);
MEM_ENTRY(mmu_cbpdata52_entry_t, 8);
MEM_ENTRY(mmu_cbpdata53_entry_t, 8);
MEM_ENTRY(mmu_cbpdata54_entry_t, 8);
MEM_ENTRY(mmu_cbpdata55_entry_t, 8);
MEM_ENTRY(mmu_cbpdata56_entry_t, 8);
MEM_ENTRY(mmu_cbpdata57_entry_t, 8);
MEM_ENTRY(mmu_cbpdata58_entry_t, 8);
MEM_ENTRY(mmu_cbpdata59_entry_t, 8);
MEM_ENTRY(mmu_cbpdata60_entry_t, 8);
MEM_ENTRY(mmu_cbpdata61_entry_t, 8);
MEM_ENTRY(mmu_cbpdata62_entry_t, 8);
MEM_ENTRY(mmu_cbpdata63_entry_t, 8);
MEM_ENTRY(mmu_cbpdata64_entry_t, 8);
MEM_ENTRY(mmu_cbpdata65_entry_t, 8);
MEM_ENTRY(mmu_cbpdata66_entry_t, 8);
MEM_ENTRY(mmu_cbpdata67_entry_t, 8);
MEM_ENTRY(mmu_cbpdata68_entry_t, 8);
MEM_ENTRY(mmu_cbpdata69_entry_t, 8);
MEM_ENTRY(mmu_cbpdata70_entry_t, 8);
MEM_ENTRY(mmu_cbpdata71_entry_t, 8);
MEM_ENTRY(mmu_cbpdata72_entry_t, 8);
MEM_ENTRY(mmu_cbpdata73_entry_t, 8);
MEM_ENTRY(mmu_cbpdata74_entry_t, 8);
MEM_ENTRY(mmu_cbpdata75_entry_t, 8);
MEM_ENTRY(mmu_cbpdata76_entry_t, 8);
MEM_ENTRY(mmu_cbpdata77_entry_t, 8);
MEM_ENTRY(mmu_cbpdata78_entry_t, 8);
MEM_ENTRY(mmu_cbpdata79_entry_t, 8);
MEM_ENTRY(mmu_cbpdata80_entry_t, 8);
MEM_ENTRY(mmu_cbpdata81_entry_t, 8);
MEM_ENTRY(mmu_cbpdata82_entry_t, 8);
MEM_ENTRY(mmu_cbpdata83_entry_t, 8);
MEM_ENTRY(mmu_cbpdata84_entry_t, 8);
MEM_ENTRY(mmu_cbpdata85_entry_t, 8);
MEM_ENTRY(mmu_cbpdata86_entry_t, 8);
MEM_ENTRY(mmu_cbpdata87_entry_t, 8);
MEM_ENTRY(mmu_cbpdata88_entry_t, 8);
MEM_ENTRY(mmu_cbpdata89_entry_t, 8);
MEM_ENTRY(mmu_cbpdata90_entry_t, 8);
MEM_ENTRY(mmu_cbpdata91_entry_t, 8);
MEM_ENTRY(mmu_cbpdata92_entry_t, 8);
MEM_ENTRY(mmu_cbpdata93_entry_t, 8);
MEM_ENTRY(mmu_cbpdata94_entry_t, 8);
MEM_ENTRY(mmu_cbpdata95_entry_t, 8);
MEM_ENTRY(mmu_cbpdata96_entry_t, 8);
MEM_ENTRY(mmu_cbpdata97_entry_t, 8);
MEM_ENTRY(mmu_cbpdata98_entry_t, 8);
MEM_ENTRY(mmu_cbpdata99_entry_t, 8);
MEM_ENTRY(mmu_cbpdata100_entry_t, 8);
MEM_ENTRY(mmu_cbpdata101_entry_t, 8);
MEM_ENTRY(mmu_cbpdata102_entry_t, 8);
MEM_ENTRY(mmu_cbpdata103_entry_t, 8);
MEM_ENTRY(mmu_cbpi_0_entry_t, 16);
MEM_ENTRY(mmu_cbpi_1_entry_t, 16);
MEM_ENTRY(mmu_cbpi_2_entry_t, 16);
MEM_ENTRY(mmu_cbpi_3_entry_t, 16);
MEM_ENTRY(mmu_cbpi_4_entry_t, 16);
MEM_ENTRY(mmu_cbpi_5_entry_t, 16);
MEM_ENTRY(mmu_cbpi_6_entry_t, 16);
MEM_ENTRY(mmu_cbpi_7_entry_t, 16);
MEM_ENTRY(mmu_cbpi_8_entry_t, 16);
MEM_ENTRY(mmu_cbpi_9_entry_t, 16);
MEM_ENTRY(mmu_cbpi_10_entry_t, 16);
MEM_ENTRY(mmu_cbpi_11_entry_t, 16);
MEM_ENTRY(mmu_cbppktheader0_entry_t, 15);
MEM_ENTRY(mmu_cbppktheader1_entry_t, 15);
MEM_ENTRY(mmu_cbppktheader2_entry_t, 2);
MEM_ENTRY(mmu_cbppktheader0_mem0_entry_t, 12);
MEM_ENTRY(mmu_cbppktheader0_mem1_entry_t, 12);
MEM_ENTRY(mmu_cbppktheader0_mem2_entry_t, 12);
MEM_ENTRY(mmu_cbppktheader0_mem3_entry_t, 11);
MEM_ENTRY(mmu_cbppktheader1_mem0_entry_t, 8);
MEM_ENTRY(mmu_cbppktheader1_mem1_entry_t, 8);
MEM_ENTRY(mmu_cbppktheader1_mem2_entry_t, 8);
MEM_ENTRY(mmu_cbppktheadercpu_entry_t, 8);
MEM_ENTRY(mmu_cbppktheader_ext_entry_t, 2);
MEM_ENTRY(mmu_cbppktlength_entry_t, 4);
MEM_ENTRY(mmu_ccp_entry_t, 1);
MEM_ENTRY(mmu_ccpe_mem_entry_t, 7);
MEM_ENTRY(mmu_ccpi_mem_entry_t, 7);
MEM_ENTRY(mmu_ccptr_entry_t, 2);
MEM_ENTRY(mmu_ccp_mem_entry_t, 3);
MEM_ENTRY(mmu_ccp_release_fifo_entry_t, 10);
MEM_ENTRY(mmu_cellchk_entry_t, 2);
MEM_ENTRY(mmu_cellchk0_entry_t, 2);
MEM_ENTRY(mmu_cellchk1_entry_t, 2);
MEM_ENTRY(mmu_cellchk2_entry_t, 2);
MEM_ENTRY(mmu_cellchk3_entry_t, 2);
MEM_ENTRY(mmu_celllink_entry_t, 3);
MEM_ENTRY(mmu_celllinke_entry_t, 4);
MEM_ENTRY(mmu_celllinki_entry_t, 3);
MEM_ENTRY(mmu_cellptrswap_cg0_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg0_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg0_ch1_hi_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg0_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg1_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg1_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_cg1_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_ch1_hi_entry_t, 16);
MEM_ENTRY(mmu_cellptrswap_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_cfap_entry_t, 2);
MEM_ENTRY(mmu_cfape_bitmap_entry_t, 5);
MEM_ENTRY(mmu_cfape_stack_entry_t, 3);
MEM_ENTRY(mmu_cfapi_bitmap_entry_t, 5);
MEM_ENTRY(mmu_cfapi_stack_entry_t, 2);
MEM_ENTRY(mmu_cfap_bank0_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank1_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank2_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank3_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank4_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank5_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank6_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank7_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank8_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank9_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank10_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank11_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank12_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank13_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank14_entry_t, 4);
MEM_ENTRY(mmu_cfap_bank15_entry_t, 4);
MEM_ENTRY(mmu_cfap_mem_entry_t, 6);
MEM_ENTRY(mmu_chfc_sysport_mapping_entry_t, 1);
MEM_ENTRY(mmu_cpqlink_entry_t, 3);
MEM_ENTRY(mmu_ctr_color_drop_mem_entry_t, 5);
MEM_ENTRY(mmu_ctr_mc_drop_mem_entry_t, 9);
MEM_ENTRY(mmu_ctr_uc_drop_mem_entry_t, 9);
MEM_ENTRY(mmu_deq_aging_mask_lookup_table_mem_entry_t, 9);
MEM_ENTRY(mmu_enq_cbp_32b_wr_store_0_entry_t, 11);
MEM_ENTRY(mmu_enq_cbp_32b_wr_store_1_entry_t, 12);
MEM_ENTRY(mmu_enq_cbp_32b_wr_store_2_entry_t, 12);
MEM_ENTRY(mmu_enq_fap_bitmap_entry_t, 5);
MEM_ENTRY(mmu_enq_fap_stack_entry_t, 2);
MEM_ENTRY(mmu_enq_rqe_wr_complete_0_entry_t, 9);
MEM_ENTRY(mmu_enq_rqe_wr_complete_1_entry_t, 9);
MEM_ENTRY(mmu_enq_rqe_wr_complete_2_entry_t, 10);
MEM_ENTRY(mmu_ext_mc_group_map_entry_t, 3);
MEM_ENTRY(mmu_ext_mc_queue_list0_entry_t, 8);
MEM_ENTRY(mmu_ext_mc_queue_list1_entry_t, 8);
MEM_ENTRY(mmu_ext_mc_queue_list4_entry_t, 5);
MEM_ENTRY(mmu_firstcellptr_cg0_entry_t, 3);
MEM_ENTRY(mmu_firstcellptr_cg1_entry_t, 3);
MEM_ENTRY(mmu_ibpstatus_entry_t, 1);
MEM_ENTRY(mmu_ibs_entry_t, 1);
MEM_ENTRY(mmu_ibs_cg0_ch0_entry_t, 1);
MEM_ENTRY(mmu_ibs_cg0_ch1_entry_t, 1);
MEM_ENTRY(mmu_ibs_cg1_ch0_entry_t, 1);
MEM_ENTRY(mmu_ibs_cg1_ch1_entry_t, 1);
MEM_ENTRY(mmu_ingpktcelllimitibp_entry_t, 1);
MEM_ENTRY(mmu_ingpktcelluse_entry_t, 3);
MEM_ENTRY(mmu_intfi_base_tbl_entry_t, 3);
MEM_ENTRY(mmu_intfi_debug_mem_entry_t, 4);
MEM_ENTRY(mmu_intfi_fc_state_tbl_entry_t, 1);
MEM_ENTRY(mmu_intfi_map_tbl_entry_t, 3);
MEM_ENTRY(mmu_intfi_xlate_tbl_entry_t, 1);
MEM_ENTRY(mmu_intfo_tc2pri_mapping_entry_t, 1);
MEM_ENTRY(mmu_ipmcbitmap_cg0_entry_t, 9);
MEM_ENTRY(mmu_ipmcbitmap_cg1_entry_t, 9);
MEM_ENTRY(mmu_ipmc_group_tbl0_entry_t, 15);
MEM_ENTRY(mmu_ipmc_group_tbl1_entry_t, 15);
MEM_ENTRY(mmu_ipmc_group_tbl2_entry_t, 15);
MEM_ENTRY(mmu_ipmc_group_tbl3_entry_t, 15);
MEM_ENTRY(mmu_ipmc_group_tbl4_entry_t, 15);
MEM_ENTRY(mmu_ipmc_group_tbl5_entry_t, 11);
MEM_ENTRY(mmu_ipmc_group_tbl6_entry_t, 11);
MEM_ENTRY(mmu_ipmc_group_tbl7_entry_t, 11);
MEM_ENTRY(mmu_ipmc_group_tbl8_entry_t, 9);
MEM_ENTRY(mmu_ipmc_group_tbl9_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl10_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl11_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl12_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl13_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl14_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl15_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl16_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl17_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl18_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl19_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl20_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl21_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl22_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl23_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl24_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl25_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl26_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl27_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl28_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl29_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl30_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl31_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl32_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl33_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl34_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl35_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl36_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl37_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl38_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl39_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl40_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl41_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl42_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl43_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl44_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl45_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl46_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl47_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl48_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl49_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl50_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl51_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl52_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl53_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl54_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl55_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl56_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl57_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl58_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl59_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl60_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl61_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl62_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl63_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl64_entry_t, 2);
MEM_ENTRY(mmu_ipmc_group_tbl65_entry_t, 2);
MEM_ENTRY(mmu_ipmc_index_entry_t, 11);
MEM_ENTRY(mmu_ipmc_ptr_entry_t, 20);
MEM_ENTRY(mmu_ipmc_rep_10g_memory_entry_t, 2);
MEM_ENTRY(mmu_ipmc_vlan_tbl_entry_t, 12);
MEM_ENTRY(mmu_ipmc_vlan_tbl_mem0_entry_t, 6);
MEM_ENTRY(mmu_ipmc_vlan_tbl_mem1_entry_t, 6);
MEM_ENTRY(mmu_ite_ctrl_0_entry_t, 12);
MEM_ENTRY(mmu_ite_ctrl_1_entry_t, 1);
MEM_ENTRY(mmu_ite_packet_ptr_store_entry_t, 5);
MEM_ENTRY(mmu_ite_qmgr_fll_entry_t, 2);
MEM_ENTRY(mmu_ite_qmgr_qll_entry_t, 2);
MEM_ENTRY(mmu_ite_work_queue_0_entry_t, 5);
MEM_ENTRY(mmu_ite_work_queue_1_entry_t, 5);
MEM_ENTRY(mmu_ite_work_queue_2_entry_t, 5);
MEM_ENTRY(mmu_max_bucket_gport_entry_t, 8);
MEM_ENTRY(mmu_mc_fifo1_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo2_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo3_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo4_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo5_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo6_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo7_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo8_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo9_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo10_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo11_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo12_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo13_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo14_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo15_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo16_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo17_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo18_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo19_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo20_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo21_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo22_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo23_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo24_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo25_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo26_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo27_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo28_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo29_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo30_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo31_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo32_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo33_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo34_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo35_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo36_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo37_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo38_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo39_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo40_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo41_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo42_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo43_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo44_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo45_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo46_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo47_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo48_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo49_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo50_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo51_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo52_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo53_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo54_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo55_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo56_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo57_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo58_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo59_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo60_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo61_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo62_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo63_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo64_entry_t, 6);
MEM_ENTRY(mmu_mc_fifo65_entry_t, 6);
MEM_ENTRY(mmu_memories1_aging_ctr_entry_t, 3);
MEM_ENTRY(mmu_memories1_aging_exp_entry_t, 1);
MEM_ENTRY(mmu_memories1_e2ehol_bm_0_entry_t, 8);
MEM_ENTRY(mmu_memories1_e2ehol_bm_1_entry_t, 8);
MEM_ENTRY(mmu_memories1_e2ehol_bm_2_entry_t, 8);
MEM_ENTRY(mmu_memories1_ipmcrep_entry_t, 1);
MEM_ENTRY(mmu_memories1_ipmc_group_tbl_entry_t, 17);
MEM_ENTRY(mmu_memories1_ipmc_vlan_tbl_entry_t, 11);
MEM_ENTRY(mmu_memories1_mstp_tbl_entry_t, 1);
MEM_ENTRY(mmu_memories1_st_port_tbl_entry_t, 2);
MEM_ENTRY(mmu_memories2_egr_trunk_map_entry_t, 4);
MEM_ENTRY(mmu_memories2_src_trunk_map_entry_t, 1);
MEM_ENTRY(mmu_min_bucket_gport_entry_t, 8);
MEM_ENTRY(mmu_ovq_bank0_mem0_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank0_mem1_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank0_mem2_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank0_mem3_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank1_mem0_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank1_mem1_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank1_mem2_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank1_mem3_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank2_mem0_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank2_mem1_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank2_mem2_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank2_mem3_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank3_mem0_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank3_mem1_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank3_mem2_entry_t, 7);
MEM_ENTRY(mmu_ovq_bank3_mem3_entry_t, 7);
MEM_ENTRY(mmu_ovq_distributor_mem0_entry_t, 8);
MEM_ENTRY(mmu_ovq_distributor_mem1_entry_t, 8);
MEM_ENTRY(mmu_ovq_distributor_mem2_entry_t, 8);
MEM_ENTRY(mmu_ovq_distributor_mem3_entry_t, 8);
MEM_ENTRY(mmu_pbm_cos_ccptr_status_cg0_entry_t, 10);
MEM_ENTRY(mmu_pbm_cos_ccptr_status_cg1_entry_t, 10);
MEM_ENTRY(mmu_pfap_mem_entry_t, 5);
MEM_ENTRY(mmu_pkthdr_entry_t, 5);
MEM_ENTRY(mmu_pktlink_entry_t, 3);
MEM_ENTRY(mmu_pktlink0_entry_t, 3);
MEM_ENTRY(mmu_pktlink1_entry_t, 3);
MEM_ENTRY(mmu_pktlink2_entry_t, 3);
MEM_ENTRY(mmu_pktlink3_entry_t, 3);
MEM_ENTRY(mmu_pktlink4_entry_t, 3);
MEM_ENTRY(mmu_pktlink5_entry_t, 3);
MEM_ENTRY(mmu_pktlink6_entry_t, 3);
MEM_ENTRY(mmu_pktlink7_entry_t, 3);
MEM_ENTRY(mmu_pktlink8_entry_t, 3);
MEM_ENTRY(mmu_pktlink9_entry_t, 3);
MEM_ENTRY(mmu_pktlink10_entry_t, 3);
MEM_ENTRY(mmu_pktlink11_entry_t, 3);
MEM_ENTRY(mmu_pktlink12_entry_t, 3);
MEM_ENTRY(mmu_pktlink13_entry_t, 3);
MEM_ENTRY(mmu_pktlink14_entry_t, 3);
MEM_ENTRY(mmu_pktlink15_entry_t, 3);
MEM_ENTRY(mmu_pktlink16_entry_t, 3);
MEM_ENTRY(mmu_pktlink17_entry_t, 3);
MEM_ENTRY(mmu_pktlink18_entry_t, 3);
MEM_ENTRY(mmu_pktlink19_entry_t, 3);
MEM_ENTRY(mmu_pktlink20_entry_t, 3);
MEM_ENTRY(mmu_pktlink21_entry_t, 3);
MEM_ENTRY(mmu_pktlink22_entry_t, 3);
MEM_ENTRY(mmu_pktlink23_entry_t, 3);
MEM_ENTRY(mmu_pktlink24_entry_t, 3);
MEM_ENTRY(mmu_pktlink25_entry_t, 3);
MEM_ENTRY(mmu_pktlink26_entry_t, 3);
MEM_ENTRY(mmu_pktlink27_entry_t, 3);
MEM_ENTRY(mmu_pktlink28_entry_t, 3);
MEM_ENTRY(mmu_pktlink29_entry_t, 3);
MEM_ENTRY(mmu_pktlink30_entry_t, 3);
MEM_ENTRY(mmu_pktlink31_entry_t, 3);
MEM_ENTRY(mmu_pktlink32_entry_t, 3);
MEM_ENTRY(mmu_pktlink33_entry_t, 3);
MEM_ENTRY(mmu_pktlink34_entry_t, 3);
MEM_ENTRY(mmu_pktlink35_entry_t, 3);
MEM_ENTRY(mmu_pktlink36_entry_t, 3);
MEM_ENTRY(mmu_pktlink37_entry_t, 3);
MEM_ENTRY(mmu_pktlink38_entry_t, 3);
MEM_ENTRY(mmu_pktlink39_entry_t, 3);
MEM_ENTRY(mmu_pktlink40_entry_t, 3);
MEM_ENTRY(mmu_pktlink41_entry_t, 3);
MEM_ENTRY(mmu_pktlink42_entry_t, 3);
MEM_ENTRY(mmu_pktlink43_entry_t, 3);
MEM_ENTRY(mmu_pktlink44_entry_t, 3);
MEM_ENTRY(mmu_pktlink45_entry_t, 3);
MEM_ENTRY(mmu_pktlink46_entry_t, 3);
MEM_ENTRY(mmu_pktlink47_entry_t, 3);
MEM_ENTRY(mmu_pktlink48_entry_t, 3);
MEM_ENTRY(mmu_pktlink49_entry_t, 3);
MEM_ENTRY(mmu_pktlink50_entry_t, 3);
MEM_ENTRY(mmu_pktlink51_entry_t, 3);
MEM_ENTRY(mmu_pktlink52_entry_t, 3);
MEM_ENTRY(mmu_pktlink53_entry_t, 3);
MEM_ENTRY(mmu_pktlink54_entry_t, 5);
MEM_ENTRY(mmu_pqe_mem_entry_t, 6);
MEM_ENTRY(mmu_pqe_mem0_entry_t, 6);
MEM_ENTRY(mmu_pqe_mem1_entry_t, 6);
MEM_ENTRY(mmu_ptrcache_cg0_ch0_entry_t, 9);
MEM_ENTRY(mmu_ptrcache_cg0_ch1_entry_t, 9);
MEM_ENTRY(mmu_ptrcache_cg1_ch0_entry_t, 9);
MEM_ENTRY(mmu_ptrcache_cg1_ch1_entry_t, 9);
MEM_ENTRY(mmu_ptrcache_ch0_entry_t, 9);
MEM_ENTRY(mmu_ptrcache_ch1_entry_t, 9);
MEM_ENTRY(mmu_qcn_cnm_counter_entry_t, 3);
MEM_ENTRY(mmu_qcn_cnm_queue0_entry_t, 10);
MEM_ENTRY(mmu_qcn_cnm_queue1_entry_t, 10);
MEM_ENTRY(mmu_qcn_cpqcfg_entry_t, 3);
MEM_ENTRY(mmu_qcn_cpqst_qlen_entry_t, 3);
MEM_ENTRY(mmu_qcn_cpqst_tssls_entry_t, 3);
MEM_ENTRY(mmu_qcn_enable_entry_t, 3);
MEM_ENTRY(mmu_qcn_qfbtb_entry_t, 1);
MEM_ENTRY(mmu_qcn_sitb_entry_t, 1);
MEM_ENTRY(mmu_qstruct_qblock_bm_0_entry_t, 5);
MEM_ENTRY(mmu_qstruct_qblock_bm_1_entry_t, 5);
MEM_ENTRY(mmu_qstruct_qblock_bm_2_entry_t, 5);
MEM_ENTRY(mmu_qstruct_qblock_bm_3_entry_t, 5);
MEM_ENTRY(mmu_qstruct_qblock_bm_fifo_0_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_bm_fifo_1_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_bm_fifo_2_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_bm_fifo_3_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_0_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_1_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_2_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_3_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_4_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_5_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_6_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qblock_next_7_entry_t, 3);
MEM_ENTRY(mmu_qstruct_qentry_lower_0_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_1_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_2_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_3_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_4_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_5_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_6_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_lower_7_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_0_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_1_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_2_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_3_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_4_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_5_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_6_entry_t, 7);
MEM_ENTRY(mmu_qstruct_qentry_upper_7_entry_t, 7);
MEM_ENTRY(mmu_rdeheader_mem0_entry_t, 11);
MEM_ENTRY(mmu_rdeheader_mem1_entry_t, 11);
MEM_ENTRY(mmu_rde_cospcp_mem_entry_t, 11);
MEM_ENTRY(mmu_rde_descp_mem_entry_t, 5);
MEM_ENTRY(mmu_rde_freelist_mem_entry_t, 2);
MEM_ENTRY(mmu_rde_pktlink_mem_entry_t, 2);
MEM_ENTRY(mmu_rde_prcp_mem_entry_t, 3);
MEM_ENTRY(mmu_rqe_qmgr_fll_entry_t, 2);
MEM_ENTRY(mmu_rqe_qmgr_qll_entry_t, 2);
MEM_ENTRY(mmu_rqe_queue_op_node_map_entry_t, 3);
MEM_ENTRY(mmu_rqe_work_queue_entry_t, 8);
MEM_ENTRY(mmu_thdo_config_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_config_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_config_ex_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_config_ex_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_config_sp_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_config_sp_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_ex_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_ex_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_sp_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_offset_sp_1_entry_t, 7);
MEM_ENTRY(mmu_thdo_opnconfig_cell_entry_t, 8);
MEM_ENTRY(mmu_thdo_opnconfig_qentry_entry_t, 8);
MEM_ENTRY(mmu_thdo_opncount_cell_entry_t, 3);
MEM_ENTRY(mmu_thdo_opnoffset_cell_entry_t, 7);
MEM_ENTRY(mmu_thdo_opnoffset_qentry_entry_t, 7);
MEM_ENTRY(mmu_thdo_opnstatus_cell_entry_t, 4);
MEM_ENTRY(mmu_thdo_opnstatus_qentry_entry_t, 4);
MEM_ENTRY(mmu_thdo_qconfig_cell_entry_t, 9);
MEM_ENTRY(mmu_thdo_qconfig_qentry_entry_t, 9);
MEM_ENTRY(mmu_thdo_qcount_cell_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qdrprst_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qdrprst_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qdrprst_ex_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qdrprst_ex_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qdrprst_sp_0_entry_t, 2);
MEM_ENTRY(mmu_thdo_qdrprst_sp_1_entry_t, 2);
MEM_ENTRY(mmu_thdo_qoffset_cell_entry_t, 9);
MEM_ENTRY(mmu_thdo_qoffset_qentry_entry_t, 9);
MEM_ENTRY(mmu_thdo_qredrst_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qredrst_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qredrst_ex_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qredrst_ex_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qredrst_sp_0_entry_t, 2);
MEM_ENTRY(mmu_thdo_qredrst_sp_1_entry_t, 2);
MEM_ENTRY(mmu_thdo_qreset_value_cell_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_qreset_value_qentry_0_entry_t, 7);
MEM_ENTRY(mmu_thdo_qstatus_cell_0_entry_t, 9);
MEM_ENTRY(mmu_thdo_qstatus_qentry_0_entry_t, 9);
MEM_ENTRY(mmu_thdo_qyelrst_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qyelrst_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qyelrst_ex_0_entry_t, 3);
MEM_ENTRY(mmu_thdo_qyelrst_ex_1_entry_t, 3);
MEM_ENTRY(mmu_thdo_qyelrst_sp_0_entry_t, 2);
MEM_ENTRY(mmu_thdo_qyelrst_sp_1_entry_t, 2);
MEM_ENTRY(mmu_toqrde_entry_t, 6);
MEM_ENTRY(mmu_toq_state_mem0_entry_t, 8);
MEM_ENTRY(mmu_toq_state_mem1_entry_t, 8);
MEM_ENTRY(mmu_ucq_rp_entry_t, 3);
MEM_ENTRY(mmu_ucq_wp_entry_t, 3);
MEM_ENTRY(mmu_wait_queue_bitmap_cg0_ch0_entry_t, 9);
MEM_ENTRY(mmu_wait_queue_bitmap_cg0_ch1_entry_t, 9);
MEM_ENTRY(mmu_wait_queue_bitmap_cg1_ch0_entry_t, 9);
MEM_ENTRY(mmu_wait_queue_bitmap_cg1_ch1_entry_t, 9);
MEM_ENTRY(mmu_wait_queue_cg0_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg0_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg0_ch1_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg0_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg1_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg1_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg1_ch1_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_cg1_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_ch0_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_ch0_lo_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_ch1_hi_entry_t, 16);
MEM_ENTRY(mmu_wait_queue_ch1_lo_entry_t, 16);
MEM_ENTRY(mmu_wamu_mem0_entry_t, 11);
MEM_ENTRY(mmu_wamu_mem1_entry_t, 11);
MEM_ENTRY(mmu_wamu_mem2_entry_t, 11);
MEM_ENTRY(mmu_wamu_mem3_entry_t, 12);
MEM_ENTRY(mmu_wred_cfg_cell_entry_t, 8);
MEM_ENTRY(mmu_wred_cfg_packet_entry_t, 7);
MEM_ENTRY(mmu_wred_drop_curve_profile_0_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_curve_profile_1_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_curve_profile_2_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_curve_profile_3_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_curve_profile_4_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_curve_profile_5_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_thd_uc_deq0_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_thd_uc_deq1_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_thd_uc_enq0_entry_t, 6);
MEM_ENTRY(mmu_wred_drop_thd_uc_enq1_entry_t, 6);
MEM_ENTRY(mmu_wred_opn_avg_qsize_buffer_entry_t, 5);
MEM_ENTRY(mmu_wred_opn_avg_qsize_qentry_entry_t, 5);
MEM_ENTRY(mmu_wred_opn_config_buffer_entry_t, 3);
MEM_ENTRY(mmu_wred_opn_config_qentry_entry_t, 3);
MEM_ENTRY(mmu_wred_opn_drop_thd_deq_entry_t, 7);
MEM_ENTRY(mmu_wred_opn_drop_thd_enq_entry_t, 7);
MEM_ENTRY(mmu_wred_port_cfg_cell_entry_t, 13);
MEM_ENTRY(mmu_wred_port_cfg_packet_entry_t, 7);
MEM_ENTRY(mmu_wred_port_thd_0_cell_entry_t, 10);
MEM_ENTRY(mmu_wred_port_thd_0_packet_entry_t, 8);
MEM_ENTRY(mmu_wred_port_thd_1_cell_entry_t, 10);
MEM_ENTRY(mmu_wred_port_thd_1_packet_entry_t, 8);
MEM_ENTRY(mmu_wred_queue_avg_qsize_buffer_entry_t, 5);
MEM_ENTRY(mmu_wred_queue_avg_qsize_qentry_entry_t, 5);
MEM_ENTRY(mmu_wred_queue_config_buffer_entry_t, 3);
MEM_ENTRY(mmu_wred_queue_config_qentry_entry_t, 3);
MEM_ENTRY(mmu_wred_queue_drop_thd_deq_entry_t, 7);
MEM_ENTRY(mmu_wred_queue_drop_thd_enq_0_entry_t, 7);
MEM_ENTRY(mmu_wred_queue_drop_thd_enq_1_entry_t, 7);
MEM_ENTRY(mmu_wred_queue_op_node_map_entry_t, 2);
MEM_ENTRY(mmu_wred_thd_0_cell_entry_t, 10);
MEM_ENTRY(mmu_wred_thd_0_packet_entry_t, 8);
MEM_ENTRY(mmu_wred_thd_1_cell_entry_t, 10);
MEM_ENTRY(mmu_wred_thd_1_packet_entry_t, 8);
MEM_ENTRY(mmu_xq0_entry_t, 21);
MEM_ENTRY(mmu_xq1_entry_t, 16);
MEM_ENTRY(mmu_xq2_entry_t, 16);
MEM_ENTRY(mmu_xq3_entry_t, 16);
MEM_ENTRY(mmu_xq4_entry_t, 16);
MEM_ENTRY(mmu_xq5_entry_t, 16);
MEM_ENTRY(mmu_xq6_entry_t, 16);
MEM_ENTRY(mmu_xq7_entry_t, 16);
MEM_ENTRY(mmu_xq8_entry_t, 16);
MEM_ENTRY(mmu_xq9_entry_t, 16);
MEM_ENTRY(mmu_xq10_entry_t, 16);
MEM_ENTRY(mmu_xq11_entry_t, 16);
MEM_ENTRY(mmu_xq12_entry_t, 16);
MEM_ENTRY(mmu_xq13_entry_t, 16);
MEM_ENTRY(mmu_xq14_entry_t, 7);
MEM_ENTRY(mmu_xq15_entry_t, 7);
MEM_ENTRY(mmu_xq16_entry_t, 7);
MEM_ENTRY(mmu_xq17_entry_t, 7);
MEM_ENTRY(mmu_xq18_entry_t, 7);
MEM_ENTRY(mmu_xq19_entry_t, 7);
MEM_ENTRY(mmu_xq20_entry_t, 7);
MEM_ENTRY(mmu_xq21_entry_t, 7);
MEM_ENTRY(mmu_xq22_entry_t, 7);
MEM_ENTRY(mmu_xq23_entry_t, 7);
MEM_ENTRY(mmu_xq24_entry_t, 11);
MEM_ENTRY(mmu_xq25_entry_t, 11);
MEM_ENTRY(mmu_xq26_entry_t, 11);
MEM_ENTRY(mmu_xq27_entry_t, 11);
MEM_ENTRY(mmu_xq28_entry_t, 15);
MEM_ENTRY(mmu_xq29_entry_t, 8);
MEM_ENTRY(mmu_xq30_entry_t, 3);
MEM_ENTRY(mmu_xq31_entry_t, 3);
MEM_ENTRY(mmu_xq32_entry_t, 3);
MEM_ENTRY(mmu_xq33_entry_t, 3);
MEM_ENTRY(mmu_xq34_entry_t, 3);
MEM_ENTRY(mmu_xq35_entry_t, 3);
MEM_ENTRY(mmu_xq36_entry_t, 3);
MEM_ENTRY(mmu_xq37_entry_t, 3);
MEM_ENTRY(mmu_xq38_entry_t, 3);
MEM_ENTRY(mmu_xq39_entry_t, 3);
MEM_ENTRY(mmu_xq40_entry_t, 3);
MEM_ENTRY(mmu_xq41_entry_t, 3);
MEM_ENTRY(mmu_xq42_entry_t, 3);
MEM_ENTRY(mmu_xq43_entry_t, 3);
MEM_ENTRY(mmu_xq44_entry_t, 3);
MEM_ENTRY(mmu_xq45_entry_t, 3);
MEM_ENTRY(mmu_xq46_entry_t, 3);
MEM_ENTRY(mmu_xq47_entry_t, 3);
MEM_ENTRY(mmu_xq48_entry_t, 3);
MEM_ENTRY(mmu_xq49_entry_t, 3);
MEM_ENTRY(mmu_xq50_entry_t, 3);
MEM_ENTRY(mmu_xq51_entry_t, 3);
MEM_ENTRY(mmu_xq52_entry_t, 3);
MEM_ENTRY(mmu_xq53_entry_t, 3);
MEM_ENTRY(mmu_xq54_entry_t, 2);
MEM_ENTRY(mmu_xq55_entry_t, 2);
MEM_ENTRY(modport_map_entry_t, 9);
MEM_ENTRY(modport_map_em_entry_t, 5);
MEM_ENTRY(modport_map_im_entry_t, 5);
MEM_ENTRY(modport_map_m0_entry_t, 2);
MEM_ENTRY(modport_map_m1_entry_t, 2);
MEM_ENTRY(modport_map_m2_entry_t, 2);
MEM_ENTRY(modport_map_m3_entry_t, 2);
MEM_ENTRY(modport_map_mirror_entry_t, 9);
MEM_ENTRY(modport_map_mirror_1_entry_t, 9);
MEM_ENTRY(modport_map_sw_entry_t, 9);
MEM_ENTRY(mpls_entry_entry_t, 16);
MEM_ENTRY(mpls_entry_scratch_entry_t, 12);
MEM_ENTRY(mpls_exp_entry_t, 1);
MEM_ENTRY(mpls_station_tcam_entry_t, 16);
MEM_ENTRY(multipass_loopback_bitmap_entry_t, 9);
MEM_ENTRY(my_station_entry_t, 8);
MEM_ENTRY(my_station_tcam_entry_t, 22);
MEM_ENTRY(my_station_tcam_data_only_entry_t, 2);
MEM_ENTRY(my_station_tcam_entry_only_entry_t, 21);
MEM_ENTRY(next_hop_ext_entry_t, 12);
MEM_ENTRY(next_hop_int_entry_t, 13);
MEM_ENTRY(nonucast_trunk_block_mask_entry_t, 9);
MEM_ENTRY(oam_lm_counters_entry_t, 5);
MEM_ENTRY(oam_opcode_control_profile_entry_t, 3);
MEM_ENTRY(outctrlbcastpkts_entry_t, 6);
MEM_ENTRY(outctrlbyt_entry_t, 6);
MEM_ENTRY(outctrlerrpkts_entry_t, 5);
MEM_ENTRY(outctrlmcastpkts_entry_t, 6);
MEM_ENTRY(outctrlucastpkts_entry_t, 6);
MEM_ENTRY(outunctrlbcastpkts_entry_t, 6);
MEM_ENTRY(outunctrlbyt_entry_t, 6);
MEM_ENTRY(outunctrlerrpkts_entry_t, 5);
MEM_ENTRY(outunctrlmcastpkts_entry_t, 6);
MEM_ENTRY(outunctrlucastpkts_entry_t, 6);
MEM_ENTRY(pbi_debug_table_entry_t, 25);
MEM_ENTRY(pfc_enq_src_port_lkup_entry_t, 3);
MEM_ENTRY(pfc_sp_pg_line_cnt_entry_t, 8);
MEM_ENTRY(phb2_cos_map_entry_t, 1);
MEM_ENTRY(port_bridge_bmap_entry_t, 9);
MEM_ENTRY(port_bridge_mirror_bmap_entry_t, 9);
MEM_ENTRY(port_cbl_table_entry_t, 1);
MEM_ENTRY(port_cbl_table_modbase_entry_t, 2);
MEM_ENTRY(port_cos_map_entry_t, 2);
MEM_ENTRY(port_lag_failover_set_entry_t, 16);
MEM_ENTRY(port_or_trunk_mac_action_entry_t, 1);
MEM_ENTRY(port_or_trunk_mac_count_entry_t, 2);
MEM_ENTRY(port_or_trunk_mac_limit_entry_t, 3);
MEM_ENTRY(port_tab_entry_t, 45);
MEM_ENTRY(port_tab1_entry_t, 5);
MEM_ENTRY(pri_lut_entry_t, 2);
MEM_ENTRY(pr_tab_entry_t, 5);
MEM_ENTRY(pupfifo_hi_entry_t, 3);
MEM_ENTRY(pupfifo_lo_entry_t, 3);
MEM_ENTRY(qbuffsprofile_entry_t, 2);
MEM_ENTRY(qdepth_thresh0_entry_t, 3);
MEM_ENTRY(qdepth_thresh1_entry_t, 3);
MEM_ENTRY(ql_table0_entry_t, 3);
MEM_ENTRY(ql_table1_entry_t, 3);
MEM_ENTRY(queue_map_entry_t, 3);
MEM_ENTRY(queue_parameter_hi_entry_t, 2);
MEM_ENTRY(queue_parameter_lo_entry_t, 2);
MEM_ENTRY(queue_state_hi_entry_t, 2);
MEM_ENTRY(queue_state_lo_entry_t, 2);
MEM_ENTRY(queue_to_sc_0_entry_t, 3);
MEM_ENTRY(queue_to_sc_1_entry_t, 3);
MEM_ENTRY(queue_to_sc_2_entry_t, 3);
MEM_ENTRY(queue_to_sc_3_entry_t, 3);
MEM_ENTRY(q_max_buffs_entry_t, 4);
MEM_ENTRY(q_min_buffs_entry_t, 4);
MEM_ENTRY(randgen_entry_t, 4);
MEM_ENTRY(rate_delta_max_entry_t, 5);
MEM_ENTRY(rmep_entry_t, 7);
MEM_ENTRY(rtag7_flow_based_hash_entry_t, 1);
MEM_ENTRY(rt_bk_entry_t, 4);
MEM_ENTRY(rt_fm_entry_t, 2);
MEM_ENTRY(rt_fs_entry_t, 1);
MEM_ENTRY(rt_if_entry_t, 20);
MEM_ENTRY(rt_st_entry_t, 3);
MEM_ENTRY(rxbadtagpkts_entry_t, 7);
MEM_ENTRY(rxnoscipkts_entry_t, 7);
MEM_ENTRY(rxnotagpkts_entry_t, 7);
MEM_ENTRY(rxsainvldpkts_entry_t, 6);
MEM_ENTRY(rxsanotusingsapkts_entry_t, 6);
MEM_ENTRY(rxsanotvldpkts_entry_t, 6);
MEM_ENTRY(rxsaokpkts_entry_t, 6);
MEM_ENTRY(rxsaunusedsapkts_entry_t, 6);
MEM_ENTRY(rxscdcrptbyt_entry_t, 7);
MEM_ENTRY(rxscdlypkts_entry_t, 7);
MEM_ENTRY(rxscinvldpkts_entry_t, 7);
MEM_ENTRY(rxsclatepkts_entry_t, 7);
MEM_ENTRY(rxscnotusingsapkts_entry_t, 7);
MEM_ENTRY(rxscnotvldpkts_entry_t, 7);
MEM_ENTRY(rxscokpkts_entry_t, 7);
MEM_ENTRY(rxscunchkpkts_entry_t, 7);
MEM_ENTRY(rxscunusedsapkts_entry_t, 7);
MEM_ENTRY(rxscvldtbyt_entry_t, 7);
MEM_ENTRY(rxunknownscipkts_entry_t, 7);
MEM_ENTRY(rxuntagpkts_entry_t, 7);
MEM_ENTRY(shaper_bucket_0_entry_t, 4);
MEM_ENTRY(shaper_bucket_1_entry_t, 4);
MEM_ENTRY(shaper_bucket_2_entry_t, 4);
MEM_ENTRY(shaper_bucket_3_entry_t, 4);
MEM_ENTRY(shaper_event_entry_t, 18);
MEM_ENTRY(shaper_leak_0_entry_t, 4);
MEM_ENTRY(shaper_leak_1_entry_t, 4);
MEM_ENTRY(shaper_leak_2_entry_t, 4);
MEM_ENTRY(shaper_leak_3_entry_t, 4);
MEM_ENTRY(shaper_state_entry_t, 18);
MEM_ENTRY(slq_counter_entry_t, 9);
MEM_ENTRY(source_mod_proxy_table_entry_t, 1);
MEM_ENTRY(source_node_type_tab_entry_t, 1);
MEM_ENTRY(source_trunk_map_modbase_entry_t, 2);
MEM_ENTRY(source_trunk_map_table_entry_t, 9);
MEM_ENTRY(source_vp_entry_t, 18);
MEM_ENTRY(sport_ehg_rx_tunnel_data_entry_t, 16);
MEM_ENTRY(sport_ehg_rx_tunnel_mask_entry_t, 16);
MEM_ENTRY(sport_ehg_tx_tunnel_data_entry_t, 16);
MEM_ENTRY(src_modid_block_entry_t, 7);
MEM_ENTRY(src_modid_egress_entry_t, 9);
MEM_ENTRY(src_modid_ingress_block_entry_t, 9);
MEM_ENTRY(statscfg_entry_t, 5);
MEM_ENTRY(stg_tab_entry_t, 18);
MEM_ENTRY(subport_map_table_entry_t, 3);
MEM_ENTRY(subport_shaper_table_entry_t, 14);
MEM_ENTRY(subport_werr_table_entry_t, 5);
MEM_ENTRY(svm_macroflow_index_table_entry_t, 3);
MEM_ENTRY(svm_meter_table_entry_t, 22);
MEM_ENTRY(svm_offset_table_entry_t, 2);
MEM_ENTRY(svm_policy_table_entry_t, 10);
MEM_ENTRY(svp_disable_vlan_checks_tab_entry_t, 1);
MEM_ENTRY(sysport_pri_hi_entry_t, 9);
MEM_ENTRY(sysport_pri_lo_entry_t, 9);
MEM_ENTRY(sysport_to_node_entry_t, 2);
MEM_ENTRY(sysport_to_queue_entry_t, 3);
MEM_ENTRY(system_config_table_entry_t, 1);
MEM_ENTRY(system_config_table_modbase_entry_t, 2);
MEM_ENTRY(sys_portmap_entry_t, 1);
MEM_ENTRY(tail_lla_entry_t, 5);
MEM_ENTRY(tcp_fn_entry_t, 2);
MEM_ENTRY(tc_free_pool_entry_t, 2);
MEM_ENTRY(tdm_table_entry_t, 1);
MEM_ENTRY(thdo_config_0a_entry_t, 7);
MEM_ENTRY(thdo_config_0b_entry_t, 7);
MEM_ENTRY(thdo_config_1a_entry_t, 7);
MEM_ENTRY(thdo_config_1b_entry_t, 7);
MEM_ENTRY(thdo_config_ex_0a_entry_t, 7);
MEM_ENTRY(thdo_config_ex_0b_entry_t, 7);
MEM_ENTRY(thdo_config_ex_1a_entry_t, 7);
MEM_ENTRY(thdo_config_ex_1b_entry_t, 7);
MEM_ENTRY(thdo_offset_0a_entry_t, 7);
MEM_ENTRY(thdo_offset_0b_entry_t, 7);
MEM_ENTRY(thdo_offset_1a_entry_t, 7);
MEM_ENTRY(thdo_offset_1b_entry_t, 7);
MEM_ENTRY(thdo_offset_ex_0a_entry_t, 7);
MEM_ENTRY(thdo_offset_ex_0b_entry_t, 7);
MEM_ENTRY(thdo_offset_ex_1a_entry_t, 7);
MEM_ENTRY(thdo_offset_ex_1b_entry_t, 7);
MEM_ENTRY(thdo_opncount_qentry_entry_t, 3);
MEM_ENTRY(thdo_qcount_cell_1_entry_t, 3);
MEM_ENTRY(thdo_qcount_qentry_0_entry_t, 3);
MEM_ENTRY(thdo_qcount_qentry_1_entry_t, 3);
MEM_ENTRY(thdo_qreset_value_cell_1_entry_t, 7);
MEM_ENTRY(thdo_qreset_value_qentry_1_entry_t, 7);
MEM_ENTRY(thdo_qstatus_cell_1_entry_t, 9);
MEM_ENTRY(thdo_qstatus_qentry_1_entry_t, 9);
MEM_ENTRY(timeslot_burst_size_bytes_entry_t, 3);
MEM_ENTRY(tos_fn_entry_t, 3);
MEM_ENTRY(trill_drop_stats_entry_t, 16);
MEM_ENTRY(trill_drop_stats_x_entry_t, 16);
MEM_ENTRY(trill_drop_stats_y_entry_t, 16);
MEM_ENTRY(trnk_dst_entry_t, 2);
MEM_ENTRY(trunk32_config_table_entry_t, 1);
MEM_ENTRY(trunk32_port_table_entry_t, 5);
MEM_ENTRY(trunk_bitmap_entry_t, 9);
MEM_ENTRY(trunk_cbl_table_entry_t, 1);
MEM_ENTRY(trunk_egr_mask_entry_t, 8);
MEM_ENTRY(trunk_group_entry_t, 16);
MEM_ENTRY(trunk_member_entry_t, 2);
MEM_ENTRY(trunk_vlan_range_idx_entry_t, 1);
MEM_ENTRY(ttl_fn_entry_t, 3);
MEM_ENTRY(txsacrptpkts_entry_t, 6);
MEM_ENTRY(txsaprtcpkts_entry_t, 6);
MEM_ENTRY(txsccrptbyt_entry_t, 7);
MEM_ENTRY(txsccrptpkts_entry_t, 7);
MEM_ENTRY(txscprtcbyt_entry_t, 7);
MEM_ENTRY(txscprtcpkts_entry_t, 7);
MEM_ENTRY(txuntagpkts_entry_t, 6);
MEM_ENTRY(tx_pfc_src_port_lkup_entry_t, 3);
MEM_ENTRY(tx_sfi_cfifo_entry_t, 3);
MEM_ENTRY(tx_sfi_dfifo_entry_t, 16);
MEM_ENTRY(type_resolution_table_entry_t, 9);
MEM_ENTRY(udf_offset_entry_t, 11);
MEM_ENTRY(uflow_a_entry_t, 3);
MEM_ENTRY(uflow_b_entry_t, 3);
MEM_ENTRY(unknown_hgi_bitmap_entry_t, 9);
MEM_ENTRY(unknown_mcast_block_mask_entry_t, 9);
MEM_ENTRY(unknown_ucast_block_mask_entry_t, 9);
MEM_ENTRY(vfi_entry_t, 15);
MEM_ENTRY(vfi_1_entry_t, 1);
MEM_ENTRY(vfi_bitmap_entry_t, 2);
MEM_ENTRY(vfp_policy_table_entry_t, 19);
MEM_ENTRY(vfp_tcam_entry_t, 59);
MEM_ENTRY(vlan_cos_map_entry_t, 2);
MEM_ENTRY(vlan_data_entry_t, 2);
MEM_ENTRY(vlan_mac_entry_t, 20);
MEM_ENTRY(vlan_mac_entry_entry_t, 9);
MEM_ENTRY(vlan_mac_scratch_entry_t, 14);
MEM_ENTRY(vlan_mac_valid_entry_t, 1);
MEM_ENTRY(vlan_mpls_entry_t, 2);
MEM_ENTRY(vlan_or_vfi_mac_count_entry_t, 2);
MEM_ENTRY(vlan_or_vfi_mac_limit_entry_t, 3);
MEM_ENTRY(vlan_profile_2_entry_t, 18);
MEM_ENTRY(vlan_profile_tab_entry_t, 6);
MEM_ENTRY(vlan_protocol_entry_t, 3);
MEM_ENTRY(vlan_protocol_data_entry_t, 5);
MEM_ENTRY(vlan_range_idx_entry_t, 1);
MEM_ENTRY(vlan_subnet_entry_t, 26);
MEM_ENTRY(vlan_subnet_data_entry_t, 2);
MEM_ENTRY(vlan_subnet_data_only_entry_t, 5);
MEM_ENTRY(vlan_subnet_only_entry_t, 21);
MEM_ENTRY(vlan_subnet_tcam_entry_t, 17);
MEM_ENTRY(vlan_tab_entry_t, 40);
MEM_ENTRY(vlan_xlate_entry_t, 20);
MEM_ENTRY(vlan_xlate_data_only_entry_t, 3);
MEM_ENTRY(vlan_xlate_mask_entry_t, 7);
MEM_ENTRY(vlan_xlate_only_entry_t, 5);
MEM_ENTRY(vlan_xlate_scratch_entry_t, 14);
MEM_ENTRY(voq_arrivals_entry_t, 5);
MEM_ENTRY(voq_config_entry_t, 2);
MEM_ENTRY(voq_cos_map_entry_t, 1);
MEM_ENTRY(vplstable_entry_t, 3);
MEM_ENTRY(vpls_bitmap_table_entry_t, 16);
MEM_ENTRY(vpls_label_entry_t, 7);
MEM_ENTRY(vrf_entry_t, 3);
MEM_ENTRY(vrf_vfi_intf_entry_t, 7);
MEM_ENTRY(wlan_svp_table_entry_t, 5);
MEM_ENTRY(wred_avg_queue_length_entry_t, 4);
MEM_ENTRY(wred_curve_entry_t, 10);
MEM_ENTRY(wred_state_entry_t, 6);
MEM_ENTRY(xffpcounters_entry_t, 5);
MEM_ENTRY(xffpcounters_test0_entry_t, 5);
MEM_ENTRY(xffpcounters_test1_entry_t, 5);
MEM_ENTRY(xffpipbytecounters_entry_t, 5);
MEM_ENTRY(xffpipbytecounters_test0_entry_t, 5);
MEM_ENTRY(xffpipbytecounters_test1_entry_t, 5);
MEM_ENTRY(xffpippacketcounters_entry_t, 5);
MEM_ENTRY(xffpippacketcounters_test0_entry_t, 5);
MEM_ENTRY(xffpippacketcounters_test1_entry_t, 5);
MEM_ENTRY(xffpopbytecounters_entry_t, 5);
MEM_ENTRY(xffpopbytecounters_test0_entry_t, 5);
MEM_ENTRY(xffpopbytecounters_test1_entry_t, 5);
MEM_ENTRY(xffpoppacketcounters_entry_t, 5);
MEM_ENTRY(xffpoppacketcounters_test0_entry_t, 5);
MEM_ENTRY(xffpoppacketcounters_test1_entry_t, 5);
MEM_ENTRY(xmetering_entry_t, 8);
MEM_ENTRY(xmetering_test0_entry_t, 8);
MEM_ENTRY(xmetering_test1_entry_t, 8);
MEM_ENTRY(xmetering_test2_entry_t, 8);
MEM_ENTRY(xmetering_test3_entry_t, 8);
MEM_ENTRY(xlport_wc_ucmem_data_entry_t, 16);
MEM_ENTRY(xport_ehg_rx_tunnel_data_entry_t, 16);
MEM_ENTRY(xport_ehg_rx_tunnel_mask_entry_t, 16);
MEM_ENTRY(xport_ehg_tx_tunnel_data_entry_t, 16);
MEM_ENTRY(xport_wc_ucmem_data_entry_t, 16);
MEM_ENTRY(xqport_ehg_rx_tunnel_data_entry_t, 18);
MEM_ENTRY(xqport_ehg_rx_tunnel_mask_entry_t, 18);
MEM_ENTRY(xqport_ehg_tx_tunnel_data_entry_t, 18);
MEM_ENTRY(x_arb_tdm_table_entry_t, 1);
MEM_ENTRY(y_arb_tdm_table_entry_t, 1);
#undef MEM_ENTRY

/* Register and memory list declarations */
extern soc_reg_info_t soc_reg_list[];
extern soc_mem_info_t soc_mem_list[];
#if !defined(SOC_NO_NAMES)
extern char *soc_reg_name[];
#endif /* !defined(SOC_NO_NAMES) */
#if !defined(SOC_NO_ALIAS)
extern char *soc_reg_alias[];
extern char *soc_mem_ufalias[];
#endif /* !defined(SOC_NO_ALIAS) */
#if !defined(SOC_NO_DESC)
extern char *soc_reg_desc[];
#endif /* !defined(SOC_NO_DESC) */
#if !defined(SOC_NO_NAMES)
extern char *soc_mem_name[];
extern char *soc_mem_ufname[];
#endif /* !defined(SOC_NO_NAMES) */
#if !defined(SOC_NO_DESC)
extern char *soc_mem_desc[];
#endif /* !defined(SOC_NO_DESC) */

#if !defined(SOC_NO_NAMES)
#define SOC_REG_NAME(unit, reg)		soc_reg_name[reg]
#else
#define SOC_REG_NAME(unit, reg)		""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_REG_ALIAS(unit, reg)	soc_reg_alias[reg]
#else
#define SOC_REG_ALIAS(unit, reg)	""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_REG_DESC(unit, reg)		soc_reg_desc[reg]
#else
#define SOC_REG_DESC(unit, reg)		""
#endif

#if !defined(SOC_NO_NAMES)
#define SOC_MEM_NAME(unit, mem)		soc_mem_name[mem]
#define SOC_MEM_UFNAME(unit, mem)	soc_mem_ufname[mem]
#else
#define SOC_MEM_NAME(unit, mem)		""
#define SOC_MEM_UFNAME(unit, mem)	""
#endif

#if !defined(SOC_NO_ALIAS)
#define SOC_MEM_UFALIAS(unit, mem)	soc_mem_ufalias[mem]
#else
#define SOC_MEM_UFALIAS(unit, mem)	""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_MEM_DESC(unit, mem)		soc_mem_desc[mem]
#else
#define SOC_MEM_DESC(unit, mem)		""
#endif

/* Chip specific include matter */


/* bcm5690_a0 */

/* These are the null memory descriptions for BCM5690_A0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5690_a0;



/* bcm5670_a0 */

/* bcm5673_a0 */

/* These are the null memory descriptions for BCM5673_A0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5673_a0;


/* bcm5674_a0 */

/* These are the null memory descriptions for BCM5674_A0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5674_a0;


/* bcm5665_a0 */

/* These are the null memory descriptions for BCM5665_A0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5665_a0;


/* bcm5665_b0 */

/* These are the null memory descriptions for BCM5665_B0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5665_b0;


/* bcm5650_c0 */

/* These are the null memory descriptions for BCM5650_c0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5650_c0;


/* bcm5695_a0 */

/* These are the null memory descriptions for BCM5695_A0 */
extern irule_entry_t _soc_mem_entry_null_rule_bcm5695_a0;
extern vlan_subnet_entry_t _soc_mem_entry_null_vlan_subnet_bcm5695_a0;


/* bcm5675_a0 */

/* bcm56601_a0 */

/* These are the null memory descriptions for BCM56601_A0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56601_a0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56601_a0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56601_a0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56601_a0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56601_a0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56601_a0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56601_a0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56601_a0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56601_a0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56601_a0;


/* bcm56601_b0 */

/* These are the null memory descriptions for BCM56601_B0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56601_b0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56601_b0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56601_b0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56601_b0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56601_b0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56601_b0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56601_b0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56601_b0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56601_b0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56601_b0;


/* bcm56601_c0 */

/* These are the null memory descriptions for BCM56601_C0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56601_c0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56601_c0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56601_c0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56601_c0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56601_c0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56601_c0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56601_c0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56601_c0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56601_c0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56601_c0;


/* bcm56602_a0 */

/* These are the null memory descriptions for BCM56602_A0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56602_a0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56602_a0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56602_a0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56602_a0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56602_a0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56602_a0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56602_a0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56602_a0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56602_a0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56602_a0;


/* bcm56602_b0 */

/* These are the null memory descriptions for BCM56602_B0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56602_b0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56602_b0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56602_b0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56602_b0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56602_b0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56602_b0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56602_b0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56602_b0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56602_b0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56602_b0;


/* bcm56602_c0 */

/* These are the null memory descriptions for BCM56602_C0 */
extern defip_cam_entry_t _soc_mem_entry_null_defip_cam_bcm56602_c0;
extern defip_tcam_entry_t _soc_mem_entry_null_defip_tcam_bcm56602_c0;
extern fp_external_entry_t _soc_mem_entry_null_fp_ex_bcm56602_c0;
extern fp_tcam_external_entry_t _soc_mem_entry_null_fp_tex_bcm56602_c0;
extern igr_vlan_xlate_entry_t _soc_mem_entry_null_igr_vlan_xlate_bcm56602_c0;
extern egr_vlan_xlate_entry_t _soc_mem_entry_null_egr_vlan_xlate_bcm56602_c0;
extern vrf_vfi_intf_entry_t _soc_mem_entry_null_vrf_vfi_intf_bcm56602_c0;
extern ipmc_group_v4_entry_t _soc_mem_entry_null_ipmc_group_v4_bcm56602_c0;
extern ipmc_group_v6_entry_t _soc_mem_entry_null_ipmc_group_v6_bcm56602_c0;
extern defip_alg_entry_t _soc_mem_entry_null_defip_alg_bcm56602_c0;


/* bcm56504_a0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56504_a0;


/* bcm56504_b0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56504_b0;


/* bcm56304_b0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56304_b0;


/* bcm56314_a0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56314_a0;


/* bcm56102_a0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56102_a0;


/* bcm56112_a0 */
extern vlan_tab_entry_t _soc_mem_entry_null_vlan_tab_bcm56112_a0;


/* bcm56800_a0 */

/* bcm56218_a0 */
extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56218_a0;
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56218_a0;


/* bcm56514_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56514_a0;
extern vlan_tab_entry_t
    _soc_mem_entry_null_vlan_tab_entry_bcm56514_a0;


/* bcm56624_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56624_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56624_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56624_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56624_a0;

extern ext_l2_entry_tcam_entry_t
    _soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_a0;


/* bcm56624_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56624_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56624_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56624_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56624_b0;

extern ext_l2_entry_tcam_entry_t
    _soc_mem_entry_null_ext_l2_entry_tcam_bcm56624_b0;

extern esm_range_check_entry_t
    _soc_mem_entry_null_esm_range_check_bcm56624_b0;

/* bcm56680_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56680_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56680_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56680_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56680_a0;


/* bcm56680_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56680_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56680_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56680_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56680_b0;


/* bcm56224_a0 */
extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56224_a0;
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56224_a0;


/* bcm56224_b0 */
extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56224_b0;
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56224_b0;


/* bcm56820_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56820_a0;


/* bcm56725_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56725_a0;


/* bcm53314_a0 */
extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm53314_a0;
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm53314_a0;


/* bcm53324_a0 */
extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm53324_a0;
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm53324_a0;


/* bcm56634_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56634_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56634_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56634_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56634_a0;

extern ext_l2_entry_tcam_entry_t
    _soc_mem_entry_null_ext_l2_entry_tcam_bcm56634_a0;

extern esm_range_check_entry_t
    _soc_mem_entry_null_esm_range_check_bcm56634_a0;

/* bcm56634_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56634_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56634_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56634_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56634_b0;

extern ext_l2_entry_tcam_entry_t
    _soc_mem_entry_null_ext_l2_entry_tcam_bcm56634_b0;

extern esm_range_check_entry_t
    _soc_mem_entry_null_esm_range_check_bcm56634_b0;

/* bcm56524_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56524_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56524_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56524_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56524_a0;


/* bcm56524_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56524_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56524_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56524_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56524_b0;


/* bcm56685_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56685_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56685_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56685_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56685_a0;


/* bcm56685_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56685_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56685_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56685_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56685_b0;


/* bcm56334_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56334_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56334_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56334_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56334_a0;


/* bcm56334_b0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56334_b0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56334_b0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56334_b0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56334_b0;


/* bcm88230_a0 */

/* bcm88230_b0 */

/* bcm88230_c0 */

/* bcm56840_a0 */

extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56840_a0;

extern mtu_values_entry_t
    _soc_mem_entry_null_l3_mtu_values_bcm56840_a0;


/* bcm56840_b0 */

extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56840_b0;

extern mtu_values_entry_t
    _soc_mem_entry_null_l3_mtu_values_bcm56840_b0;


/* bcm56142_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56142_a0;

extern mtu_values_entry_t 
    _soc_mem_entry_null_l3_mtu_values_bcm56142_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56142_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56142_a0;


/* bcm88732_a0 */
extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm88732_a0;


/* bcm56440_a0 */

extern fp_slice_map_entry_t
    _soc_mem_entry_null_fp_slice_map_entry_bcm56440_a0;

extern mtu_values_entry_t
    _soc_mem_entry_null_l3_mtu_values_bcm56440_a0;

extern port_or_trunk_mac_limit_entry_t
    _soc_mem_entry_null_port_or_trunk_mac_limit_bcm56440_a0;

extern vlan_or_vfi_mac_limit_entry_t
    _soc_mem_entry_null_vlan_or_vfi_mac_limit_bcm56440_a0;




/*****************************************************************************
 **
 **	REGISTER READ and WRITE MACROS
 **
 *****************************************************************************/

#define READ_ACL_END_OVRDr(unit, rvp) \
	soc_reg32_get(unit, ACL_END_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ACL_END_OVRDr(unit, rv) \
	soc_reg32_set(unit, ACL_END_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_ACL_START_OVRDr(unit, rvp) \
	soc_reg32_get(unit, ACL_START_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ACL_START_OVRDr(unit, rv) \
	soc_reg32_set(unit, ACL_START_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_AGER_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, AGER_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, AGER_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_AGER_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, AGER_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, AGER_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_AGER_EVENT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, AGER_EVENT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_EVENT_STATUSr(unit, rv) \
	soc_reg32_set(unit, AGER_EVENT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_AGER_EVENT_THRESHr(unit, rvp) \
	soc_reg32_get(unit, AGER_EVENT_THRESHr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_EVENT_THRESHr(unit, rv) \
	soc_reg32_set(unit, AGER_EVENT_THRESHr, REG_PORT_ANY, 0, rv)

#define READ_AGER_STATUSr(unit, rvp) \
	soc_reg32_get(unit, AGER_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_STATUSr(unit, rv) \
	soc_reg32_set(unit, AGER_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_0r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_0r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_0r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_1r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_1r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_1r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_2r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_2r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_2r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_3r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_3r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_3r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_4r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_4r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_4r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_5r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_5r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_5r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_6r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_6r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_6r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_7r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_7r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_7r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_8r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_8r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_8r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_9r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_9r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_9r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_10r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_10r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_10r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_11r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_11r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_11r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_12r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_12r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_12r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_13r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_13r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_13r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_14r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_14r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_14r, REG_PORT_ANY, 0, rv)

#define READ_AGER_THRESH_15r(unit, rvp) \
	soc_reg32_get(unit, AGER_THRESH_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_AGER_THRESH_15r(unit, rv) \
	soc_reg32_set(unit, AGER_THRESH_15r, REG_PORT_ANY, 0, rv)

#define READ_AGINGCTRMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, AGINGCTRMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGINGCTRMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, AGINGCTRMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_AGINGEXPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, AGINGEXPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGINGEXPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, AGINGEXPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_AGING_CTR_ECC_CONTROL_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_CTR_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_CTR_ECC_CONTROL_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_CTR_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_CTR_ECC_CONTROL_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_CTR_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_CTR_ECC_CONTROL_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_CTR_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_CTR_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, AGING_CTR_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_CTR_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, AGING_CTR_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_AGING_DFT_CNT_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_DFT_CNT_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_DFT_CNT_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_DFT_CNT_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_DFT_CNT_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_DFT_CNT_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_DFT_CNT_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_DFT_CNT_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_ERROR_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_ERROR_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_ERROR_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_ERROR_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_ERROR_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_ERROR_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_ERROR_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_ERROR_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_ERROR_MASK_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_ERROR_MASK_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_ERROR_MASK_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_ERROR_MASK_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_ERROR_MASK_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_ERROR_MASK_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_ERROR_MASK_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_ERROR_MASK_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_EXP_ECC_CONTROL_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_EXP_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_EXP_ECC_CONTROL_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_EXP_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_EXP_ECC_CONTROL_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_EXP_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_EXP_ECC_CONTROL_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_EXP_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_EXP_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, AGING_EXP_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_EXP_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, AGING_EXP_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_AGING_LMT_ECC_CONTROL_EXTr(unit, rvp) \
	soc_reg32_get(unit, AGING_LMT_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_LMT_ECC_CONTROL_EXTr(unit, rv) \
	soc_reg32_set(unit, AGING_LMT_ECC_CONTROL_EXTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_LMT_ECC_CONTROL_INTr(unit, rvp) \
	soc_reg32_get(unit, AGING_LMT_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_LMT_ECC_CONTROL_INTr(unit, rv) \
	soc_reg32_set(unit, AGING_LMT_ECC_CONTROL_INTr, REG_PORT_ANY, 0, rv)

#define READ_AGING_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, AGING_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_AGING_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, AGING_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ANCTLr(unit, port, rvp) \
	soc_reg_get(unit, ANCTLr, port, 0, rvp)
#define WRITE_ANCTLr(unit, port, rv) \
	soc_reg_set(unit, ANCTLr, port, 0, rv)

#define READ_ANLPAr(unit, port, rvp) \
	soc_reg_get(unit, ANLPAr, port, 0, rvp)
#define WRITE_ANLPAr(unit, port, rv) \
	soc_reg_set(unit, ANLPAr, port, 0, rv)

#define READ_ANNPGr(unit, port, rvp) \
	soc_reg_get(unit, ANNPGr, port, 0, rvp)
#define WRITE_ANNPGr(unit, port, rv) \
	soc_reg_set(unit, ANNPGr, port, 0, rv)

#define READ_ANSTTr(unit, port, rvp) \
	soc_reg_get(unit, ANSTTr, port, 0, rvp)
#define WRITE_ANSTTr(unit, port, rv) \
	soc_reg_set(unit, ANSTTr, port, 0, rv)

#define READ_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr(unit, rv) \
	soc_reg32_set(unit, ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ANY_RMEP_TLV_INTERFACE_UP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ANY_RMEP_TLV_INTERFACE_UP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ANY_RMEP_TLV_INTERFACE_UP_STATUSr(unit, rv) \
	soc_reg32_set(unit, ANY_RMEP_TLV_INTERFACE_UP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ANY_RMEP_TLV_PORT_DOWN_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ANY_RMEP_TLV_PORT_DOWN_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ANY_RMEP_TLV_PORT_DOWN_STATUSr(unit, rv) \
	soc_reg32_set(unit, ANY_RMEP_TLV_PORT_DOWN_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ANY_RMEP_TLV_PORT_UP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ANY_RMEP_TLV_PORT_UP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ANY_RMEP_TLV_PORT_UP_STATUSr(unit, rv) \
	soc_reg32_set(unit, ANY_RMEP_TLV_PORT_UP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_AOPSTHr(unit, rvp) \
	soc_reg32_get(unit, AOPSTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_AOPSTHr(unit, rv) \
	soc_reg32_set(unit, AOPSTHr, REG_PORT_ANY, 0, rv)

#define READ_ARB_EOP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ARB_EOP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARB_EOP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ARB_EOP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ARB_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, ARB_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARB_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, ARB_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_ARL_AGE_TIMERr(unit, rvp) \
	soc_reg32_get(unit, ARL_AGE_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_AGE_TIMERr(unit, rv) \
	soc_reg32_set(unit, ARL_AGE_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_CTRLr(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_STATUS_S2r(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_STATUS_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_STATUS_S2r(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_STATUS_S2r, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_STATUS_S3r(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_STATUS_S3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_STATUS_S3r(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_STATUS_S3r, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_STATUS_S5r(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_STATUS_S5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_STATUS_S5r(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_STATUS_S5r, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_STATUS_S6r(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_STATUS_S6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_STATUS_S6r(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_STATUS_S6r, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_BIST_STATUS_S8r(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_BIST_STATUS_S8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_BIST_STATUS_S8r(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_BIST_STATUS_S8r, REG_PORT_ANY, 0, rv)

#define READ_ARL_CAM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ARL_CAM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CAM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ARL_CAM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ARL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ARL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ARL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ARL_DEFAULT_DEFAULT_ROUTER_IPr(unit, rvp) \
	soc_reg32_get(unit, ARL_DEFAULT_DEFAULT_ROUTER_IPr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_DEFAULT_DEFAULT_ROUTER_IPr(unit, rv) \
	soc_reg32_set(unit, ARL_DEFAULT_DEFAULT_ROUTER_IPr, REG_PORT_ANY, 0, rv)

#define READ_ARL_DEFIP_HI_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_DEFIP_HI_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_DEFIP_HI_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_DEFIP_HI_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_DEFIP_LO_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_DEFIP_LO_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_DEFIP_LO_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_DEFIP_LO_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_IPIC_CONFIG_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, ARL_IPIC_CONFIG_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_ARL_IPIC_CONFIG_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, ARL_IPIC_CONFIG_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_ARL_L2_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_L2_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_L2_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_L2_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_L3_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_L3_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_L3_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_L3_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_MEMBIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_MEMBIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_MEMBIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_MEMBIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_DEFIPr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_DEFIPr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_DEFIPr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_DEFIPr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_IPMCr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_IPMCr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_IPMCr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_IPMCr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L2r(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L2r(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L2r, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L3r(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L3r(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L3r, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L2MCr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L2MCr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L2MCr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L2MCr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L2_STATICr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L2_STATICr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L2_STATICr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L2_STATICr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L2_VALIDr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L2_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L2_VALIDr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L2_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L3IFr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L3IFr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L3IFr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L3IFr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_L3_VALIDr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_L3_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_L3_VALIDr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_L3_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_QVLANr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_QVLANr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_QVLANr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_QVLANr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_SPFr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_SPFr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_SPFr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_SPFr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARADDR_STGr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARADDR_STGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARADDR_STGr(unit, rv) \
	soc_reg32_set(unit, ARL_PARADDR_STGr, REG_PORT_ANY, 0, rv)

#define READ_ARL_PARERRr(unit, rvp) \
	soc_reg32_get(unit, ARL_PARERRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_PARERRr(unit, rv) \
	soc_reg32_set(unit, ARL_PARERRr, REG_PORT_ANY, 0, rv)

#define READ_ARL_QVLAN_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ARL_QVLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_QVLAN_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ARL_QVLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ARL_SPARE_REG0r(unit, rvp) \
	soc_reg32_get(unit, ARL_SPARE_REG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_SPARE_REG0r(unit, rv) \
	soc_reg32_set(unit, ARL_SPARE_REG0r, REG_PORT_ANY, 0, rv)

#define READ_ARL_SPARE_REG1r(unit, rvp) \
	soc_reg32_get(unit, ARL_SPARE_REG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_SPARE_REG1r(unit, rv) \
	soc_reg32_set(unit, ARL_SPARE_REG1r, REG_PORT_ANY, 0, rv)

#define READ_ARL_SPARE_REG2r(unit, rvp) \
	soc_reg32_get(unit, ARL_SPARE_REG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ARL_SPARE_REG2r(unit, rv) \
	soc_reg32_set(unit, ARL_SPARE_REG2r, REG_PORT_ANY, 0, rv)

#define READ_ARL_XPIC_CONFIG_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, ARL_XPIC_CONFIG_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_ARL_XPIC_CONFIG_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, ARL_XPIC_CONFIG_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_ARP_RARP_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, ARP_RARP_ENABLEr, port, 0, rvp)
#define WRITE_ARP_RARP_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, ARP_RARP_ENABLEr, port, 0, rv)

#define READ_ASFCONFIGr(unit, rvp) \
	soc_reg32_get(unit, ASFCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ASFCONFIGr(unit, rv) \
	soc_reg32_set(unit, ASFCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ASFPORTSPEEDr(unit, port, rvp) \
	soc_reg32_get(unit, ASFPORTSPEEDr, port, 0, rvp)
#define WRITE_ASFPORTSPEEDr(unit, port, rv) \
	soc_reg32_set(unit, ASFPORTSPEEDr, port, 0, rv)

#define READ_ASF_PORT_SPEEDr(unit, port, rvp) \
	soc_reg32_get(unit, ASF_PORT_SPEEDr, port, 0, rvp)
#define WRITE_ASF_PORT_SPEEDr(unit, port, rv) \
	soc_reg32_set(unit, ASF_PORT_SPEEDr, port, 0, rv)

#define READ_ATSB1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_ATSB1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, ATSB1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, ATSB1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_ATSB2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, ATSB2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSB2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, ATSB2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_0r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_1r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_2r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_3r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_4r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_5r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_6r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_7r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_8r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_9r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_10r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_11r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_12r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_13r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_14r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_ATSC_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, ATSC_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSC_TCID_15r(unit, rv) \
	soc_reg32_set(unit, ATSC_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, ATSUM1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, ATSUM1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_ATSUM2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, ATSUM2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ATSUM2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, ATSUM2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_1r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_1r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_1r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_2r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_2r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_2r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_3r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_3r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_3r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_4r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_4r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_4r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_5r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_5r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_5r, REG_PORT_ANY, 0, rv)

#define READ_AUTOVOIP_OUI_6r(unit, rvp) \
	soc_reg32_get(unit, AUTOVOIP_OUI_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUTOVOIP_OUI_6r(unit, rv) \
	soc_reg32_set(unit, AUTOVOIP_OUI_6r, REG_PORT_ANY, 0, rv)

#define READ_AUX_ARB_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, AUX_ARB_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_AUX_ARB_CONTROLr(unit, rv) \
	soc_reg32_set(unit, AUX_ARB_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_AUX_ARB_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, AUX_ARB_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_AUX_ARB_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, AUX_ARB_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_AXI_SRAM_MEMC_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, AXI_SRAM_MEMC_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_AXI_SRAM_MEMC_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, AXI_SRAM_MEMC_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_BAA_CREDIT_THRESHr(unit, rvp) \
	soc_reg32_get(unit, BAA_CREDIT_THRESHr, REG_PORT_ANY, 0, rvp)
#define WRITE_BAA_CREDIT_THRESHr(unit, rv) \
	soc_reg32_set(unit, BAA_CREDIT_THRESHr, REG_PORT_ANY, 0, rv)

#define READ_BAA_EVENT_BLOCKr(unit, rvp) \
	soc_reg32_get(unit, BAA_EVENT_BLOCKr, REG_PORT_ANY, 0, rvp)
#define WRITE_BAA_EVENT_BLOCKr(unit, rv) \
	soc_reg32_set(unit, BAA_EVENT_BLOCKr, REG_PORT_ANY, 0, rv)

#define READ_BAA_LOOP_SIZEr(unit, rvp) \
	soc_reg32_get(unit, BAA_LOOP_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_BAA_LOOP_SIZEr(unit, rv) \
	soc_reg32_set(unit, BAA_LOOP_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_BAA_QUEUE_RANGEr(unit, rvp) \
	soc_reg32_get(unit, BAA_QUEUE_RANGEr, REG_PORT_ANY, 0, rvp)
#define WRITE_BAA_QUEUE_RANGEr(unit, rv) \
	soc_reg32_set(unit, BAA_QUEUE_RANGEr, REG_PORT_ANY, 0, rv)

#define READ_BACKPRESSUREDISCARDr(unit, rvp) \
	soc_reg32_get(unit, BACKPRESSUREDISCARDr, REG_PORT_ANY, 0, rvp)
#define WRITE_BACKPRESSUREDISCARDr(unit, rv) \
	soc_reg32_set(unit, BACKPRESSUREDISCARDr, REG_PORT_ANY, 0, rv)

#define READ_BACKPRESSUREWARNr(unit, rvp) \
	soc_reg32_get(unit, BACKPRESSUREWARNr, REG_PORT_ANY, 0, rvp)
#define WRITE_BACKPRESSUREWARNr(unit, rv) \
	soc_reg32_set(unit, BACKPRESSUREWARNr, REG_PORT_ANY, 0, rv)

#define READ_BCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, BCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_BCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, BCAST_BLOCK_MASKr, port, 0, rv)

#define READ_BCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, BCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_BCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, BCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_BCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, BCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_BCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, BCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_BCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, BCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_BCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, BCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, BCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, BCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, BCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, BCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_BCAST_RATE_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, BCAST_RATE_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_BCAST_RATE_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, BCAST_RATE_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_BCAST_RATE_CONTROL_M0r(unit, idx, rvp) \
	soc_reg32_get(unit, BCAST_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rvp)
#define WRITE_BCAST_RATE_CONTROL_M0r(unit, idx, rv) \
	soc_reg32_set(unit, BCAST_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rv)

#define READ_BCAST_RATE_CONTROL_M1r(unit, idx, rvp) \
	soc_reg32_get(unit, BCAST_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rvp)
#define WRITE_BCAST_RATE_CONTROL_M1r(unit, idx, rv) \
	soc_reg32_set(unit, BCAST_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rv)

#define READ_BCAST_STORM_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, BCAST_STORM_CONTROLr, port, 0, rvp)
#define WRITE_BCAST_STORM_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, BCAST_STORM_CONTROLr, port, 0, rv)

#define READ_BFD_RX_ACH_TYPE_CONTROL0r(unit, rvp) \
	soc_reg32_get(unit, BFD_RX_ACH_TYPE_CONTROL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_BFD_RX_ACH_TYPE_CONTROL0r(unit, rv) \
	soc_reg32_set(unit, BFD_RX_ACH_TYPE_CONTROL0r, REG_PORT_ANY, 0, rv)

#define READ_BFD_RX_ACH_TYPE_CONTROL1r(unit, rvp) \
	soc_reg32_get(unit, BFD_RX_ACH_TYPE_CONTROL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_BFD_RX_ACH_TYPE_CONTROL1r(unit, rv) \
	soc_reg32_set(unit, BFD_RX_ACH_TYPE_CONTROL1r, REG_PORT_ANY, 0, rv)

#define READ_BFD_RX_ACH_TYPE_MPLSTPr(unit, rvp) \
	soc_reg32_get(unit, BFD_RX_ACH_TYPE_MPLSTPr, REG_PORT_ANY, 0, rvp)
#define WRITE_BFD_RX_ACH_TYPE_MPLSTPr(unit, rv) \
	soc_reg32_set(unit, BFD_RX_ACH_TYPE_MPLSTPr, REG_PORT_ANY, 0, rv)

#define READ_BFD_RX_UDP_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, BFD_RX_UDP_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_BFD_RX_UDP_CONTROLr(unit, rv) \
	soc_reg32_set(unit, BFD_RX_UDP_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_BFD_RX_UDP_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, BFD_RX_UDP_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_BFD_RX_UDP_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, BFD_RX_UDP_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_BIGINGBUFFERTHRESr(unit, rvp) \
	soc_reg32_get(unit, BIGINGBUFFERTHRESr, REG_PORT_ANY, 0, rvp)
#define WRITE_BIGINGBUFFERTHRESr(unit, rv) \
	soc_reg32_set(unit, BIGINGBUFFERTHRESr, REG_PORT_ANY, 0, rv)

#define READ_BISR_DEBUG_DATAr(unit, rvp) \
	soc_reg32_get(unit, BISR_DEBUG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_BISR_DEBUG_DATAr(unit, rv) \
	soc_reg32_set(unit, BISR_DEBUG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_BISR_LOAD_DONE_STATUSr(unit, rvp) \
	soc_reg32_get(unit, BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BISR_LOAD_DONE_STATUSr(unit, rv) \
	soc_reg32_set(unit, BISR_LOAD_DONE_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_BISR_LOAD_STATUSr(unit, rvp) \
	soc_reg32_get(unit, BISR_LOAD_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BISR_LOAD_STATUSr(unit, rv) \
	soc_reg32_set(unit, BISR_LOAD_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGBUCKETr(unit, port, rvp) \
	soc_reg32_get(unit, BKPMETERINGBUCKETr, port, 0, rvp)
#define WRITE_BKPMETERINGBUCKETr(unit, port, rv) \
	soc_reg32_set(unit, BKPMETERINGBUCKETr, port, 0, rv)

#define READ_BKPMETERINGCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, BKPMETERINGCONFIGr, port, 0, rvp)
#define WRITE_BKPMETERINGCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, BKPMETERINGCONFIGr, port, 0, rv)

#define READ_BKPMETERINGCONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, BKPMETERINGCONFIG1r, port, 0, rvp)
#define WRITE_BKPMETERINGCONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, BKPMETERINGCONFIG1r, port, 0, rv)

#define READ_BKPMETERINGCONFIG_64r(unit, port, rvp) \
	soc_reg_get(unit, BKPMETERINGCONFIG_64r, port, 0, rvp)
#define WRITE_BKPMETERINGCONFIG_64r(unit, port, rv) \
	soc_reg_set(unit, BKPMETERINGCONFIG_64r, port, 0, rv)

#define READ_BKPMETERINGCONFIG_EXTr(unit, port, rvp) \
	soc_reg32_get(unit, BKPMETERINGCONFIG_EXTr, port, 0, rvp)
#define WRITE_BKPMETERINGCONFIG_EXTr(unit, port, rv) \
	soc_reg32_set(unit, BKPMETERINGCONFIG_EXTr, port, 0, rv)

#define READ_BKPMETERINGDISCSTATUSr(unit, rvp) \
	soc_reg32_get(unit, BKPMETERINGDISCSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGDISCSTATUSr(unit, rv) \
	soc_reg32_set(unit, BKPMETERINGDISCSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGDISCSTATUS0_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGDISCSTATUS0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGDISCSTATUS0_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGDISCSTATUS0_64r, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGDISCSTATUS1_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGDISCSTATUS1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGDISCSTATUS1_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGDISCSTATUS1_64r, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGDISCSTATUS_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGDISCSTATUS_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGDISCSTATUS_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGDISCSTATUS_64r, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGDISCSTATUS_HIr(unit, rvp) \
	soc_reg32_get(unit, BKPMETERINGDISCSTATUS_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGDISCSTATUS_HIr(unit, rv) \
	soc_reg32_set(unit, BKPMETERINGDISCSTATUS_HIr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGSTATUSr(unit, rvp) \
	soc_reg32_get(unit, BKPMETERINGSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGSTATUSr(unit, rv) \
	soc_reg32_set(unit, BKPMETERINGSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGSTATUS_HIr(unit, rvp) \
	soc_reg32_get(unit, BKPMETERINGSTATUS_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGSTATUS_HIr(unit, rv) \
	soc_reg32_set(unit, BKPMETERINGSTATUS_HIr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGWARNSTATUSr(unit, rvp) \
	soc_reg32_get(unit, BKPMETERINGWARNSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGWARNSTATUSr(unit, rv) \
	soc_reg32_set(unit, BKPMETERINGWARNSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGWARNSTATUS0_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGWARNSTATUS0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGWARNSTATUS0_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGWARNSTATUS0_64r, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGWARNSTATUS1_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGWARNSTATUS1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGWARNSTATUS1_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGWARNSTATUS1_64r, REG_PORT_ANY, 0, rv)

#define READ_BKPMETERINGWARNSTATUS_64r(unit, rvp) \
	soc_reg_get(unit, BKPMETERINGWARNSTATUS_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_BKPMETERINGWARNSTATUS_64r(unit, rv) \
	soc_reg_set(unit, BKPMETERINGWARNSTATUS_64r, REG_PORT_ANY, 0, rv)

#define READ_BKP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BKP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BKP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BKP_DISCr(unit, port, rvp) \
	soc_reg_get(unit, BKP_DISCr, port, 0, rvp)
#define WRITE_BKP_DISCr(unit, port, rv) \
	soc_reg_set(unit, BKP_DISCr, port, 0, rv)

#define READ_BKP_DISC_BMAPr(unit, rvp) \
	soc_reg32_get(unit, BKP_DISC_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKP_DISC_BMAPr(unit, rv) \
	soc_reg32_set(unit, BKP_DISC_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_BKP_DISC_BMAP_HIr(unit, rvp) \
	soc_reg32_get(unit, BKP_DISC_BMAP_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKP_DISC_BMAP_HIr(unit, rv) \
	soc_reg32_set(unit, BKP_DISC_BMAP_HIr, REG_PORT_ANY, 0, rv)

#define READ_BKP_DISC_PRIORITYr(unit, port, rvp) \
	soc_reg32_get(unit, BKP_DISC_PRIORITYr, port, 0, rvp)
#define WRITE_BKP_DISC_PRIORITYr(unit, port, rv) \
	soc_reg32_set(unit, BKP_DISC_PRIORITYr, port, 0, rv)

#define READ_BKP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, BKP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BKP_STATUSr(unit, rv) \
	soc_reg32_set(unit, BKP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_BMAC_PFC_COS0_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS0_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS0_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS0_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS10_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS10_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS10_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS10_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS11_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS11_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS11_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS11_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS12_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS12_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS12_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS12_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS13_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS13_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS13_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS13_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS14_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS14_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS14_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS14_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS15_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS15_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS15_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS15_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS1_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS1_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS1_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS1_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS2_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS2_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS2_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS2_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS3_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS3_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS3_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS3_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS4_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS4_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS4_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS4_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS5_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS5_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS5_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS5_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS6_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS6_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS6_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS6_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS7_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS7_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS7_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS7_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS8_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS8_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS8_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS8_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_COS9_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_COS9_XOFF_CNTr, port, 0, rvp)
#define WRITE_BMAC_PFC_COS9_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_COS9_XOFF_CNTr, port, 0, rv)

#define READ_BMAC_PFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_CTRLr, port, 0, rvp)
#define WRITE_BMAC_PFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_CTRLr, port, 0, rv)

#define READ_BMAC_PFC_DA_HIr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_DA_HIr, port, 0, rvp)
#define WRITE_BMAC_PFC_DA_HIr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_DA_HIr, port, 0, rv)

#define READ_BMAC_PFC_DA_LOr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_DA_LOr, port, 0, rvp)
#define WRITE_BMAC_PFC_DA_LOr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_DA_LOr, port, 0, rv)

#define READ_BMAC_PFC_OPCODEr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_OPCODEr, port, 0, rvp)
#define WRITE_BMAC_PFC_OPCODEr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_OPCODEr, port, 0, rv)

#define READ_BMAC_PFC_TYPEr(unit, port, rvp) \
	soc_reg_get(unit, BMAC_PFC_TYPEr, port, 0, rvp)
#define WRITE_BMAC_PFC_TYPEr(unit, port, rv) \
	soc_reg_set(unit, BMAC_PFC_TYPEr, port, 0, rv)

#define READ_BOUNDARY_MPLSr(unit, rvp) \
	soc_reg32_get(unit, BOUNDARY_MPLSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BOUNDARY_MPLSr(unit, rv) \
	soc_reg32_set(unit, BOUNDARY_MPLSr, REG_PORT_ANY, 0, rv)

#define READ_BOUNDARY_V4_PREFIXr(unit, idx, rvp) \
	soc_reg32_get(unit, BOUNDARY_V4_PREFIXr, REG_PORT_ANY, idx, rvp)
#define WRITE_BOUNDARY_V4_PREFIXr(unit, idx, rv) \
	soc_reg32_set(unit, BOUNDARY_V4_PREFIXr, REG_PORT_ANY, idx, rv)

#define READ_BOUNDARY_V6_PREFIXr(unit, idx, rvp) \
	soc_reg32_get(unit, BOUNDARY_V6_PREFIXr, REG_PORT_ANY, idx, rvp)
#define WRITE_BOUNDARY_V6_PREFIXr(unit, idx, rv) \
	soc_reg32_set(unit, BOUNDARY_V6_PREFIXr, REG_PORT_ANY, idx, rv)

#define READ_BPDU0r(unit, port, rvp) \
	soc_reg_get(unit, BPDU0r, port, 0, rvp)
#define WRITE_BPDU0r(unit, port, rv) \
	soc_reg_set(unit, BPDU0r, port, 0, rv)

#define READ_BPDU1r(unit, port, rvp) \
	soc_reg_get(unit, BPDU1r, port, 0, rvp)
#define WRITE_BPDU1r(unit, port, rv) \
	soc_reg_set(unit, BPDU1r, port, 0, rv)

#define READ_BPDU2r(unit, port, rvp) \
	soc_reg_get(unit, BPDU2r, port, 0, rvp)
#define WRITE_BPDU2r(unit, port, rv) \
	soc_reg_set(unit, BPDU2r, port, 0, rv)

#define READ_BPDU3r(unit, port, rvp) \
	soc_reg_get(unit, BPDU3r, port, 0, rvp)
#define WRITE_BPDU3r(unit, port, rv) \
	soc_reg_set(unit, BPDU3r, port, 0, rv)

#define READ_BPDU4r(unit, port, rvp) \
	soc_reg_get(unit, BPDU4r, port, 0, rvp)
#define WRITE_BPDU4r(unit, port, rv) \
	soc_reg_set(unit, BPDU4r, port, 0, rv)

#define READ_BPDU5r(unit, port, rvp) \
	soc_reg_get(unit, BPDU5r, port, 0, rvp)
#define WRITE_BPDU5r(unit, port, rv) \
	soc_reg_set(unit, BPDU5r, port, 0, rv)

#define READ_BP_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, BP_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, BP_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_BP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, BP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, BP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_BP_DP_XP4_TMr(unit, rvp) \
	soc_reg32_get(unit, BP_DP_XP4_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_DP_XP4_TMr(unit, rv) \
	soc_reg32_set(unit, BP_DP_XP4_TMr, REG_PORT_ANY, 0, rv)

#define READ_BP_DP_XP5_TMr(unit, rvp) \
	soc_reg32_get(unit, BP_DP_XP5_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_DP_XP5_TMr(unit, rv) \
	soc_reg32_set(unit, BP_DP_XP5_TMr, REG_PORT_ANY, 0, rv)

#define READ_BP_DP_XP6_TMr(unit, rvp) \
	soc_reg32_get(unit, BP_DP_XP6_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_DP_XP6_TMr(unit, rv) \
	soc_reg32_set(unit, BP_DP_XP6_TMr, REG_PORT_ANY, 0, rv)

#define READ_BP_DP_XP7_TMr(unit, rvp) \
	soc_reg32_get(unit, BP_DP_XP7_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_DP_XP7_TMr(unit, rv) \
	soc_reg32_set(unit, BP_DP_XP7_TMr, REG_PORT_ANY, 0, rv)

#define READ_BP_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, BP_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, BP_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_BP_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, BP_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, BP_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_BP_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, BP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, BP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_BP_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, BP_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, BP_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_BP_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, BP_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, BP_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_BP_ERRORr(unit, rvp) \
	soc_reg32_get(unit, BP_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ERRORr(unit, rv) \
	soc_reg32_set(unit, BP_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_BP_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, BP_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, BP_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP4_DP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP4_DP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP4_DP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP4_DP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP4_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP4_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP4_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP4_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP4_RECEIVE_FC_MSGSr(unit, rvp) \
	soc_reg32_get(unit, BP_XP4_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP4_RECEIVE_FC_MSGSr(unit, rv) \
	soc_reg32_set(unit, BP_XP4_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP5_DP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP5_DP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP5_DP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP5_DP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP5_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP5_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP5_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP5_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP5_RECEIVE_FC_MSGSr(unit, rvp) \
	soc_reg32_get(unit, BP_XP5_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP5_RECEIVE_FC_MSGSr(unit, rv) \
	soc_reg32_set(unit, BP_XP5_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP6_DP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP6_DP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP6_DP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP6_DP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP6_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP6_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP6_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP6_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP6_RECEIVE_FC_MSGSr(unit, rvp) \
	soc_reg32_get(unit, BP_XP6_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP6_RECEIVE_FC_MSGSr(unit, rv) \
	soc_reg32_set(unit, BP_XP6_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP7_DP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP7_DP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP7_DP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP7_DP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP7_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, BP_XP7_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP7_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, BP_XP7_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_BP_XP7_RECEIVE_FC_MSGSr(unit, rvp) \
	soc_reg32_get(unit, BP_XP7_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BP_XP7_RECEIVE_FC_MSGSr(unit, rv) \
	soc_reg32_set(unit, BP_XP7_RECEIVE_FC_MSGSr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_CMD_CTRLr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_CMD_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_CMD_CTRLr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_CMD_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_CMD_DATA_INr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_CMD_DATA_INr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_CMD_DATA_INr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_CMD_DATA_INr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_CMD_DATA_OUTr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_CMD_DATA_OUTr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_CMD_DATA_OUTr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_CMD_DATA_OUTr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_DEV_STATUSr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_DEV_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_DEV_STATUSr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_DEV_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_INT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_INT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_INT_CTRLr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_INT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_MEM_PARAMr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_MEM_PARAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_MEM_PARAMr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_MEM_PARAMr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_MEM_TST_CTLr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_MEM_TST_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_MEM_TST_CTLr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_MEM_TST_CTLr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_PRESCALEr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_PRESCALEr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_PRESCALEr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_PRESCALEr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_PROD_CFGr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_PROD_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_PROD_CFGr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_PROD_CFGr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_TIMERr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_TIMERr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_BSAFE_GLB_UHSM_CFGr(unit, rvp) \
	soc_reg32_get(unit, BSAFE_GLB_UHSM_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_BSAFE_GLB_UHSM_CFGr(unit, rv) \
	soc_reg32_set(unit, BSAFE_GLB_UHSM_CFGr, REG_PORT_ANY, 0, rv)

#define READ_BUCKET_ECCr(unit, port, idx, rvp) \
	soc_reg32_get(unit, BUCKET_ECCr, port, idx, rvp)
#define WRITE_BUCKET_ECCr(unit, port, idx, rv) \
	soc_reg32_set(unit, BUCKET_ECCr, port, idx, rv)

#define READ_BUFFER_CELL_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_BUFFER_CELL_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_BUFFER_PACKET_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, BUFFER_PACKET_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_BUFFER_PACKET_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, BUFFER_PACKET_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_BUFFER_PACKET_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, BUFFER_PACKET_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_BUFFER_PACKET_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, BUFFER_PACKET_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_CALENDAR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, CALENDAR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CALENDAR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, CALENDAR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CAM_BIST_STATUS_S2r(unit, rvp) \
	soc_reg32_get(unit, CAM_BIST_STATUS_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CAM_BIST_STATUS_S2r(unit, rv) \
	soc_reg32_set(unit, CAM_BIST_STATUS_S2r, REG_PORT_ANY, 0, rv)

#define READ_CAM_BIST_STATUS_S3r(unit, rvp) \
	soc_reg32_get(unit, CAM_BIST_STATUS_S3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CAM_BIST_STATUS_S3r(unit, rv) \
	soc_reg32_set(unit, CAM_BIST_STATUS_S3r, REG_PORT_ANY, 0, rv)

#define READ_CAM_BIST_STATUS_S5r(unit, rvp) \
	soc_reg32_get(unit, CAM_BIST_STATUS_S5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CAM_BIST_STATUS_S5r(unit, rv) \
	soc_reg32_set(unit, CAM_BIST_STATUS_S5r, REG_PORT_ANY, 0, rv)

#define READ_CAM_BIST_STATUS_S6r(unit, rvp) \
	soc_reg32_get(unit, CAM_BIST_STATUS_S6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CAM_BIST_STATUS_S6r(unit, rv) \
	soc_reg32_set(unit, CAM_BIST_STATUS_S6r, REG_PORT_ANY, 0, rv)

#define READ_CAM_BIST_STATUS_S8r(unit, rvp) \
	soc_reg32_get(unit, CAM_BIST_STATUS_S8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CAM_BIST_STATUS_S8r(unit, rv) \
	soc_reg32_set(unit, CAM_BIST_STATUS_S8r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_0r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_1r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_2r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_3r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_4r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_5r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_6r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_7r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_8r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_9r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_10r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_11r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_12r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_13r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_14r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG1_CID_15r(unit, rv) \
	soc_reg32_set(unit, CASCHNG1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_0r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_1r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_2r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_3r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_4r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_5r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_6r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_7r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_8r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_9r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_10r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_11r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_12r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_13r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_14r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASCHNG2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, CASCHNG2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASCHNG2_CID_15r(unit, rv) \
	soc_reg32_set(unit, CASCHNG2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASIDLEr(unit, rvp) \
	soc_reg32_get(unit, CASIDLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CASIDLEr(unit, rv) \
	soc_reg32_set(unit, CASIDLEr, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CASMODRPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CASMODRPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASMODRPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CASMODRPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CASOTPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CASOTPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASOTPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CASOTPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_0r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_1r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_2r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_3r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_4r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_5r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_6r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_7r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_8r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_9r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_10r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_11r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_12r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_13r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_14r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, CASREPL1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL1_CID_15r(unit, rv) \
	soc_reg32_set(unit, CASREPL1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_0r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_1r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_2r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_3r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_4r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_5r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_6r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_7r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_8r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_9r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_10r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_11r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_12r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_13r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_14r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASREPL2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, CASREPL2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASREPL2_CID_15r(unit, rv) \
	soc_reg32_set(unit, CASREPL2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CASSTAT_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CASSTAT_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CASSTAT_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CASSTAT_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CBL_ATTRIBUTEr(unit, idx, rvp) \
	soc_reg32_get(unit, CBL_ATTRIBUTEr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBL_ATTRIBUTEr(unit, idx, rv) \
	soc_reg32_set(unit, CBL_ATTRIBUTEr, REG_PORT_ANY, idx, rv)

#define READ_CBPCELLCRCERRPTRr(unit, rvp) \
	soc_reg32_get(unit, CBPCELLCRCERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPCELLCRCERRPTRr(unit, rv) \
	soc_reg32_set(unit, CBPCELLCRCERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_CBPCELLERRPTRr(unit, rvp) \
	soc_reg32_get(unit, CBPCELLERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPCELLERRPTRr(unit, rv) \
	soc_reg32_set(unit, CBPCELLERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_CBPCELLHDRMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPCELLHDRMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPCELLHDRMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPCELLHDRMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPCELLHDRPARITYERRPTRr(unit, rvp) \
	soc_reg32_get(unit, CBPCELLHDRPARITYERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPCELLHDRPARITYERRPTRr(unit, rv) \
	soc_reg32_set(unit, CBPCELLHDRPARITYERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM0DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM0DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM0DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM0DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM10DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM10DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM10DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM10DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM11DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM11DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM11DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM11DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM12DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM12DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM12DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM12DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM13DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM13DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM13DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM13DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM14DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM14DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM14DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM14DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM15DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM15DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM15DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM15DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM1DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM1DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM1DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM1DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM2DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM2DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM2DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM2DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM3DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM3DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM3DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM3DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM4DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM4DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM4DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM4DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM5DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM5DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM5DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM5DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM6DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM6DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM6DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM6DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM7DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM7DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM7DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM7DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM8DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM8DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM8DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM8DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEM9DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPDATAMEM9DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPDATAMEM9DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPDATAMEM9DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPDATAMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, CBPDATAMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBPDATAMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, CBPDATAMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_CBPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDR0LMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, CBPPKTHDR0LMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBPPKTHDR0LMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, CBPPKTHDR0LMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_CBPPKTHDR0MEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, CBPPKTHDR0MEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBPPKTHDR0MEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, CBPPKTHDR0MEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_CBPPKTHDR0UMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, CBPPKTHDR0UMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBPPKTHDR0UMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, CBPPKTHDR0UMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_CBPPKTHDR1MEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, CBPPKTHDR1MEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CBPPKTHDR1MEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, CBPPKTHDR1MEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_CBPPKTHDR2MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDR2MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDR2MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDR2MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDRCPUMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDRCPUMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDRCPUMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDRCPUMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDRMEM0DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDRMEM0DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDRMEM0DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDRMEM0DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDRMEM1DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDRMEM1DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDRMEM1DEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDRMEM1DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDRMEMEXTDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDRMEMEXTDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDRMEMEXTDEBUGr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDRMEMEXTDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CBPPKTHDRPARITYERRPTRr(unit, rvp) \
	soc_reg32_get(unit, CBPPKTHDRPARITYERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPKTHDRPARITYERRPTRr(unit, rv) \
	soc_reg32_set(unit, CBPPKTHDRPARITYERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN00r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN00r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN00r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN00r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN01r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN01r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN01r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN01r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN02r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN02r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN02r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN02r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN10r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN10r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN10r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN11r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN11r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN11r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN12r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN12r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN12r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN20r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN20r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN20r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN21r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN21r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN21r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN22r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN22r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN22r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN30r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN30r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN30r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN31r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN31r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN31r, REG_PORT_ANY, 0, rv)

#define READ_CBPPOWERDOWN32r(unit, rvp) \
	soc_reg32_get(unit, CBPPOWERDOWN32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CBPPOWERDOWN32r(unit, rv) \
	soc_reg32_set(unit, CBPPOWERDOWN32r, REG_PORT_ANY, 0, rv)

#define READ_CBP_FULLr(unit, rvp) \
	soc_reg32_get(unit, CBP_FULLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CBP_FULLr(unit, rv) \
	soc_reg32_set(unit, CBP_FULLr, REG_PORT_ANY, 0, rv)

#define READ_CCM_COPYTO_CPU_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CCM_COPYTO_CPU_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCM_COPYTO_CPU_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CCM_COPYTO_CPU_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CCM_INTERRUPT_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CCM_INTERRUPT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCM_INTERRUPT_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CCM_INTERRUPT_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CCM_READ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CCM_READ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCM_READ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CCM_READ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CCPE_MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CCPE_MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCPE_MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CCPE_MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CCPFIFO_STSr(unit, rvp) \
	soc_reg32_get(unit, CCPFIFO_STSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCPFIFO_STSr(unit, rv) \
	soc_reg32_set(unit, CCPFIFO_STSr, REG_PORT_ANY, 0, rv)

#define READ_CCPI_MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CCPI_MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCPI_MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CCPI_MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CCPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CCPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CCPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CCPPARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, CCPPARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCPPARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, CCPPARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_CCP_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CCP_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCP_ERRORr(unit, rv) \
	soc_reg32_set(unit, CCP_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CCP_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CCP_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCP_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CCP_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CCP_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CCP_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CCP_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CCP_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELLASSEMBLY_PARITY_ERRORSr(unit, rvp) \
	soc_reg32_get(unit, CELLASSEMBLY_PARITY_ERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLASSEMBLY_PARITY_ERRORSr(unit, rv) \
	soc_reg32_set(unit, CELLASSEMBLY_PARITY_ERRORSr, REG_PORT_ANY, 0, rv)

#define READ_CELLCHKMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELLCHKMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCHKMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CELLCHKMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELLCHK_POWERDOWN_S0r(unit, rvp) \
	soc_reg32_get(unit, CELLCHK_POWERDOWN_S0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCHK_POWERDOWN_S0r(unit, rv) \
	soc_reg32_set(unit, CELLCHK_POWERDOWN_S0r, REG_PORT_ANY, 0, rv)

#define READ_CELLCHK_POWERDOWN_S1r(unit, rvp) \
	soc_reg32_get(unit, CELLCHK_POWERDOWN_S1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCHK_POWERDOWN_S1r(unit, rv) \
	soc_reg32_set(unit, CELLCHK_POWERDOWN_S1r, REG_PORT_ANY, 0, rv)

#define READ_CELLCHK_POWERDOWN_S2r(unit, rvp) \
	soc_reg32_get(unit, CELLCHK_POWERDOWN_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCHK_POWERDOWN_S2r(unit, rv) \
	soc_reg32_set(unit, CELLCHK_POWERDOWN_S2r, REG_PORT_ANY, 0, rv)

#define READ_CELLCRCERRCOUNTr(unit, rvp) \
	soc_reg32_get(unit, CELLCRCERRCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCRCERRCOUNTr(unit, rv) \
	soc_reg32_set(unit, CELLCRCERRCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_CELLCRCERRPOINTERr(unit, rvp) \
	soc_reg32_get(unit, CELLCRCERRPOINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLCRCERRPOINTERr(unit, rv) \
	soc_reg32_set(unit, CELLCRCERRPOINTERr, REG_PORT_ANY, 0, rv)

#define READ_CELLLINKEMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELLLINKEMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLLINKEMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CELLLINKEMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELLLINKIMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELLLINKIMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLLINKIMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CELLLINKIMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELLLINKMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELLLINKMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLLINKMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CELLLINKMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELLPTR_RELEASE_MGR_PARITYERRORSr(unit, rvp) \
	soc_reg32_get(unit, CELLPTR_RELEASE_MGR_PARITYERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELLPTR_RELEASE_MGR_PARITYERRORSr(unit, rv) \
	soc_reg32_set(unit, CELLPTR_RELEASE_MGR_PARITYERRORSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_BUFFER0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CELL_BUFFER0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_BUFFER0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CELL_BUFFER0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_BUFFER1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CELL_BUFFER1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_BUFFER1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CELL_BUFFER1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_BUFFER2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CELL_BUFFER2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_BUFFER2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CELL_BUFFER2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_BUFFER3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CELL_BUFFER3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_BUFFER3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CELL_BUFFER3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_BUFFER_PTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CELL_BUFFER_PTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_BUFFER_PTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, CELL_BUFFER_PTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_CHK_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELL_CHK_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_CHK_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CELL_CHK_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELL_DATA_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELL_DATA_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_DATA_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CELL_DATA_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELL_HDR_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CELL_HDR_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_HDR_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CELL_HDR_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CELL_OVERLAPSr(unit, rvp) \
	soc_reg32_get(unit, CELL_OVERLAPSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CELL_OVERLAPSr(unit, rv) \
	soc_reg32_set(unit, CELL_OVERLAPSr, REG_PORT_ANY, 0, rv)

#define READ_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_CFAPBANK0STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK0STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK0STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK0STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK10STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK10STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK10STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK10STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK11STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK11STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK11STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK11STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK12STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK12STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK12STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK12STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK13STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK13STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK13STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK13STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK14STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK14STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK14STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK14STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK15STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK15STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK15STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK15STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK1STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK1STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK1STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK1STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK2STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK2STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK2STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK2STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK3STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK3STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK3STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK3STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK4STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK4STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK4STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK4STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK5STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK5STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK5STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK5STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK6STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK6STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK6STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK6STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK7STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK7STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK7STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK7STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK8STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK8STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK8STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK8STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANK9STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPBANK9STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPBANK9STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPBANK9STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPBANKFULLr(unit, idx, rvp) \
	soc_reg32_get(unit, CFAPBANKFULLr, REG_PORT_ANY, idx, rvp)
#define WRITE_CFAPBANKFULLr(unit, idx, rv) \
	soc_reg32_set(unit, CFAPBANKFULLr, REG_PORT_ANY, idx, rv)

#define READ_CFAPBANKPARITYERRORr(unit, idx, rvp) \
	soc_reg32_get(unit, CFAPBANKPARITYERRORr, REG_PORT_ANY, idx, rvp)
#define WRITE_CFAPBANKPARITYERRORr(unit, idx, rv) \
	soc_reg32_set(unit, CFAPBANKPARITYERRORr, REG_PORT_ANY, idx, rv)

#define READ_CFAPCONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPCONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPDEBUGSCR0r(unit, rvp) \
	soc_reg32_get(unit, CFAPDEBUGSCR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPDEBUGSCR0r(unit, rv) \
	soc_reg32_set(unit, CFAPDEBUGSCR0r, REG_PORT_ANY, 0, rv)

#define READ_CFAPDEBUGSCR1r(unit, rvp) \
	soc_reg32_get(unit, CFAPDEBUGSCR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPDEBUGSCR1r(unit, rv) \
	soc_reg32_set(unit, CFAPDEBUGSCR1r, REG_PORT_ANY, 0, rv)

#define READ_CFAPDEBUGSCR2r(unit, rvp) \
	soc_reg32_get(unit, CFAPDEBUGSCR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPDEBUGSCR2r(unit, rv) \
	soc_reg32_set(unit, CFAPDEBUGSCR2r, REG_PORT_ANY, 0, rv)

#define READ_CFAPECONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPECONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPECONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPECONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEFULLRESETPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPEFULLRESETPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEFULLRESETPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPEFULLRESETPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEFULLSETPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPEFULLSETPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEFULLSETPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPEFULLSETPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEINITr(unit, rvp) \
	soc_reg32_get(unit, CFAPEINITr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEINITr(unit, rv) \
	soc_reg32_set(unit, CFAPEINITr, REG_PORT_ANY, 0, rv)

#define READ_CFAPELOWWATERMARKr(unit, rvp) \
	soc_reg32_get(unit, CFAPELOWWATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPELOWWATERMARKr(unit, rv) \
	soc_reg32_set(unit, CFAPELOWWATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEMEMDEBUG_BITMAPr(unit, rvp) \
	soc_reg32_get(unit, CFAPEMEMDEBUG_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEMEMDEBUG_BITMAPr(unit, rv) \
	soc_reg32_set(unit, CFAPEMEMDEBUG_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEMEMDEBUG_STACKr(unit, rvp) \
	soc_reg32_get(unit, CFAPEMEMDEBUG_STACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEMEMDEBUG_STACKr(unit, rv) \
	soc_reg32_set(unit, CFAPEMEMDEBUG_STACKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEOTPCONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPEOTPCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEOTPCONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPEOTPCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPEREADPOINTERr(unit, rvp) \
	soc_reg32_get(unit, CFAPEREADPOINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPEREADPOINTERr(unit, rv) \
	soc_reg32_set(unit, CFAPEREADPOINTERr, REG_PORT_ANY, 0, rv)

#define READ_CFAPESTACKSTATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPESTACKSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPESTACKSTATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPESTACKSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_BITMAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPE_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_BITMAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPE_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CFAPE_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CFAPE_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CFAPE_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, CFAPE_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CFAPE_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CFAPE_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_POOL_CONG_DETECT_THRESH_0r(unit, rvp) \
	soc_reg32_get(unit, CFAPE_POOL_CONG_DETECT_THRESH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_POOL_CONG_DETECT_THRESH_0r(unit, rv) \
	soc_reg32_set(unit, CFAPE_POOL_CONG_DETECT_THRESH_0r, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_POOL_CONG_DETECT_THRESH_1r(unit, rvp) \
	soc_reg32_get(unit, CFAPE_POOL_CONG_DETECT_THRESH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_POOL_CONG_DETECT_THRESH_1r(unit, rv) \
	soc_reg32_set(unit, CFAPE_POOL_CONG_DETECT_THRESH_1r, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_POOL_CONG_DETECT_THRESH_2r(unit, rvp) \
	soc_reg32_get(unit, CFAPE_POOL_CONG_DETECT_THRESH_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_POOL_CONG_DETECT_THRESH_2r(unit, rv) \
	soc_reg32_set(unit, CFAPE_POOL_CONG_DETECT_THRESH_2r, REG_PORT_ANY, 0, rv)

#define READ_CFAPE_STACK_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPE_STACK_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPE_STACK_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPE_STACK_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPFULLCLEARPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPFULLCLEARPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPFULLCLEARPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPFULLCLEARPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPFULLSETPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPFULLSETPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPFULLSETPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPFULLSETPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPFULLTHRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, CFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPFULLTHRESHOLDr(unit, rv) \
	soc_reg32_set(unit, CFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_CFAPFULLTHRESHOLD0r(unit, rvp) \
	soc_reg32_get(unit, CFAPFULLTHRESHOLD0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPFULLTHRESHOLD0r(unit, rv) \
	soc_reg32_set(unit, CFAPFULLTHRESHOLD0r, REG_PORT_ANY, 0, rv)

#define READ_CFAPFULLTHRESHOLD1r(unit, rvp) \
	soc_reg32_get(unit, CFAPFULLTHRESHOLD1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPFULLTHRESHOLD1r(unit, rv) \
	soc_reg32_set(unit, CFAPFULLTHRESHOLD1r, REG_PORT_ANY, 0, rv)

#define READ_CFAPICONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPICONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPICONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPICONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIFULLRESETPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPIFULLRESETPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIFULLRESETPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPIFULLRESETPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIFULLSETPOINTr(unit, rvp) \
	soc_reg32_get(unit, CFAPIFULLSETPOINTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIFULLSETPOINTr(unit, rv) \
	soc_reg32_set(unit, CFAPIFULLSETPOINTr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIINITr(unit, rvp) \
	soc_reg32_get(unit, CFAPIINITr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIINITr(unit, rv) \
	soc_reg32_set(unit, CFAPIINITr, REG_PORT_ANY, 0, rv)

#define READ_CFAPILOWWATERMARKr(unit, rvp) \
	soc_reg32_get(unit, CFAPILOWWATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPILOWWATERMARKr(unit, rv) \
	soc_reg32_set(unit, CFAPILOWWATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIMEMDEBUG_BITMAPr(unit, rvp) \
	soc_reg32_get(unit, CFAPIMEMDEBUG_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIMEMDEBUG_BITMAPr(unit, rv) \
	soc_reg32_set(unit, CFAPIMEMDEBUG_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIMEMDEBUG_STACKr(unit, rvp) \
	soc_reg32_get(unit, CFAPIMEMDEBUG_STACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIMEMDEBUG_STACKr(unit, rv) \
	soc_reg32_set(unit, CFAPIMEMDEBUG_STACKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPINITr(unit, rvp) \
	soc_reg32_get(unit, CFAPINITr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPINITr(unit, rv) \
	soc_reg32_set(unit, CFAPINITr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIOTPCONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPIOTPCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIOTPCONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPIOTPCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPIREADPOINTERr(unit, rvp) \
	soc_reg32_get(unit, CFAPIREADPOINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPIREADPOINTERr(unit, rv) \
	soc_reg32_set(unit, CFAPIREADPOINTERr, REG_PORT_ANY, 0, rv)

#define READ_CFAPISTACKSTATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPISTACKSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPISTACKSTATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPISTACKSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPI_BITMAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPI_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPI_BITMAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPI_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPI_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CFAPI_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPI_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CFAPI_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPI_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CFAPI_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPI_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, CFAPI_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CFAPI_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CFAPI_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPI_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CFAPI_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CFAPI_STACK_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAPI_STACK_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPI_STACK_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAPI_STACK_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CFAPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CFAPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPOTPCONFIGr(unit, rvp) \
	soc_reg32_get(unit, CFAPOTPCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPOTPCONFIGr(unit, rv) \
	soc_reg32_set(unit, CFAPOTPCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CFAPPARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, CFAPPARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPPARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, CFAPPARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_CFAPPOOLSIZEr(unit, rvp) \
	soc_reg32_get(unit, CFAPPOOLSIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPPOOLSIZEr(unit, rv) \
	soc_reg32_set(unit, CFAPPOOLSIZEr, REG_PORT_ANY, 0, rv)

#define READ_CFAPREADPOINTERr(unit, rvp) \
	soc_reg32_get(unit, CFAPREADPOINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAPREADPOINTERr(unit, rv) \
	soc_reg32_set(unit, CFAPREADPOINTERr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DEBUG_CFG0r(unit, rvp) \
	soc_reg32_get(unit, CFAP_DEBUG_CFG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_DEBUG_CFG0r(unit, rv) \
	soc_reg32_set(unit, CFAP_DEBUG_CFG0r, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DEBUG_CFG1r(unit, rvp) \
	soc_reg32_get(unit, CFAP_DEBUG_CFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_DEBUG_CFG1r(unit, rv) \
	soc_reg32_set(unit, CFAP_DEBUG_CFG1r, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DEBUG_SCR0r(unit, rvp) \
	soc_reg32_get(unit, CFAP_DEBUG_SCR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_DEBUG_SCR0r(unit, rv) \
	soc_reg32_set(unit, CFAP_DEBUG_SCR0r, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DEBUG_SCR1r(unit, rvp) \
	soc_reg32_get(unit, CFAP_DEBUG_SCR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_DEBUG_SCR1r(unit, rv) \
	soc_reg32_set(unit, CFAP_DEBUG_SCR1r, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DEBUG_SCR2r(unit, rvp) \
	soc_reg32_get(unit, CFAP_DEBUG_SCR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_DEBUG_SCR2r(unit, rv) \
	soc_reg32_set(unit, CFAP_DEBUG_SCR2r, REG_PORT_ANY, 0, rv)

#define READ_CFAP_DROP_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, CFAP_DROP_PKT_CNTr, port, 0, rvp)
#define WRITE_CFAP_DROP_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, CFAP_DROP_PKT_CNTr, port, 0, rv)

#define READ_CFAP_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, CFAP_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, CFAP_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, CFAP_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, CFAP_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CFAP_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_ERRORr(unit, rv) \
	soc_reg32_set(unit, CFAP_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CFAP_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CFAP_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_FULL_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CFAP_FULL_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_FULL_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, CFAP_FULL_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CFAP_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CFAP_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CFAP_STACK_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, CFAP_STACK_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFAP_STACK_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, CFAP_STACK_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_CFG_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, CFG_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CFG_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, CFG_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_CHANNEL_MASK_A_HIr(unit, rvp) \
	soc_reg32_get(unit, CHANNEL_MASK_A_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHANNEL_MASK_A_HIr(unit, rv) \
	soc_reg32_set(unit, CHANNEL_MASK_A_HIr, REG_PORT_ANY, 0, rv)

#define READ_CHANNEL_MASK_A_LOr(unit, rvp) \
	soc_reg32_get(unit, CHANNEL_MASK_A_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHANNEL_MASK_A_LOr(unit, rv) \
	soc_reg32_set(unit, CHANNEL_MASK_A_LOr, REG_PORT_ANY, 0, rv)

#define READ_CHANNEL_MASK_B_HIr(unit, rvp) \
	soc_reg32_get(unit, CHANNEL_MASK_B_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHANNEL_MASK_B_HIr(unit, rv) \
	soc_reg32_set(unit, CHANNEL_MASK_B_HIr, REG_PORT_ANY, 0, rv)

#define READ_CHANNEL_MASK_B_LOr(unit, rvp) \
	soc_reg32_get(unit, CHANNEL_MASK_B_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHANNEL_MASK_B_LOr(unit, rv) \
	soc_reg32_set(unit, CHANNEL_MASK_B_LOr, REG_PORT_ANY, 0, rv)

#define READ_CHFC2PFC_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, CHFC2PFC_STATEr, port, 0, rvp)
#define WRITE_CHFC2PFC_STATEr(unit, port, rv) \
	soc_reg32_set(unit, CHFC2PFC_STATEr, port, 0, rv)

#define READ_CHGROUPSELECTIONr(unit, rvp) \
	soc_reg_get(unit, CHGROUPSELECTIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHGROUPSELECTIONr(unit, rv) \
	soc_reg_set(unit, CHGROUPSELECTIONr, REG_PORT_ANY, 0, rv)

#define READ_CHIP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, CHIP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHIP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, CHIP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CHIP_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CHIP_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHIP_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CHIP_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CHLBSELr(unit, rvp) \
	soc_reg32_get(unit, CHLBSELr, REG_PORT_ANY, 0, rvp)
#define WRITE_CHLBSELr(unit, rv) \
	soc_reg32_set(unit, CHLBSELr, REG_PORT_ANY, 0, rv)

#define READ_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI0_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI0_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI0_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI0_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI1_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI1_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI1_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI1_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI2_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI2_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI2_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI2_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI3_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI3_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI3_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI3_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI4_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI4_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI4_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI4_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI5_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI5_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI5_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI5_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI6_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI6_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI6_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI6_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI7_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI7_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI7_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI7_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI8_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI8_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI8_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI8_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI9_TX_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI9_TX_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI9_TX_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI9_TX_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI_CONFIG0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG0r, port, 0, rvp)
#define WRITE_CI_CONFIG0r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG0r, port, 0, rv)

#define READ_CI_CONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG1r, port, 0, rvp)
#define WRITE_CI_CONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG1r, port, 0, rv)

#define READ_CI_CONFIG2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG2r, port, 0, rvp)
#define WRITE_CI_CONFIG2r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG2r, port, 0, rv)

#define READ_CI_CONFIG3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG3r, port, 0, rvp)
#define WRITE_CI_CONFIG3r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG3r, port, 0, rv)

#define READ_CI_CONFIG4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG4r, port, 0, rvp)
#define WRITE_CI_CONFIG4r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG4r, port, 0, rv)

#define READ_CI_CONFIG6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG6r, port, 0, rvp)
#define WRITE_CI_CONFIG6r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG6r, port, 0, rv)

#define READ_CI_CONFIG7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_CONFIG7r, port, 0, rvp)
#define WRITE_CI_CONFIG7r(unit, port, rv) \
	soc_reg32_set(unit, CI_CONFIG7r, port, 0, rv)

#define READ_CI_DDR_AUTOINITr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_AUTOINITr, port, 0, rvp)
#define WRITE_CI_DDR_AUTOINITr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_AUTOINITr, port, 0, rv)

#define READ_CI_DDR_BURSTr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_BURSTr, port, 0, rvp)
#define WRITE_CI_DDR_BURSTr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_BURSTr, port, 0, rv)

#define READ_CI_DDR_CALIBRATIONr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_CALIBRATIONr, port, 0, rvp)
#define WRITE_CI_DDR_CALIBRATIONr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_CALIBRATIONr, port, 0, rv)

#define READ_CI_DDR_ITERr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_ITERr, port, 0, rvp)
#define WRITE_CI_DDR_ITERr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_ITERr, port, 0, rv)

#define READ_CI_DDR_MR0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_MR0r, port, 0, rvp)
#define WRITE_CI_DDR_MR0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_MR0r, port, 0, rv)

#define READ_CI_DDR_MR1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_MR1r, port, 0, rvp)
#define WRITE_CI_DDR_MR1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_MR1r, port, 0, rv)

#define READ_CI_DDR_MR2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_MR2r, port, 0, rvp)
#define WRITE_CI_DDR_MR2r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_MR2r, port, 0, rv)

#define READ_CI_DDR_MR3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_MR3r, port, 0, rvp)
#define WRITE_CI_DDR_MR3r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_MR3r, port, 0, rv)

#define READ_CI_DDR_PHY_BISTr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_PHY_BISTr, port, 0, rvp)
#define WRITE_CI_DDR_PHY_BISTr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_PHY_BISTr, port, 0, rv)

#define READ_CI_DDR_PHY_BIST_SEEDr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_PHY_BIST_SEEDr, port, 0, rvp)
#define WRITE_CI_DDR_PHY_BIST_SEEDr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_PHY_BIST_SEEDr, port, 0, rv)

#define READ_CI_DDR_PHY_REG_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_PHY_REG_CTRLr, port, 0, rvp)
#define WRITE_CI_DDR_PHY_REG_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_PHY_REG_CTRLr, port, 0, rv)

#define READ_CI_DDR_PHY_REG_DATAr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_PHY_REG_DATAr, port, 0, rvp)
#define WRITE_CI_DDR_PHY_REG_DATAr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_PHY_REG_DATAr, port, 0, rv)

#define READ_CI_DDR_STARTr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_STARTr, port, 0, rvp)
#define WRITE_CI_DDR_STARTr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_STARTr, port, 0, rv)

#define READ_CI_DDR_STEPr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_STEPr, port, 0, rvp)
#define WRITE_CI_DDR_STEPr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_STEPr, port, 0, rv)

#define READ_CI_DDR_TESTr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TESTr, port, 0, rvp)
#define WRITE_CI_DDR_TESTr(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TESTr, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA0r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA0r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA1r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA1r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA2r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA2r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA3r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA3r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA4r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA4r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA5r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA5r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA6r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA6r, port, 0, rv)

#define READ_CI_DDR_TEST_ALT_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_ALT_DATA7r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_ALT_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_ALT_DATA7r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA0r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA0r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA1r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA1r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA2r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA2r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA3r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA3r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA4r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA4r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA5r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA5r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA6r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA6r, port, 0, rv)

#define READ_CI_DDR_TEST_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_DATA7r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_DATA7r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA0r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA0r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA1r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA1r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA2r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA2r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA3r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA3r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA4r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA4r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA5r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA5r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA6r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA6r, port, 0, rv)

#define READ_CI_DDR_TEST_FAILED_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DDR_TEST_FAILED_DATA7r, port, 0, rvp)
#define WRITE_CI_DDR_TEST_FAILED_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_DDR_TEST_FAILED_DATA7r, port, 0, rv)

#define READ_CI_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUGr, port, 0, rvp)
#define WRITE_CI_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUGr, port, 0, rv)

#define READ_CI_DEBUG_RD_LINESr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_RD_LINESr, port, 0, rvp)
#define WRITE_CI_DEBUG_RD_LINESr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_RD_LINESr, port, 0, rv)

#define READ_CI_DEBUG_SKID_BUFr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_SKID_BUFr, port, 0, rvp)
#define WRITE_CI_DEBUG_SKID_BUFr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_SKID_BUFr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_CONTROLr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_CONTROLr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_COUNTERr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_COUNTERr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_CAPT0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_CAPT0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_CAPT0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_CAPT0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_CAPT1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_CAPT1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_CAPT1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_CAPT1r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_MASK0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_MASK0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_MASK0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_MASK0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_MASK1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_MASK1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_MASK1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_MASK1r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_VALUE0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_VALUE0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_VALUE0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_VALUE0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_RB_FIELD_VALUE1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_RB_FIELD_VALUE1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_RB_FIELD_VALUE1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_RB_FIELD_VALUE1r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_STATUSr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_STATUSr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_STATUS_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_STATUS_MASKr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_STATUS_MASKr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_STATUS_MASKr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_CONTROLr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_CONTROLr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_COUNTERr, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_COUNTERr, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_CAPT0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_CAPT0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_CAPT0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_CAPT0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_CAPT1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_CAPT1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_CAPT1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_CAPT1r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_MASK0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_MASK0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_MASK0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_MASK0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_MASK1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_MASK1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_MASK1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_MASK1r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_VALUE0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_VALUE0r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_VALUE0r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_VALUE0r, port, 0, rv)

#define READ_CI_DEBUG_TRACE_TX_FIELD_VALUE1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_TRACE_TX_FIELD_VALUE1r, port, 0, rvp)
#define WRITE_CI_DEBUG_TRACE_TX_FIELD_VALUE1r(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_TRACE_TX_FIELD_VALUE1r, port, 0, rv)

#define READ_CI_DEBUG_WR_LINESr(unit, port, rvp) \
	soc_reg32_get(unit, CI_DEBUG_WR_LINESr, port, 0, rvp)
#define WRITE_CI_DEBUG_WR_LINESr(unit, port, rv) \
	soc_reg32_set(unit, CI_DEBUG_WR_LINESr, port, 0, rv)

#define READ_CI_ECC_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, CI_ECC_DEBUGr, port, 0, rvp)
#define WRITE_CI_ECC_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, CI_ECC_DEBUGr, port, 0, rv)

#define READ_CI_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, CI_ECC_STATUSr, port, 0, rvp)
#define WRITE_CI_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, CI_ECC_STATUSr, port, 0, rv)

#define READ_CI_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, CI_ERRORr, port, 0, rvp)
#define WRITE_CI_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, CI_ERRORr, port, 0, rv)

#define READ_CI_ERROR_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, CI_ERROR_MASKr, port, 0, rvp)
#define WRITE_CI_ERROR_MASKr(unit, port, rv) \
	soc_reg32_set(unit, CI_ERROR_MASKr, port, 0, rv)

#define READ_CI_FAILED_ADDRr(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_ADDRr, port, 0, rvp)
#define WRITE_CI_FAILED_ADDRr(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_ADDRr, port, 0, rv)

#define READ_CI_FAILED_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA0r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA0r, port, 0, rv)

#define READ_CI_FAILED_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA1r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA1r, port, 0, rv)

#define READ_CI_FAILED_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA2r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA2r, port, 0, rv)

#define READ_CI_FAILED_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA3r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA3r, port, 0, rv)

#define READ_CI_FAILED_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA4r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA4r, port, 0, rv)

#define READ_CI_FAILED_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA5r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA5r, port, 0, rv)

#define READ_CI_FAILED_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA6r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA6r, port, 0, rv)

#define READ_CI_FAILED_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_FAILED_DATA7r, port, 0, rvp)
#define WRITE_CI_FAILED_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_FAILED_DATA7r, port, 0, rv)

#define READ_CI_MEM_ACC_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_CTRLr, port, 0, rvp)
#define WRITE_CI_MEM_ACC_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_CTRLr, port, 0, rv)

#define READ_CI_MEM_ACC_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA0r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA0r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA1r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA1r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA2r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA2r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA3r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA3r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA4r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA4r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA5r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA5r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA6r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA6r, port, 0, rv)

#define READ_CI_MEM_ACC_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_ACC_DATA7r, port, 0, rvp)
#define WRITE_CI_MEM_ACC_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_ACC_DATA7r, port, 0, rv)

#define READ_CI_MEM_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_DEBUGr, port, 0, rvp)
#define WRITE_CI_MEM_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_DEBUGr, port, 0, rv)

#define READ_CI_MEM_DEBUG0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_DEBUG0r, port, 0, rvp)
#define WRITE_CI_MEM_DEBUG0r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_DEBUG0r, port, 0, rv)

#define READ_CI_MEM_DEBUG1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_MEM_DEBUG1r, port, 0, rvp)
#define WRITE_CI_MEM_DEBUG1r(unit, port, rv) \
	soc_reg32_set(unit, CI_MEM_DEBUG1r, port, 0, rv)

#define READ_CI_MRS_CMDr(unit, port, rvp) \
	soc_reg32_get(unit, CI_MRS_CMDr, port, 0, rvp)
#define WRITE_CI_MRS_CMDr(unit, port, rv) \
	soc_reg32_set(unit, CI_MRS_CMDr, port, 0, rv)

#define READ_CI_PHY_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, CI_PHY_CONTROLr, port, 0, rvp)
#define WRITE_CI_PHY_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, CI_PHY_CONTROLr, port, 0, rv)

#define READ_CI_PHY_STRAPS0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_PHY_STRAPS0r, port, 0, rvp)
#define WRITE_CI_PHY_STRAPS0r(unit, port, rv) \
	soc_reg32_set(unit, CI_PHY_STRAPS0r, port, 0, rv)

#define READ_CI_PHY_STRAPS1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_PHY_STRAPS1r, port, 0, rvp)
#define WRITE_CI_PHY_STRAPS1r(unit, port, rv) \
	soc_reg32_set(unit, CI_PHY_STRAPS1r, port, 0, rv)

#define READ_CI_PHY_STRAPS0_RETr(unit, port, rvp) \
	soc_reg32_get(unit, CI_PHY_STRAPS0_RETr, port, 0, rvp)
#define WRITE_CI_PHY_STRAPS0_RETr(unit, port, rv) \
	soc_reg32_set(unit, CI_PHY_STRAPS0_RETr, port, 0, rv)

#define READ_CI_PHY_STRAPS1_RETr(unit, port, rvp) \
	soc_reg32_get(unit, CI_PHY_STRAPS1_RETr, port, 0, rvp)
#define WRITE_CI_PHY_STRAPS1_RETr(unit, port, rv) \
	soc_reg32_set(unit, CI_PHY_STRAPS1_RETr, port, 0, rv)

#define READ_CI_RB_RBTAG_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CI_RB_RBTAG_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CI_RB_RBTAG_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CI_RB_RBTAG_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CI_RESETr(unit, port, rvp) \
	soc_reg32_get(unit, CI_RESETr, port, 0, rvp)
#define WRITE_CI_RESETr(unit, port, rv) \
	soc_reg32_set(unit, CI_RESETr, port, 0, rv)

#define READ_CI_TEST_ALT_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA0r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA0r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA1r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA1r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA2r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA2r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA3r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA3r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA4r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA4r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA5r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA5r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA6r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA6r, port, 0, rv)

#define READ_CI_TEST_ALT_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_ALT_DATA7r, port, 0, rvp)
#define WRITE_CI_TEST_ALT_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_ALT_DATA7r, port, 0, rv)

#define READ_CI_TEST_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA0r, port, 0, rvp)
#define WRITE_CI_TEST_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA0r, port, 0, rv)

#define READ_CI_TEST_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA1r, port, 0, rvp)
#define WRITE_CI_TEST_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA1r, port, 0, rv)

#define READ_CI_TEST_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA2r, port, 0, rvp)
#define WRITE_CI_TEST_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA2r, port, 0, rv)

#define READ_CI_TEST_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA3r, port, 0, rvp)
#define WRITE_CI_TEST_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA3r, port, 0, rv)

#define READ_CI_TEST_DATA4r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA4r, port, 0, rvp)
#define WRITE_CI_TEST_DATA4r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA4r, port, 0, rv)

#define READ_CI_TEST_DATA5r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA5r, port, 0, rvp)
#define WRITE_CI_TEST_DATA5r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA5r, port, 0, rv)

#define READ_CI_TEST_DATA6r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA6r, port, 0, rvp)
#define WRITE_CI_TEST_DATA6r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA6r, port, 0, rv)

#define READ_CI_TEST_DATA7r(unit, port, rvp) \
	soc_reg32_get(unit, CI_TEST_DATA7r, port, 0, rvp)
#define WRITE_CI_TEST_DATA7r(unit, port, rv) \
	soc_reg32_set(unit, CI_TEST_DATA7r, port, 0, rv)

#define READ_CLCHPMC1_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC1_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC1_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC1_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC1_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC2_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC2_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC2_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC2_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC3_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC3_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC3_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC3_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CLCHPMC4_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CLCHPMC4_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLCHPMC4_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CLCHPMC4_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CLDROPCr(unit, rvp) \
	soc_reg32_get(unit, CLDROPCr, REG_PORT_ANY, 0, rvp)
#define WRITE_CLDROPCr(unit, rv) \
	soc_reg32_set(unit, CLDROPCr, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC1r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC1r(unit, rv) \
	soc_reg32_set(unit, CLGPMC1r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC2r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC2r(unit, rv) \
	soc_reg32_set(unit, CLGPMC2r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC3r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC3r(unit, rv) \
	soc_reg32_set(unit, CLGPMC3r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC4r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC4r(unit, rv) \
	soc_reg32_set(unit, CLGPMC4r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC5r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC5r(unit, rv) \
	soc_reg32_set(unit, CLGPMC5r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC6r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC6r(unit, rv) \
	soc_reg32_set(unit, CLGPMC6r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC7r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC7r(unit, rv) \
	soc_reg32_set(unit, CLGPMC7r, REG_PORT_ANY, 0, rv)

#define READ_CLGPMC8r(unit, rvp) \
	soc_reg32_get(unit, CLGPMC8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CLGPMC8r(unit, rv) \
	soc_reg32_set(unit, CLGPMC8r, REG_PORT_ANY, 0, rv)

#define READ_CLINK_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CLINK_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CLINK_ERRORr(unit, rv) \
	soc_reg32_set(unit, CLINK_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CLINK_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CLINK_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CLINK_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CLINK_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CLKACTr(unit, rvp) \
	soc_reg32_get(unit, CLKACTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CLKACTr(unit, rv) \
	soc_reg32_set(unit, CLKACTr, REG_PORT_ANY, 0, rv)

#define READ_CMDWORD_SHADOW_BSEr(unit, rvp) \
	soc_reg32_get(unit, CMDWORD_SHADOW_BSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CMDWORD_SHADOW_BSEr(unit, rv) \
	soc_reg32_set(unit, CMDWORD_SHADOW_BSEr, REG_PORT_ANY, 0, rv)

#define READ_CMDWORD_SHADOW_CSEr(unit, rvp) \
	soc_reg32_get(unit, CMDWORD_SHADOW_CSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CMDWORD_SHADOW_CSEr(unit, rv) \
	soc_reg32_set(unit, CMDWORD_SHADOW_CSEr, REG_PORT_ANY, 0, rv)

#define READ_CMDWORD_SHADOW_HSEr(unit, rvp) \
	soc_reg32_get(unit, CMDWORD_SHADOW_HSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CMDWORD_SHADOW_HSEr(unit, rv) \
	soc_reg32_set(unit, CMDWORD_SHADOW_HSEr, REG_PORT_ANY, 0, rv)

#define READ_CMICMINTIMERr(unit, rvp) \
	soc_reg32_get(unit, CMICMINTIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CMICMINTIMERr(unit, rv) \
	soc_reg32_set(unit, CMICMINTIMERr, REG_PORT_ANY, 0, rv)

#define READ_CMICM_BSPI_B0_CNTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_B0_CNTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_B0_CNTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_B0_CNTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_B0_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_B0_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_B0_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_B0_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_B1_CNTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_B1_CNTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_B1_CNTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_B1_CNTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_B1_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_B1_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_B1_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_B1_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_BUSY_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_BUSY_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_BUSY_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_BUSY_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_INTR_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_INTR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_INTR_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_INTR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_BSPI_MAST_N_BOOTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_BSPI_MAST_N_BOOTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_BSPI_MAST_N_BOOTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_BSPI_MAST_N_BOOTr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_COMMON_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_COMMON_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_COMMON_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_COMMON_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMICM_REVIDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMICM_REVIDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMICM_REVIDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMICM_REVIDr, REG_PORT_ANY, 0), rv)

#define READ_CMICTXCOSMASKr(unit, rvp) \
	soc_reg32_get(unit, CMICTXCOSMASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CMICTXCOSMASKr(unit, rv) \
	soc_reg32_set(unit, CMICTXCOSMASKr, REG_PORT_ANY, 0, rv)

#define READ_CMIC_1000_BASE_X_MODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_1000_BASE_X_MODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_1000_BASE_X_MODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_1000_BASE_X_MODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_64BIT_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_64BIT_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_64BIT_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_64BIT_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_ARL_DMA_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_DMA_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_ARL_DMA_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_DMA_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_ARL_DMA_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_DMA_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_ARL_DMA_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_DMA_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_ARL_MBUF0r(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_MBUF0r, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_ARL_MBUF0r(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_MBUF0r, REG_PORT_ANY, idx), rv)

#define READ_CMIC_ARL_MBUF1r(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_MBUF1r, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_ARL_MBUF1r(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_MBUF1r, REG_PORT_ANY, idx), rv)

#define READ_CMIC_ARL_MBUF2r(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_MBUF2r, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_ARL_MBUF2r(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_MBUF2r, REG_PORT_ANY, idx), rv)

#define READ_CMIC_ARL_MBUF3r(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ARL_MBUF3r, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_ARL_MBUF3r(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ARL_MBUF3r, REG_PORT_ANY, idx), rv)

#define READ_CMIC_BS_CAPTURE_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_FREE_RUN_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_FREE_RUN_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_FREE_RUN_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_FREE_RUN_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_SYNC_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNC_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_SYNC_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNC_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_SYNC_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNC_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_SYNC_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNC_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_SYNT_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNT_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_SYNT_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNT_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CAPTURE_SYNT_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNT_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CAPTURE_SYNT_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CAPTURE_SYNT_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_CTRL_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRL_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_CTRL_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRL_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_CTRL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_CTRL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_CTRL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_TOGGLE_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_TOGGLE_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_TOGGLE_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_TOGGLE_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CLK_TOGGLE_TIME_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CLK_TOGGLE_TIME_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CLK_TOGGLE_TIME_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_DRIFT_RATEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_DRIFT_RATEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_DRIFT_RATEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_DRIFT_RATEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_HEARTBEAT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_HEARTBEAT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_HEARTBEAT_DOWN_DURATIONr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_DOWN_DURATIONr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_HEARTBEAT_DOWN_DURATIONr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_DOWN_DURATIONr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_HEARTBEAT_UP_DURATIONr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_UP_DURATIONr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_HEARTBEAT_UP_DURATIONr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_HEARTBEAT_UP_DURATIONr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_INITIAL_CRCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_INITIAL_CRCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_INITIAL_CRCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_INITIAL_CRCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_INPUT_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_INPUT_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_INPUT_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_INPUT_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_INPUT_TIME_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_INPUT_TIME_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_INPUT_TIME_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_OFFSET_ADJUST_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_OFFSET_ADJUST_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_OFFSET_ADJUST_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_OFFSET_ADJUST_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_OFFSET_ADJUST_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_OFFSET_ADJUST_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_OFFSET_ADJUST_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_OFFSET_ADJUST_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_OUTPUT_TIME_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_OUTPUT_TIME_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_OUTPUT_TIME_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_OUTPUT_TIME_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_OUTPUT_TIME_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_OUTPUT_TIME_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_OUTPUT_TIME_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_BS_REF_CLK_GEN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_BS_REF_CLK_GEN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_BS_REF_CLK_GEN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_BS_REF_CLK_GEN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CHIP_MODE_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CHIP_MODE_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CHIP_MODE_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CHIP_MODE_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CHIP_PARITY_INTR_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CHIP_PARITY_INTR_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CHIP_PARITY_INTR_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CHIP_PARITY_INTR_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CHIP_PARITY_INTR_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CHIP_PARITY_INTR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CHIP_PARITY_INTR_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CHIP_PARITY_INTR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CLK_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CLK_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CLK_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CLK_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CLK_GATE_RESET_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CLK_GATE_RESET_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CLK_GATE_RESET_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CLK_GATE_RESET_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CCM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CCM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CCM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH0_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH0_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH0_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH0_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH0_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH0_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH0_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH0_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH1_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH1_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH1_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH1_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH1_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH1_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH1_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH1_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH2_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH2_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH2_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH2_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH2_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH2_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH2_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH2_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH3_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH3_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH3_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH3_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH3_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH3_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_CH3_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_CH3_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_CH0_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_CH0_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_CH1_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_CH1_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_CH2_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_CH2_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_CH3_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_CH3_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_DESC0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_DESC0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_DESC1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_DESC1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_DESC2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_DESC2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_DESC3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_DESC3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_DESC3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FIFO_RD_DMA_DEBUGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FIFO_RD_DMA_DEBUGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_DATA32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_DATA32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_DATA64_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_DATA64_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_DATA64_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_DATA64_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_FSCHAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_FSCHAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_FSCHAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_IRQ_STAT0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_IRQ_STAT0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_IRQ_STAT1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_IRQ_STAT1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_IRQ_STAT2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_IRQ_STAT2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_IRQ_STAT3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_IRQ_STAT3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_IRQ_STAT4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_IRQ_STAT4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_IRQ_STAT4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_MIIM_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_MIIM_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_MIIM_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_MIIM_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_MIIM_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PCIE_MISCELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_MISCELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PCIE_MISCELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PCIE_MISCELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PKT_COUNT_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PKT_COUNT_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_RCPU_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_RCPU_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SCHAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SCHAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SCHAN_ERRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_ERRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SCHAN_ERRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_ERRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SCHAN_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_CMC0_SCHAN_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_CMC0_SLAM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SLAM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SLAM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SLAM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_CURRENTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_CURRENTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_STAT_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_STAT_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_STAT_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_SW_INTR_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_SW_INTR_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_TABLE_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_TABLE_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_TABLE_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC0_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC0_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC0_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC0_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC0_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC1_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC1_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC1_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC1_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC0_UC1_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC0_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CCM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CCM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CCM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH0_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH0_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH0_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH0_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH0_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH0_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH0_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH0_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH1_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH1_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH1_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH1_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH1_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH1_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH1_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH1_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH2_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH2_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH2_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH2_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH2_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH2_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH2_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH2_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH3_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH3_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH3_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH3_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH3_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH3_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_CH3_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_CH3_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_CH0_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_CH0_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_CH1_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_CH1_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_CH2_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_CH2_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_CH3_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_CH3_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_DESC0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_DESC0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_DESC1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_DESC1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_DESC2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_DESC2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_DESC3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_DESC3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_DESC3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FIFO_RD_DMA_DEBUGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FIFO_RD_DMA_DEBUGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_DATA32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_DATA32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_DATA64_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_DATA64_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_DATA64_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_DATA64_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_FSCHAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_FSCHAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_FSCHAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_IRQ_STAT0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_IRQ_STAT0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_IRQ_STAT1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_IRQ_STAT1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_IRQ_STAT2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_IRQ_STAT2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_IRQ_STAT3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_IRQ_STAT3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_IRQ_STAT4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_IRQ_STAT4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_IRQ_STAT4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_MIIM_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_MIIM_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_MIIM_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_MIIM_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_MIIM_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PCIE_MISCELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_MISCELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PCIE_MISCELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PCIE_MISCELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PKT_COUNT_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PKT_COUNT_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_RCPU_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_RCPU_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SCHAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SCHAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SCHAN_ERRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_ERRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SCHAN_ERRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_ERRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SCHAN_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_CMC1_SCHAN_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_CMC1_SLAM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SLAM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SLAM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SLAM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_CURRENTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_CURRENTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_STAT_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_STAT_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_STAT_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_SW_INTR_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_SW_INTR_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_TABLE_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_TABLE_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_TABLE_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC0_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC0_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC0_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC0_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC0_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC1_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC1_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC1_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC1_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC1_UC1_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC1_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CCM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CCM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CCM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH0_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH0_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH0_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH0_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH0_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH0_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH0_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH0_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH0_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH1_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH1_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH1_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH1_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH1_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH1_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH1_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH1_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH1_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH2_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH2_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH2_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH2_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH2_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH2_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH2_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH2_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH2_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH3_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH3_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH3_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH3_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH3_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH3_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_CH3_DMA_CURR_DESCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_CH3_DMA_CURR_DESCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_CH3_DMA_CURR_DESCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_CH0_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_CH0_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH0_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_CH1_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_CH1_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH1_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_CH2_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_CH2_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH2_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_CH3_INTR_COALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_CH3_INTR_COALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_CH3_INTR_COALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_DESC0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_DESC0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_DESC1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_DESC1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_DESC2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_DESC2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_DESC3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_DESC3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_DESC3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FIFO_RD_DMA_DEBUGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FIFO_RD_DMA_DEBUGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_DATA32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_DATA32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_DATA64_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_DATA64_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_DATA64_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_DATA64_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_FSCHAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_FSCHAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_FSCHAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_IRQ_STAT0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_IRQ_STAT0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_IRQ_STAT1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_IRQ_STAT1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_IRQ_STAT2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_IRQ_STAT2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_IRQ_STAT3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_IRQ_STAT3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_IRQ_STAT4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_IRQ_STAT4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_IRQ_STAT4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_MIIM_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_MIIM_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_MIIM_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_MIIM_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_MIIM_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PCIE_MISCELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_MISCELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PCIE_MISCELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PCIE_MISCELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH0_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH0_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH1_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH1_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH2_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH2_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH3_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_CH3_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_RXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_RXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_RXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PKT_COUNT_TXPKTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PKT_COUNT_TXPKTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PKT_COUNT_TXPKTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PROGRAMMABLE_COS_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_PROGRAMMABLE_COS_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_RCPU_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_RCPU_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SCHAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SCHAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SCHAN_ERRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_ERRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SCHAN_ERRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_ERRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SCHAN_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_CMC2_SCHAN_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_CMC2_SLAM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SLAM_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SLAM_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SLAM_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_CURRENTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_CURRENTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_STAT_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_STAT_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_STAT_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_SW_INTR_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_SW_INTR_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_TABLE_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_TABLE_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_TABLE_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC0_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC0_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC0_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC0_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC0_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC0_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC1_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC1_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC1_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC1_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMC2_UC1_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMC2_UC1_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CMICE_BISR_REG_RD_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CMICE_BISR_REG_RD_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CMICE_BISR_REG_RD_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CMICE_BISR_REG_RD_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_BSPI_BIGENDIANr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_BSPI_BIGENDIANr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_BSPI_BIGENDIANr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_BSPI_BIGENDIANr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_I2C_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_I2C_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_I2C_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_I2C_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_MIIM_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_MIIM_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_MIIM_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_MIIM_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_MIIM_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_PCIE_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_PCIE_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_PCIE_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_PCIE_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_RPE_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_RPE_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_RPE_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_RPE_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_SCHAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_SCHAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_SCHAN_ERRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_ERRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_SCHAN_ERRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_ERRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_SCHAN_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_COMMON_SCHAN_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_COMMON_SPI_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_SPI_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_SPI_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_SPI_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_STRAP_STATUS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_STRAP_STATUS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_STRAP_STATUS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_STRAP_STATUS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_STRAP_STATUS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_STRAP_STATUS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_STRAP_STATUS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_STRAP_STATUS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_UC0_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_UC0_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_UC0_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_UC0_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COMMON_UC1_PIO_ENDIANESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COMMON_UC1_PIO_ENDIANESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COMMON_UC1_PIO_ENDIANESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COMMON_UC1_PIO_ENDIANESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_COS_AVAILABLEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_COS_AVAILABLE0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_AVAILABLE7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_AVAILABLE7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_AVAILABLE7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RXr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RXr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RXr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RXr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_COS_CTRL_RX_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_COS_CTRL_RX_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_COS_CTRL_RX_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_CPS_RESETr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_CPS_RESETr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_CPS_RESETr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_CPS_RESETr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DEVICE_IDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DEVICE_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DEVICE_IDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DEVICE_IDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DEV_REV_IDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DEV_REV_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DEV_REV_IDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DEV_REV_IDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_DESC0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_DESC0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_DESC0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_DESC0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_DESC1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_DESC1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_DESC1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_DESC1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_DESC2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_DESC2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_DESC2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_DESC2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_DESC3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_DESC3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_DESC3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_DESC3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_AR_ARB_MI0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_AR_ARB_MI0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_AR_ARB_MI1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_AR_ARB_MI1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_AW_ARB_MI0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_AW_ARB_MI0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_AW_ARB_MI1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_AW_ARB_MI1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_CFG_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_CFG_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_CFG_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_CFG_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_CFG_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_CFG_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_CFG_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_ID_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_ID_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_ID_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_ID_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_ID_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_ID_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_ID_REG_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_ID_REG_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_ID_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_PER_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_PER_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_PER_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_PER_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_PER_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_PER_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_IC_PER_REG_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_IC_PER_REG_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_IC_PER_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_DMA_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_DMA_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_DMA_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_DMA_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_EB3_VLI_CONFIG_REGISTERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_EB3_VLI_CONFIG_REGISTERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_EB3_VLI_CONFIG_REGISTERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_EB3_VLI_CONFIG_REGISTERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_ENDIANESS_SELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_ENDIANESS_SELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_ENDIANESS_SELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_ENDIANESS_SELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_DMA_SB_ARB_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_DMA_SB_ARB_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_DMA_SB_ARB_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_DMA_SB_ARB_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FIFO_RD_DMA_DEBUGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FIFO_RD_DMA_DEBUGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FIFO_RD_DMA_DEBUGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FINE_GRAIN_COUNTERS_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_DATA32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_DATA32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_DATA64_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_DATA64_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA64_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_DATA64_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_DATA64_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_DATA64_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_OPCODEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_OPCODEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_OPCODEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSCHAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSCHAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSCHAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSCHAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_FSRF_STBY_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_FSRF_STBY_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_FSRF_STBY_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_FSRF_STBY_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GFPORT_CLOCK_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GFPORT_CLOCK_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GFPORT_CLOCK_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GFPORT_CLOCK_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_AUX_SELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_AUX_SELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_AUX_SELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_AUX_SELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_DATA_INr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_DATA_INr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_DATA_INr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_DATA_INr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_DATA_OUTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_DATA_OUTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_DATA_OUTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_DATA_OUTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INIT_VALr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INIT_VALr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INIT_VALr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INIT_VALr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_DEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_DEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_DEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_DEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_EDGEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_EDGEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_EDGEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_EDGEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_MSKr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_MSKr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_MSKr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_MSKr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_MSTATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_MSTATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_MSTATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_MSTATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_INT_TYPEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_INT_TYPEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_INT_TYPEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_INT_TYPEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_OUT_ENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_OUT_ENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_OUT_ENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_OUT_ENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_PAD_RESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_PAD_RESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_PAD_RESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_PAD_RESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_PRB_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_PRB_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_PRB_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_PRB_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_PRB_OEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_PRB_OEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_PRB_OEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_PRB_OEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_RES_ENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_RES_ENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_RES_ENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_RES_ENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_TEST_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_TEST_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_TEST_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_TEST_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_TEST_INPUTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_TEST_INPUTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_TEST_INPUTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_TEST_INPUTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_GP_TEST_OUTPUTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_GP_TEST_OUTPUTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_GP_TEST_OUTPUTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_GP_TEST_OUTPUTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HGTX_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HGTX_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HGTX_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HGTX_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HGTX_CTRL1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HGTX_CTRL1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HGTX_CTRL1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HGTX_CTRL1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HGTX_CTRL2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HGTX_CTRL2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HGTX_CTRL2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HGTX_CTRL2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL0_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL0_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL0_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL0_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL0_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL0_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL0_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL0_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL1_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL1_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL1_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL1_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL1_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL1_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL1_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL1_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL2_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL2_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL2_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL2_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL2_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL2_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL2_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL2_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL3_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL3_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL3_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL3_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL3_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL3_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL3_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL3_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL4_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL4_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL4_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL4_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL4_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL4_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL4_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL4_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL5_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL5_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL5_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL5_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL5_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL5_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL5_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL5_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL6_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL6_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL6_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL6_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL6_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL6_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL6_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL6_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL7_AVAILABLE_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL7_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL7_AVAILABLE_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL7_AVAILABLE_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL7_AVAILABLE_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL7_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL7_AVAILABLE_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL7_AVAILABLE_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_HOL_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_HOL_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_HOL_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_HOL_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_EVENT_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_EVENT_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_EVENT_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_EVENT_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_EVENT_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_EVENT_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_EVENT_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_EVENT_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_MASTER_COMMANDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_COMMANDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_COMMANDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_COMMANDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_MASTER_DATA_READr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_DATA_READr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_DATA_READr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_DATA_READr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_SLAVE_COMMANDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_COMMANDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_COMMANDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_COMMANDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_SLAVE_DATA_READr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_DATA_READr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_DATA_READr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_DATA_READr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2CM_SMBUS_TIMING_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_TIMING_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2CM_SMBUS_TIMING_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2CM_SMBUS_TIMING_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_RESETr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_RESETr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_RESETr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_RESETr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_SLAVE_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_SLAVE_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_SLAVE_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_SLAVE_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_SLAVE_XADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_SLAVE_XADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_SLAVE_XADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_SLAVE_XADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_I2C_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_I2C_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_I2C_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_I2C_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_DISCARDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_DISCARDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_DISCARD_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARD_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_DISCARD_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARD_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_DISCARD_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARD_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_DISCARD_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_DISCARD_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_WARNr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_WARNr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_WARNr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_WARNr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_WARN_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_WARN_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_WARN_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_WARN_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IGBP_WARN_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IGBP_WARN_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IGBP_WARN_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IGBP_WARN_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_INTR_PKT_PACING_DELAYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_INTR_PKT_PACING_DELAYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_INTR_PKT_PACING_DELAYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_INTR_PKT_PACING_DELAYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_INTR_WAIT_CYCLESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_INTR_WAIT_CYCLESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_INTR_WAIT_CYCLESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_INTR_WAIT_CYCLESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_INT_PHY_SCANr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_INT_PHY_SCANr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_INT_PHY_SCANr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_INT_PHY_SCANr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IPIC_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IPIC_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IPIC_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IPIC_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_CLR_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_CLR_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_CLR_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_CLR_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_MASKr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_MASKr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_MASKr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_MASK_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_MASK_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_MASK_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_MASK_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_MASK_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_MASK_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_MASK_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_STAT_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_STAT_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_STAT_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_STAT_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_IRQ_STAT_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_IRQ_STAT_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_IRQ_STAT_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_JTAGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_JTAGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_JTAGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_JTAGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDCLK_PARAMSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDCLK_PARAMSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDCLK_PARAMSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDCLK_PARAMSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_CLK_PARAMSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_CLK_PARAMSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_CLK_PARAMSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_CLK_PARAMSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_DATA_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_DATA_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP0_DATA_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_DATA_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_PROGRAM_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_PROGRAM_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP0_PROGRAM_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_PROGRAM_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP0_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP0_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP0_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP0_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_CLK_PARAMSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_CLK_PARAMSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_CLK_PARAMSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_CLK_PARAMSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_DATA_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_DATA_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP1_DATA_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_DATA_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_PROGRAM_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_PROGRAM_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP1_PROGRAM_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_PROGRAM_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP1_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP1_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP1_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP1_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LEDUP_DATA_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP_DATA_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP_DATA_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP_DATA_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP_PROGRAM_RAMr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP_PROGRAM_RAMr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_LEDUP_PROGRAM_RAMr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP_PROGRAM_RAMr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_LEDUP_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LEDUP_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LEDUP_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LEDUP_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_0_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_0_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_0_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_0_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_10_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_10_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_10_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_10_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_15_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_15_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_15_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_15_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_20_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_20_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_20_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_20_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_25_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_25_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_25_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_25_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_30_34r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_30_34r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_30_34r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_30_34r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_35_39r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_35_39r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_35_39r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_35_39r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_40_44r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_40_44r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_40_44r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_40_44r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_45_49r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_45_49r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_45_49r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_45_49r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_50_54r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_50_54r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_50_54r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_50_54r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_PORT_ORDER_REMAP_5_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_5_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_PORT_ORDER_REMAP_5_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_PORT_ORDER_REMAP_5_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LED_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LED_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LED_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LED_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STATUS_CHANGE_STICKYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STATUS_CHANGE_STICKYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STATUS_CHANGE_STICKYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STATUS_CHANGE_STICKYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STAT_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STAT_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STAT_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STAT_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STAT_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STAT_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STAT_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STAT_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STAT_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STAT_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STAT_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STAT_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_LINK_STAT_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_LINK_STAT_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_LINK_STAT_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_LINK_STAT_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI8r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI8r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI9r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI9r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI10r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI10r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI11r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI11r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI12r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI12r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AR_ARB_MI13r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AR_ARB_MI13r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AR_ARB_MI13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI8r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI8r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI9r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI9r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI10r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI10r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI11r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI11r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI12r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI12r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_AW_ARB_MI13r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_AW_ARB_MI13r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_AW_ARB_MI13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_CFG_REG_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_CFG_REG_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_CFG_REG_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_CFG_REG_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_CFG_REG_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_CFG_REG_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_CFG_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_ID_REG_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_ID_REG_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_ID_REG_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_ID_REG_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_ID_REG_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_ID_REG_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_ID_REG_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_ID_REG_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_ID_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_PER_REG_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_PER_REG_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_PER_REG_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_PER_REG_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_PER_REG_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_PER_REG_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MCS_IC_PER_REG_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MCS_IC_PER_REG_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, CMIC_MCS_IC_PER_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MEM_FAILr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MEM_FAILr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MEM_FAILr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MEM_FAILr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_AUTO_SCAN_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_AUTO_SCAN_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_AUTO_SCAN_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_AUTO_SCAN_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_19_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_19_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_19_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_19_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_29_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_29_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_29_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_29_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_39_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_39_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_39_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_39_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_49_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_49_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_49_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_49_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_59_50r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_59_50r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_59_50r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_59_50r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_69_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_69_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_69_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_69_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_79_70r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_79_70r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_79_70r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_79_70r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_MAP_9_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_9_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_MAP_9_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_MAP_9_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_19_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_19_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_19_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_19_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_29_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_29_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_29_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_29_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_39_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_39_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_39_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_39_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_49_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_49_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_49_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_49_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_59_50r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_59_50r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_59_50r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_59_50r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_69_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_69_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_69_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_69_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_79_70r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_79_70r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_79_70r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_79_70r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_89_80r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_89_80r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_89_80r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_89_80r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_95_90r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_95_90r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_95_90r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_95_90r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_BUS_SEL_MAP_9_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_9_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_9_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_BUS_SEL_MAP_9_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_CLR_SCAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_CLR_SCAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_CLR_SCAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_CLR_SCAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAP_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_INT_SEL_MAP_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_INT_SEL_MAP_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_LINK_STATUS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_LINK_STATUS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_LINK_STATUS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_LINK_STATUS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_LINK_STATUS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_LINK_STATUS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_LINK_STATUS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PAUSE_SCAN_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PORT_TYPE_MAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PORT_TYPE_MAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PORT_TYPE_MAP_BUS2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_BUS2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PORT_TYPE_MAP_BUS2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_BUS2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PORT_TYPE_MAP_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PORT_TYPE_MAP_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PORT_TYPE_MAP_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAP_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_PROTOCOL_MAP_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_PROTOCOL_MAP_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_STATUS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_STATUS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_RX_PAUSE_STATUS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_RX_PAUSE_STATUS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_SCAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_SCAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_SCAN_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_SCAN_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_SCAN_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_SCAN_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_SCAN_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_SCAN_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_SCAN_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_SCAN_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_SCAN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_CAPABILITY_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_STATUS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_STATUS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIIM_TX_PAUSE_STATUS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIIM_TX_PAUSE_STATUS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRRORED_PORTS_TXr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TXr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRRORED_PORTS_TXr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TXr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRRORED_PORTS_TX_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TX_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRRORED_PORTS_TX_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TX_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRRORED_PORTS_TX_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TX_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRRORED_PORTS_TX_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRRORED_PORTS_TX_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRROR_TO_PORTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRROR_TO_PORTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRROR_TO_PORTS_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTS_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRROR_TO_PORTS_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTS_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MIRROR_TO_PORTS_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTS_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MIRROR_TO_PORTS_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MIRROR_TO_PORTS_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MISC_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MISC_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MISC_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MISC_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MISC_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MISC_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MISC_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MISC_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MMUIRQ_MASKr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MMUIRQ_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MMUIRQ_MASKr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MMUIRQ_MASKr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MMUIRQ_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MMUIRQ_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MMUIRQ_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MMUIRQ_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MMU_COSLC_COUNT_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MMU_COSLC_COUNT_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MMU_COSLC_COUNT_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MMU_COSLC_COUNT_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_MMU_COSLC_COUNT_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_MMU_COSLC_COUNT_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_MMU_COSLC_COUNT_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_MMU_COSLC_COUNT_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_OVERRIDE_STRAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_OVERRIDE_STRAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_OVERRIDE_STRAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_OVERRIDE_STRAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PAUSE_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PAUSE_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PAUSE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PAUSE_SCAN_PORTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PAUSE_SCAN_PORTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PAUSE_SCAN_PORTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PAUSE_SCAN_PORTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_CFG_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_CFG_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_CFG_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_CFG_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_CFG_WRITE_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_WRITE_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_CFG_WRITE_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_CFG_WRITE_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_ERROR_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_ERROR_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_ERROR_STATUS_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_ERROR_STATUS_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_ERROR_STATUS_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_ERROR_STATUS_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PCIE_MISCELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PCIE_MISCELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PCIE_MISCELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PCIE_MISCELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PEAK_THERMAL_MON_RESULTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PEAK_THERMAL_MON_RESULTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PEAK_THERMAL_MON_RESULTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PEAK_THERMAL_MON_RESULTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AR_ARB_MI7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AR_ARB_MI7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_AW_ARB_MI7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_AW_ARB_MI7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_CFG_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_CFG_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_CFG_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_CFG_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_CFG_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_CFG_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_CFG_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_ID_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_ID_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_ID_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_ID_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_ID_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_ID_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_ID_REG_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_ID_REG_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_ID_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_PER_REG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_PER_REG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_PER_REG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_PER_REG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_PER_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_PER_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_IC_PER_REG_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_IC_PER_REG_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_IC_PER_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_MCS_ACCESS_PAGEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_MCS_ACCESS_PAGEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_MCS_ACCESS_PAGEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_MCS_ACCESS_PAGEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PIO_WAIT_CYCLESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PIO_WAIT_CYCLESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PIO_WAIT_CYCLESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PIO_WAIT_CYCLESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COS_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COS_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COS_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COS_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COS_QUEUES_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COS_QUEUES_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COS_QUEUES_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COS_QUEUES_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COS_QUEUES_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COS_QUEUES_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COS_QUEUES_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COS_QUEUES_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_FROMCPUr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_FROMCPUr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_FROMCPUr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_FROMCPUr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_FROMCPU_MHr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_FROMCPU_MHr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_FROMCPU_MHr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_FROMCPU_MHr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_INTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_INTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_INTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_INTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_PIOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_PIOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_PIOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_PIOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_PIO_REPLYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_PIO_REPLYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_PIO_REPLYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_PIO_REPLYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_SCHANr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_SCHANr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_SCHANr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_SCHANr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_SCHAN_REPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_SCHAN_REPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_SCHAN_REPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_SCHAN_REPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_TOCPUDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_TOCPUDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_TOCPUDMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUDMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_TOCPUDMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUDMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_TOCPUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_TOCPUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_TOCPUEMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUEMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_TOCPUEMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUEMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_COUNT_TOCPUNr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUNr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_COUNT_TOCPUNr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_COUNT_TOCPUNr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_ETHER_SIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_ETHER_SIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_ETHER_SIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_ETHER_SIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_HEADERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_HEADERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_HEADERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_HEADERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_LMAC0_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_LMAC0_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_LMAC0_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_LMAC0_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_LMAC0_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_LMAC0_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_LMAC0_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_LMAC0_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_LMAC1_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_LMAC1_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_LMAC1_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_LMAC1_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_LMAC1_LOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_LMAC1_LOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_LMAC1_LOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_LMAC1_LOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTS_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTS_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTS_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTS_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTS_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTS_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTS_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTS_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PORTS_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PORTS_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PORTS_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASONr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASONr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASONr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASONr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASON_0_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_0_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_0_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_0_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_1_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_1_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_1_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_1_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_DIRECTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASON_DIRECTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASON_DIRECT_0_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_0_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_DIRECT_0_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_0_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_DIRECT_1_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_1_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_DIRECT_1_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_1_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_DIRECT_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASON_DIRECT_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_DIRECT_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASON_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASON_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASON_MINIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASON_MINIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_REASON_MINI_0_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_0_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_MINI_0_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_0_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_MINI_1_TYPEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_1_TYPEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_PKT_REASON_MINI_1_TYPEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_1_TYPEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_PKT_REASON_MINI_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_REASON_MINI_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_REASON_MINI_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMACr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMACr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMACr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMACr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMAC_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMAC_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMAC_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMAC_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMH0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMH0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMH0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMH0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMH1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMH1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMH1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMH1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMH2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMH2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMH2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMH2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_RMH3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_RMH3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_RMH3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_RMH3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_PKT_VLANr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_PKT_VLANr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_PKT_VLANr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_PKT_VLANr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_QGPHY_QSGMII_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_QGPHY_QSGMII_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_QGPHY_QSGMII_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_QGPHY_QSGMII_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RATE_ADJUSTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RATE_ADJUSTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RATE_ADJUSTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RATE_ADJUSTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RATE_ADJUST_I2Cr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_I2Cr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RATE_ADJUST_I2Cr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_I2Cr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RATE_ADJUST_INT_MDIOr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_INT_MDIOr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RATE_ADJUST_INT_MDIOr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_INT_MDIOr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RATE_ADJUST_STDMAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_STDMAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RATE_ADJUST_STDMAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RATE_ADJUST_STDMAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_IRQ_STAT0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_IRQ_STAT0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_IRQ_STAT1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_IRQ_STAT1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_IRQ_STAT2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_IRQ_STAT2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_IRQ_STAT3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_IRQ_STAT3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_IRQ_STAT4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_IRQ_STAT4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_IRQ_STAT4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MAX_CELL_LIMITr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MAX_CELL_LIMITr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MAX_CELL_LIMITr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MAX_CELL_LIMITr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MIIM_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MIIM_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MIIM_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MIIM_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MIIM_PARAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_PARAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MIIM_PARAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_PARAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MIIM_READ_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_READ_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MIIM_READ_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_READ_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_MIIM_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_MIIM_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_MIIM_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_PCIE_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_PCIE_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_PCIE_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_RCPU_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_RCPU_IRQ_MASK1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_RCPU_IRQ_MASK2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_RCPU_IRQ_MASK3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_RCPU_IRQ_MASK4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_RCPU_IRQ_MASK4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_SW_INTR_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_SW_INTR_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_SW_INTR_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_UC0_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_UC0_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_UC0_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RPE_UC1_IRQ_MASK0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RPE_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RPE_UC1_IRQ_MASK0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RPE_UC1_IRQ_MASK0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_BLOCK_DATABUF_ALLOCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_BLOCK_DATABUF_ALLOCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_EPINTF_BUF_DEPTHr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_BUF_DEPTHr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_EPINTF_BUF_DEPTHr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_BUF_DEPTHr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RX_PAUSE_CAPABILITYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_CAPABILITYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RX_PAUSE_CAPABILITYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_CAPABILITYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RX_PAUSE_OVERRIDE_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_OVERRIDE_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RX_PAUSE_OVERRIDE_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_OVERRIDE_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_RX_PAUSE_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_RX_PAUSE_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_RX_PAUSE_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_0_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_0_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_0_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_0_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_16_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_16_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_16_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_16_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_24_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_24_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_24_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_24_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_32_39r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_32_39r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_32_39r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_32_39r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_40_47r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_40_47r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_40_47r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_40_47r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_48_55r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_48_55r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_48_55r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_48_55r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_56_63r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_56_63r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_56_63r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_56_63r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_RING_MAP_8_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_8_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_RING_MAP_8_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_RING_MAP_8_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SBUS_TIMEOUTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SBUS_TIMEOUTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SBUS_TIMEOUTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SBUS_TIMEOUTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCAN_PORTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCAN_PORTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCAN_PORTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCAN_PORTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCAN_PORTS_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCAN_PORTS_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCAN_PORTS_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCAN_PORTS_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCAN_PORTS_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCAN_PORTS_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCAN_PORTS_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCAN_PORTS_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCAN_PORTS_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCHAN_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCHAN_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCHAN_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCHAN_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCHAN_ERRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCHAN_ERRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SCHAN_ERRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCHAN_ERRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SCHAN_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_SCHAN_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCHAN_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_SCHAN_MESSAGE_EXTr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCHAN_MESSAGE_EXTr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_SCHAN_MESSAGE_EXTr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCHAN_MESSAGE_EXTr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_SCHAN_RCPU_RPIO_MESSAGEr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SCHAN_RCPU_RPIO_MESSAGEr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_SCHAN_RCPU_RPIO_MESSAGEr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SCHAN_RCPU_RPIO_MESSAGEr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_SEMAPHORE_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_26r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_10_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_10_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_10_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_10_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_11_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_11_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_11_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_11_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_12_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_12_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_12_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_12_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_13_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_13_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_13_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_13_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_14_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_14_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_14_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_14_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_15_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_15_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_15_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_15_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_16_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_16_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_16_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_16_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_17_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_17_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_17_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_17_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_18_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_18_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_18_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_18_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_19_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_19_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_19_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_19_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_1_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_1_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_1_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_1_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_20_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_20_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_20_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_20_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_21_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_21_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_21_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_21_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_22_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_22_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_22_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_22_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_23_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_23_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_23_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_23_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_24_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_24_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_24_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_24_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_25_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_25_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_25_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_25_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_26_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_26_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_26_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_26_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_27_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_27_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_27_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_27_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_28_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_28_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_28_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_28_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_29_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_29_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_29_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_29_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_2_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_2_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_2_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_2_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_30_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_30_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_30_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_30_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_31_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_31_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_31_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_31_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_32_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_32_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_32_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_32_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_3_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_3_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_3_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_3_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_4_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_4_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_4_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_4_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_5_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_5_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_5_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_5_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_6_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_6_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_6_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_6_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_7_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_7_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_7_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_7_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_8_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_8_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_8_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_8_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SEMAPHORE_9_SHADOWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_9_SHADOWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SEMAPHORE_9_SHADOWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SEMAPHORE_9_SHADOWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_26r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_END_ADDR_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_END_ADDR_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_END_ADDR_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_FAIL_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_FAIL_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_FAIL_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_FAIL_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_FAIL_ENTRYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_FAIL_ENTRYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_FAIL_ENTRYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_FAIL_ENTRYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_INTERLEAVE_PARITYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_INTERLEAVE_PARITYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_INTERLEAVE_PARITYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_INTERLEAVE_PARITYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_26r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_ADDR_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_ADDR_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_ADDR_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_MEM_DATAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_MEM_DATAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_MEM_DATAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_MEM_DATAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_PARITY_MODE_SELr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SELr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_PARITY_MODE_SELr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SELr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_PARITY_MODE_SEL_15_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SEL_15_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_PARITY_MODE_SEL_15_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SEL_15_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_PARITY_MODE_SEL_31_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SEL_31_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_PARITY_MODE_SEL_31_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_PARITY_MODE_SEL_31_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_POWER_DOWN_MEM_LOWERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_POWER_DOWN_MEM_LOWERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_POWER_DOWN_MEM_LOWERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_POWER_DOWN_MEM_LOWERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_POWER_DOWN_MEM_UPPERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_POWER_DOWN_MEM_UPPERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_POWER_DOWN_MEM_UPPERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_POWER_DOWN_MEM_UPPERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_PROTECT_ADDR_RANGE_VALIDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_PROTECT_ADDR_RANGE_VALIDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE0_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE0_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE0_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE0_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE10_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE10_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE10_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE10_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE11_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE11_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE11_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE11_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE12_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE12_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE12_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE12_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE13_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE13_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE13_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE13_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE14_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE14_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE14_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE14_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE15_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE15_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE15_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE15_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE16_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE16_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE16_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE16_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE17_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE17_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE17_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE17_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE18_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE18_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE18_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE18_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE19_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE19_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE19_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE19_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE1_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE1_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE1_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE1_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE20_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE20_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE20_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE20_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE21_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE21_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE21_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE21_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE22_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE22_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE22_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE22_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE23_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE23_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE23_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE23_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE24_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE24_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE24_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE24_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE25_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE25_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE25_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE25_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE26_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE26_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE26_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE26_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE27_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE27_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE27_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE27_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE28_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE28_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE28_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE28_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE29_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE29_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE29_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE29_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE2_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE2_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE2_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE2_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE30_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE30_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE30_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE30_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE31_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE31_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE31_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE31_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE3_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE3_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE3_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE3_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE4_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE4_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE4_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE4_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE5_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE5_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE5_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE5_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE6_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE6_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE6_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE6_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE7_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE7_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE7_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE7_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE8_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE8_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE8_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE8_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_RANGE9_DATAENTRY_LENr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_RANGE9_DATAENTRY_LENr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_RANGE9_DATAENTRY_LENr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_RANGE9_DATAENTRY_LENr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_26r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_27r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_29r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SER_START_ADDR_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SER_START_ADDR_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SER_START_ADDR_31r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SKIP_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SKIP_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SKIP_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SKIP_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SLAM_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SLAM_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SLAM_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SLAM_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SLAM_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SLAM_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SLAM_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SLAM_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SLAM_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SOFT_RESET_REGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SOFT_RESET_REGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SOFT_RESET_REGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SOFT_RESET_REGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SOFT_RESET_REG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SOFT_RESET_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SOFT_RESET_REG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SOFT_RESET_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SPARE1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SPARE1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SPARE1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SPARE1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SPARE2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SPARE2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SPARE2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SPARE2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SRAM_TM0_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SRAM_TM0_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SRAM_TM0_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SRAM_TM0_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SRAM_TM1_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SRAM_TM1_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SRAM_TM1_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SRAM_TM1_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SRAM_TM2_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SRAM_TM2_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SRAM_TM2_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SRAM_TM2_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SRAM_TM_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SRAM_TM_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SRAM_TM_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SRAM_TM_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SRAM_TM_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SRAM_TM_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SRAM_TM_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SRAM_TM_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_95r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_95r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_95r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_95r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_14_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_14_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_14_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_14_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_15_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_15_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_15_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_15_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_19_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_19_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_19_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_19_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_23_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_23_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_23_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_23_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_24_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_24_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_24_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_24_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_29_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_29_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_29_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_29_25r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_31_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_31_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_31_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_31_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_34_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_34_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_34_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_34_30r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_39_32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_39_32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_39_32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_39_32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_39_35r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_39_35r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_39_35r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_39_35r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_44_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_44_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_44_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_44_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_47_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_47_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_47_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_47_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_49_45r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_49_45r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_49_45r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_49_45r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_4_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_4_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_4_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_4_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_54_50r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_54_50r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_54_50r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_54_50r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_55_48r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_55_48r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_55_48r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_55_48r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_59_55r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_59_55r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_59_55r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_59_55r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_63_56r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_63_56r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_63_56r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_63_56r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_63_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_63_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_63_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_63_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_64_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_64_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_64_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_64_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_69_65r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_69_65r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_69_65r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_69_65r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_74_70r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_74_70r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_74_70r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_74_70r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_79_75r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_79_75r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_79_75r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_79_75r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_7_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_7_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_7_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_7_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_84_80r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_84_80r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_84_80r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_84_80r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_89_85r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_89_85r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_89_85r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_89_85r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_94_90r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_94_90r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_94_90r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_94_90r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_BLKNUM_MAP_9_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_9_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_BLKNUM_MAP_9_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_BLKNUM_MAP_9_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_CURRENTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_CURRENTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_CURRENTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_EGR_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_EGR_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_EGR_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_EGR_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_ING_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_ING_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_ING_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_ING_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_MAC_STATS_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MAC_STATS_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_MAC_STATS_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MAC_STATS_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_MMU_PORTS0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_PORTS0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_MMU_PORTS0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_PORTS0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_MMU_PORTS1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_PORTS1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_MMU_PORTS1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_PORTS1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_MMU_SETUPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_SETUPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_MMU_SETUPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_MMU_SETUPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_11_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_11_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_11_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_11_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_11_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_11_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_11_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_11_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_15_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_15_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_15_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_15_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_15_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_15_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_15_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_15_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_17_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_17_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_17_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_17_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_19_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_19_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_19_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_19_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_23_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_23_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_23_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_23_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_23_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_23_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_23_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_27_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_27_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_27_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_27_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_31_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_31_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_31_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_31_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_31_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_31_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_31_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_31_28r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_35_32r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_35_32r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_35_32r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_35_32r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_39_36r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_39_36r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_39_36r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_39_36r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_3_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_3_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_3_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_3_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_43_40r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_43_40r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_43_40r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_43_40r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_47_44r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_47_44r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_47_44r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_47_44r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_51_48r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_51_48r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_51_48r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_51_48r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_55_52r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_55_52r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_55_52r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_55_52r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_59_56r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_59_56r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_59_56r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_59_56r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_5_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_5_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_5_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_5_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_63_60r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_63_60r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_63_60r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_63_60r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_67_64r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_67_64r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_67_64r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_67_64r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_71_68r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_71_68r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_71_68r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_71_68r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_75_72r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_75_72r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_75_72r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_75_72r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_79_76r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_79_76r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_79_76r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_79_76r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_7_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_7_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_7_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_7_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_7_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_7_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_7_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_7_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_83_80r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_83_80r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_83_80r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_83_80r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_87_84r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_87_84r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_87_84r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_87_84r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_91_88r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_91_88r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_91_88r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_91_88r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTNUM_MAP_95_92r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_95_92r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTNUM_MAP_95_92r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTNUM_MAP_95_92r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTS_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTS_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTS_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTS_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTS_MOD0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_MOD0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTS_MOD0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_MOD0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORTS_MOD1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_MOD1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORTS_MOD1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORTS_MOD1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAP_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAP_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAP_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAP_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAP_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAP_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_HIr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_HIr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_SBUS_START_ADDRESSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_SBUS_START_ADDRESSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_SBUS_START_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STAT_DMA_SETUPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STAT_DMA_SETUPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STAT_DMA_SETUPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STAT_DMA_SETUPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_STRAP_OPTIONSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_STRAP_OPTIONSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_STRAP_OPTIONSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_STRAP_OPTIONSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SWITCH_FEATURE_ENABLEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SWITCH_FEATURE_ENABLEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SWITCH_FEATURE_ENABLE_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SWITCH_FEATURE_ENABLE_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLE_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SWITCH_FEATURE_ENABLE_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SWITCH_FEATURE_ENABLE_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SWITCH_FEATURE_ENABLE_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_SW_RSTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_SW_RSTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_SW_RSTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_SW_RSTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_CFGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_CFGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_CFGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_ENTRY_COUNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_ENTRY_COUNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_ENTRY_COUNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_PCIMEM_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_PCIMEM_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_PCIMEM_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_SBUS_START_ADDRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_SBUS_START_ADDRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_SBUS_START_ADDRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TABLE_DMA_STARTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_STARTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TABLE_DMA_STARTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TABLE_DMA_STARTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TAP_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TAP_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TAP_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TAP_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_CALIBRATIONr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_CALIBRATIONr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_CALIBRATIONr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_CALIBRATIONr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_THERMAL_MON_RESULT_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_THERMAL_MON_RESULT_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_THERMAL_MON_RESULT_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1BGLOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1BGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1BGLOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1BGLOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1INTCLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1INTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1INTCLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1INTCLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1LOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1LOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1LOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1LOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1MISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1MISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1MISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1MISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1RISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1RISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1RISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1RISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER1VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER1VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER1VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2BGLOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2BGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2BGLOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2BGLOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2INTCLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2INTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2INTCLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2INTCLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2LOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2LOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2LOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2LOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2MISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2MISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2MISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2MISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2RISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2RISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2RISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2RISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMER2VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMER2VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMER2VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERITCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERITCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERITCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERITCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERITOPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERITOPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERITOPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERITOPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPCELLID0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPCELLID0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPCELLID1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPCELLID1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPCELLID2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPCELLID2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPCELLID3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPCELLID3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPCELLID3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPERIPHID0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPERIPHID0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPERIPHID1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPERIPHID1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPERIPHID2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPERIPHID2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM0_TIMERPERIPHID3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM0_TIMERPERIPHID3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM0_TIMERPERIPHID3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1BGLOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1BGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1BGLOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1BGLOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1INTCLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1INTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1INTCLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1INTCLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1LOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1LOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1LOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1LOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1MISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1MISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1MISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1MISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1RISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1RISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1RISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1RISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER1VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER1VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER1VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2BGLOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2BGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2BGLOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2BGLOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2INTCLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2INTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2INTCLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2INTCLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2LOADr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2LOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2LOADr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2LOADr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2MISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2MISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2MISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2MISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2RISr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2RISr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2RISr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2RISr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMER2VALUEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMER2VALUEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMER2VALUEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERITCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERITCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERITCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERITCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERITOPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERITOPr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERITOPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERITOPr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPCELLID0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPCELLID0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPCELLID1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPCELLID1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPCELLID2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPCELLID2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPCELLID3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPCELLID3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPCELLID3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPERIPHID0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPERIPHID0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPERIPHID1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPERIPHID1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPERIPHID2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPERIPHID2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIM1_TIMERPERIPHID3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIM1_TIMERPERIPHID3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIM1_TIMERPERIPHID3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIMESYNC_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIMESYNC_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIMESYNC_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIMESYNC_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TIMESYNC_TIMERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TIMESYNC_TIMERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TIMESYNC_TIMERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TIMESYNC_TIMERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_1_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_1_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_1_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_1_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_1_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_1_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_2_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_2_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_2_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_2_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_2_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_2_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_2_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_2_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_3_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_3_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_3_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_3_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TO_CORE_PLL_X2_3_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_3_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TO_CORE_PLL_X2_3_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TO_CORE_PLL_X2_3_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_CAPTURE_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_CAPTURE_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_CAPTURE_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_CAPTURE_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_CAPTURE_STATUS_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_CAPTURE_STATUS_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_CAPTURE_STATUS_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_CAPTURE_STATUS_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_FIFO_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_FIFO_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_FIFO_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_FIFO_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_FREQ_CTRL_LOWERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_FREQ_CTRL_LOWERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_FREQ_CTRL_LOWERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_FREQ_CTRL_UPPERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_FREQ_CTRL_UPPERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_FREQ_CTRL_UPPERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_1_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_1_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_1_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_1_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_1_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_2_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_2_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_2_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_2_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_2_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_3_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_3_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_3_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_3_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_3_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_4_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_4_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_4_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_4_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_4_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_5_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_5_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_5_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_5_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_5_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_6_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_6_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_GPIO_6_UP_EVENT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_GPIO_6_UP_EVENT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_GPIO_6_UP_EVENT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_INPUT_TIME_FIFO_IDr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_INPUT_TIME_FIFO_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_INPUT_TIME_FIFO_IDr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_INPUT_TIME_FIFO_IDr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_INPUT_TIME_FIFO_TSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_INPUT_TIME_FIFO_TSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_INPUT_TIME_FIFO_TSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_INPUT_TIME_FIFO_TSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_LCPLL_CLK_COUNT_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_LCPLL_CLK_COUNT_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_LCPLL_CLK_COUNT_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_LCPLL_CLK_COUNT_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TS_TIME_CAPTURE_CTRLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TS_TIME_CAPTURE_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TS_TIME_CAPTURE_CTRLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TS_TIME_CAPTURE_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_CMC0_PKT_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC0_PKT_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_CMC0_PKT_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC0_PKT_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_CMC1_PKT_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC1_PKT_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_CMC1_PKT_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC1_PKT_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_CMC2_PKT_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC2_PKT_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_CMC2_PKT_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_CMC2_PKT_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_DEBUGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_DEBUGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_DEBUGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_DEBUGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_IPINTF_BUF_DEPTHr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_IPINTF_BUF_DEPTHr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_IPINTF_BUF_DEPTHr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_IPINTF_BUF_DEPTHr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_MAX_BUF_LIMITSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_MAX_BUF_LIMITSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_MAX_BUF_LIMITSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_MAX_BUF_LIMITSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_MIN_BUF_LIMITSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_MIN_BUF_LIMITSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_MIN_BUF_LIMITSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_MIN_BUF_LIMITSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_RPE_PKT_CNTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_RPE_PKT_CNTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_RPE_PKT_CNTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_RPE_PKT_CNTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TXBUF_STAT_CLRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TXBUF_STAT_CLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TXBUF_STAT_CLRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TXBUF_STAT_CLRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TX_PAUSE_CAPABILITYr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_CAPABILITYr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TX_PAUSE_CAPABILITYr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_CAPABILITYr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TX_PAUSE_OVERRIDE_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_OVERRIDE_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TX_PAUSE_OVERRIDE_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_OVERRIDE_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_TX_PAUSE_STATr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_STATr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_TX_PAUSE_STATr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_TX_PAUSE_STATr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_CPRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_CPRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_CPRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_CPRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_CTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_CTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_CTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_CTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_DLH_IERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_DLH_IERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_DLH_IERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_DLH_IERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_DMASAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_DMASAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_DMASAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_DMASAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_FARr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_FARr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_FARr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_FARr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_HTXr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_HTXr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_HTXr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_HTXr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_IIR_FCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_IIR_FCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_IIR_FCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_IIR_FCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_LCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_LCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_LCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_LCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_LPDLHr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_LPDLHr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_LPDLHr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_LPDLHr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_LPDLLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_LPDLLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_LPDLLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_LPDLLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_LSRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_LSRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_LSRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_LSRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_MCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_MCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_MCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_MCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_MSRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_MSRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_MSRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_MSRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_RBR_THR_DLLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_RBR_THR_DLLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_RBR_THR_DLLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_RBR_THR_DLLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_RFLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_RFLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_RFLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_RFLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_RFWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_RFWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_RFWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_RFWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SBCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SBCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SBCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SBCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SDMAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SDMAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SDMAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SDMAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SFEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SFEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SFEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SFEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SRBR_STHRr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SRBR_STHRr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_UART0_SRBR_STHRr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SRBR_STHRr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_UART0_SRRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SRRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SRRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SRRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SRTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SRTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SRTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SRTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_SRTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_SRTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_SRTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_SRTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_STETr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_STETr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_STETr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_STETr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_TFLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_TFLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_TFLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_TFLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_TFRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_TFRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_TFRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_TFRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_UCVr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_UCVr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_UCVr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_UCVr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART0_USRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART0_USRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART0_USRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART0_USRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_CPRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_CPRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_CPRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_CPRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_CTRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_CTRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_CTRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_CTRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_DLH_IERr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_DLH_IERr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_DLH_IERr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_DLH_IERr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_DMASAr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_DMASAr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_DMASAr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_DMASAr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_FARr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_FARr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_FARr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_FARr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_HTXr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_HTXr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_HTXr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_HTXr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_IIR_FCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_IIR_FCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_IIR_FCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_IIR_FCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_LCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_LCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_LCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_LCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_LPDLHr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_LPDLHr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_LPDLHr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_LPDLHr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_LPDLLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_LPDLLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_LPDLLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_LPDLLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_LSRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_LSRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_LSRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_LSRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_MCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_MCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_MCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_MCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_MSRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_MSRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_MSRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_MSRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_RBR_THR_DLLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_RBR_THR_DLLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_RBR_THR_DLLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_RBR_THR_DLLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_RFLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_RFLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_RFLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_RFLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_RFWr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_RFWr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_RFWr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_RFWr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SBCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SBCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SBCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SBCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SCRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SCRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SCRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SDMAMr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SDMAMr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SDMAMr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SDMAMr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SFEr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SFEr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SFEr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SFEr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SRBR_STHRr(unit, idx, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SRBR_STHRr, REG_PORT_ANY, idx), rvp)
#define WRITE_CMIC_UART1_SRBR_STHRr(unit, idx, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SRBR_STHRr, REG_PORT_ANY, idx), rv)

#define READ_CMIC_UART1_SRRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SRRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SRRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SRRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SRTr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SRTr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SRTr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SRTr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_SRTSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_SRTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_SRTSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_SRTSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_STETr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_STETr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_STETr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_STETr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_TFLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_TFLr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_TFLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_TFLr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_TFRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_TFRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_TFRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_TFRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_UCVr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_UCVr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_UCVr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_UCVr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UART1_USRr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UART1_USRr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UART1_USRr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UART1_USRr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UC0_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UC0_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UC0_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UC0_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_UC1_CONFIGr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_UC1_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_UC1_CONFIGr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_UC1_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS0_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS0_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS0_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS0_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS0_PLL_CONTROL_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS0_PLL_CONTROL_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS0_PLL_CONTROL_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS0_PLL_CONTROL_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_CONTROL_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS0_PLL_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS0_PLL_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS0_PLL_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS1_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS1_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS1_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS1_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS1_PLL_CONTROL_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS1_PLL_CONTROL_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS1_PLL_CONTROL_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS1_PLL_CONTROL_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_CONTROL_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS1_PLL_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS1_PLL_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS1_PLL_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS2_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS2_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS2_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS2_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS2_PLL_CONTROL_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS2_PLL_CONTROL_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS2_PLL_CONTROL_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS2_PLL_CONTROL_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_CONTROL_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS2_PLL_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS2_PLL_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS2_PLL_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS3_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS3_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS3_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS3_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS3_PLL_CONTROL_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS3_PLL_CONTROL_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS3_PLL_CONTROL_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS3_PLL_CONTROL_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_CONTROL_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS3_PLL_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS3_PLL_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS3_PLL_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_0r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_0r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_0r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_5r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_5r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_5r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_6r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_6r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_6r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_7r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_7r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_7r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_8r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_8r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_8r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_9r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_9r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_9r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_10r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_11r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_12r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_13r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_14r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_15r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_16r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_17r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_18r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_19r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_20r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_21r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_22r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_23r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_MDIO_CONFIG_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_MDIO_CONFIG_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_MDIO_CONFIG_24r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_PLL_CONTROL_1r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_PLL_CONTROL_1r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_PLL_CONTROL_2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_PLL_CONTROL_2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_2r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_PLL_CONTROL_3r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_PLL_CONTROL_3r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_3r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_PLL_CONTROL_4r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_PLL_CONTROL_4r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_CONTROL_4r, REG_PORT_ANY, 0), rv)

#define READ_CMIC_XGXS_PLL_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_CMIC_XGXS_PLL_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, CMIC_XGXS_PLL_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_CNG0COSDROPRATEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNG0COSDROPRATEr, port, idx, rvp)
#define WRITE_CNG0COSDROPRATEr(unit, port, idx, rv) \
	soc_reg32_set(unit, CNG0COSDROPRATEr, port, idx, rv)

#define READ_CNG1COSDROPRATEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNG1COSDROPRATEr, port, idx, rvp)
#define WRITE_CNG1COSDROPRATEr(unit, port, idx, rv) \
	soc_reg32_set(unit, CNG1COSDROPRATEr, port, idx, rv)

#define READ_CNGCOSCELLLIMIT0r(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNGCOSCELLLIMIT0r, port, idx, rvp)
#define WRITE_CNGCOSCELLLIMIT0r(unit, port, idx, rv) \
	soc_reg32_set(unit, CNGCOSCELLLIMIT0r, port, idx, rv)

#define READ_CNGCOSCELLLIMIT1r(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNGCOSCELLLIMIT1r, port, idx, rvp)
#define WRITE_CNGCOSCELLLIMIT1r(unit, port, idx, rv) \
	soc_reg32_set(unit, CNGCOSCELLLIMIT1r, port, idx, rv)

#define READ_CNGCOSPKTLIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, CNGCOSPKTLIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_CNGCOSPKTLIMITr(unit, idx, rv) \
	soc_reg32_set(unit, CNGCOSPKTLIMITr, REG_PORT_ANY, idx, rv)

#define READ_CNGCOSPKTLIMIT0r(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNGCOSPKTLIMIT0r, port, idx, rvp)
#define WRITE_CNGCOSPKTLIMIT0r(unit, port, idx, rv) \
	soc_reg32_set(unit, CNGCOSPKTLIMIT0r, port, idx, rv)

#define READ_CNGCOSPKTLIMIT1r(unit, port, idx, rvp) \
	soc_reg32_get(unit, CNGCOSPKTLIMIT1r, port, idx, rvp)
#define WRITE_CNGCOSPKTLIMIT1r(unit, port, idx, rv) \
	soc_reg32_set(unit, CNGCOSPKTLIMIT1r, port, idx, rv)

#define READ_CNGDROPCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, CNGDROPCOUNTr, port, 0, rvp)
#define WRITE_CNGDROPCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, CNGDROPCOUNTr, port, 0, rv)

#define READ_CNGDROPCOUNT0r(unit, port, rvp) \
	soc_reg32_get(unit, CNGDROPCOUNT0r, port, 0, rvp)
#define WRITE_CNGDROPCOUNT0r(unit, port, rv) \
	soc_reg32_set(unit, CNGDROPCOUNT0r, port, 0, rv)

#define READ_CNGDROPCOUNT1r(unit, port, rvp) \
	soc_reg32_get(unit, CNGDROPCOUNT1r, port, 0, rvp)
#define WRITE_CNGDROPCOUNT1r(unit, port, rv) \
	soc_reg32_set(unit, CNGDROPCOUNT1r, port, 0, rv)

#define READ_CNGDYNCELLLIMIT0r(unit, port, rvp) \
	soc_reg32_get(unit, CNGDYNCELLLIMIT0r, port, 0, rvp)
#define WRITE_CNGDYNCELLLIMIT0r(unit, port, rv) \
	soc_reg32_set(unit, CNGDYNCELLLIMIT0r, port, 0, rv)

#define READ_CNGDYNCELLLIMIT1r(unit, port, rvp) \
	soc_reg32_get(unit, CNGDYNCELLLIMIT1r, port, 0, rvp)
#define WRITE_CNGDYNCELLLIMIT1r(unit, port, rv) \
	soc_reg32_set(unit, CNGDYNCELLLIMIT1r, port, 0, rv)

#define READ_CNGPORTPKTLIMIT0r(unit, port, rvp) \
	soc_reg32_get(unit, CNGPORTPKTLIMIT0r, port, 0, rvp)
#define WRITE_CNGPORTPKTLIMIT0r(unit, port, rv) \
	soc_reg32_set(unit, CNGPORTPKTLIMIT0r, port, 0, rv)

#define READ_CNGPORTPKTLIMIT1r(unit, port, rvp) \
	soc_reg32_get(unit, CNGPORTPKTLIMIT1r, port, 0, rvp)
#define WRITE_CNGPORTPKTLIMIT1r(unit, port, rv) \
	soc_reg32_set(unit, CNGPORTPKTLIMIT1r, port, 0, rv)

#define READ_CNGTOTALDYNCELLLIMIT0r(unit, rvp) \
	soc_reg32_get(unit, CNGTOTALDYNCELLLIMIT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CNGTOTALDYNCELLLIMIT0r(unit, rv) \
	soc_reg32_set(unit, CNGTOTALDYNCELLLIMIT0r, REG_PORT_ANY, 0, rv)

#define READ_CNGTOTALDYNCELLLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, CNGTOTALDYNCELLLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CNGTOTALDYNCELLLIMIT1r(unit, rv) \
	soc_reg32_set(unit, CNGTOTALDYNCELLLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_CNG_MAPr(unit, port, rvp) \
	soc_reg32_get(unit, CNG_MAPr, port, 0, rvp)
#define WRITE_CNG_MAPr(unit, port, rv) \
	soc_reg32_set(unit, CNG_MAPr, port, 0, rv)

#define READ_CNTX_AGING_LIMITr(unit, rvp) \
	soc_reg32_get(unit, CNTX_AGING_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_CNTX_AGING_LIMITr(unit, rv) \
	soc_reg32_set(unit, CNTX_AGING_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_CNTX_LRU_ENr(unit, rvp) \
	soc_reg32_get(unit, CNTX_LRU_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_CNTX_LRU_ENr(unit, rv) \
	soc_reg32_set(unit, CNTX_LRU_ENr, REG_PORT_ANY, 0, rv)

#define READ_COLOR_AWAREr(unit, rvp) \
	soc_reg32_get(unit, COLOR_AWAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_COLOR_AWAREr(unit, rv) \
	soc_reg32_set(unit, COLOR_AWAREr, REG_PORT_ANY, 0, rv)

#define READ_COMMAND_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, COMMAND_CONFIGr, port, 0, rvp)
#define WRITE_COMMAND_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, COMMAND_CONFIGr, port, 0, rv)

#define READ_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, CONFIGr, port, 0, rvp)
#define WRITE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, CONFIGr, port, 0, rv)

#define READ_CONFIG_ECCr(unit, port, idx, rvp) \
	soc_reg32_get(unit, CONFIG_ECCr, port, idx, rvp)
#define WRITE_CONFIG_ECCr(unit, port, idx, rv) \
	soc_reg32_set(unit, CONFIG_ECCr, port, idx, rv)

#define READ_CONFIG_EVENT_FIFOr(unit, rvp) \
	soc_reg32_get(unit, CONFIG_EVENT_FIFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_CONFIG_EVENT_FIFOr(unit, rv) \
	soc_reg32_set(unit, CONFIG_EVENT_FIFOr, REG_PORT_ANY, 0, rv)

#define READ_CONFIG_QPP_EVENT_BLOCKr(unit, rvp) \
	soc_reg32_get(unit, CONFIG_QPP_EVENT_BLOCKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CONFIG_QPP_EVENT_BLOCKr(unit, rv) \
	soc_reg32_set(unit, CONFIG_QPP_EVENT_BLOCKr, REG_PORT_ANY, 0, rv)

#define READ_CONFIG_QPP_PUP_BPr(unit, rvp) \
	soc_reg32_get(unit, CONFIG_QPP_PUP_BPr, REG_PORT_ANY, 0, rvp)
#define WRITE_CONFIG_QPP_PUP_BPr(unit, rv) \
	soc_reg32_set(unit, CONFIG_QPP_PUP_BPr, REG_PORT_ANY, 0, rv)

#define READ_CONFIG_QPP_TS_BPr(unit, rvp) \
	soc_reg32_get(unit, CONFIG_QPP_TS_BPr, REG_PORT_ANY, 0, rvp)
#define WRITE_CONFIG_QPP_TS_BPr(unit, rv) \
	soc_reg32_set(unit, CONFIG_QPP_TS_BPr, REG_PORT_ANY, 0, rv)

#define READ_COPYCOUNTCTLr(unit, rvp) \
	soc_reg32_get(unit, COPYCOUNTCTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_COPYCOUNTCTLr(unit, rv) \
	soc_reg32_set(unit, COPYCOUNTCTLr, REG_PORT_ANY, 0, rv)

#define READ_COPYCOUNT_PARITYr(unit, rvp) \
	soc_reg32_get(unit, COPYCOUNT_PARITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_COPYCOUNT_PARITYr(unit, rv) \
	soc_reg32_set(unit, COPYCOUNT_PARITYr, REG_PORT_ANY, 0, rv)

#define READ_COREIDr(unit, rvp) \
	soc_reg32_get(unit, COREIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_COREIDr(unit, rv) \
	soc_reg32_set(unit, COREIDr, REG_PORT_ANY, 0, rv)

#define READ_CORRECTED_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CORRECTED_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CORRECTED_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, CORRECTED_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CORRECTED_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CORRECTED_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CORRECTED_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CORRECTED_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_COSARBSELr(unit, rvp) \
	soc_reg32_get(unit, COSARBSELr, REG_PORT_ANY, 0, rvp)
#define WRITE_COSARBSELr(unit, rv) \
	soc_reg32_set(unit, COSARBSELr, REG_PORT_ANY, 0, rv)

#define READ_COSDP_REMAP_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, COSDP_REMAP_CONTROLr, port, 0, rvp)
#define WRITE_COSDP_REMAP_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, COSDP_REMAP_CONTROLr, port, 0, rv)

#define READ_COSLCCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, COSLCCOUNTr, port, idx, rvp)
#define WRITE_COSLCCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, COSLCCOUNTr, port, idx, rv)

#define READ_COSMASKr(unit, port, rvp) \
	soc_reg32_get(unit, COSMASKr, port, 0, rvp)
#define WRITE_COSMASKr(unit, port, rv) \
	soc_reg32_set(unit, COSMASKr, port, 0, rv)

#define READ_COSMASK_CPUr(unit, rvp) \
	soc_reg_get(unit, COSMASK_CPUr, REG_PORT_ANY, 0, rvp)
#define WRITE_COSMASK_CPUr(unit, rv) \
	soc_reg_set(unit, COSMASK_CPUr, REG_PORT_ANY, 0, rv)

#define READ_COSMASK_CPU1r(unit, rvp) \
	soc_reg32_get(unit, COSMASK_CPU1r, REG_PORT_ANY, 0, rvp)
#define WRITE_COSMASK_CPU1r(unit, rv) \
	soc_reg32_set(unit, COSMASK_CPU1r, REG_PORT_ANY, 0, rv)

#define READ_COSPKTCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, COSPKTCOUNTr, port, idx, rvp)
#define WRITE_COSPKTCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, COSPKTCOUNTr, port, idx, rv)

#define READ_COSWEIGHTSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, COSWEIGHTSr, port, idx, rvp)
#define WRITE_COSWEIGHTSr(unit, port, idx, rv) \
	soc_reg32_set(unit, COSWEIGHTSr, port, idx, rv)

#define READ_COS_MAP_SELr(unit, port, rvp) \
	soc_reg32_get(unit, COS_MAP_SELr, port, 0, rvp)
#define WRITE_COS_MAP_SELr(unit, port, rv) \
	soc_reg32_set(unit, COS_MAP_SELr, port, 0, rv)

#define READ_COS_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, COS_MODEr, port, 0, rvp)
#define WRITE_COS_MODEr(unit, port, rv) \
	soc_reg32_set(unit, COS_MODEr, port, 0, rv)

#define READ_COS_MODE_Xr(unit, rvp) \
	soc_reg_get(unit, COS_MODE_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_COS_MODE_Xr(unit, rv) \
	soc_reg_set(unit, COS_MODE_Xr, REG_PORT_ANY, 0, rv)

#define READ_COS_MODE_Yr(unit, rvp) \
	soc_reg_get(unit, COS_MODE_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_COS_MODE_Yr(unit, rv) \
	soc_reg_set(unit, COS_MODE_Yr, REG_PORT_ANY, 0, rv)

#define READ_COS_SELr(unit, port, rvp) \
	soc_reg_get(unit, COS_SELr, port, 0, rvp)
#define WRITE_COS_SELr(unit, port, rv) \
	soc_reg_set(unit, COS_SELr, port, 0, rv)

#define READ_COS_SEL_2r(unit, port, rvp) \
	soc_reg32_get(unit, COS_SEL_2r, port, 0, rvp)
#define WRITE_COS_SEL_2r(unit, port, rv) \
	soc_reg32_set(unit, COS_SEL_2r, port, 0, rv)

#define READ_CPATHBISRDBGRDDATAr(unit, rvp) \
	soc_reg32_get(unit, CPATHBISRDBGRDDATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPATHBISRDBGRDDATAr(unit, rv) \
	soc_reg32_set(unit, CPATHBISRDBGRDDATAr, REG_PORT_ANY, 0, rv)

#define READ_CPB_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CPB_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPB_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CPB_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CPB_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, CPB_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPB_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, CPB_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_CPQLINKMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, CPQLINKMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPQLINKMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, CPQLINKMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CPQ_COS_EMPTY_REGr(unit, rvp) \
	soc_reg_get(unit, CPQ_COS_EMPTY_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPQ_COS_EMPTY_REGr(unit, rv) \
	soc_reg_set(unit, CPQ_COS_EMPTY_REGr, REG_PORT_ANY, 0, rv)

#define READ_CPUMAXBUCKETr(unit, idx, rvp) \
	soc_reg32_get(unit, CPUMAXBUCKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_CPUMAXBUCKETr(unit, idx, rv) \
	soc_reg32_set(unit, CPUMAXBUCKETr, REG_PORT_ANY, idx, rv)

#define READ_CPUMAXBUCKETCONFIG_64r(unit, idx, rvp) \
	soc_reg_get(unit, CPUMAXBUCKETCONFIG_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_CPUMAXBUCKETCONFIG_64r(unit, idx, rv) \
	soc_reg_set(unit, CPUMAXBUCKETCONFIG_64r, REG_PORT_ANY, idx, rv)

#define READ_CPUPKTECCr(unit, idx, rvp) \
	soc_reg32_get(unit, CPUPKTECCr, REG_PORT_ANY, idx, rvp)
#define WRITE_CPUPKTECCr(unit, idx, rv) \
	soc_reg32_set(unit, CPUPKTECCr, REG_PORT_ANY, idx, rv)

#define READ_CPUPKTMAXBUCKETr(unit, idx, rvp) \
	soc_reg32_get(unit, CPUPKTMAXBUCKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_CPUPKTMAXBUCKETr(unit, idx, rv) \
	soc_reg32_set(unit, CPUPKTMAXBUCKETr, REG_PORT_ANY, idx, rv)

#define READ_CPUPKTMAXBUCKETCONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, CPUPKTMAXBUCKETCONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CPUPKTMAXBUCKETCONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, CPUPKTMAXBUCKETCONFIGr, REG_PORT_ANY, idx, rv)

#define READ_CPUPKTPORTMAXBUCKETr(unit, rvp) \
	soc_reg32_get(unit, CPUPKTPORTMAXBUCKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPUPKTPORTMAXBUCKETr(unit, rv) \
	soc_reg32_set(unit, CPUPKTPORTMAXBUCKETr, REG_PORT_ANY, 0, rv)

#define READ_CPUPKTPORTMAXBUCKETCONFIGr(unit, rvp) \
	soc_reg32_get(unit, CPUPKTPORTMAXBUCKETCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPUPKTPORTMAXBUCKETCONFIGr(unit, rv) \
	soc_reg32_set(unit, CPUPKTPORTMAXBUCKETCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CPUPORTMAXBUCKETr(unit, rvp) \
	soc_reg32_get(unit, CPUPORTMAXBUCKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPUPORTMAXBUCKETr(unit, rv) \
	soc_reg32_set(unit, CPUPORTMAXBUCKETr, REG_PORT_ANY, 0, rv)

#define READ_CPUPORTMAXBUCKETCONFIG_64r(unit, rvp) \
	soc_reg_get(unit, CPUPORTMAXBUCKETCONFIG_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPUPORTMAXBUCKETCONFIG_64r(unit, rv) \
	soc_reg_set(unit, CPUPORTMAXBUCKETCONFIG_64r, REG_PORT_ANY, 0, rv)

#define READ_CPUSLOTMINTIMERr(unit, rvp) \
	soc_reg32_get(unit, CPUSLOTMINTIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPUSLOTMINTIMERr(unit, rv) \
	soc_reg32_set(unit, CPUSLOTMINTIMERr, REG_PORT_ANY, 0, rv)

#define READ_CPU_BWr(unit, rvp) \
	soc_reg32_get(unit, CPU_BWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_BWr(unit, rv) \
	soc_reg32_set(unit, CPU_BWr, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, CPU_CONTROLr, port, 0, rvp)
#define WRITE_CPU_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, CPU_CONTROLr, port, 0, rv)

#define READ_CPU_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_CPU_CONTROL_Mr(unit, rvp) \
	soc_reg32_get(unit, CPU_CONTROL_Mr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_CONTROL_Mr(unit, rv) \
	soc_reg32_set(unit, CPU_CONTROL_Mr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS14_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS14_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS14_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS14_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS15_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS15_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS15_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS15_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS1_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS1_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS2_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS2_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS3_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS3_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS4_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS4_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS4_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS4_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS5_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS5_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS5_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS5_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS6_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS6_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS6_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS6_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS7_MASKr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS7_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS7_MASKr(unit, rv) \
	soc_reg32_set(unit, CPU_COS7_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, CPU_COS_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, CPU_COS_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, CPU_COS_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, CPU_COS_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_SELr(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_SELr(unit, rv) \
	soc_reg32_set(unit, CPU_COS_SELr, REG_PORT_ANY, 0, rv)

#define READ_CPU_COS_SEL_2r(unit, rvp) \
	soc_reg32_get(unit, CPU_COS_SEL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_COS_SEL_2r(unit, rv) \
	soc_reg32_set(unit, CPU_COS_SEL_2r, REG_PORT_ANY, 0, rv)

#define READ_CPU_PRIORITY_SELr(unit, rvp) \
	soc_reg32_get(unit, CPU_PRIORITY_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_PRIORITY_SELr(unit, rv) \
	soc_reg32_set(unit, CPU_PRIORITY_SELr, REG_PORT_ANY, 0, rv)

#define READ_CPU_PRIORITY_SEL_2r(unit, rvp) \
	soc_reg32_get(unit, CPU_PRIORITY_SEL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_PRIORITY_SEL_2r(unit, rv) \
	soc_reg32_set(unit, CPU_PRIORITY_SEL_2r, REG_PORT_ANY, 0, rv)

#define READ_CPU_QL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CPU_QL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_QL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CPU_QL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CPU_SLOT_COUNTr(unit, rvp) \
	soc_reg32_get(unit, CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_SLOT_COUNTr(unit, rv) \
	soc_reg32_set(unit, CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_CPU_TS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CPU_TS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_TS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CPU_TS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CPU_TS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, CPU_TS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_TS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, CPU_TS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_CPU_TS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, CPU_TS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CPU_TS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, CPU_TS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_CRC_APPEND_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, CRC_APPEND_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CRC_APPEND_ENABLEr(unit, rv) \
	soc_reg32_set(unit, CRC_APPEND_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_CSE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, CSE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, CSE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_ATE_STS0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_ATE_STS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_ATE_STS0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_ATE_STS0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_ATE_TMODEr(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_ATE_TMODEr(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_ADR0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_ADR0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_ADR1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_ADR1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D0F_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D0F_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D0F_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D0F_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D0R_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D0R_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D0R_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D0R_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D1F_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D1F_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D1F_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D1F_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D1R_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D1R_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_D1R_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_D1R_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_DONEr(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_DONEr(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_ERR_ADRr(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_ERR_ADRr(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_ERR_DF_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_ERR_DF_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_ERR_DF_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_ERR_DF_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_ERR_DR_0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_ERR_DR_0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_STS_ERR_DR_1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_STS_ERR_DR_1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_TMODE0r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_TMODE0r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_LTE_TMODE1r(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_LTE_TMODE1r(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rv)

#define READ_CSE_DTU_MODEr(unit, rvp) \
	soc_reg32_get(unit, CSE_DTU_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CSE_DTU_MODEr(unit, rv) \
	soc_reg32_set(unit, CSE_DTU_MODEr, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CSRCSEL_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CSRCSEL_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CSRCSEL_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CSRCSEL_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CS_ACE_BYTE_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, CS_ACE_BYTE_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ACE_BYTE_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, CS_ACE_BYTE_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_CS_ACE_CTRLr(unit, rvp) \
	soc_reg32_get(unit, CS_ACE_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ACE_CTRLr(unit, rv) \
	soc_reg32_set(unit, CS_ACE_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_CS_ACE_EVENT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, CS_ACE_EVENT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ACE_EVENT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, CS_ACE_EVENT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_CS_ACE_RANDOM_SEEDr(unit, rvp) \
	soc_reg32_get(unit, CS_ACE_RANDOM_SEEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ACE_RANDOM_SEEDr(unit, rv) \
	soc_reg32_set(unit, CS_ACE_RANDOM_SEEDr, REG_PORT_ANY, 0, rv)

#define READ_CS_BRICK_TMr(unit, rvp) \
	soc_reg32_get(unit, CS_BRICK_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_BRICK_TMr(unit, rv) \
	soc_reg32_set(unit, CS_BRICK_TMr, REG_PORT_ANY, 0, rv)

#define READ_CS_COLLISION_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_COLLISION_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_COLLISION_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_COLLISION_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_COLLISION_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_COLLISION_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_COLLISION_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_COLLISION_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, CS_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, CS_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_CS_CONFIG_BACKGROUND_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, CS_CONFIG_BACKGROUND_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_CONFIG_BACKGROUND_ENABLEr(unit, rv) \
	soc_reg32_set(unit, CS_CONFIG_BACKGROUND_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_CS_CONFIG_BACKGROUND_RATEr(unit, rvp) \
	soc_reg32_get(unit, CS_CONFIG_BACKGROUND_RATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_CONFIG_BACKGROUND_RATEr(unit, rv) \
	soc_reg32_set(unit, CS_CONFIG_BACKGROUND_RATEr, REG_PORT_ANY, 0, rv)

#define READ_CS_CONFIG_SHIFT_SEG15_TO_SEG0r(unit, rvp) \
	soc_reg32_get(unit, CS_CONFIG_SHIFT_SEG15_TO_SEG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_CONFIG_SHIFT_SEG15_TO_SEG0r(unit, rv) \
	soc_reg32_set(unit, CS_CONFIG_SHIFT_SEG15_TO_SEG0r, REG_PORT_ANY, 0, rv)

#define READ_CS_CONFIG_SHIFT_SEG31_TO_SEG16r(unit, rvp) \
	soc_reg32_get(unit, CS_CONFIG_SHIFT_SEG31_TO_SEG16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_CONFIG_SHIFT_SEG31_TO_SEG16r(unit, rv) \
	soc_reg32_set(unit, CS_CONFIG_SHIFT_SEG31_TO_SEG16r, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR0_ADDRr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR0_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR0_ADDRr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR0_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR0_AMOUNT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR0_AMOUNT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR0_AMOUNT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR0_AMOUNT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR0_AMOUNT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR0_AMOUNT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR0_AMOUNT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR0_AMOUNT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR0_EVENT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR0_EVENT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR0_EVENT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR0_EVENT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR0_EVENT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR0_EVENT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR0_EVENT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR0_EVENT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR1_ADDRr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR1_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR1_ADDRr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR1_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR1_AMOUNT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR1_AMOUNT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR1_AMOUNT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR1_AMOUNT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR1_AMOUNT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR1_AMOUNT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR1_AMOUNT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR1_AMOUNT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR1_EVENT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR1_EVENT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR1_EVENT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR1_EVENT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR1_EVENT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR1_EVENT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR1_EVENT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR1_EVENT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR2_ADDRr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR2_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR2_ADDRr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR2_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR2_AMOUNT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR2_AMOUNT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR2_AMOUNT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR2_AMOUNT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR2_AMOUNT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR2_AMOUNT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR2_AMOUNT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR2_AMOUNT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR2_EVENT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR2_EVENT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR2_EVENT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR2_EVENT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR2_EVENT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR2_EVENT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR2_EVENT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR2_EVENT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR3_ADDRr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR3_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR3_ADDRr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR3_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR3_AMOUNT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR3_AMOUNT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR3_AMOUNT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR3_AMOUNT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR3_AMOUNT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR3_AMOUNT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR3_AMOUNT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR3_AMOUNT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR3_EVENT_HIGHr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR3_EVENT_HIGHr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR3_EVENT_HIGHr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR3_EVENT_HIGHr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR3_EVENT_LOWr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR3_EVENT_LOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR3_EVENT_LOWr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR3_EVENT_LOWr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR_HALTr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR_HALTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR_HALTr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR_HALTr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR_INJECTr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR_INJECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR_INJECTr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR_INJECTr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR_INJECT_VALUESr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR_INJECT_VALUESr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR_INJECT_VALUESr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR_INJECT_VALUESr, REG_PORT_ANY, 0, rv)

#define READ_CS_DEBUG_CNTR_UPDATEr(unit, rvp) \
	soc_reg32_get(unit, CS_DEBUG_CNTR_UPDATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DEBUG_CNTR_UPDATEr(unit, rv) \
	soc_reg32_set(unit, CS_DEBUG_CNTR_UPDATEr, REG_PORT_ANY, 0, rv)

#define READ_CS_DMA_FIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, CS_DMA_FIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DMA_FIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, CS_DMA_FIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_CS_DMA_FIFO_CTRLr(unit, rvp) \
	soc_reg32_get(unit, CS_DMA_FIFO_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DMA_FIFO_CTRLr(unit, rv) \
	soc_reg32_set(unit, CS_DMA_FIFO_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_CS_DMA_FIFO_TMr(unit, rvp) \
	soc_reg32_get(unit, CS_DMA_FIFO_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DMA_FIFO_TMr(unit, rv) \
	soc_reg32_set(unit, CS_DMA_FIFO_TMr, REG_PORT_ANY, 0, rv)

#define READ_CS_DMA_MESSAGE_SIZEr(unit, rvp) \
	soc_reg32_get(unit, CS_DMA_MESSAGE_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DMA_MESSAGE_SIZEr(unit, rv) \
	soc_reg32_set(unit, CS_DMA_MESSAGE_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_CS_DROP_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_DROP_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DROP_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_DROP_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_DROP_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_DROP_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_DROP_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_DROP_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS2r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS3r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS4r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS5r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS6r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS7r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS8r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS8r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS8r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS9r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS9r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS9r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS10r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS10r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS10r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS11r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS11r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS11r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS12r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS12r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS12r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS13r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS13r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS13r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS14r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS14r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS14r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS15r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS15r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS15r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS16r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS16r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS16r, REG_PORT_ANY, 0, rv)

#define READ_CS_ECC_STATUS17r(unit, rvp) \
	soc_reg32_get(unit, CS_ECC_STATUS17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_ECC_STATUS17r(unit, rv) \
	soc_reg32_set(unit, CS_ECC_STATUS17r, REG_PORT_ANY, 0, rv)

#define READ_CS_EJECT_OVERFLOW_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_EJECT_OVERFLOW_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_EJECT_OVERFLOW_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_EJECT_OVERFLOW_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_EJECT_OVERFLOW_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_EJECT_OVERFLOW_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_EJECT_OVERFLOW_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_EJECT_OVERFLOW_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_EJECT_THRESH_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_EJECT_THRESH_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_EJECT_THRESH_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_EJECT_THRESH_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_EJECT_THRESH_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_EJECT_THRESH_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_EJECT_THRESH_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_EJECT_THRESH_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_COMMIT_TIMERr(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_COMMIT_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_COMMIT_TIMERr(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_COMMIT_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_CS_MANUAL_EJECT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, CS_MANUAL_EJECT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MANUAL_EJECT_CTRLr(unit, rv) \
	soc_reg32_set(unit, CS_MANUAL_EJECT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_CS_MESSAGE_READYr(unit, rvp) \
	soc_reg32_get(unit, CS_MESSAGE_READYr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MESSAGE_READYr(unit, rv) \
	soc_reg32_set(unit, CS_MESSAGE_READYr, REG_PORT_ANY, 0, rv)

#define READ_CS_MESSAGE_READY_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_MESSAGE_READY_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_MESSAGE_READY_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_MESSAGE_READY_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_PARITY_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, CS_PARITY_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_PARITY_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, CS_PARITY_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_CS_PARITY_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, CS_PARITY_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_PARITY_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, CS_PARITY_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_CS_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_THRESHOLD_EVENTr(unit, rvp) \
	soc_reg32_get(unit, CS_THRESHOLD_EVENTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_THRESHOLD_EVENTr(unit, rv) \
	soc_reg32_set(unit, CS_THRESHOLD_EVENTr, REG_PORT_ANY, 0, rv)

#define READ_CS_THRESHOLD_EVENT_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_THRESHOLD_EVENT_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_THRESHOLD_EVENT_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_THRESHOLD_EVENT_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CS_UNMAPPED_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CS_UNMAPPED_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_UNMAPPED_ERRORr(unit, rv) \
	soc_reg32_set(unit, CS_UNMAPPED_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CS_UNMAPPED_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CS_UNMAPPED_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CS_UNMAPPED_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CS_UNMAPPED_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA1r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA1r(unit, rv) \
	soc_reg_set(unit, CTRL_DA1r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA2r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA2r(unit, rv) \
	soc_reg_set(unit, CTRL_DA2r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA3r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA3r(unit, rv) \
	soc_reg_set(unit, CTRL_DA3r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA4r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA4r(unit, rv) \
	soc_reg_set(unit, CTRL_DA4r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA5r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA5r(unit, rv) \
	soc_reg_set(unit, CTRL_DA5r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_DA6r(unit, rvp) \
	soc_reg_get(unit, CTRL_DA6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_DA6r(unit, rv) \
	soc_reg_set(unit, CTRL_DA6r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_ETHERTYPE1r(unit, rvp) \
	soc_reg32_get(unit, CTRL_ETHERTYPE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_ETHERTYPE1r(unit, rv) \
	soc_reg32_set(unit, CTRL_ETHERTYPE1r, REG_PORT_ANY, 0, rv)

#define READ_CTRL_ETHERTYPE2r(unit, rvp) \
	soc_reg32_get(unit, CTRL_ETHERTYPE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTRL_ETHERTYPE2r(unit, rv) \
	soc_reg32_set(unit, CTRL_ETHERTYPE2r, REG_PORT_ANY, 0, rv)

#define READ_CTR_DEQ_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CTR_DEQ_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_DEQ_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CTR_DEQ_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CTR_DEQ_DTYPE_TBL0r(unit, rvp) \
	soc_reg32_get(unit, CTR_DEQ_DTYPE_TBL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_DEQ_DTYPE_TBL0r(unit, rv) \
	soc_reg32_set(unit, CTR_DEQ_DTYPE_TBL0r, REG_PORT_ANY, 0, rv)

#define READ_CTR_DEQ_DTYPE_TBL1r(unit, rvp) \
	soc_reg32_get(unit, CTR_DEQ_DTYPE_TBL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_DEQ_DTYPE_TBL1r(unit, rv) \
	soc_reg32_set(unit, CTR_DEQ_DTYPE_TBL1r, REG_PORT_ANY, 0, rv)

#define READ_CTR_DEQ_DTYPE_TBL2r(unit, rvp) \
	soc_reg32_get(unit, CTR_DEQ_DTYPE_TBL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_DEQ_DTYPE_TBL2r(unit, rv) \
	soc_reg32_set(unit, CTR_DEQ_DTYPE_TBL2r, REG_PORT_ANY, 0, rv)

#define READ_CTR_DEQ_STATS_CFGr(unit, idx, rvp) \
	soc_reg32_get(unit, CTR_DEQ_STATS_CFGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CTR_DEQ_STATS_CFGr(unit, idx, rv) \
	soc_reg32_set(unit, CTR_DEQ_STATS_CFGr, REG_PORT_ANY, idx, rv)

#define READ_CTR_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CTR_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CTR_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CTR_ENQ_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CTR_ENQ_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_ENQ_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CTR_ENQ_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CTR_ENQ_STATS_CFGr(unit, idx, rvp) \
	soc_reg32_get(unit, CTR_ENQ_STATS_CFGr, REG_PORT_ANY, idx, rvp)
#define WRITE_CTR_ENQ_STATS_CFGr(unit, idx, rv) \
	soc_reg32_set(unit, CTR_ENQ_STATS_CFGr, REG_PORT_ANY, idx, rv)

#define READ_CTR_ERRORr(unit, rvp) \
	soc_reg32_get(unit, CTR_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_ERRORr(unit, rv) \
	soc_reg32_set(unit, CTR_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_CTR_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, CTR_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, CTR_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_CTR_FLEX_CNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, CTR_FLEX_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_FLEX_CNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, CTR_FLEX_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_CTR_MEM_CFGr(unit, rvp) \
	soc_reg32_get(unit, CTR_MEM_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_MEM_CFGr(unit, rv) \
	soc_reg32_set(unit, CTR_MEM_CFGr, REG_PORT_ANY, 0, rv)

#define READ_CTR_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, CTR_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, CTR_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_CTR_MEM_TMr(unit, rvp) \
	soc_reg32_get(unit, CTR_MEM_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_MEM_TMr(unit, rv) \
	soc_reg32_set(unit, CTR_MEM_TMr, REG_PORT_ANY, 0, rv)

#define READ_CTR_Q_STATS_MAPr(unit, rvp) \
	soc_reg32_get(unit, CTR_Q_STATS_MAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_Q_STATS_MAPr(unit, rv) \
	soc_reg32_set(unit, CTR_Q_STATS_MAPr, REG_PORT_ANY, 0, rv)

#define READ_CTR_SEGMENT_STARTr(unit, idx, rvp) \
	soc_reg32_get(unit, CTR_SEGMENT_STARTr, REG_PORT_ANY, idx, rvp)
#define WRITE_CTR_SEGMENT_STARTr(unit, idx, rv) \
	soc_reg32_set(unit, CTR_SEGMENT_STARTr, REG_PORT_ANY, idx, rv)

#define READ_CTR_SYS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, CTR_SYS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CTR_SYS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, CTR_SYS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_CWINTEQr(unit, rvp) \
	soc_reg32_get(unit, CWINTEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTEQr(unit, rv) \
	soc_reg32_set(unit, CWINTEQr, REG_PORT_ANY, 0, rv)

#define READ_CWINTMSKr(unit, rvp) \
	soc_reg32_get(unit, CWINTMSKr, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTMSKr(unit, rv) \
	soc_reg32_set(unit, CWINTMSKr, REG_PORT_ANY, 0, rv)

#define READ_CWINTQSTr(unit, rvp) \
	soc_reg32_get(unit, CWINTQSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTQSTr(unit, rv) \
	soc_reg32_set(unit, CWINTQSTr, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_0r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_1r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_2r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_3r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_4r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_5r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_6r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_7r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_8r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_9r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_10r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_11r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_12r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_13r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_14r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_15r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_16r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_17r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_18r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_19r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_20r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_21r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_22r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_23r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_24r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_25r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_26r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_27r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_28r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_29r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_30r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_31r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_32r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_33r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_34r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_35r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_36r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_37r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_38r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_39r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_40r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_41r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_42r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_43r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_44r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_45r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_46r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_47r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_48r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_49r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_50r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_51r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_52r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_53r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_54r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_55r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_56r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_57r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_58r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_59r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_60r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_61r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_62r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_CWINTS_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, CWINTS_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_CWINTS_CHID_63r(unit, rv) \
	soc_reg32_set(unit, CWINTS_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_CW_PD_CELL_CTRLr(unit, rvp) \
	soc_reg32_get(unit, CW_PD_CELL_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PD_CELL_CTRLr(unit, rv) \
	soc_reg32_set(unit, CW_PD_CELL_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_CW_PD_CELL_GOr(unit, rvp) \
	soc_reg32_get(unit, CW_PD_CELL_GOr, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PD_CELL_GOr(unit, rv) \
	soc_reg32_set(unit, CW_PD_CELL_GOr, REG_PORT_ANY, 0, rv)

#define READ_CW_PE_CELL_CTRLr(unit, rvp) \
	soc_reg32_get(unit, CW_PE_CELL_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PE_CELL_CTRLr(unit, rv) \
	soc_reg32_set(unit, CW_PE_CELL_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_CW_PE_CELL_GOr(unit, rvp) \
	soc_reg32_get(unit, CW_PE_CELL_GOr, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PE_CELL_GOr(unit, rv) \
	soc_reg32_set(unit, CW_PE_CELL_GOr, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA0r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA0r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA1r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA1r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA2r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA2r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA2r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA3r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA3r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA3r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA3r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA4r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA4r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA4r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA4r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA5r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA5r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA5r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA5r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA6r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA6r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA6r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA6r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA7r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA7r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA7r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA7r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA8r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA8r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA8r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA8r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA9r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA9r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA9r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA9r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA10r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA10r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA10r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA10r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA11r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA11r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA11r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA11r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA12r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA12r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA12r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA12r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA13r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA13r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA13r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA13r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA14r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA14r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA14r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA14r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA15r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA15r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA15r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA15r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA16r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA16r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA16r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA16r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA17r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA17r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA17r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA17r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA18r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA18r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA18r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA18r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA19r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA19r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA19r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA19r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA20r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA20r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA20r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA20r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA21r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA21r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA21r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA21r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA22r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA22r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA22r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA22r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA23r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA23r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA23r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA23r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA24r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA24r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA24r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA24r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA25r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA25r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA25r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA25r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA26r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA26r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA26r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA26r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA27r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA27r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA27r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA27r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA28r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA28r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA28r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA28r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA29r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA29r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA29r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA29r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA30r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA30r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA30r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA30r, REG_PORT_ANY, 0, rv)

#define READ_CW_PKT_CELL_DATA31r(unit, rvp) \
	soc_reg32_get(unit, CW_PKT_CELL_DATA31r, REG_PORT_ANY, 0, rvp)
#define WRITE_CW_PKT_CELL_DATA31r(unit, rv) \
	soc_reg32_set(unit, CW_PKT_CELL_DATA31r, REG_PORT_ANY, 0, rv)

#define READ_DCRCSSr(unit, rvp) \
	soc_reg32_get(unit, DCRCSSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DCRCSSr(unit, rv) \
	soc_reg32_set(unit, DCRCSSr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_AC_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_AC_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_AC_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_AC_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_AC_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_AC_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_AC_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_AC_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_BD_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_BD_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_BD_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_BD_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_BD_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_BD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_BD_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_BD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_C_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_C_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_C_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_C_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C0_PORT_D_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C0_PORT_D_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C0_PORT_D_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C0_PORT_D_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_AC_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_AC_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_AC_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_AC_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_AC_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_AC_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_AC_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_AC_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_BD_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_BD_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_BD_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_BD_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_BD_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_BD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_BD_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_BD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_C_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_C_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_C_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_C_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C1_PORT_D_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C1_PORT_D_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C1_PORT_D_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C1_PORT_D_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_AC_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_AC_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_AC_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_AC_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_AC_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_AC_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_AC_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_AC_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_BD_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_BD_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_BD_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_BD_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_BD_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_BD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_BD_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_BD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_C_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_C_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_C_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_C_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C2_PORT_D_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C2_PORT_D_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C2_PORT_D_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C2_PORT_D_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_AC_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_AC_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_AC_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_AC_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_AC_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_AC_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_AC_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_AC_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_BD_CMDr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_BD_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_BD_CMDr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_BD_CMDr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_BD_DATAr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_BD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_BD_DATAr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_BD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_C_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_C_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_C_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_C_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_C3_PORT_D_WADDRr(unit, rvp) \
	soc_reg32_get(unit, DDP_C3_PORT_D_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_C3_PORT_D_WADDRr(unit, rv) \
	soc_reg32_set(unit, DDP_C3_PORT_D_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_DDP_MODULE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DDP_MODULE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_MODULE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DDP_MODULE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DDP_PROGRAM_GOr(unit, rvp) \
	soc_reg32_get(unit, DDP_PROGRAM_GOr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDP_PROGRAM_GOr(unit, rv) \
	soc_reg32_set(unit, DDP_PROGRAM_GOr, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_CTRL_REGISTER_0r(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_CTRL_REGISTER_0r(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_CTRL_REGISTER_1r(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_CTRL_REGISTER_1r(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_CTRL_REGISTER_2r(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_CTRL_REGISTER_2r(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_CTRL_REGISTER_3r(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_CTRL_REGISTER_3r(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_CTRL_REGISTER_4r(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_CTRL_REGISTER_4r(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define READ_DDR3_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DDR3_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR3_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, DDR3_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DDR72_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, DDR72_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR72_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, DDR72_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_DDR72_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, DDR72_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR72_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, DDR72_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_DDR72_CONFIG_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, DDR72_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR72_CONFIG_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, DDR72_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_DDR72_STATUS_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, DDR72_STATUS_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR72_STATUS_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, DDR72_STATUS_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_DDR72_STATUS_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, DDR72_STATUS_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_DDR72_STATUS_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, DDR72_STATUS_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_DEBOUNCED_LINK_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBOUNCED_LINK_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBOUNCED_LINK_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBOUNCED_LINK_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBOUNCED_LINK_STATUS_CHANGEr(unit, rvp) \
	soc_reg32_get(unit, DEBOUNCED_LINK_STATUS_CHANGEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBOUNCED_LINK_STATUS_CHANGEr(unit, rv) \
	soc_reg32_set(unit, DEBOUNCED_LINK_STATUS_CHANGEr, REG_PORT_ANY, 0, rv)

#define READ_DEBOUNCED_LINK_STATUS_CHANGE_MASKr(unit, rvp) \
	soc_reg32_get(unit, DEBOUNCED_LINK_STATUS_CHANGE_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBOUNCED_LINK_STATUS_CHANGE_MASKr(unit, rv) \
	soc_reg32_set(unit, DEBOUNCED_LINK_STATUS_CHANGE_MASKr, REG_PORT_ANY, 0, rv)

#define READ_DEBOUNCED_LINK_STATUS_STICKYr(unit, rvp) \
	soc_reg32_get(unit, DEBOUNCED_LINK_STATUS_STICKYr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBOUNCED_LINK_STATUS_STICKYr(unit, rv) \
	soc_reg32_set(unit, DEBOUNCED_LINK_STATUS_STICKYr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG10r(unit, rvp) \
	soc_reg32_get(unit, DEBUG10r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG10r(unit, rv) \
	soc_reg32_set(unit, DEBUG10r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG20r(unit, rvp) \
	soc_reg32_get(unit, DEBUG20r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG20r(unit, rv) \
	soc_reg32_set(unit, DEBUG20r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG0_EXTr(unit, rvp) \
	soc_reg32_get(unit, DEBUG0_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG0_EXTr(unit, rv) \
	soc_reg32_set(unit, DEBUG0_EXTr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG0_INTr(unit, rvp) \
	soc_reg32_get(unit, DEBUG0_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG0_INTr(unit, rv) \
	soc_reg32_set(unit, DEBUG0_INTr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG1_EXTr(unit, rvp) \
	soc_reg32_get(unit, DEBUG1_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG1_EXTr(unit, rv) \
	soc_reg32_set(unit, DEBUG1_EXTr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG1_INTr(unit, rvp) \
	soc_reg32_get(unit, DEBUG1_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG1_INTr(unit, rv) \
	soc_reg32_set(unit, DEBUG1_INTr, REG_PORT_ANY, 0, rv)

#define READ_DEBUGCONFIGr(unit, rvp) \
	soc_reg32_get(unit, DEBUGCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUGCONFIGr(unit, rv) \
	soc_reg32_set(unit, DEBUGCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_DEBUGRAM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUGRAM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUGRAM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUGRAM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_BSEr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_BSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_BSEr(unit, rv) \
	soc_reg32_set(unit, DEBUG_BSEr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_CAPTURE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_CAPTURE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_CAPTURE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_CAPTURE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_COLOR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_COLOR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_COLOR_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_COLOR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_COMP_CLKEN_RST_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, DEBUG_COMP_CLKEN_RST_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_DEBUG_COMP_CLKEN_RST_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, DEBUG_COMP_CLKEN_RST_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_DEBUG_CSEr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_CSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_CSEr(unit, rv) \
	soc_reg32_set(unit, DEBUG_CSEr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_ENQ_DROP_COSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_ENQ_DROP_COSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_ENQ_DROP_COSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_ENQ_DROP_COSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_ENQ_DROP_PGr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_ENQ_DROP_PGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_ENQ_DROP_PGr(unit, rv) \
	soc_reg32_set(unit, DEBUG_ENQ_DROP_PGr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_ENQ_DROP_SOURCEr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_ENQ_DROP_SOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_ENQ_DROP_SOURCEr(unit, rv) \
	soc_reg32_set(unit, DEBUG_ENQ_DROP_SOURCEr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_HOL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_HOL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_HOL_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_HOL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_HSEr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_HSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_HSEr(unit, rv) \
	soc_reg32_set(unit, DEBUG_HSEr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_MEM_DCM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_MEM_DCM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_MEM_DCM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DEBUG_MEM_DCM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PG_COUNT_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PG_COUNT_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PG_COUNT_STATUS0r(unit, rv) \
	soc_reg32_set(unit, DEBUG_PG_COUNT_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PG_COUNT_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PG_COUNT_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PG_COUNT_STATUS1r(unit, rv) \
	soc_reg32_set(unit, DEBUG_PG_COUNT_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PORT_COUNT_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PORT_COUNT_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PORT_COUNT_STATUS0r(unit, rv) \
	soc_reg32_set(unit, DEBUG_PORT_COUNT_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PORT_COUNT_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PORT_COUNT_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PORT_COUNT_STATUS1r(unit, rv) \
	soc_reg32_set(unit, DEBUG_PORT_COUNT_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PORT_SELECTr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PORT_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PORT_SELECTr(unit, rv) \
	soc_reg32_set(unit, DEBUG_PORT_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_PORT_SHARED_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_PORT_SHARED_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_PORT_SHARED_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_PORT_SHARED_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_QUEUE_MIN_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_QUEUE_MIN_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_QUEUE_MIN_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_QUEUE_MIN_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_QUEUE_SHARED_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_QUEUE_SHARED_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_QUEUE_SHARED_STATUSr(unit, rv) \
	soc_reg32_set(unit, DEBUG_QUEUE_SHARED_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_THDI_ERRORr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_THDI_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_THDI_ERRORr(unit, rv) \
	soc_reg32_set(unit, DEBUG_THDI_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_THDI_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_THDI_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_THDI_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, DEBUG_THDI_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_THDO_ERRORr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_THDO_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_THDO_ERRORr(unit, rv) \
	soc_reg32_set(unit, DEBUG_THDO_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_THDO_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, DEBUG_THDO_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_THDO_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, DEBUG_THDO_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_TOQ_QEN_ACCOUNT_0r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_TOQ_QEN_ACCOUNT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_TOQ_QEN_ACCOUNT_0r(unit, rv) \
	soc_reg32_set(unit, DEBUG_TOQ_QEN_ACCOUNT_0r, REG_PORT_ANY, 0, rv)

#define READ_DEBUG_TOQ_QEN_ACCOUNT_1r(unit, rvp) \
	soc_reg32_get(unit, DEBUG_TOQ_QEN_ACCOUNT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEBUG_TOQ_QEN_ACCOUNT_1r(unit, rv) \
	soc_reg32_set(unit, DEBUG_TOQ_QEN_ACCOUNT_1r, REG_PORT_ANY, 0, rv)

#define READ_DEFERAL_QUEUE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEFERAL_QUEUE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEFERAL_QUEUE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEFERAL_QUEUE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEF_VLAN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DEF_VLAN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEF_VLAN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DEF_VLAN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGED_PKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGED_PKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGED_PKT_CNTr(unit, rv) \
	soc_reg32_set(unit, DEQ_AGED_PKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGINGMASKr(unit, port, rvp) \
	soc_reg32_get(unit, DEQ_AGINGMASKr, port, 0, rvp)
#define WRITE_DEQ_AGINGMASKr(unit, port, rv) \
	soc_reg32_set(unit, DEQ_AGINGMASKr, port, 0, rv)

#define READ_DEQ_AGINGMASK_64r(unit, port, rvp) \
	soc_reg_get(unit, DEQ_AGINGMASK_64r, port, 0, rvp)
#define WRITE_DEQ_AGINGMASK_64r(unit, port, rv) \
	soc_reg_set(unit, DEQ_AGINGMASK_64r, port, 0, rv)

#define READ_DEQ_AGINGMASK_CPU_PORTr(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGINGMASK_CPU_PORTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGINGMASK_CPU_PORTr(unit, rv) \
	soc_reg32_set(unit, DEQ_AGINGMASK_CPU_PORTr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGINGMASK_CPU_PORT_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGINGMASK_CPU_PORT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGINGMASK_CPU_PORT_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_AGINGMASK_CPU_PORT_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGINGMASK_CPU_PORT_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGINGMASK_CPU_PORT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGINGMASK_CPU_PORT_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_AGINGMASK_CPU_PORT_1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_BYPASSMMUr(unit, rvp) \
	soc_reg32_get(unit, DEQ_BYPASSMMUr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_BYPASSMMUr(unit, rv) \
	soc_reg32_set(unit, DEQ_BYPASSMMUr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_CBPERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_CBPERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_CBPERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_CBPERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_CCPE_FIFO_CFGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_CCPE_FIFO_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_CCPE_FIFO_CFGr(unit, rv) \
	soc_reg32_set(unit, DEQ_CCPE_FIFO_CFGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, DEQ_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, DEQ_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_CFGr(unit, port, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CFGr, port, 0, rvp)
#define WRITE_DEQ_EFIFO_CFGr(unit, port, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CFGr, port, 0, rv)

#define READ_DEQ_EFIFO_CFG_COMPLETEr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_CFG_COMPLETEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EFIFO_CFG_COMPLETEr(unit, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_CFG_COMPLETEr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr, port, 0, rvp)
#define WRITE_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr, port, 0, rv)

#define READ_DEQ_EFIFO_STATUS_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_STATUS_DEBUGr, port, 0, rvp)
#define WRITE_DEQ_EFIFO_STATUS_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_STATUS_DEBUGr, port, 0, rv)

#define READ_DEQ_EFIFO_WATERMARK_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, DEQ_EFIFO_WATERMARK_DEBUGr, port, 0, rvp)
#define WRITE_DEQ_EFIFO_WATERMARK_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, DEQ_EFIFO_WATERMARK_DEBUGr, port, 0, rv)

#define READ_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERRORr(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERRORr(unit, rv) \
	soc_reg32_set(unit, DEQ_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_2r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_2r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_2r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_3r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_3r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_3r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_MASK_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_MASK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_MASK_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_MASK_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_MASK_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_MASK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_MASK_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_MASK_1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_MASK_2r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_MASK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_MASK_2r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_MASK_2r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_ERROR_MASK_3r(unit, rvp) \
	soc_reg32_get(unit, DEQ_ERROR_MASK_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_ERROR_MASK_3r(unit, rv) \
	soc_reg32_set(unit, DEQ_ERROR_MASK_3r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_CELL_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_CELL_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_CELL_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_CELL_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_PKT_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_PKT_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_PKT_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_PKT_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_LENGTHERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_LENGTHERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_LENGTHERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_LENGTHERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_MARKED_PKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, DEQ_MARKED_PKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_MARKED_PKT_CNTr(unit, rv) \
	soc_reg32_set(unit, DEQ_MARKED_PKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_MEMDEBUG0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_MEMDEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_MEMDEBUG0r(unit, rv) \
	soc_reg32_set(unit, DEQ_MEMDEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_MEMDEBUG1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_MEMDEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_MEMDEBUG1r(unit, rv) \
	soc_reg32_set(unit, DEQ_MEMDEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_MISCELLANEOUS_CFG_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_MISCELLANEOUS_CFG_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_MISCELLANEOUS_CFG_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_MISCELLANEOUS_CFG_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_MPBERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_MPBERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_MPBERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_MPBERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PKTHDR0ERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PKTHDR0ERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PKTHDR0ERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_PKTHDR0ERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PKTHDR2ERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PKTHDR2ERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PKTHDR2ERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_PKTHDR2ERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PKTHDRCPUERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PKTHDRCPUERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PKTHDRCPUERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_PKTHDRCPUERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PKTHDRERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PKTHDRERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PKTHDRERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_PKTHDRERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_PURGE_PKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, DEQ_PURGE_PKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_PURGE_PKT_CNTr(unit, rv) \
	soc_reg32_set(unit, DEQ_PURGE_PKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_RDEHDRERRPTRr(unit, rvp) \
	soc_reg32_get(unit, DEQ_RDEHDRERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_RDEHDRERRPTRr(unit, rv) \
	soc_reg32_set(unit, DEQ_RDEHDRERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr(unit, rv) \
	soc_reg32_set(unit, DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_SPAREr(unit, rvp) \
	soc_reg32_get(unit, DEQ_SPAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_SPAREr(unit, rv) \
	soc_reg32_set(unit, DEQ_SPAREr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr(unit, rvp) \
	soc_reg32_get(unit, DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr(unit, rv) \
	soc_reg32_set(unit, DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_MASK_FIELD_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_MASK_FIELD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_MASK_FIELD_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_MASK_FIELD_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_MASK_FIELD_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_MASK_FIELD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_MASK_FIELD_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_MASK_FIELD_1r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_VALUE_FIELD_0r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_VALUE_FIELD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_VALUE_FIELD_0r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_VALUE_FIELD_0r, REG_PORT_ANY, 0, rv)

#define READ_DEQ_TRACE_IF_VALUE_FIELD_1r(unit, rvp) \
	soc_reg32_get(unit, DEQ_TRACE_IF_VALUE_FIELD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEQ_TRACE_IF_VALUE_FIELD_1r(unit, rv) \
	soc_reg32_set(unit, DEQ_TRACE_IF_VALUE_FIELD_1r, REG_PORT_ANY, 0, rv)

#define READ_DEST_PORT_CFG_0r(unit, rvp) \
	soc_reg32_get(unit, DEST_PORT_CFG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEST_PORT_CFG_0r(unit, rv) \
	soc_reg32_set(unit, DEST_PORT_CFG_0r, REG_PORT_ANY, 0, rv)

#define READ_DEST_PORT_CFG_1r(unit, rvp) \
	soc_reg32_get(unit, DEST_PORT_CFG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DEST_PORT_CFG_1r(unit, rv) \
	soc_reg32_set(unit, DEST_PORT_CFG_1r, REG_PORT_ANY, 0, rv)

#define READ_DIAG_LOOPBACK_CNT0r(unit, rvp) \
	soc_reg32_get(unit, DIAG_LOOPBACK_CNT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DIAG_LOOPBACK_CNT0r(unit, rv) \
	soc_reg32_set(unit, DIAG_LOOPBACK_CNT0r, REG_PORT_ANY, 0, rv)

#define READ_DIAG_LOOPBACK_CNT1r(unit, rvp) \
	soc_reg32_get(unit, DIAG_LOOPBACK_CNT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_DIAG_LOOPBACK_CNT1r(unit, rv) \
	soc_reg32_set(unit, DIAG_LOOPBACK_CNT1r, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_CURRENT_TIMEr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_CURRENT_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_CURRENT_TIMEr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_CURRENT_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr(unit, port, rvp) \
	soc_reg32_get(unit, DLB_HGT_FINAL_PORT_QUALITY_MEASUREr, port, 0, rvp)
#define WRITE_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr(unit, port, rv) \
	soc_reg32_set(unit, DLB_HGT_FINAL_PORT_QUALITY_MEASUREr, port, 0, rv)

#define READ_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_PORT_AVG_QUALITY_MEASUREr(unit, port, rvp) \
	soc_reg_get(unit, DLB_HGT_PORT_AVG_QUALITY_MEASUREr, port, 0, rvp)
#define WRITE_DLB_HGT_PORT_AVG_QUALITY_MEASUREr(unit, port, rv) \
	soc_reg_set(unit, DLB_HGT_PORT_AVG_QUALITY_MEASUREr, port, 0, rv)

#define READ_DLB_HGT_PORT_INST_QUALITY_MEASUREr(unit, port, rvp) \
	soc_reg32_get(unit, DLB_HGT_PORT_INST_QUALITY_MEASUREr, port, 0, rvp)
#define WRITE_DLB_HGT_PORT_INST_QUALITY_MEASUREr(unit, port, rv) \
	soc_reg32_set(unit, DLB_HGT_PORT_INST_QUALITY_MEASUREr, port, 0, rv)

#define READ_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr, port, 0, rvp)
#define WRITE_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr, port, 0, rv)

#define READ_DLB_HGT_QUALITY_MEASURE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_QUALITY_MEASURE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_QUALITY_MEASURE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_QUALITY_MEASURE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr(unit, port, rvp) \
	soc_reg32_get(unit, DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr, port, 0, rvp)
#define WRITE_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr(unit, port, rv) \
	soc_reg32_set(unit, DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr, port, 0, rv)

#define READ_DLB_HGT_QUANTIZE_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, DLB_HGT_QUANTIZE_CONTROLr, port, 0, rvp)
#define WRITE_DLB_HGT_QUANTIZE_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, DLB_HGT_QUANTIZE_CONTROLr, port, 0, rv)

#define READ_DLB_HGT_RANDOM_SELECTION_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_RANDOM_SELECTION_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_RANDOM_SELECTION_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_RANDOM_SELECTION_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_RANDOM_SELECTION_CONTROL_Xr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_RANDOM_SELECTION_CONTROL_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_RANDOM_SELECTION_CONTROL_Xr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_RANDOM_SELECTION_CONTROL_Xr, REG_PORT_ANY, 0, rv)

#define READ_DLB_HGT_RANDOM_SELECTION_CONTROL_Yr(unit, rvp) \
	soc_reg32_get(unit, DLB_HGT_RANDOM_SELECTION_CONTROL_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_DLB_HGT_RANDOM_SELECTION_CONTROL_Yr(unit, rv) \
	soc_reg32_set(unit, DLB_HGT_RANDOM_SELECTION_CONTROL_Yr, REG_PORT_ANY, 0, rv)

#define READ_DLFBC_RATE_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, DLFBC_RATE_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_DLFBC_RATE_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, DLFBC_RATE_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_DLFBC_RATE_CONTROL_M0r(unit, idx, rvp) \
	soc_reg32_get(unit, DLFBC_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rvp)
#define WRITE_DLFBC_RATE_CONTROL_M0r(unit, idx, rv) \
	soc_reg32_set(unit, DLFBC_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rv)

#define READ_DLFBC_RATE_CONTROL_M1r(unit, idx, rvp) \
	soc_reg32_get(unit, DLFBC_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rvp)
#define WRITE_DLFBC_RATE_CONTROL_M1r(unit, idx, rv) \
	soc_reg32_set(unit, DLFBC_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rv)

#define READ_DLFBC_STORM_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, DLFBC_STORM_CONTROLr, port, 0, rvp)
#define WRITE_DLFBC_STORM_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, DLFBC_STORM_CONTROLr, port, 0, rv)

#define READ_DLF_RATE_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, DLF_RATE_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_DLF_RATE_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, DLF_RATE_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_DLF_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, DLF_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_DLF_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, DLF_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_DMUX_TRUNKSELr(unit, port, rvp) \
	soc_reg32_get(unit, DMUX_TRUNKSELr, port, 0, rvp)
#define WRITE_DMUX_TRUNKSELr(unit, port, rv) \
	soc_reg32_set(unit, DMUX_TRUNKSELr, port, 0, rv)

#define READ_DMVOQ_WRED_CONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, DMVOQ_WRED_CONFIGr, port, idx, rvp)
#define WRITE_DMVOQ_WRED_CONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, DMVOQ_WRED_CONFIGr, port, idx, rv)

#define READ_DOS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DOS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DOS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DOS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DOS_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, DOS_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_DOS_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, DOS_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_DOS_CONTROL_3r(unit, rvp) \
	soc_reg_get(unit, DOS_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_DOS_CONTROL_3r(unit, rv) \
	soc_reg_set(unit, DOS_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_DPATHBISRDBGRDDATAr(unit, rvp) \
	soc_reg32_get(unit, DPATHBISRDBGRDDATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_DPATHBISRDBGRDDATAr(unit, rv) \
	soc_reg32_set(unit, DPATHBISRDBGRDDATAr, REG_PORT_ANY, 0, rv)

#define READ_DROPPEDCELLCOUNTr(unit, rvp) \
	soc_reg32_get(unit, DROPPEDCELLCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DROPPEDCELLCOUNTr(unit, rv) \
	soc_reg32_set(unit, DROPPEDCELLCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_DROPPEDPKTCOUNTr(unit, rvp) \
	soc_reg32_get(unit, DROPPEDPKTCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_DROPPEDPKTCOUNTr(unit, rv) \
	soc_reg32_set(unit, DROPPEDPKTCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_DROP_AGGr(unit, port, rvp) \
	soc_reg_get(unit, DROP_AGGr, port, 0, rvp)
#define WRITE_DROP_AGGr(unit, port, rv) \
	soc_reg_set(unit, DROP_AGGr, port, 0, rv)

#define READ_DROP_BYTE_CNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, DROP_BYTE_CNTr, port, idx, rvp)
#define WRITE_DROP_BYTE_CNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, DROP_BYTE_CNTr, port, idx, rv)

#define READ_DROP_BYTE_CNT_INGr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_BYTE_CNT_INGr, port, 0, rvp)
#define WRITE_DROP_BYTE_CNT_INGr(unit, port, rv) \
	soc_reg32_set(unit, DROP_BYTE_CNT_INGr, port, 0, rv)

#define READ_DROP_BYTE_CNT_ING_64r(unit, port, rvp) \
	soc_reg_get(unit, DROP_BYTE_CNT_ING_64r, port, 0, rvp)
#define WRITE_DROP_BYTE_CNT_ING_64r(unit, port, rv) \
	soc_reg_set(unit, DROP_BYTE_CNT_ING_64r, port, 0, rv)

#define READ_DROP_CBPr(unit, rvp) \
	soc_reg32_get(unit, DROP_CBPr, REG_PORT_ANY, 0, rvp)
#define WRITE_DROP_CBPr(unit, rv) \
	soc_reg32_set(unit, DROP_CBPr, REG_PORT_ANY, 0, rv)

#define READ_DROP_CBP_64r(unit, rvp) \
	soc_reg_get(unit, DROP_CBP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_DROP_CBP_64r(unit, rv) \
	soc_reg_set(unit, DROP_CBP_64r, REG_PORT_ANY, 0, rv)

#define READ_DROP_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, DROP_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_DROP_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, DROP_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_DROP_ICV_FAILED_PKTSr(unit, port, rvp) \
	soc_reg_get(unit, DROP_ICV_FAILED_PKTSr, port, 0, rvp)
#define WRITE_DROP_ICV_FAILED_PKTSr(unit, port, rv) \
	soc_reg_set(unit, DROP_ICV_FAILED_PKTSr, port, 0, rv)

#define READ_DROP_MACSEC_ERROR_PKTSr(unit, port, rvp) \
	soc_reg_get(unit, DROP_MACSEC_ERROR_PKTSr, port, 0, rvp)
#define WRITE_DROP_MACSEC_ERROR_PKTSr(unit, port, rv) \
	soc_reg_set(unit, DROP_MACSEC_ERROR_PKTSr, port, 0, rv)

#define READ_DROP_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_PKT_CNTr, port, 0, rvp)
#define WRITE_DROP_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, DROP_PKT_CNTr, port, 0, rv)

#define READ_DROP_PKT_CNT_INGr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_PKT_CNT_INGr, port, 0, rvp)
#define WRITE_DROP_PKT_CNT_INGr(unit, port, rv) \
	soc_reg32_set(unit, DROP_PKT_CNT_INGr, port, 0, rv)

#define READ_DROP_PKT_CNT_OVQr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_PKT_CNT_OVQr, port, 0, rvp)
#define WRITE_DROP_PKT_CNT_OVQr(unit, port, rv) \
	soc_reg32_set(unit, DROP_PKT_CNT_OVQr, port, 0, rv)

#define READ_DROP_PKT_CNT_REDr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_PKT_CNT_REDr, port, 0, rvp)
#define WRITE_DROP_PKT_CNT_REDr(unit, port, rv) \
	soc_reg32_set(unit, DROP_PKT_CNT_REDr, port, 0, rv)

#define READ_DROP_PKT_CNT_YELr(unit, port, rvp) \
	soc_reg32_get(unit, DROP_PKT_CNT_YELr, port, 0, rvp)
#define WRITE_DROP_PKT_CNT_YELr(unit, port, rv) \
	soc_reg32_set(unit, DROP_PKT_CNT_YELr, port, 0, rv)

#define READ_DROP_PORT_EGRPKTUSECOSr(unit, idx, rvp) \
	soc_reg32_get(unit, DROP_PORT_EGRPKTUSECOSr, REG_PORT_ANY, idx, rvp)
#define WRITE_DROP_PORT_EGRPKTUSECOSr(unit, idx, rv) \
	soc_reg32_set(unit, DROP_PORT_EGRPKTUSECOSr, REG_PORT_ANY, idx, rv)

#define READ_DROP_UNCONTROLLED_PORT_ONLY_PKTSr(unit, port, rvp) \
	soc_reg_get(unit, DROP_UNCONTROLLED_PORT_ONLY_PKTSr, port, 0, rvp)
#define WRITE_DROP_UNCONTROLLED_PORT_ONLY_PKTSr(unit, port, rv) \
	soc_reg_set(unit, DROP_UNCONTROLLED_PORT_ONLY_PKTSr, port, 0, rv)

#define READ_DROP_XQ_PARITYr(unit, rvp) \
	soc_reg32_get(unit, DROP_XQ_PARITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_DROP_XQ_PARITYr(unit, rv) \
	soc_reg32_set(unit, DROP_XQ_PARITYr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DSCP_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DSCP_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, DSCP_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, DSCP_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, DSCP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, DSCP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_TABLE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, DSCP_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_TABLE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, DSCP_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, DSCP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, DSCP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_DSCP_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, DSCP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_DSCP_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, DSCP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_DT_CONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, DT_CONFIG1r, port, 0, rvp)
#define WRITE_DT_CONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, DT_CONFIG1r, port, 0, rv)

#define READ_DYNCELLCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, DYNCELLCOUNTr, port, 0, rvp)
#define WRITE_DYNCELLCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, DYNCELLCOUNTr, port, 0, rv)

#define READ_DYNCELLLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, DYNCELLLIMITr, port, 0, rvp)
#define WRITE_DYNCELLLIMITr(unit, port, rv) \
	soc_reg32_set(unit, DYNCELLLIMITr, port, 0, rv)

#define READ_DYNPKTCNTPORTr(unit, port, rvp) \
	soc_reg32_get(unit, DYNPKTCNTPORTr, port, 0, rvp)
#define WRITE_DYNPKTCNTPORTr(unit, port, rv) \
	soc_reg32_set(unit, DYNPKTCNTPORTr, port, 0, rv)

#define READ_DYNRESETLIMPORTr(unit, port, rvp) \
	soc_reg32_get(unit, DYNRESETLIMPORTr, port, 0, rvp)
#define WRITE_DYNRESETLIMPORTr(unit, port, rv) \
	soc_reg32_set(unit, DYNRESETLIMPORTr, port, 0, rv)

#define READ_DYNXQCNTPORTr(unit, port, rvp) \
	soc_reg32_get(unit, DYNXQCNTPORTr, port, 0, rvp)
#define WRITE_DYNXQCNTPORTr(unit, port, rv) \
	soc_reg32_set(unit, DYNXQCNTPORTr, port, 0, rv)

#define READ_E2ECC_HOL_ENr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_HOL_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_HOL_ENr(unit, rv) \
	soc_reg32_set(unit, E2ECC_HOL_ENr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_HOL_PBMr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_HOL_PBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_HOL_PBMr(unit, rv) \
	soc_reg32_set(unit, E2ECC_HOL_PBMr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_MAX_TX_TIMERr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_MAX_TX_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_MAX_TX_TIMERr(unit, rv) \
	soc_reg32_set(unit, E2ECC_MAX_TX_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_MIN_TX_TIMERr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_MIN_TX_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_MIN_TX_TIMERr(unit, rv) \
	soc_reg32_set(unit, E2ECC_MIN_TX_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_PORT_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, E2ECC_PORT_MAPPINGr, port, 0, rvp)
#define WRITE_E2ECC_PORT_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, E2ECC_PORT_MAPPINGr, port, 0, rv)

#define READ_E2ECC_PORT_MAPPING_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_PORT_MAPPING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_PORT_MAPPING_CONFIGr(unit, rv) \
	soc_reg32_set(unit, E2ECC_PORT_MAPPING_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_TX_ENABLE_BMPr(unit, idx, rvp) \
	soc_reg32_get(unit, E2ECC_TX_ENABLE_BMPr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2ECC_TX_ENABLE_BMPr(unit, idx, rv) \
	soc_reg32_set(unit, E2ECC_TX_ENABLE_BMPr, REG_PORT_ANY, idx, rv)

#define READ_E2ECC_TX_MODEr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_TX_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_TX_MODEr(unit, rv) \
	soc_reg32_set(unit, E2ECC_TX_MODEr, REG_PORT_ANY, 0, rv)

#define READ_E2ECC_TX_PORTS_NUMr(unit, rvp) \
	soc_reg32_get(unit, E2ECC_TX_PORTS_NUMr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECC_TX_PORTS_NUMr(unit, rv) \
	soc_reg32_set(unit, E2ECC_TX_PORTS_NUMr, REG_PORT_ANY, 0, rv)

#define READ_E2ECONFIGr(unit, rvp) \
	soc_reg32_get(unit, E2ECONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2ECONFIGr(unit, rv) \
	soc_reg32_set(unit, E2ECONFIGr, REG_PORT_ANY, 0, rv)

#define READ_E2EFCEMA_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEMA_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEMA_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEMA_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEMA_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCEXT_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCEXT_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCEXT_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCEXT_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCINT_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCINT_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCINT_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCINT_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCQEN_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCQEN_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCQEN_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCQEN_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFCRQE_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFCRQE_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFCRQE_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFCRQE_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CNT_ATTRr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_CNT_ATTRr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_CNT_ATTRr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_CNT_ATTRr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CNT_DISC_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_CNT_DISC_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_CNT_DISC_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CNT_RESET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_CNT_RESET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_CNT_RESET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CNT_SET_LIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_CNT_SET_LIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_CNT_SET_LIMITr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_CNT_SET_LIMITr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CNT_VALr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_CNT_VALr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_CNT_VALr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_CNT_VALr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, E2EFC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_HG_MAX_TX_TIMERr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_HG_MAX_TX_TIMERr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_HG_MAX_TX_TIMERr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_HG_MAX_TX_TIMERr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_HG_MIN_TX_TIMERr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_HG_MIN_TX_TIMERr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_HG_MIN_TX_TIMERr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_HG_MIN_TX_TIMERr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_IBP_ENr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_IBP_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_IBP_ENr(unit, rv) \
	soc_reg32_set(unit, E2EFC_IBP_ENr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_IBP_HG_RMODr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_IBP_HG_RMODr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_IBP_HG_RMODr(unit, rv) \
	soc_reg32_set(unit, E2EFC_IBP_HG_RMODr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_PARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_PARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_PARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, E2EFC_PARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_PORT_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, E2EFC_PORT_MAPPINGr, port, 0, rvp)
#define WRITE_E2EFC_PORT_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, E2EFC_PORT_MAPPINGr, port, 0, rv)

#define READ_E2EFC_PORT_MAPPING_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_PORT_MAPPING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_PORT_MAPPING_CONFIGr(unit, rv) \
	soc_reg32_set(unit, E2EFC_PORT_MAPPING_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_RX_RMODIDr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMODIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_RX_RMODIDr(unit, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMODIDr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_RX_RMODID_0r(unit, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMODID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_RX_RMODID_0r(unit, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMODID_0r, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_RX_RMODID_1r(unit, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMODID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_RX_RMODID_1r(unit, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMODID_1r, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_RX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_RX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_RX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_RX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_RX_RMT_TIMEOUTr(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_RX_RMT_TIMEOUTr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_RX_RMT_TIMEOUTr(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_RX_RMT_TIMEOUTr, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_TX_RMODIDr(unit, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMODIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_TX_RMODIDr(unit, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMODIDr, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_TX_RMODID_0r(unit, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMODID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_TX_RMODID_0r(unit, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMODID_0r, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_TX_RMODID_1r(unit, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMODID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EFC_TX_RMODID_1r(unit, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMODID_1r, REG_PORT_ANY, 0, rv)

#define READ_E2EFC_TX_RMT_DISC0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMT_DISC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_TX_RMT_DISC0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMT_DISC0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_TX_RMT_DISC1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMT_DISC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_TX_RMT_DISC1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMT_DISC1r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_E2EFC_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, E2EFC_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_E2EFC_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, E2EFC_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_E2EHOLCCDEBUG0r(unit, rvp) \
	soc_reg32_get(unit, E2EHOLCCDEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EHOLCCDEBUG0r(unit, rv) \
	soc_reg32_set(unit, E2EHOLCCDEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_E2EHOLCCDEBUG1r(unit, rvp) \
	soc_reg32_get(unit, E2EHOLCCDEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EHOLCCDEBUG1r(unit, rv) \
	soc_reg32_set(unit, E2EHOLCCDEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_E2EHOLCCDEBUG2r(unit, rvp) \
	soc_reg32_get(unit, E2EHOLCCDEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EHOLCCDEBUG2r(unit, rv) \
	soc_reg32_set(unit, E2EHOLCCDEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_E2EHOLCCDEBUG3r(unit, rvp) \
	soc_reg32_get(unit, E2EHOLCCDEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EHOLCCDEBUG3r(unit, rv) \
	soc_reg32_set(unit, E2EHOLCCDEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPBKPSTATUSr(unit, rvp) \
	soc_reg32_get(unit, E2EIBPBKPSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPBKPSTATUSr(unit, rv) \
	soc_reg32_set(unit, E2EIBPBKPSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPCELLCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLCOUNTr, port, 0, rvp)
#define WRITE_E2EIBPCELLCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLCOUNTr, port, 0, rv)

#define READ_E2EIBPCELLCOUNT1r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLCOUNT1r, port, 0, rvp)
#define WRITE_E2EIBPCELLCOUNT1r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLCOUNT1r, port, 0, rv)

#define READ_E2EIBPCELLCOUNT2r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLCOUNT2r, port, 0, rvp)
#define WRITE_E2EIBPCELLCOUNT2r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLCOUNT2r, port, 0, rv)

#define READ_E2EIBPCELLCOUNT3r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLCOUNT3r, port, 0, rvp)
#define WRITE_E2EIBPCELLCOUNT3r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLCOUNT3r, port, 0, rv)

#define READ_E2EIBPCELLRESETLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPCELLRESETLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPCELLRESETLIMIT1r(unit, rv) \
	soc_reg32_set(unit, E2EIBPCELLRESETLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPCELLRESETLIMIT2r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPCELLRESETLIMIT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPCELLRESETLIMIT2r(unit, rv) \
	soc_reg32_set(unit, E2EIBPCELLRESETLIMIT2r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPCELLRESETLIMIT3r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPCELLRESETLIMIT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPCELLRESETLIMIT3r(unit, rv) \
	soc_reg32_set(unit, E2EIBPCELLRESETLIMIT3r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPCELLSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLSETLIMITr, port, 0, rvp)
#define WRITE_E2EIBPCELLSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLSETLIMITr, port, 0, rv)

#define READ_E2EIBPCELLSETLIMIT1r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLSETLIMIT1r, port, 0, rvp)
#define WRITE_E2EIBPCELLSETLIMIT1r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLSETLIMIT1r, port, 0, rv)

#define READ_E2EIBPCELLSETLIMIT2r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLSETLIMIT2r, port, 0, rvp)
#define WRITE_E2EIBPCELLSETLIMIT2r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLSETLIMIT2r, port, 0, rv)

#define READ_E2EIBPCELLSETLIMIT3r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPCELLSETLIMIT3r, port, 0, rvp)
#define WRITE_E2EIBPCELLSETLIMIT3r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPCELLSETLIMIT3r, port, 0, rv)

#define READ_E2EIBPDISCARDSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPDISCARDSETLIMITr, port, 0, rvp)
#define WRITE_E2EIBPDISCARDSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPDISCARDSETLIMITr, port, 0, rv)

#define READ_E2EIBPDISCSTATUSr(unit, rvp) \
	soc_reg32_get(unit, E2EIBPDISCSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPDISCSTATUSr(unit, rv) \
	soc_reg32_set(unit, E2EIBPDISCSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPFCBITMAP1r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPFCBITMAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPFCBITMAP1r(unit, rv) \
	soc_reg32_set(unit, E2EIBPFCBITMAP1r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPFCBITMAP2r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPFCBITMAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPFCBITMAP2r(unit, rv) \
	soc_reg32_set(unit, E2EIBPFCBITMAP2r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPFCBITMAP3r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPFCBITMAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPFCBITMAP3r(unit, rv) \
	soc_reg32_set(unit, E2EIBPFCBITMAP3r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPFCDEBUGr(unit, rvp) \
	soc_reg32_get(unit, E2EIBPFCDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPFCDEBUGr(unit, rv) \
	soc_reg32_set(unit, E2EIBPFCDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPPKTCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTCOUNTr, port, 0, rvp)
#define WRITE_E2EIBPPKTCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTCOUNTr, port, 0, rv)

#define READ_E2EIBPPKTCOUNT1r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTCOUNT1r, port, 0, rvp)
#define WRITE_E2EIBPPKTCOUNT1r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTCOUNT1r, port, 0, rv)

#define READ_E2EIBPPKTCOUNT2r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTCOUNT2r, port, 0, rvp)
#define WRITE_E2EIBPPKTCOUNT2r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTCOUNT2r, port, 0, rv)

#define READ_E2EIBPPKTCOUNT3r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTCOUNT3r, port, 0, rvp)
#define WRITE_E2EIBPPKTCOUNT3r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTCOUNT3r, port, 0, rv)

#define READ_E2EIBPPKTRESETLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPPKTRESETLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPPKTRESETLIMIT1r(unit, rv) \
	soc_reg32_set(unit, E2EIBPPKTRESETLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPPKTRESETLIMIT2r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPPKTRESETLIMIT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPPKTRESETLIMIT2r(unit, rv) \
	soc_reg32_set(unit, E2EIBPPKTRESETLIMIT2r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPPKTRESETLIMIT3r(unit, rvp) \
	soc_reg32_get(unit, E2EIBPPKTRESETLIMIT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_E2EIBPPKTRESETLIMIT3r(unit, rv) \
	soc_reg32_set(unit, E2EIBPPKTRESETLIMIT3r, REG_PORT_ANY, 0, rv)

#define READ_E2EIBPPKTSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTSETLIMITr, port, 0, rvp)
#define WRITE_E2EIBPPKTSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTSETLIMITr, port, 0, rv)

#define READ_E2EIBPPKTSETLIMIT1r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTSETLIMIT1r, port, 0, rvp)
#define WRITE_E2EIBPPKTSETLIMIT1r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTSETLIMIT1r, port, 0, rv)

#define READ_E2EIBPPKTSETLIMIT2r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTSETLIMIT2r, port, 0, rvp)
#define WRITE_E2EIBPPKTSETLIMIT2r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTSETLIMIT2r, port, 0, rv)

#define READ_E2EIBPPKTSETLIMIT3r(unit, port, rvp) \
	soc_reg32_get(unit, E2EIBPPKTSETLIMIT3r, port, 0, rvp)
#define WRITE_E2EIBPPKTSETLIMIT3r(unit, port, rv) \
	soc_reg32_set(unit, E2EIBPPKTSETLIMIT3r, port, 0, rv)

#define READ_E2E_CONTROL_FIELDr(unit, rvp) \
	soc_reg32_get(unit, E2E_CONTROL_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_CONTROL_FIELDr(unit, rv) \
	soc_reg32_set(unit, E2E_CONTROL_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_E2E_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, E2E_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, E2E_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_E2E_DROP_COUNT_Xr(unit, rvp) \
	soc_reg32_get(unit, E2E_DROP_COUNT_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_DROP_COUNT_Xr(unit, rv) \
	soc_reg32_set(unit, E2E_DROP_COUNT_Xr, REG_PORT_ANY, 0, rv)

#define READ_E2E_DROP_COUNT_Yr(unit, rvp) \
	soc_reg32_get(unit, E2E_DROP_COUNT_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_DROP_COUNT_Yr(unit, rv) \
	soc_reg32_set(unit, E2E_DROP_COUNT_Yr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_ENr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_ENr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_ENr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_PBMr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_PBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_PBMr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_PBMr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_RX_DA_LSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_RX_DA_LSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_RX_DA_LSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_RX_DA_LSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_RX_DA_MSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_RX_DA_MSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_RX_DA_MSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_RX_DA_MSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_RX_LENGTH_TYPEr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_RX_LENGTH_TYPEr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_RX_OPCODEr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_RX_OPCODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_RX_OPCODEr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_RX_OPCODEr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_STATUS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_STATUS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_STATUS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_STATUS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_E2E_HOL_XBMr(unit, rvp) \
	soc_reg32_get(unit, E2E_HOL_XBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_HOL_XBMr(unit, rv) \
	soc_reg32_set(unit, E2E_HOL_XBMr, REG_PORT_ANY, 0, rv)

#define READ_E2E_IBP_RX_DA_LSr(unit, rvp) \
	soc_reg32_get(unit, E2E_IBP_RX_DA_LSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_IBP_RX_DA_LSr(unit, rv) \
	soc_reg32_set(unit, E2E_IBP_RX_DA_LSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_IBP_RX_DA_MSr(unit, rvp) \
	soc_reg32_get(unit, E2E_IBP_RX_DA_MSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_IBP_RX_DA_MSr(unit, rv) \
	soc_reg32_set(unit, E2E_IBP_RX_DA_MSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_IBP_RX_LENGTH_TYPEr(unit, rvp) \
	soc_reg32_get(unit, E2E_IBP_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_IBP_RX_LENGTH_TYPEr(unit, rv) \
	soc_reg32_set(unit, E2E_IBP_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rv)

#define READ_E2E_IBP_RX_OPCODEr(unit, rvp) \
	soc_reg32_get(unit, E2E_IBP_RX_OPCODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_IBP_RX_OPCODEr(unit, rv) \
	soc_reg32_set(unit, E2E_IBP_RX_OPCODEr, REG_PORT_ANY, 0, rv)

#define READ_E2E_LOCAL_BMPr(unit, rvp) \
	soc_reg32_get(unit, E2E_LOCAL_BMPr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_LOCAL_BMPr(unit, rv) \
	soc_reg32_set(unit, E2E_LOCAL_BMPr, REG_PORT_ANY, 0, rv)

#define READ_E2E_MAX_TX_TIMERr(unit, rvp) \
	soc_reg32_get(unit, E2E_MAX_TX_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_MAX_TX_TIMERr(unit, rv) \
	soc_reg32_set(unit, E2E_MAX_TX_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_E2E_MIN_TX_TIMERr(unit, rvp) \
	soc_reg32_get(unit, E2E_MIN_TX_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_MIN_TX_TIMERr(unit, rv) \
	soc_reg32_set(unit, E2E_MIN_TX_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_E2E_MODULE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, E2E_MODULE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_MODULE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, E2E_MODULE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_E2E_RX_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, E2E_RX_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_RX_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, E2E_RX_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_E2E_XQ_CTRLr(unit, rvp) \
	soc_reg32_get(unit, E2E_XQ_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_E2E_XQ_CTRLr(unit, rv) \
	soc_reg32_set(unit, E2E_XQ_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_E2E_YELLOW_OFFSET_TABLEr(unit, idx, rvp) \
	soc_reg32_get(unit, E2E_YELLOW_OFFSET_TABLEr, REG_PORT_ANY, idx, rvp)
#define WRITE_E2E_YELLOW_OFFSET_TABLEr(unit, idx, rv) \
	soc_reg32_set(unit, E2E_YELLOW_OFFSET_TABLEr, REG_PORT_ANY, idx, rv)

#define READ_EAVBUCKETCONFIG_EXTr(unit, port, rvp) \
	soc_reg32_get(unit, EAVBUCKETCONFIG_EXTr, port, 0, rvp)
#define WRITE_EAVBUCKETCONFIG_EXTr(unit, port, rv) \
	soc_reg32_set(unit, EAVBUCKETCONFIG_EXTr, port, 0, rv)

#define READ_EAV_ENABLE_BMAPr(unit, rvp) \
	soc_reg32_get(unit, EAV_ENABLE_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EAV_ENABLE_BMAPr(unit, rv) \
	soc_reg32_set(unit, EAV_ENABLE_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_EAV_MAXBUCKET_64r(unit, port, rvp) \
	soc_reg_get(unit, EAV_MAXBUCKET_64r, port, 0, rvp)
#define WRITE_EAV_MAXBUCKET_64r(unit, port, rv) \
	soc_reg_set(unit, EAV_MAXBUCKET_64r, port, 0, rv)

#define READ_EAV_MAXBUCKET_24Qr(unit, rvp) \
	soc_reg32_get(unit, EAV_MAXBUCKET_24Qr, REG_PORT_ANY, 0, rvp)
#define WRITE_EAV_MAXBUCKET_24Qr(unit, rv) \
	soc_reg32_set(unit, EAV_MAXBUCKET_24Qr, REG_PORT_ANY, 0, rv)

#define READ_EAV_MINBUCKET_64r(unit, port, rvp) \
	soc_reg_get(unit, EAV_MINBUCKET_64r, port, 0, rvp)
#define WRITE_EAV_MINBUCKET_64r(unit, port, rv) \
	soc_reg_set(unit, EAV_MINBUCKET_64r, port, 0, rv)

#define READ_EAV_MINBUCKET_24Qr(unit, rvp) \
	soc_reg32_get(unit, EAV_MINBUCKET_24Qr, REG_PORT_ANY, 0, rvp)
#define WRITE_EAV_MINBUCKET_24Qr(unit, rv) \
	soc_reg32_set(unit, EAV_MINBUCKET_24Qr, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_DFT_CNTr(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_DFT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_DFT_CNTr(unit, rv) \
	soc_reg32_set(unit, EB_AGING_DFT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK0r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK0r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK1r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK1r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK2r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK2r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK3r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK3r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK3r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK4r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK4r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK4r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK5r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK5r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK5r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK6r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK6r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK6r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK7r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK7r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK7r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK8r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK8r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK8r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK8r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK9r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK9r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK9r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK9r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK10r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK10r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK10r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK10r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK11r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK11r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK11r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK11r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK12r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK12r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK12r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK12r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK13r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK13r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK13r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK13r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK14r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK14r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK14r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK14r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK15r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK15r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK15r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK15r, REG_PORT_ANY, 0, rv)

#define READ_EB_AGING_MASK16r(unit, rvp) \
	soc_reg32_get(unit, EB_AGING_MASK16r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_AGING_MASK16r(unit, rv) \
	soc_reg32_set(unit, EB_AGING_MASK16r, REG_PORT_ANY, 0, rv)

#define READ_EB_CCP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_CCP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CCP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_CCP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_CELL_DATA_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_CELL_DATA_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CELL_DATA_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_CELL_DATA_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_CELL_HDR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_CELL_HDR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CELL_HDR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_CELL_HDR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_CFAP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EB_CFAP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CFAP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EB_CFAP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EB_CFAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_CFAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CFAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_CFAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_CFAP_RD_PTRr(unit, rvp) \
	soc_reg32_get(unit, EB_CFAP_RD_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CFAP_RD_PTRr(unit, rv) \
	soc_reg32_set(unit, EB_CFAP_RD_PTRr, REG_PORT_ANY, 0, rv)

#define READ_EB_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EB_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EB_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EB_CTR_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_CTR_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_CTR_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_CTR_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_ECCP_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, EB_ECCP_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_ECCP_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, EB_ECCP_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_EB_ECCP_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, EB_ECCP_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_ECCP_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, EB_ECCP_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_EB_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EB_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_ERRORr(unit, rv) \
	soc_reg32_set(unit, EB_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EB_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, EB_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, EB_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EB_EXP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_EXP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_EXP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_EXP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_SW_AGINGr(unit, rvp) \
	soc_reg32_get(unit, EB_SW_AGINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_SW_AGINGr(unit, rv) \
	soc_reg32_set(unit, EB_SW_AGINGr, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK1r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK1r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK2r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK2r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK3r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK3r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK4r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK4r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK5r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK5r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK5r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK6r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK6r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK6r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_MASK7r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_MASK7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_MASK7r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_MASK7r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE1r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE1r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE2r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE2r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE3r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE3r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE4r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE4r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE5r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE5r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE5r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE6r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE6r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE6r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_FIELD_VALUE7r(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_FIELD_VALUE7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_FIELD_VALUE7r(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_FIELD_VALUE7r, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EB_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, EB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EB_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, EB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECCP_1B_ERR_INT_CTRr(unit, rvp) \
	soc_reg32_get(unit, ECCP_1B_ERR_INT_CTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECCP_1B_ERR_INT_CTRr(unit, rv) \
	soc_reg32_set(unit, ECCP_1B_ERR_INT_CTRr, REG_PORT_ANY, 0, rv)

#define READ_ECCP_1B_ERR_INT_STATr(unit, rvp) \
	soc_reg32_get(unit, ECCP_1B_ERR_INT_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECCP_1B_ERR_INT_STATr(unit, rv) \
	soc_reg32_set(unit, ECCP_1B_ERR_INT_STATr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR0r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR0r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR0r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR1r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR1r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR1r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR2r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR2r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR2r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR3r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR3r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR3r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR4r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR4r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR4r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR5r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR5r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR5r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR6r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR6r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR6r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR7r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR7r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR7r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR8r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR8r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR8r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR9r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR9r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR9r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR10r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR10r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR10r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR11r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR11r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR11r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR12r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR12r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR12r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR13r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR13r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR13r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR14r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR14r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR14r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR15r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR15r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR15r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR16r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR16r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR16r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR16r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR17r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR17r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR17r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR17r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR18r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR18r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR18r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR18r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR19r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR19r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR19r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR19r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR20r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR20r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR20r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR20r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR21r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR21r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR21r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR21r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR22r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR22r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR22r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR22r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR23r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR23r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR23r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR23r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR24r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR24r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR24r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR24r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR25r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR25r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR25r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR25r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR26r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR26r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR26r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR26r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR27r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR27r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR27r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR27r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR28r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR28r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR28r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR28r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR29r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR29r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR29r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR29r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR30r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR30r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR30r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR30r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR31r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR31r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR31r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR31r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR32r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR32r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR32r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR32r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR33r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR33r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR33r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR33r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR34r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR34r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR34r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR34r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR35r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR35r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR35r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR35r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ADDR36r(unit, rvp) \
	soc_reg32_get(unit, ECC_ADDR36r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ADDR36r(unit, rv) \
	soc_reg32_set(unit, ECC_ADDR36r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG7r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG7r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG7r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG8r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG8r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG8r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG9r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG9r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG9r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG10r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG10r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG10r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG11r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG11r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG11r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG12r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG12r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG12r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG13r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG13r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG13r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG14r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG14r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG14r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG15r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG15r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG15r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG16r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG16r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG16r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG16r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG17r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG17r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG17r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG17r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG18r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG18r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG18r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG18r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG19r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG19r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG19r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG19r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG20r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG20r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG20r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG20r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG21r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG21r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG21r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG21r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG22r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG22r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG22r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG22r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG23r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG23r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG23r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG23r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG24r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG24r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG24r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG24r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG25r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG25r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG25r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG25r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG26r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG26r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG26r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG26r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG27r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG27r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG27r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG27r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG28r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG28r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG28r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG28r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG29r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG29r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG29r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG29r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG30r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG30r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG30r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG30r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG31r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG31r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG31r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG31r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG32r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG32r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG32r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG32r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG33r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG33r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG33r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG33r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG34r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG34r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG34r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG34r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG35r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG35r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG35r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG35r, REG_PORT_ANY, 0, rv)

#define READ_ECC_CONFIG36r(unit, rvp) \
	soc_reg32_get(unit, ECC_CONFIG36r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_CONFIG36r(unit, rv) \
	soc_reg32_set(unit, ECC_CONFIG36r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA1r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA1r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA12r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA12r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA12r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA13r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA13r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA13r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA14r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA14r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA14r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA20r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA20r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA20r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA20r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA24r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA24r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA24r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA24r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA27r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA27r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA27r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA27r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA28r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA28r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA28r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA28r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA29r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA29r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA29r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA29r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA30r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA30r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA30r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA30r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA31r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA31r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA31r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA31r, REG_PORT_ANY, 0, rv)

#define READ_ECC_DATA33r(unit, rvp) \
	soc_reg32_get(unit, ECC_DATA33r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_DATA33r(unit, rv) \
	soc_reg32_set(unit, ECC_DATA33r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR2r(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR3r(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR3r(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR3r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR4r(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR4r(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR4r, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR3_MASKr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR3_MASKr(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERROR4_MASKr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERROR4_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERROR4_MASKr(unit, rv) \
	soc_reg32_set(unit, ECC_ERROR4_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_CTR_EXTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_CTR_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_CTR_EXTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_CTR_EXTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_CTR_INTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_CTR_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_CTR_INTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_CTR_INTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_EXP_EXTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_EXP_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_EXP_EXTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_EXP_EXTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_EXP_INTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_EXP_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_EXP_INTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_EXP_INTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_LMT_EXTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_LMT_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_LMT_EXTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_LMT_EXTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_ERR_PTR_LMT_INTr(unit, rvp) \
	soc_reg32_get(unit, ECC_ERR_PTR_LMT_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_ERR_PTR_LMT_INTr(unit, rv) \
	soc_reg32_set(unit, ECC_ERR_PTR_LMT_INTr, REG_PORT_ANY, 0, rv)

#define READ_ECC_SINGLE_BIT_ERRORSr(unit, rvp) \
	soc_reg32_get(unit, ECC_SINGLE_BIT_ERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECC_SINGLE_BIT_ERRORSr(unit, rv) \
	soc_reg32_set(unit, ECC_SINGLE_BIT_ERRORSr, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_0r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_1r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_2r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_3r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_4r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_5r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_6r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_7r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_8r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_9r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_10r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_11r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_12r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_13r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_14r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_15r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_16r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_17r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_18r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_19r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_20r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_21r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_22r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_23r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_24r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_25r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_26r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_27r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_28r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_29r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_30r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_31r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_32r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_33r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_34r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_35r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_36r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_37r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_38r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_39r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_40r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_41r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_42r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_43r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_44r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_45r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_46r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_47r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_48r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_49r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_50r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_51r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_52r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_53r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_54r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_55r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_56r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_57r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_58r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_59r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_60r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_61r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_62r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_ECHCTL_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, ECHCTL_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECHCTL_CHID_63r(unit, rv) \
	soc_reg32_set(unit, ECHCTL_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP0_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP0_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP0_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP0_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP10_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP10_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP10_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP10_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP11_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP11_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP11_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP11_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP12_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP12_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP12_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP12_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP13_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP13_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP13_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP13_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP14_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP14_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP14_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP14_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP15_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP15_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP15_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP15_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP16_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP16_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP16_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP16_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP17_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP17_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP17_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP17_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP18_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP18_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP18_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP18_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP19_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP19_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP19_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP19_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP1_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP20_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP20_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP20_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP20_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP21_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP21_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP21_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP21_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP22_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP22_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP22_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP22_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP23_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP23_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP23_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP23_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP24_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP24_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP24_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP24_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP25_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP25_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP25_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP25_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP26_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP26_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP26_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP26_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP27_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP27_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP27_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP27_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP28_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP28_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP28_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP28_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP29_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP29_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP29_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP29_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP2_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP30_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP30_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP30_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP30_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP31_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP31_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP31_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP31_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP3_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP4_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP4_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP4_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP4_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP5_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP5_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP5_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP5_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP6_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP6_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP6_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP6_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP7_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP7_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP7_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP7_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP8_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP8_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP8_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP8_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_0r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_1r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_2r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_3r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_4r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_5r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_6r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_7r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_8r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_9r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_10r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_11r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_12r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_13r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_14r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ECMAP9_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ECMAP9_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ECMAP9_CID_15r(unit, rv) \
	soc_reg32_set(unit, ECMAP9_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ECN_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, ECN_CONFIGr, port, 0, rvp)
#define WRITE_ECN_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, ECN_CONFIGr, port, 0, rv)

#define READ_ECRCr(unit, port, rvp) \
	soc_reg32_get(unit, ECRCr, port, 0, rvp)
#define WRITE_ECRCr(unit, port, rv) \
	soc_reg32_set(unit, ECRCr, port, 0, rv)

#define READ_ECRC_LIMITr(unit, rvp) \
	soc_reg32_get(unit, ECRC_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_ECRC_LIMITr(unit, rv) \
	soc_reg32_set(unit, ECRC_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_DBG_SFT_RESETr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_DBG_SFT_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_DBG_SFT_RESETr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_DBG_SFT_RESETr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_MIN_STARTCNTr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_MIN_STARTCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_MIN_STARTCNTr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_MIN_STARTCNTr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL2r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL2r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL2r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL3r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL3r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL3r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL4r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL4r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL4r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL5r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL5r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL5r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL6r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL6r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL6r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL7r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL7r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL7r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL8r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL8r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL8r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL8r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL9r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL9r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL9r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL9r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL10r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL10r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL10r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL10r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_CONTROL11r(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_CONTROL11r, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_CONTROL11r(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_CONTROL11r, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_EDATABUF_XQP_FLEXPORT_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EDATABUF_XQP_FLEXPORT_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EDATABUF_XQP_FLEXPORT_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EDATABUF_XQP_FLEXPORT_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EEE_DELAY_ENTRY_TIMERr(unit, port, rvp) \
	soc_reg32_get(unit, EEE_DELAY_ENTRY_TIMERr, port, 0, rvp)
#define WRITE_EEE_DELAY_ENTRY_TIMERr(unit, port, rv) \
	soc_reg32_set(unit, EEE_DELAY_ENTRY_TIMERr, port, 0, rv)

#define READ_EEE_WAKE_TIMERr(unit, port, rvp) \
	soc_reg32_get(unit, EEE_WAKE_TIMERr, port, 0, rvp)
#define WRITE_EEE_WAKE_TIMERr(unit, port, rv) \
	soc_reg32_set(unit, EEE_WAKE_TIMERr, port, 0, rv)

#define READ_EFP_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_DEBUG_DATA_VALIDr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_DEBUG_DATA_VALIDr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S12_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S12_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S14_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S14_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S15_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S15_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_CONTROL_3_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_CONTROL_3_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_CONTROL_3_THRU_0r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_CONTROL_3_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_0r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_1r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_2r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_3r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_4r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_4r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_DATA_5r(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_DATA_5r(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_GLOBAL_MASKr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_GLOBAL_MASKr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EFP_CAM_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, EFP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_CAM_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, EFP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_EFP_METER_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_METER_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_METER_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_METER_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_METER_CONTROL_2r(unit, port, rvp) \
	soc_reg32_get(unit, EFP_METER_CONTROL_2r, port, 0, rvp)
#define WRITE_EFP_METER_CONTROL_2r(unit, port, rv) \
	soc_reg32_set(unit, EFP_METER_CONTROL_2r, port, 0, rv)

#define READ_EFP_METER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_METER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_METER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_METER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_METER_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EFP_METER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_METER_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EFP_METER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EFP_METER_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EFP_METER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_METER_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EFP_METER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EFP_POLICY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_POLICY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_POLICY_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_POLICY_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EFP_POLICY_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_POLICY_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EFP_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EFP_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EFP_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EFP_SLICE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EFP_SLICE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_SLICE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EFP_SLICE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EFP_SLICE_MAPr(unit, rvp) \
	soc_reg32_get(unit, EFP_SLICE_MAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_SLICE_MAPr(unit, rv) \
	soc_reg32_set(unit, EFP_SLICE_MAPr, REG_PORT_ANY, 0, rv)

#define READ_EFP_TCAM_BLKSELr(unit, rvp) \
	soc_reg32_get(unit, EFP_TCAM_BLKSELr, REG_PORT_ANY, 0, rvp)
#define WRITE_EFP_TCAM_BLKSELr(unit, rv) \
	soc_reg32_set(unit, EFP_TCAM_BLKSELr, REG_PORT_ANY, 0, rv)

#define READ_EGRCELLLIMITCG0COSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRCELLLIMITCG0COSr, port, idx, rvp)
#define WRITE_EGRCELLLIMITCG0COSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRCELLLIMITCG0COSr, port, idx, rv)

#define READ_EGRCELLLIMITCG1COSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRCELLLIMITCG1COSr, port, idx, rvp)
#define WRITE_EGRCELLLIMITCG1COSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRCELLLIMITCG1COSr, port, idx, rv)

#define READ_EGRCELLLIMITCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRCELLLIMITCOSr, port, idx, rvp)
#define WRITE_EGRCELLLIMITCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRCELLLIMITCOSr, port, idx, rv)

#define READ_EGRCELLLIMIT_E2Er(unit, rvp) \
	soc_reg32_get(unit, EGRCELLLIMIT_E2Er, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRCELLLIMIT_E2Er(unit, rv) \
	soc_reg32_set(unit, EGRCELLLIMIT_E2Er, REG_PORT_ANY, 0, rv)

#define READ_EGRDROPPKTCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, EGRDROPPKTCOUNTr, port, 0, rvp)
#define WRITE_EGRDROPPKTCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, EGRDROPPKTCOUNTr, port, 0, rv)

#define READ_EGRESSCELLREQUESTCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, EGRESSCELLREQUESTCOUNTr, port, 0, rvp)
#define WRITE_EGRESSCELLREQUESTCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, EGRESSCELLREQUESTCOUNTr, port, 0, rv)

#define READ_EGRFREEPTRr(unit, port, rvp) \
	soc_reg32_get(unit, EGRFREEPTRr, port, 0, rvp)
#define WRITE_EGRFREEPTRr(unit, port, rv) \
	soc_reg32_set(unit, EGRFREEPTRr, port, 0, rv)

#define READ_EGRMETERINGBUCKETr(unit, port, rvp) \
	soc_reg32_get(unit, EGRMETERINGBUCKETr, port, 0, rvp)
#define WRITE_EGRMETERINGBUCKETr(unit, port, rv) \
	soc_reg32_set(unit, EGRMETERINGBUCKETr, port, 0, rv)

#define READ_EGRMETERINGCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, EGRMETERINGCONFIGr, port, 0, rvp)
#define WRITE_EGRMETERINGCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, EGRMETERINGCONFIGr, port, 0, rv)

#define READ_EGRMETERINGCONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, EGRMETERINGCONFIG1r, port, 0, rvp)
#define WRITE_EGRMETERINGCONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, EGRMETERINGCONFIG1r, port, 0, rv)

#define READ_EGRMETERINGCONFIG_64r(unit, port, rvp) \
	soc_reg_get(unit, EGRMETERINGCONFIG_64r, port, 0, rvp)
#define WRITE_EGRMETERINGCONFIG_64r(unit, port, rv) \
	soc_reg_set(unit, EGRMETERINGCONFIG_64r, port, 0, rv)

#define READ_EGRPKTLIMITCNGCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRPKTLIMITCNGCOSr, port, idx, rvp)
#define WRITE_EGRPKTLIMITCNGCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRPKTLIMITCNGCOSr, port, idx, rv)

#define READ_EGRPKTLIMITCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRPKTLIMITCOSr, port, idx, rvp)
#define WRITE_EGRPKTLIMITCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRPKTLIMITCOSr, port, idx, rv)

#define READ_EGRPKTRESETCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRPKTRESETCOSr, port, idx, rvp)
#define WRITE_EGRPKTRESETCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRPKTRESETCOSr, port, idx, rv)

#define READ_EGRPOINTERCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGRPOINTERCOSr, port, idx, rvp)
#define WRITE_EGRPOINTERCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGRPOINTERCOSr, port, idx, rv)

#define READ_EGRSHAPEPARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, EGRSHAPEPARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRSHAPEPARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, EGRSHAPEPARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRr(unit, idx, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGRTXPKTCTRr(unit, idx, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRr, REG_PORT_ANY, idx, rv)

#define READ_EGRTXPKTCTR0r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR0r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR0r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR1r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR1r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR1r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR2r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR2r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR2r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR3r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR3r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR3r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR4r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR4r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR4r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR5r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR5r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR5r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR6r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR6r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR6r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTR7r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTR7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTR7r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTR7r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGRTXPKTCTRCONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIGr, REG_PORT_ANY, idx, rv)

#define READ_EGRTXPKTCTRCONFIG0r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG0r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG1r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG1r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG2r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG2r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG3r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG3r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG4r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG4r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG5r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG5r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG6r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG6r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_EGRTXPKTCTRCONFIG7r(unit, rvp) \
	soc_reg32_get(unit, EGRTXPKTCTRCONFIG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGRTXPKTCTRCONFIG7r(unit, rv) \
	soc_reg32_set(unit, EGRTXPKTCTRCONFIG7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_1588_EGRESS_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_1588_EGRESS_CTRLr, port, 0, rvp)
#define WRITE_EGR_1588_EGRESS_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_1588_EGRESS_CTRLr, port, 0, rv)

#define READ_EGR_1588_INGRESS_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_1588_INGRESS_CTRLr, port, 0, rvp)
#define WRITE_EGR_1588_INGRESS_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_1588_INGRESS_CTRLr, port, 0, rv)

#define READ_EGR_1588_LINK_DELAYr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_1588_LINK_DELAYr, port, 0, rvp)
#define WRITE_EGR_1588_LINK_DELAYr(unit, port, rv) \
	soc_reg32_set(unit, EGR_1588_LINK_DELAYr, port, 0, rv)

#define READ_EGR_1588_PARSING_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_1588_PARSING_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_1588_PARSING_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_1588_PARSING_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_ACCU_8BEATSr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_ACCU_8BEATSr, port, 0, rvp)
#define WRITE_EGR_ACCU_8BEATSr(unit, port, rv) \
	soc_reg32_set(unit, EGR_ACCU_8BEATSr, port, 0, rv)

#define READ_EGR_ARB_TIMEOUT_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_ARB_TIMEOUT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_ARB_TIMEOUT_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_ARB_TIMEOUT_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_BUCKET_COUNT_READr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_BUCKET_COUNT_READr, port, 0, rvp)
#define WRITE_EGR_BUCKET_COUNT_READr(unit, port, rv) \
	soc_reg32_set(unit, EGR_BUCKET_COUNT_READr, port, 0, rv)

#define READ_EGR_BUFFER_PARITYr(unit, rvp) \
	soc_reg32_get(unit, EGR_BUFFER_PARITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_BUFFER_PARITYr(unit, rv) \
	soc_reg32_set(unit, EGR_BUFFER_PARITYr, REG_PORT_ANY, 0, rv)

#define READ_EGR_BUS_PARITY_ERR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, EGR_BUS_PARITY_ERR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_BUS_PARITY_ERR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, EGR_BUS_PARITY_ERR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EGR_BYPASS_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EGR_BYPASS_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_BYPASS_CTRLr(unit, rv) \
	soc_reg32_set(unit, EGR_BYPASS_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CAPWAP_FRAG_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_CAPWAP_FRAG_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_CAPWAP_FRAG_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_CAPWAP_FRAG_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_EGR_CM_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_CM_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CM_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_CM_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CM_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_CM_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CM_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_CM_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CM_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_CM_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CM_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_CM_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EGR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EGR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, EGR_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, EGR_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, EGR_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, EGR_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_CONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_CONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CONFIG_1r(unit, rv) \
	soc_reg32_set(unit, EGR_CONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, EGR_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_COUNTER_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_COUNTER_CONTROLr, port, 0, rvp)
#define WRITE_EGR_COUNTER_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_COUNTER_CONTROLr, port, 0, rv)

#define READ_EGR_CPU_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_CPU_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CPU_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_CPU_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_CPU_COS_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_CPU_COS_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CPU_COS_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_CPU_COS_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_CPU_COS_CONTROL_1_64r(unit, rvp) \
	soc_reg_get(unit, EGR_CPU_COS_CONTROL_1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_CPU_COS_CONTROL_1_64r(unit, rv) \
	soc_reg_set(unit, EGR_CPU_COS_CONTROL_1_64r, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATABUF_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_DATABUF_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATABUF_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_DATABUF_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATABUF_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_DATABUF_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATABUF_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_DATABUF_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATABUF_RAM_CONTROL_DCMr(unit, rvp) \
	soc_reg32_get(unit, EGR_DATABUF_RAM_CONTROL_DCMr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATABUF_RAM_CONTROL_DCMr(unit, rv) \
	soc_reg32_set(unit, EGR_DATABUF_RAM_CONTROL_DCMr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATABUF_RAM_CONTROL_PMr(unit, rvp) \
	soc_reg32_get(unit, EGR_DATABUF_RAM_CONTROL_PMr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATABUF_RAM_CONTROL_PMr(unit, rv) \
	soc_reg32_set(unit, EGR_DATABUF_RAM_CONTROL_PMr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATABUF_RAM_CONTROL_STBYr(unit, rvp) \
	soc_reg32_get(unit, EGR_DATABUF_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATABUF_RAM_CONTROL_STBYr(unit, rv) \
	soc_reg32_set(unit, EGR_DATABUF_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATAPATH_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_DATAPATH_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATAPATH_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, EGR_DATAPATH_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_DATAPATH_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_DATAPATH_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DATAPATH_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, EGR_DATAPATH_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_DBGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_DBGr, port, 0, rvp)
#define WRITE_EGR_DBGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_DBGr, port, 0, rv)

#define READ_EGR_DROP_VECTORr(unit, rvp) \
	soc_reg32_get(unit, EGR_DROP_VECTORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DROP_VECTORr(unit, rv) \
	soc_reg32_set(unit, EGR_DROP_VECTORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DROP_VECTOR_Xr(unit, rvp) \
	soc_reg32_get(unit, EGR_DROP_VECTOR_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DROP_VECTOR_Xr(unit, rv) \
	soc_reg32_set(unit, EGR_DROP_VECTOR_Xr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DROP_VECTOR_Yr(unit, rvp) \
	soc_reg32_get(unit, EGR_DROP_VECTOR_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DROP_VECTOR_Yr(unit, rv) \
	soc_reg32_set(unit, EGR_DROP_VECTOR_Yr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DROP_VEC_DBGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_DROP_VEC_DBGr, port, 0, rvp)
#define WRITE_EGR_DROP_VEC_DBGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_DROP_VEC_DBGr, port, 0, rv)

#define READ_EGR_DSCP_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_DSCP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DSCP_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_DSCP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DSCP_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_DSCP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DSCP_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_DSCP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EARB_CBE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EARB_CBE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EARB_CBE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EARB_CBE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EARB_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EARB_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EARB_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EARB_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EARB_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EARB_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EARB_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EARB_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EARB_PBE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EARB_PBE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EARB_PBE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EARB_PBE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EAV_CLASSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EAV_CLASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EAV_CLASSr(unit, rv) \
	soc_reg32_set(unit, EGR_EAV_CLASSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDATABUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDATABUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDATABUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EDATABUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_CM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_CM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_CM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_CM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_DEBUG_SFT_RESETr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_DEBUG_SFT_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_DEBUG_SFT_RESETr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_DEBUG_SFT_RESETr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_IX0A_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_IX0A_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_IX0A_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_IX0A_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_IX0B_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_IX0B_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_IX0B_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_IX0B_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_IX1A_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_IX1A_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_IX1A_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_IX1A_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_IX1B_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_IX1B_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_IX1B_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_IX1B_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_MIN_STARTCNTr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_MIN_STARTCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_MIN_STARTCNTr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_MIN_STARTCNTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_MS0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_MS0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_MS0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_MS0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_MS1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_MS1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_MS1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_MS1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EDB_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EDB_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EDB_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EDB_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_ECC_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_ECC_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_ECC_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_ECC_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_RAM_CONTROL_STBYr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_RAM_CONTROL_STBYr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHCPM_SCI_TABLE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHCPM_SCI_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHCPM_SCI_TABLE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EHCPM_SCI_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EIPT_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EIPT_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EIPT_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EIPT_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EIPT_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EIPT_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EIPT_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EIPT_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_ECC_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_ECC_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_ECC_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_ECC_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_PM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_PM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_PM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_PM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_EL3_STBY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EL3_STBY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EL3_STBY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EL3_STBY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EMOP_BUFFER_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_EMOP_BUFFER_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EMOP_BUFFER_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_EMOP_BUFFER_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EM_MTP_INDEXr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_EM_MTP_INDEXr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_EM_MTP_INDEXr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_EM_MTP_INDEXr, REG_PORT_ANY, idx, rv)

#define READ_EGR_ENABLEr(unit, port, rvp) \
	soc_reg_get(unit, EGR_ENABLEr, port, 0, rvp)
#define WRITE_EGR_ENABLEr(unit, port, rv) \
	soc_reg_set(unit, EGR_ENABLEr, port, 0, rv)

#define READ_EGR_ENABLE_SELECTr(unit, rvp) \
	soc_reg32_get(unit, EGR_ENABLE_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_ENABLE_SELECTr(unit, rv) \
	soc_reg32_set(unit, EGR_ENABLE_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPARS_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPARS_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPARS_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EPARS_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPARS_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPARS_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPARS_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EPARS_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPMOD_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPMOD_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPMOD_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EPMOD_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPMOD_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPMOD_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPMOD_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EPMOD_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPMOD_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPMOD_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPMOD_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EPMOD_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EPMOD_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_EPMOD_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EPMOD_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_EPMOD_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVENT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVENT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVENT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EVENT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_VLAN_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_VLAN_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_VLAN_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_VLAN_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVLAN_VLAN_STG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVLAN_VLAN_STG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVLAN_VLAN_STG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVLAN_VLAN_STG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_DSCP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_DSCP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_DSCP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_DSCP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEXIBLE_IPV6_EXT_HDRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEXIBLE_IPV6_EXT_HDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEXIBLE_IPV6_EXT_HDRr(unit, rv) \
	soc_reg32_set(unit, EGR_FLEXIBLE_IPV6_EXT_HDRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r(unit, rvp) \
	soc_reg32_get(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r(unit, rv) \
	soc_reg32_set(unit, EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r(unit, rvp) \
	soc_reg_get(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r(unit, rv) \
	soc_reg_set(unit, EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r, REG_PORT_ANY, 0, rv)

#define READ_EGR_FLOWCTL_BUCKET_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_FLOWCTL_BUCKET_COUNTr, port, 0, rvp)
#define WRITE_EGR_FLOWCTL_BUCKET_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_FLOWCTL_BUCKET_COUNTr, port, 0, rv)

#define READ_EGR_FLOWCTL_CFGr(unit, port, rvp) \
	soc_reg_get(unit, EGR_FLOWCTL_CFGr, port, 0, rvp)
#define WRITE_EGR_FLOWCTL_CFGr(unit, port, rv) \
	soc_reg_set(unit, EGR_FLOWCTL_CFGr, port, 0, rv)

#define READ_EGR_FLOWCTL_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_FLOWCTL_COUNTr, port, 0, rvp)
#define WRITE_EGR_FLOWCTL_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_FLOWCTL_COUNTr, port, 0, rv)

#define READ_EGR_FP_COUNTER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_FP_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FP_COUNTER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_FP_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FP_COUNTER_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_FP_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FP_COUNTER_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_FP_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FP_COUNTER_TABLE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EGR_FP_COUNTER_TABLE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FP_COUNTER_TABLE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EGR_FP_COUNTER_TABLE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FP_COUNTER_TABLE_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FP_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FP_COUNTER_TABLE_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_FP_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FP_COUNTER_TABLE_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_FP_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FP_COUNTER_TABLE_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_FP_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAGMENT_ID_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAGMENT_ID_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAGMENT_ID_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAGMENT_ID_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAGMENT_ID_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAGMENT_ID_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAGMENT_ID_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAGMENT_ID_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAG_HEADER_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAG_HEADER_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAG_HEADER_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAG_HEADER_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FRAG_PACKET_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FRAG_PACKET_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FRAG_PACKET_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_FRAG_PACKET_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FUSE_REGS_ADDRr(unit, rvp) \
	soc_reg32_get(unit, EGR_FUSE_REGS_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FUSE_REGS_ADDRr(unit, rv) \
	soc_reg32_set(unit, EGR_FUSE_REGS_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_FUSE_REGS_DATAr(unit, rvp) \
	soc_reg32_get(unit, EGR_FUSE_REGS_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_FUSE_REGS_DATAr(unit, rv) \
	soc_reg32_set(unit, EGR_FUSE_REGS_DATAr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP0_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP0_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_GP0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP0_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP0_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP0_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_GP0_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP0_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP0_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP0_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_GP0_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP1_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP1_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_GP1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP1_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP1_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP1_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_GP1_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP1_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP1_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP1_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_GP1_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP2_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP2_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_GP2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP2_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP2_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP2_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_GP2_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GP2_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_GP2_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GP2_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_GP2_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GRE_VERr(unit, rvp) \
	soc_reg32_get(unit, EGR_GRE_VERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_GRE_VERr(unit, rv) \
	soc_reg32_set(unit, EGR_GRE_VERr, REG_PORT_ANY, 0, rv)

#define READ_EGR_GSBU_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_GSBU_CONFIGr, port, 0, rvp)
#define WRITE_EGR_GSBU_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_GSBU_CONFIGr, port, 0, rv)

#define READ_EGR_HBFC_CNM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_HBFC_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HBFC_CNM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_HBFC_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_HBFC_CNTAG_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_HBFC_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HBFC_CNTAG_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_HBFC_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_HBFC_CNTAG_ETHERTYPE_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_HBFC_CNTAG_ETHERTYPE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HBFC_CNTAG_ETHERTYPE_2r(unit, rv) \
	soc_reg32_set(unit, EGR_HBFC_CNTAG_ETHERTYPE_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_HW_RESET_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_HW_RESET_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HW_RESET_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, EGR_HW_RESET_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_HW_RESET_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_HW_RESET_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_HW_RESET_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_HW_RESET_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_IM_MTP_INDEXr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IM_MTP_INDEXr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IM_MTP_INDEXr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IM_MTP_INDEXr, REG_PORT_ANY, idx, rv)

#define READ_EGR_INGRESS_PORT_TPID_SELECTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_INGRESS_PORT_TPID_SELECTr, port, 0, rvp)
#define WRITE_EGR_INGRESS_PORT_TPID_SELECTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_INGRESS_PORT_TPID_SELECTr, port, 0, rv)

#define READ_EGR_INITBUF_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_INITBUF_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INITBUF_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_INITBUF_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INITBUF_ECC_STATUS_DBEr(unit, rvp) \
	soc_reg32_get(unit, EGR_INITBUF_ECC_STATUS_DBEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INITBUF_ECC_STATUS_DBEr(unit, rv) \
	soc_reg32_set(unit, EGR_INITBUF_ECC_STATUS_DBEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INITBUF_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_INITBUF_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INITBUF_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_INITBUF_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INITBUF_ECC_STATUS_SBEr(unit, rvp) \
	soc_reg32_get(unit, EGR_INITBUF_ECC_STATUS_SBEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INITBUF_ECC_STATUS_SBEr(unit, rv) \
	soc_reg32_set(unit, EGR_INITBUF_ECC_STATUS_SBEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR0r(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR0r(unit, rv) \
	soc_reg32_set(unit, EGR_INTR0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR1r(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR1r(unit, rv) \
	soc_reg32_set(unit, EGR_INTR1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR0_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR0_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR0_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR0_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR0_MASKr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR0_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR0_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR0_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR0_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR1_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR1_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR1_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR1_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR1_MASKr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INTR1_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_INTR1_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INTR1_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_INTR1_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_INT_LOOPBACK_MAX_FRr(unit, rvp) \
	soc_reg32_get(unit, EGR_INT_LOOPBACK_MAX_FRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_INT_LOOPBACK_MAX_FRr(unit, rv) \
	soc_reg32_set(unit, EGR_INT_LOOPBACK_MAX_FRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IN_BAND_CRC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_IN_BAND_CRC_CONTROLr, port, 0, rvp)
#define WRITE_EGR_IN_BAND_CRC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_IN_BAND_CRC_CONTROLr, port, 0, rv)

#define READ_EGR_IN_BAND_CRC_COUNTERr(unit, rvp) \
	soc_reg_get(unit, EGR_IN_BAND_CRC_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IN_BAND_CRC_COUNTERr(unit, rv) \
	soc_reg_set(unit, EGR_IN_BAND_CRC_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_AGE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_AGE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_AGE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_AGE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_CURRENT_TIMEr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_CURRENT_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_CURRENT_TIMEr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_CURRENT_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EOP_BUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EOP_BUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EOP_BUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EOP_BUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_COUNTERr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_READ_PTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_READ_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_READ_PTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_READ_PTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr, REG_PORT_ANY, idx, rv)

#define READ_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rv)

#define READ_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MINIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MINIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rv)

#define READ_EGR_IPFIX_MIRROR_CONTROL_64r(unit, port, rvp) \
	soc_reg_get(unit, EGR_IPFIX_MIRROR_CONTROL_64r, port, 0, rvp)
#define WRITE_EGR_IPFIX_MIRROR_CONTROL_64r(unit, port, rv) \
	soc_reg_set(unit, EGR_IPFIX_MIRROR_CONTROL_64r, port, 0, rv)

#define READ_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_PORT_CONFIGr, port, 0, rvp)
#define WRITE_EGR_IPFIX_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_IPFIX_PORT_CONFIGr, port, 0, rv)

#define READ_EGR_IPFIX_PORT_LIMIT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_PORT_LIMIT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_PORT_LIMIT_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_PORT_LIMIT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_PORT_RECORD_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_PORT_RECORD_COUNTr, port, 0, rvp)
#define WRITE_EGR_IPFIX_PORT_RECORD_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_IPFIX_PORT_RECORD_COUNTr, port, 0, rv)

#define READ_EGR_IPFIX_PORT_RECORD_LIMIT_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_PORT_RECORD_LIMIT_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IPFIX_PORT_RECORD_LIMIT_SETr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IPFIX_PORT_RECORD_LIMIT_SETr, REG_PORT_ANY, idx, rv)

#define READ_EGR_IPFIX_PORT_SAMPLING_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_PORT_SAMPLING_COUNTERr, port, 0, rvp)
#define WRITE_EGR_IPFIX_PORT_SAMPLING_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, EGR_IPFIX_PORT_SAMPLING_COUNTERr, port, 0, rv)

#define READ_EGR_IPFIX_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SAMPLING_LIMIT_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SAMPLING_LIMIT_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_IPFIX_SAMPLING_LIMIT_SETr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SAMPLING_LIMIT_SETr, REG_PORT_ANY, idx, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPMC_CFG0r(unit, port, rvp) \
	soc_reg_get(unit, EGR_IPMC_CFG0r, port, 0, rvp)
#define WRITE_EGR_IPMC_CFG0r(unit, port, rv) \
	soc_reg_set(unit, EGR_IPMC_CFG0r, port, 0, rv)

#define READ_EGR_IPMC_CFG1r(unit, port, rvp) \
	soc_reg_get(unit, EGR_IPMC_CFG1r, port, 0, rvp)
#define WRITE_EGR_IPMC_CFG1r(unit, port, rv) \
	soc_reg_set(unit, EGR_IPMC_CFG1r, port, 0, rv)

#define READ_EGR_IPMC_CFG2r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_IPMC_CFG2r, port, 0, rvp)
#define WRITE_EGR_IPMC_CFG2r(unit, port, rv) \
	soc_reg32_set(unit, EGR_IPMC_CFG2r, port, 0, rv)

#define READ_EGR_IPMC_CFG2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPMC_CFG2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPMC_CFG2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IPMC_CFG2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPMC_CFG2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPMC_CFG2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPMC_CFG2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_IPMC_CFG2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPMC_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPMC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPMC_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IPMC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IPMC_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_IPMC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IPMC_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_IPMC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IP_TUNNEL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_IP_TUNNEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IP_TUNNEL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_IP_TUNNEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IP_TUNNEL_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_IP_TUNNEL_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IP_TUNNEL_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_IP_TUNNEL_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IP_TUNNEL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_IP_TUNNEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IP_TUNNEL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_IP_TUNNEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_IP_TUNNEL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_IP_TUNNEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_IP_TUNNEL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_IP_TUNNEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L1_CLK_RECOVERY_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EGR_L1_CLK_RECOVERY_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L1_CLK_RECOVERY_CTRLr(unit, rv) \
	soc_reg32_set(unit, EGR_L1_CLK_RECOVERY_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L2_MTUr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_L2_MTUr, port, 0, rvp)
#define WRITE_EGR_L2_MTUr(unit, port, rv) \
	soc_reg32_set(unit, EGR_L2_MTUr, port, 0, rv)

#define READ_EGR_L3_INTF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_INTF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_INTF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_INTF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_INTF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_INTF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_INTF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_INTF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_INTF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_INTF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_INTF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_INTF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_INTF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_INTF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_INTF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_INTF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_NEXT_HOP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_NEXT_HOP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_NEXT_HOP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_NEXT_HOP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_L3_TUNNEL_PFM_VIDr(unit, rvp) \
	soc_reg32_get(unit, EGR_L3_TUNNEL_PFM_VIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_L3_TUNNEL_PFM_VIDr(unit, rv) \
	soc_reg32_set(unit, EGR_L3_TUNNEL_PFM_VIDr, REG_PORT_ANY, 0, rv)

#define READ_EGR_LBP_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_LBP_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_LBP_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_LBP_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr, port, 0, rvp)
#define WRITE_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr, port, 0, rv)

#define READ_EGR_LOOPBACK_PORT_TPIDr(unit, rvp) \
	soc_reg32_get(unit, EGR_LOOPBACK_PORT_TPIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_LOOPBACK_PORT_TPIDr(unit, rv) \
	soc_reg32_set(unit, EGR_LOOPBACK_PORT_TPIDr, REG_PORT_ANY, 0, rv)

#define READ_EGR_LP_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_LP_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_LP_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_LP_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_LP_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_LP_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_LP_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_LP_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_LP_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_LP_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_LP_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_LP_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MAP_MH_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MAP_MH_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MAP_MH_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MAP_MH_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MAP_MH_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MAP_MH_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MAP_MH_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MAP_MH_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MAP_MH_PRI0r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MAP_MH_PRI0r, port, 0, rvp)
#define WRITE_EGR_MAP_MH_PRI0r(unit, port, rv) \
	soc_reg32_set(unit, EGR_MAP_MH_PRI0r, port, 0, rv)

#define READ_EGR_MAP_MH_PRI1r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MAP_MH_PRI1r, port, 0, rvp)
#define WRITE_EGR_MAP_MH_PRI1r(unit, port, rv) \
	soc_reg32_set(unit, EGR_MAP_MH_PRI1r, port, 0, rv)

#define READ_EGR_MASK_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_MODBASE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_MODBASE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_MODBASE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_MODBASE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_MODBASE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_MODBASE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_MODBASE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_MODBASE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MC_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_MC_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MC_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_MC_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_MC_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_MC_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MC_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_MC_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_MEM_ECC_ERR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, EGR_MEM_ECC_ERR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MEM_ECC_ERR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, EGR_MEM_ECC_ERR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MIM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_MIM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MIM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_MIM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MIP_HDRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MIP_HDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MIP_HDRr(unit, rv) \
	soc_reg32_set(unit, EGR_MIP_HDRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MIRROR_SELECTr(unit, rvp) \
	soc_reg32_get(unit, EGR_MIRROR_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MIRROR_SELECTr(unit, rv) \
	soc_reg32_set(unit, EGR_MIRROR_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MMU_REQUESTSr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MMU_REQUESTSr, port, 0, rvp)
#define WRITE_EGR_MMU_REQUESTSr(unit, port, rv) \
	soc_reg32_set(unit, EGR_MMU_REQUESTSr, port, 0, rv)

#define READ_EGR_MODMAP_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MODMAP_CTRLr, port, 0, rvp)
#define WRITE_EGR_MODMAP_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_MODMAP_CTRLr, port, 0, rv)

#define READ_EGR_MOD_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MOD_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MOD_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MOD_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MOD_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MOD_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MOD_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MOD_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPB_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPB_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPB_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPB_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_ENTROPY_LABEL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_ENTROPY_LABEL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_ENTROPY_LABEL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_ENTROPY_LABEL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_MTUr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MTUr, port, 0, rvp)
#define WRITE_EGR_MTUr(unit, port, rv) \
	soc_reg32_set(unit, EGR_MTUr, port, 0, rv)

#define READ_EGR_MTU_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_MTU_SIZEr, port, 0, rvp)
#define WRITE_EGR_MTU_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, EGR_MTU_SIZEr, port, 0, rv)

#define READ_EGR_NEW_MODID_PORTr(unit, rvp) \
	soc_reg32_get(unit, EGR_NEW_MODID_PORTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NEW_MODID_PORTr(unit, rv) \
	soc_reg32_set(unit, EGR_NEW_MODID_PORTr, REG_PORT_ANY, 0, rv)

#define READ_EGR_NEXT_HOP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NEXT_HOP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_NEXT_HOP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NEXT_HOP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_NIV_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EGR_NIV_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NIV_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EGR_NIV_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_NIV_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_NIV_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NIV_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_NIV_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_NIV_ETHERTYPE_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_NIV_ETHERTYPE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_NIV_ETHERTYPE_2r(unit, rv) \
	soc_reg32_set(unit, EGR_NIV_ETHERTYPE_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_OUTER_TPIDr(unit, idx, rvp) \
	soc_reg32_get(unit, EGR_OUTER_TPIDr, REG_PORT_ANY, idx, rvp)
#define WRITE_EGR_OUTER_TPIDr(unit, idx, rv) \
	soc_reg32_set(unit, EGR_OUTER_TPIDr, REG_PORT_ANY, idx, rv)

#define READ_EGR_OUTER_TPID_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_OUTER_TPID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_OUTER_TPID_0r(unit, rv) \
	soc_reg32_set(unit, EGR_OUTER_TPID_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_OUTER_TPID_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_OUTER_TPID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_OUTER_TPID_1r(unit, rv) \
	soc_reg32_set(unit, EGR_OUTER_TPID_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_OUTER_TPID_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_OUTER_TPID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_OUTER_TPID_2r(unit, rv) \
	soc_reg32_set(unit, EGR_OUTER_TPID_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_OUTER_TPID_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_OUTER_TPID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_OUTER_TPID_3r(unit, rv) \
	soc_reg32_set(unit, EGR_OUTER_TPID_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_COUNTER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_COUNTER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_COUNTER_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_COUNTER_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERSr, port, idx, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERSr(unit, port, idx, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERSr, port, idx, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTERS_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTERS_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTERS_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTERS_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PERQ_XMT_COUNTER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_PERQ_XMT_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PERQ_XMT_COUNTER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_PERQ_XMT_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PKT_MODS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_PKT_MODS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PKT_MODS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_PKT_MODS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORTr, port, 0, rvp)
#define WRITE_EGR_PORTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORTr, port, 0, rv)

#define READ_EGR_PORT_1r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_1r, port, 0, rvp)
#define WRITE_EGR_PORT_1r(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_1r, port, 0, rv)

#define READ_EGR_PORT_64r(unit, port, rvp) \
	soc_reg_get(unit, EGR_PORT_64r, port, 0, rvp)
#define WRITE_EGR_PORT_64r(unit, port, rv) \
	soc_reg_set(unit, EGR_PORT_64r, port, 0, rv)

#define READ_EGR_PORT_L3UC_MODSr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_L3UC_MODSr, port, 0, rvp)
#define WRITE_EGR_PORT_L3UC_MODSr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_L3UC_MODSr, port, 0, rv)

#define READ_EGR_PORT_L3UC_MODS_TABLEr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_L3UC_MODS_TABLEr, port, 0, rvp)
#define WRITE_EGR_PORT_L3UC_MODS_TABLEr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_L3UC_MODS_TABLEr, port, 0, rv)

#define READ_EGR_PORT_MODEr(unit, rvp) \
	soc_reg32_get(unit, EGR_PORT_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PORT_MODEr(unit, rv) \
	soc_reg32_set(unit, EGR_PORT_MODEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PORT_MTUr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_MTUr, port, 0, rvp)
#define WRITE_EGR_PORT_MTUr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_MTUr, port, 0, rv)

#define READ_EGR_PORT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PORT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PORT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PORT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PORT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PORT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PORT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PORT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PORT_REQUESTSr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_REQUESTSr, port, 0, rvp)
#define WRITE_EGR_PORT_REQUESTSr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_REQUESTSr, port, 0, rv)

#define READ_EGR_PORT_TO_NHI_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PORT_TO_NHI_MAPPINGr, port, 0, rvp)
#define WRITE_EGR_PORT_TO_NHI_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PORT_TO_NHI_MAPPINGr, port, 0, rv)

#define READ_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PVLAN_EPORT_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_PVLAN_EPORT_CONTROLr, port, 0, rvp)
#define WRITE_EGR_PVLAN_EPORT_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EGR_PVLAN_EPORT_CONTROLr, port, 0, rv)

#define READ_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_PW_INIT_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_PW_INIT_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PW_INIT_COUNTERS_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PW_INIT_COUNTERS_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNM_LBMH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNM_LBMH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNM_LBMH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNM_LBMH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNTAG_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNTAG_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_EGR_QCN_CNTAG_ETHERTYPE_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_QCN_CNTAG_ETHERTYPE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_QCN_CNTAG_ETHERTYPE_2r(unit, rv) \
	soc_reg32_set(unit, EGR_QCN_CNTAG_ETHERTYPE_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_Q_BEGINr(unit, rvp) \
	soc_reg32_get(unit, EGR_Q_BEGINr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_Q_BEGINr(unit, rv) \
	soc_reg32_set(unit, EGR_Q_BEGINr, REG_PORT_ANY, 0, rv)

#define READ_EGR_Q_ENDr(unit, rvp) \
	soc_reg32_get(unit, EGR_Q_ENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_Q_ENDr(unit, rv) \
	soc_reg32_set(unit, EGR_Q_ENDr, REG_PORT_ANY, 0, rv)

#define READ_EGR_RESI_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_RESI_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_RESI_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_RESI_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_RSPANr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_RSPANr, port, 0, rvp)
#define WRITE_EGR_RSPANr(unit, port, rv) \
	soc_reg32_set(unit, EGR_RSPANr, port, 0, rv)

#define READ_EGR_RSPAN_VLAN_TAGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_RSPAN_VLAN_TAGr, port, 0, rvp)
#define WRITE_EGR_RSPAN_VLAN_TAGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_RSPAN_VLAN_TAGr, port, 0, rv)

#define READ_EGR_SBS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_SBS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SBS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_SBS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SD_TAG_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_SD_TAG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SD_TAG_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_SD_TAG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SF_SRC_MODID_CHECKr(unit, port, rvp) \
	soc_reg_get(unit, EGR_SF_SRC_MODID_CHECKr, port, 0, rvp)
#define WRITE_EGR_SF_SRC_MODID_CHECKr(unit, port, rv) \
	soc_reg_set(unit, EGR_SF_SRC_MODID_CHECKr, port, 0, rv)

#define READ_EGR_SHAPING_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_SHAPING_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SHAPING_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_SHAPING_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SPARE_REG0r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_SPARE_REG0r, port, 0, rvp)
#define WRITE_EGR_SPARE_REG0r(unit, port, rv) \
	soc_reg32_set(unit, EGR_SPARE_REG0r, port, 0, rv)

#define READ_EGR_SRC_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_SRC_PORTr, port, 0, rvp)
#define WRITE_EGR_SRC_PORTr(unit, port, rv) \
	soc_reg32_set(unit, EGR_SRC_PORTr, port, 0, rv)

#define READ_EGR_START_XMIT_AFTER_MOP_ARRIVALr(unit, rvp) \
	soc_reg32_get(unit, EGR_START_XMIT_AFTER_MOP_ARRIVALr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_START_XMIT_AFTER_MOP_ARRIVALr(unit, rv) \
	soc_reg32_set(unit, EGR_START_XMIT_AFTER_MOP_ARRIVALr, REG_PORT_ANY, 0, rv)

#define READ_EGR_STATS_COUNTER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_STATS_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_STATS_COUNTER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_STATS_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_STATS_COUNTER_TABLE_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_STATS_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_STATS_COUNTER_TABLE_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_STATS_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_STATS_COUNTER_TABLE_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_STATS_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_STATS_COUNTER_TABLE_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_STATS_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_SYS_RSVD_VIDr(unit, rvp) \
	soc_reg32_get(unit, EGR_SYS_RSVD_VIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_SYS_RSVD_VIDr(unit, rv) \
	soc_reg32_set(unit, EGR_SYS_RSVD_VIDr, REG_PORT_ANY, 0, rv)

#define READ_EGR_TRILL_HEADER_ATTRIBUTESr(unit, rvp) \
	soc_reg32_get(unit, EGR_TRILL_HEADER_ATTRIBUTESr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TRILL_HEADER_ATTRIBUTESr(unit, rv) \
	soc_reg32_set(unit, EGR_TRILL_HEADER_ATTRIBUTESr, REG_PORT_ANY, 0, rv)

#define READ_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr, port, 0, rvp)
#define WRITE_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr(unit, port, rv) \
	soc_reg32_set(unit, EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr, port, 0, rv)

#define READ_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr, port, 0, rvp)
#define WRITE_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr(unit, port, rv) \
	soc_reg32_set(unit, EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr, port, 0, rv)

#define READ_EGR_TRILL_TX_PKTSr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_TRILL_TX_PKTSr, port, 0, rvp)
#define WRITE_EGR_TRILL_TX_PKTSr(unit, port, rv) \
	soc_reg32_set(unit, EGR_TRILL_TX_PKTSr, port, 0, rv)

#define READ_EGR_TUNNEL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_TUNNEL_ID_MASKr(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_ID_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_ID_MASKr(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_ID_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_TUNNEL_PIMDR1_CFG0r(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_PIMDR1_CFG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_PIMDR1_CFG0r(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_PIMDR1_CFG0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_TUNNEL_PIMDR1_CFG1r(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_PIMDR1_CFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_PIMDR1_CFG1r(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_PIMDR1_CFG1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_TUNNEL_PIMDR2_CFG0r(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_PIMDR2_CFG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_PIMDR2_CFG0r(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_PIMDR2_CFG0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_TUNNEL_PIMDR2_CFG1r(unit, rvp) \
	soc_reg32_get(unit, EGR_TUNNEL_PIMDR2_CFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_TUNNEL_PIMDR2_CFG1r(unit, rv) \
	soc_reg32_set(unit, EGR_TUNNEL_PIMDR2_CFG1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_UDP_TUNNELr(unit, rvp) \
	soc_reg32_get(unit, EGR_UDP_TUNNELr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_UDP_TUNNELr(unit, rv) \
	soc_reg32_set(unit, EGR_UDP_TUNNELr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VFI_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VFI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VFI_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VFI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VFI_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VFI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VFI_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VFI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VINTF_COUNTER_TABLE_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VINTF_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VINTF_COUNTER_TABLE_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VINTF_COUNTER_TABLE_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VINTF_COUNTER_TABLE_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VINTF_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VINTF_COUNTER_TABLE_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VINTF_COUNTER_TABLE_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_CONTROL_1r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROL_1r, port, 0, rvp)
#define WRITE_EGR_VLAN_CONTROL_1r(unit, port, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROL_1r, port, 0, rv)

#define READ_EGR_VLAN_CONTROL_2r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROL_2r, port, 0, rvp)
#define WRITE_EGR_VLAN_CONTROL_2r(unit, port, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROL_2r, port, 0, rv)

#define READ_EGR_VLAN_CONTROL_3r(unit, port, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROL_3r, port, 0, rvp)
#define WRITE_EGR_VLAN_CONTROL_3r(unit, port, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROL_3r, port, 0, rv)

#define READ_EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr, port, 0, rvp)
#define WRITE_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr, port, 0, rv)

#define READ_EGR_VLAN_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_DCMr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_DCMr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_DCMr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_DCMr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_PDAHr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_PDAHr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_PDAHr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_PDAHr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_PMr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_PMr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_PMr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_PMr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_RAM_CONTROL_STBYr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_RAM_CONTROL_STBYr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_RAM_CONTROL_STBYr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_STG_ADDR_MASKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_STG_ADDR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_STG_ADDR_MASKr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_STG_ADDR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_STG_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_STG_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_STG_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_STG_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_STG_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_STG_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_STG_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_STG_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_STG_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_STG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_STG_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_STG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_STG_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_STG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_STG_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_STG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_TABLE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_TABLE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_VXLT_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_VXLT_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_VXLT_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_VXLT_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_WESP_PROTO_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_WESP_PROTO_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_WESP_PROTO_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_WESP_PROTO_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_WLAN_DVP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_WLAN_DVP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_WLAN_DVP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_WLAN_DVP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_WLAN_DVP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EGR_WLAN_DVP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_WLAN_DVP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EGR_WLAN_DVP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP0_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP0_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP1_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP1_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP2_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP2_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP3_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP3_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP3_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP3_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP4_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP4_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP4_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP4_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP5_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP5_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP5_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP5_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP6_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP6_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP6_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP6_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP7_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP7_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP7_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP7_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XLP8_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XLP8_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XLP8_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XLP8_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ0_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ0_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ0_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ0_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ0_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ0_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ0_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ0_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ0_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ0_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ0_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ0_PFC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ0_PFC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ0_PFC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ0_PFC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ1_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ1_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ1_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ1_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ1_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ1_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ1_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ1_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ1_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ1_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ1_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ1_PFC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ1_PFC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ1_PFC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ1_PFC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ2_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ2_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ2_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ2_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ2_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ2_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ2_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ2_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ2_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ2_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ2_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ2_PFC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ2_PFC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ2_PFC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ2_PFC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ3_BUFFER_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ3_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ3_BUFFER_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ3_BUFFER_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ3_DBUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ3_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ3_DBUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ3_DBUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ3_DBUF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ3_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ3_DBUF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ3_DBUF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EGR_XQ3_PFC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EGR_XQ3_PFC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EGR_XQ3_PFC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EGR_XQ3_PFC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EHCPM_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, EHCPM_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EHCPM_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, EHCPM_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_EHG_RX_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EHG_RX_CONTROLr, port, 0, rvp)
#define WRITE_EHG_RX_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EHG_RX_CONTROLr, port, 0, rv)

#define READ_EHG_RX_PKT_DROPr(unit, port, rvp) \
	soc_reg32_get(unit, EHG_RX_PKT_DROPr, port, 0, rvp)
#define WRITE_EHG_RX_PKT_DROPr(unit, port, rv) \
	soc_reg32_set(unit, EHG_RX_PKT_DROPr, port, 0, rv)

#define READ_EHG_TPIDr(unit, port, rvp) \
	soc_reg32_get(unit, EHG_TPIDr, port, 0, rvp)
#define WRITE_EHG_TPIDr(unit, port, rv) \
	soc_reg32_set(unit, EHG_TPIDr, port, 0, rv)

#define READ_EHG_TX_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EHG_TX_CONTROLr, port, 0, rvp)
#define WRITE_EHG_TX_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EHG_TX_CONTROLr, port, 0, rv)

#define READ_EHG_TX_IPV4IDr(unit, port, rvp) \
	soc_reg32_get(unit, EHG_TX_IPV4IDr, port, 0, rvp)
#define WRITE_EHG_TX_IPV4IDr(unit, port, rv) \
	soc_reg32_set(unit, EHG_TX_IPV4IDr, port, 0, rv)

#define READ_EL3_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EL3_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EL3_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EL3_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EL3_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, EL3_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EL3_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, EL3_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_EL3_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, EL3_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EL3_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, EL3_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CFGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CFGr(unit, rv) \
	soc_reg32_set(unit, EMC_CFGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CI_FULL_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CI_FULL_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CI_FULL_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_CI_FULL_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_CSDB_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_CSDB_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_CSDB_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_CSDB_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERRB_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_ERRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERRB_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_ERRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERRB_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_ERRB_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERRB_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_ERRB_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EMC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EMC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_1r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_1r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_1r, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_2r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_2r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_2r, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_MASK_0r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_MASK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_MASK_0r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_MASK_0r, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_MASK_1r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_MASK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_MASK_1r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_MASK_1r, REG_PORT_ANY, 0, rv)

#define READ_EMC_ERROR_MASK_2r(unit, rvp) \
	soc_reg32_get(unit, EMC_ERROR_MASK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_ERROR_MASK_2r(unit, rv) \
	soc_reg32_set(unit, EMC_ERROR_MASK_2r, REG_PORT_ANY, 0, rv)

#define READ_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_EWRB_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_EWRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_EWRB_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_EWRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_EWRB_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_EWRB_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_EWRB_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_EWRB_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_FREE_POOL_SIZESr(unit, rvp) \
	soc_reg32_get(unit, EMC_FREE_POOL_SIZESr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_FREE_POOL_SIZESr(unit, rv) \
	soc_reg32_set(unit, EMC_FREE_POOL_SIZESr, REG_PORT_ANY, 0, rv)

#define READ_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IRRB_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IRRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IRRB_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IRRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IRRB_THRESHOLDSr(unit, rvp) \
	soc_reg32_get(unit, EMC_IRRB_THRESHOLDSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IRRB_THRESHOLDSr(unit, rv) \
	soc_reg32_set(unit, EMC_IRRB_THRESHOLDSr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IWRB_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IWRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IWRB_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IWRB_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IWRB_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_IWRB_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IWRB_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_IWRB_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_IWRB_SIZEr(unit, rvp) \
	soc_reg32_get(unit, EMC_IWRB_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_IWRB_SIZEr(unit, rv) \
	soc_reg32_set(unit, EMC_IWRB_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RFCQ_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RFCQ_BUFFER_WATERMARK_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RFCQ_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RFCQ_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RFCQ_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RFCQ_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_RSFP_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_RSFP_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_RSFP_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_RSFP_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_SWAT_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_SWAT_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_SWAT_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_SWAT_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI0_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI0_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI0_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI0_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI1_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI1_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI1_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI1_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI2_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI2_RD_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_TO_CI2_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_TO_CI2_WR_REQ_COUNT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WCMT_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WCMT_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WCMT_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WCMT_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WLCT_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WLCT_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WLCT_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WLCT_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTFP_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTFP_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTFP_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTFP_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMC_WTOQ_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EMC_WTOQ_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMC_WTOQ_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EMC_WTOQ_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROLr, port, 0, rvp)
#define WRITE_EMIRROR_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROLr, port, 0, rv)

#define READ_EMIRROR_CONTROL1r(unit, port, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL1r, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL1r(unit, port, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL1r, port, 0, rv)

#define READ_EMIRROR_CONTROL1_64r(unit, port, rvp) \
	soc_reg_get(unit, EMIRROR_CONTROL1_64r, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL1_64r(unit, port, rv) \
	soc_reg_set(unit, EMIRROR_CONTROL1_64r, port, 0, rv)

#define READ_EMIRROR_CONTROL1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL2_64r(unit, port, rvp) \
	soc_reg_get(unit, EMIRROR_CONTROL2_64r, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL2_64r(unit, port, rv) \
	soc_reg_set(unit, EMIRROR_CONTROL2_64r, port, 0, rv)

#define READ_EMIRROR_CONTROL2_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL2_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL2_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL2_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL3_64r(unit, port, rvp) \
	soc_reg_get(unit, EMIRROR_CONTROL3_64r, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL3_64r(unit, port, rv) \
	soc_reg_set(unit, EMIRROR_CONTROL3_64r, port, 0, rv)

#define READ_EMIRROR_CONTROL3_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL3_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL3_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL3_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL3_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL3_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL3_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL3_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL3_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL3_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL3_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL3_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL_64r(unit, port, rvp) \
	soc_reg_get(unit, EMIRROR_CONTROL_64r, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL_64r(unit, port, rv) \
	soc_reg_set(unit, EMIRROR_CONTROL_64r, port, 0, rv)

#define READ_EMIRROR_CONTROL_HIr(unit, port, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL_HIr, port, 0, rvp)
#define WRITE_EMIRROR_CONTROL_HIr(unit, port, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL_HIr, port, 0, rv)

#define READ_EMIRROR_CONTROL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EMIRROR_CONTROL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EMIRROR_CONTROL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EMIRROR_CONTROL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EMIRROR_CONTROL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EMMU_FUSE_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, EMMU_FUSE_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMMU_FUSE_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, EMMU_FUSE_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_EMMU_FUSE_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, EMMU_FUSE_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMMU_FUSE_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, EMMU_FUSE_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_EMMU_FUSE_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, EMMU_FUSE_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EMMU_FUSE_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, EMMU_FUSE_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_EM_MTP_INDEXr(unit, idx, rvp) \
	soc_reg32_get(unit, EM_MTP_INDEXr, REG_PORT_ANY, idx, rvp)
#define WRITE_EM_MTP_INDEXr(unit, idx, rv) \
	soc_reg32_set(unit, EM_MTP_INDEXr, REG_PORT_ANY, idx, rv)

#define READ_ENQ_IPMCGRP_TBL_PARITYERRORPTRr(unit, idx, rvp) \
	soc_reg32_get(unit, ENQ_IPMCGRP_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rvp)
#define WRITE_ENQ_IPMCGRP_TBL_PARITYERRORPTRr(unit, idx, rv) \
	soc_reg32_set(unit, ENQ_IPMCGRP_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rv)

#define READ_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr(unit, rv) \
	soc_reg32_set(unit, ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EPC_EGR_DBGr(unit, port, rvp) \
	soc_reg_get(unit, EPC_EGR_DBGr, port, 0, rvp)
#define WRITE_EPC_EGR_DBGr(unit, port, rv) \
	soc_reg_set(unit, EPC_EGR_DBGr, port, 0, rv)

#define READ_EPC_EGR_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg_get(unit, EPC_EGR_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_EPC_EGR_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg_set(unit, EPC_EGR_PKT_DROP_CTLr, port, 0, rv)

#define READ_EPC_EGR_SNGL_OUTr(unit, port, rvp) \
	soc_reg_get(unit, EPC_EGR_SNGL_OUTr, port, 0, rvp)
#define WRITE_EPC_EGR_SNGL_OUTr(unit, port, rv) \
	soc_reg_set(unit, EPC_EGR_SNGL_OUTr, port, 0, rv)

#define READ_EPC_EGR_SNGL_PKTr(unit, port, rvp) \
	soc_reg_get(unit, EPC_EGR_SNGL_PKTr, port, 0, rvp)
#define WRITE_EPC_EGR_SNGL_PKTr(unit, port, rv) \
	soc_reg_set(unit, EPC_EGR_SNGL_PKTr, port, 0, rv)

#define READ_EPC_FFP_CONFIGr(unit, port, rvp) \
	soc_reg_get(unit, EPC_FFP_CONFIGr, port, 0, rvp)
#define WRITE_EPC_FFP_CONFIGr(unit, port, rv) \
	soc_reg_set(unit, EPC_FFP_CONFIGr, port, 0, rv)

#define READ_EPC_INGRESS_DEBUGr(unit, port, rvp) \
	soc_reg_get(unit, EPC_INGRESS_DEBUGr, port, 0, rvp)
#define WRITE_EPC_INGRESS_DEBUGr(unit, port, rv) \
	soc_reg_set(unit, EPC_INGRESS_DEBUGr, port, 0, rv)

#define READ_EPC_LINKr(unit, port, rvp) \
	soc_reg_get(unit, EPC_LINKr, port, 0, rvp)
#define WRITE_EPC_LINKr(unit, port, rv) \
	soc_reg_set(unit, EPC_LINKr, port, 0, rv)

#define READ_EPC_LINK_BMAPr(unit, rvp) \
	soc_reg32_get(unit, EPC_LINK_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EPC_LINK_BMAPr(unit, rv) \
	soc_reg32_set(unit, EPC_LINK_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_EPC_LINK_BMAP_64r(unit, rvp) \
	soc_reg_get(unit, EPC_LINK_BMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_EPC_LINK_BMAP_64r(unit, rv) \
	soc_reg_set(unit, EPC_LINK_BMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_EPC_LINK_BMAP_HIr(unit, rvp) \
	soc_reg32_get(unit, EPC_LINK_BMAP_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_EPC_LINK_BMAP_HIr(unit, rv) \
	soc_reg32_set(unit, EPC_LINK_BMAP_HIr, REG_PORT_ANY, 0, rv)

#define READ_EPC_VLAN_FWD_STATEr(unit, port, rvp) \
	soc_reg_get(unit, EPC_VLAN_FWD_STATEr, port, 0, rvp)
#define WRITE_EPC_VLAN_FWD_STATEr(unit, port, rv) \
	soc_reg_set(unit, EPC_VLAN_FWD_STATEr, port, 0, rv)

#define READ_EP_BISRr(unit, rvp) \
	soc_reg32_get(unit, EP_BISRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_BISRr(unit, rv) \
	soc_reg32_set(unit, EP_BISRr, REG_PORT_ANY, 0, rv)

#define READ_EP_BUFFER_WATER_MARKr(unit, rvp) \
	soc_reg32_get(unit, EP_BUFFER_WATER_MARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_BUFFER_WATER_MARKr(unit, rv) \
	soc_reg32_set(unit, EP_BUFFER_WATER_MARKr, REG_PORT_ANY, 0, rv)

#define READ_EP_CLASS_RESOLUTION_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_CLASS_RESOLUTION_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_CLASS_RESOLUTION_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_CLASS_RESOLUTION_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_CM_BUFFER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_CM_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_CM_BUFFER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_CM_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_DATAPATH_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EP_DATAPATH_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_DATAPATH_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EP_DATAPATH_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EP_DEST_PORT_MAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_DEST_PORT_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_DEST_PORT_MAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_DEST_PORT_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_DROP_STICKYr(unit, rvp) \
	soc_reg32_get(unit, EP_DROP_STICKYr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_DROP_STICKYr(unit, rv) \
	soc_reg32_set(unit, EP_DROP_STICKYr, REG_PORT_ANY, 0, rv)

#define READ_EP_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, EP_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, EP_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_EP_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, EP_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, EP_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_EP_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, EP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, EP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EP_ERROR_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_ERROR_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_ERROR_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_ERROR_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_ERROR_PKT_XMTr(unit, rvp) \
	soc_reg32_get(unit, EP_ERROR_PKT_XMTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_ERROR_PKT_XMTr(unit, rv) \
	soc_reg32_set(unit, EP_ERROR_PKT_XMTr, REG_PORT_ANY, 0, rv)

#define READ_EP_FLUSH_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_FLUSH_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_FLUSH_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_FLUSH_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE0_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE0_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE0_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE0_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE1_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE1_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE1_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE1_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE2_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE2_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE2_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE2_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE3_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE3_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE3_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE3_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE4_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE4_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE4_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE4_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE5_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE5_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE5_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE5_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_AGED_DROPr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_AGED_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_AGED_DROPr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_AGED_DROPr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_CONFIGr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_PKT_XMT_BYTEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_PKT_XMT_BYTEr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_PKT_XMT_BYTEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_PKT_XMT_CTRLr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_PKT_XMT_CTRLr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_PKT_XMT_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_PKT_XMT_PKTr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_PKT_XMT_PKTr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_PKT_XMT_PKTr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_PKT_XMT_PKTr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTERFACE6_REQUEST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTERFACE6_REQUEST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTERFACE6_REQUEST_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTERFACE6_REQUEST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR0_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR0_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR0_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EP_INTR0_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR0_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR0_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR0_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTR0_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR1_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR1_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR1_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EP_INTR1_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR1_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR1_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR1_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTR1_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, EP_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_EP_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_MEM_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, EP_MEM_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_MEM_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, EP_MEM_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_NORM_CELLS_RECVDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_NORM_CELLS_RECVDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_NORM_CELLS_RECVDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_NORM_CELLS_RECVDr, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_NORM_PKTS_DROPPEDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_NORM_PKTS_DROPPEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_NORM_PKTS_DROPPEDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_NORM_PKTS_DROPPEDr, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_NORM_PKTS_RECVDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_NORM_PKTS_RECVDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_NORM_PKTS_RECVDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_NORM_PKTS_RECVDr, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_UNMOD_CELLS_RECVDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_UNMOD_CELLS_RECVDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_UNMOD_CELLS_RECVDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_UNMOD_CELLS_RECVDr, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_UNMOD_PKTS_DROPPEDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_UNMOD_PKTS_DROPPEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_UNMOD_PKTS_DROPPEDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_UNMOD_PKTS_DROPPEDr, REG_PORT_ANY, 0, rv)

#define READ_EP_NUM_UNMOD_PKTS_RECVDr(unit, rvp) \
	soc_reg32_get(unit, EP_NUM_UNMOD_PKTS_RECVDr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_NUM_UNMOD_PKTS_RECVDr(unit, rv) \
	soc_reg32_set(unit, EP_NUM_UNMOD_PKTS_RECVDr, REG_PORT_ANY, 0, rv)

#define READ_EP_OI2QB_MAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_OI2QB_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_OI2QB_MAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_OI2QB_MAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_PARITY_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_PARITY_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_REQP_BUFFER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_REQP_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_REQP_BUFFER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_REQP_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_STATS_CTRL_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_STATS_CTRL_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_STATS_CTRL_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_STATS_CTRL_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_MASK1r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_MASK1r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_MASK2r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_MASK2r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_MASK3r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_MASK3r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_MASK4r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_MASK4r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_VALUE1r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_VALUE1r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_VALUE2r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_VALUE2r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_VALUE3r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_VALUE3r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_FIELD_VALUE4r(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_FIELD_VALUE4r(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_EP_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, EP_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, EP_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EP_XMT_FIFO_FULLr(unit, rvp) \
	soc_reg32_get(unit, EP_XMT_FIFO_FULLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_XMT_FIFO_FULLr(unit, rv) \
	soc_reg32_set(unit, EP_XMT_FIFO_FULLr, REG_PORT_ANY, 0, rv)

#define READ_EP_XMT_FIFO_FULL_MASKr(unit, rvp) \
	soc_reg32_get(unit, EP_XMT_FIFO_FULL_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_XMT_FIFO_FULL_MASKr(unit, rv) \
	soc_reg32_set(unit, EP_XMT_FIFO_FULL_MASKr, REG_PORT_ANY, 0, rv)

#define READ_EP_XP_BUFFER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, EP_XP_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_EP_XP_BUFFER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, EP_XP_BUFFER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ERBFIFO_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ERBFIFO_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERBFIFO_STATUSr(unit, rv) \
	soc_reg32_set(unit, ERBFIFO_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ERB_CTLr(unit, rvp) \
	soc_reg32_get(unit, ERB_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERB_CTLr(unit, rv) \
	soc_reg32_set(unit, ERB_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ERB_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, ERB_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERB_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, ERB_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_ERB_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, ERB_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERB_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, ERB_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_ERB_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ERB_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERB_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, ERB_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ERB_IPCF_PTR_MISMATCH_INFOr(unit, rvp) \
	soc_reg32_get(unit, ERB_IPCF_PTR_MISMATCH_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERB_IPCF_PTR_MISMATCH_INFOr(unit, rv) \
	soc_reg32_set(unit, ERB_IPCF_PTR_MISMATCH_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ERROR_CCM_DEFECT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ERROR_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ERROR_CCM_DEFECT_STATUSr(unit, rv) \
	soc_reg32_set(unit, ERROR_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ERR_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, ERR_PKT_CNTr, port, 0, rvp)
#define WRITE_ERR_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, ERR_PKT_CNTr, port, 0, rv)

#define READ_ES01C_ERB_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01C_ERB_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_ERB_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01C_ERB_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_EXTFP_POLICY_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01C_EXTFP_POLICY_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_EXTFP_POLICY_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01C_EXTFP_POLICY_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_EXTFP_POLICY_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01C_EXTFP_POLICY_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_EXTFP_POLICY_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01C_EXTFP_POLICY_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_FP0RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01C_FP0RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_FP0RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01C_FP0RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_FP0RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01C_FP0RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_FP0RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01C_FP0RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_FP1RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01C_FP1RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_FP1RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01C_FP1RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_FP1RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01C_FP1RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_FP1RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01C_FP1RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_FPCREQFIFO_WS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01C_FPCREQFIFO_WS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_FPCREQFIFO_WS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01C_FPCREQFIFO_WS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, ES01C_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, ES01C_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, ES01C_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, ES01C_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01C_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01C_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_L2L3RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01C_L2L3RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_L2L3RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01C_L2L3RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01C_L2L3RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01C_L2L3RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01C_L2L3RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01C_L2L3RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADFPCNTR_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADFPCNTR_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADFPCNTR_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADFPCNTR_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADFPCNTR_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADFPCNTR_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADFPCNTR_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADFPCNTR_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL2DST_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL2DST_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL2DST_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL2DST_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL2DST_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL2DST_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL2DST_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL2DST_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL2SRC_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL2SRC_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL2SRC_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL2SRC_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL2SRC_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL2SRC_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL2SRC_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL2SRC_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL3DST_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL3DST_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL3DST_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL3DST_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL3DST_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL3DST_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL3DST_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL3DST_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL3SRC_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL3SRC_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL3SRC_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL3SRC_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADL3SRC_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADL3SRC_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADL3SRC_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_ADL3SRC_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADREQ0FIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADREQ0FIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADREQ0FIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01_ADREQ0FIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADREQ0FIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADREQ0FIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADREQ0FIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01_ADREQ0FIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADREQ1FIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADREQ1FIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADREQ1FIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01_ADREQ1FIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01_ADREQ1FIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01_ADREQ1FIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_ADREQ1FIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01_ADREQ1FIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01_BYT_CNT_WRAP_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_BYT_CNT_WRAP_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_BYT_CNT_WRAP_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_BYT_CNT_WRAP_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES01_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, ES01_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, ES01_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_ES01_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, ES01_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, ES01_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_ES01_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01_MISC_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES01_MISC_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_MISC_CTLr(unit, rv) \
	soc_reg32_set(unit, ES01_MISC_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES01_MISC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES01_MISC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_MISC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES01_MISC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES01_PKT_CNT_WRAP_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES01_PKT_CNT_WRAP_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES01_PKT_CNT_WRAP_INFOr(unit, rv) \
	soc_reg32_set(unit, ES01_PKT_CNT_WRAP_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DDR36_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ES0_DDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DDR36_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ES0_DDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DDR36_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ES0_DDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DDR36_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ES0_DDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DDR36_CONFIG_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, ES0_DDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DDR36_CONFIG_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, ES0_DDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DDR36_STATUS_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ES0_DDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DDR36_STATUS_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ES0_DDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DDR36_STATUS_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ES0_DDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DDR36_STATUS_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ES0_DDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_STS0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_STS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_STS0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_STS0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_STS3r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_STS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_STS3r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_STS3r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_STS4r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_STS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_STS4r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_STS4r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_ATE_TMODEr(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_ATE_TMODEr(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_ADR0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_ADR0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_ADR1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_ADR1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D0F_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D0F_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D0F_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D0F_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D0R_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D0R_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D0R_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D0R_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D1F_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D1F_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D1F_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D1F_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D1R_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D1R_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_D1R_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_D1R_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_DONEr(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_DONEr(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_ERR_ADRr(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_ERR_ADRr(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_ERR_DF_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_ERR_DF_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_ERR_DF_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_ERR_DF_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_ERR_DR_0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_ERR_DR_0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_STS_ERR_DR_1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_STS_ERR_DR_1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_TMODE0r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_TMODE0r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_LTE_TMODE1r(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_LTE_TMODE1r(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rv)

#define READ_ES0_DTU_MODEr(unit, rvp) \
	soc_reg32_get(unit, ES0_DTU_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_DTU_MODEr(unit, rv) \
	soc_reg32_set(unit, ES0_DTU_MODEr, REG_PORT_ANY, 0, rv)

#define READ_ES0_MCU_ENr(unit, rvp) \
	soc_reg32_get(unit, ES0_MCU_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_MCU_ENr(unit, rv) \
	soc_reg32_set(unit, ES0_MCU_ENr, REG_PORT_ANY, 0, rv)

#define READ_ES0_MCU_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES0_MCU_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_MCU_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES0_MCU_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES0_SRAM_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES0_SRAM_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES0_SRAM_CTLr(unit, rv) \
	soc_reg32_set(unit, ES0_SRAM_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DDR36_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ES1_DDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DDR36_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ES1_DDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DDR36_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ES1_DDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DDR36_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ES1_DDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DDR36_CONFIG_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, ES1_DDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DDR36_CONFIG_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, ES1_DDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DDR36_STATUS_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ES1_DDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DDR36_STATUS_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ES1_DDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DDR36_STATUS_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ES1_DDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DDR36_STATUS_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ES1_DDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_STS0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_STS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_STS0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_STS0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_STS3r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_STS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_STS3r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_STS3r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_STS4r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_STS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_STS4r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_STS4r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_ATE_TMODEr(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_ATE_TMODEr(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_ADR0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_ADR0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_ADR1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_ADR1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D0F_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D0F_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D0F_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D0F_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D0R_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D0R_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D0R_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D0R_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D1F_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D1F_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D1F_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D1F_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D1R_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D1R_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_D1R_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_D1R_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_DONEr(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_DONEr(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_ERR_ADRr(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_ERR_ADRr(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_ERR_DF_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_ERR_DF_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_ERR_DF_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_ERR_DF_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_ERR_DR_0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_ERR_DR_0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_STS_ERR_DR_1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_STS_ERR_DR_1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_TMODE0r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_TMODE0r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_LTE_TMODE1r(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_LTE_TMODE1r(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rv)

#define READ_ES1_DTU_MODEr(unit, rvp) \
	soc_reg32_get(unit, ES1_DTU_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_DTU_MODEr(unit, rv) \
	soc_reg32_set(unit, ES1_DTU_MODEr, REG_PORT_ANY, 0, rv)

#define READ_ES1_MCU_ENr(unit, rvp) \
	soc_reg32_get(unit, ES1_MCU_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_MCU_ENr(unit, rv) \
	soc_reg32_set(unit, ES1_MCU_ENr, REG_PORT_ANY, 0, rv)

#define READ_ES1_MCU_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES1_MCU_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_MCU_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES1_MCU_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES1_SRAM_CTLr(unit, rvp) \
	soc_reg32_get(unit, ES1_SRAM_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES1_SRAM_CTLr(unit, rv) \
	soc_reg32_set(unit, ES1_SRAM_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ESA0r(unit, port, rvp) \
	soc_reg_get(unit, ESA0r, port, 0, rvp)
#define WRITE_ESA0r(unit, port, rv) \
	soc_reg_set(unit, ESA0r, port, 0, rv)

#define READ_ESA1r(unit, port, rvp) \
	soc_reg_get(unit, ESA1r, port, 0, rvp)
#define WRITE_ESA1r(unit, port, rv) \
	soc_reg_set(unit, ESA1r, port, 0, rv)

#define READ_ESA2r(unit, port, rvp) \
	soc_reg_get(unit, ESA2r, port, 0, rvp)
#define WRITE_ESA2r(unit, port, rv) \
	soc_reg_set(unit, ESA2r, port, 0, rv)

#define READ_ESCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, ESCONFIGr, port, 0, rvp)
#define WRITE_ESCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, ESCONFIGr, port, 0, rv)

#define READ_ESEC_DEBUGFF_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_DEBUGFF_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_DEBUGFF_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_DEBUGFF_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_DEBUG_1r(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_DEBUG_1r, port, 0, rvp)
#define WRITE_ESEC_DEBUG_1r(unit, port, rv) \
	soc_reg32_set(unit, ESEC_DEBUG_1r, port, 0, rv)

#define READ_ESEC_DEBUG_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_DEBUG_CTRLr, port, 0, rvp)
#define WRITE_ESEC_DEBUG_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_DEBUG_CTRLr, port, 0, rv)

#define READ_ESEC_DEBUG_GLOBAL_1r(unit, rvp) \
	soc_reg32_get(unit, ESEC_DEBUG_GLOBAL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_DEBUG_GLOBAL_1r(unit, rv) \
	soc_reg32_set(unit, ESEC_DEBUG_GLOBAL_1r, REG_PORT_ANY, 0, rv)

#define READ_ESEC_DEBUG_GLOBAL_2r(unit, rvp) \
	soc_reg32_get(unit, ESEC_DEBUG_GLOBAL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_DEBUG_GLOBAL_2r(unit, rv) \
	soc_reg32_set(unit, ESEC_DEBUG_GLOBAL_2r, REG_PORT_ANY, 0, rv)

#define READ_ESEC_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ESEC_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ESEC_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ESEC_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, ESEC_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ESEC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ESEC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_FIPS_INDIRECT_ACCESSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_FIPS_INDIRECT_ACCESSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_FIPS_INDIRECT_ACCESSr(unit, rv) \
	soc_reg32_set(unit, ESEC_FIPS_INDIRECT_ACCESSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_FIPS_INDIRECT_ADDRr(unit, rvp) \
	soc_reg32_get(unit, ESEC_FIPS_INDIRECT_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_FIPS_INDIRECT_ADDRr(unit, rv) \
	soc_reg32_set(unit, ESEC_FIPS_INDIRECT_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_FIPS_INDIRECT_RD_DATAr(unit, rvp) \
	soc_reg32_get(unit, ESEC_FIPS_INDIRECT_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_FIPS_INDIRECT_RD_DATAr(unit, rv) \
	soc_reg32_set(unit, ESEC_FIPS_INDIRECT_RD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_FIPS_INDIRECT_WR_DATAr(unit, rvp) \
	soc_reg32_get(unit, ESEC_FIPS_INDIRECT_WR_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_FIPS_INDIRECT_WR_DATAr(unit, rv) \
	soc_reg32_set(unit, ESEC_FIPS_INDIRECT_WR_DATAr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_GLOBAL_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ESEC_GLOBAL_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_GLOBAL_CTRLr(unit, rv) \
	soc_reg32_set(unit, ESEC_GLOBAL_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_GLOBAL_PRE_SCALEr(unit, rvp) \
	soc_reg32_get(unit, ESEC_GLOBAL_PRE_SCALEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_GLOBAL_PRE_SCALEr(unit, rv) \
	soc_reg32_set(unit, ESEC_GLOBAL_PRE_SCALEr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_GLOBAL_TICK_TIMEr(unit, rvp) \
	soc_reg32_get(unit, ESEC_GLOBAL_TICK_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_GLOBAL_TICK_TIMEr(unit, rv) \
	soc_reg32_set(unit, ESEC_GLOBAL_TICK_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_GLOBAL_TIMERr(unit, rvp) \
	soc_reg32_get(unit, ESEC_GLOBAL_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_GLOBAL_TIMERr(unit, rv) \
	soc_reg32_set(unit, ESEC_GLOBAL_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_HEADER_CAPTURE_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ESEC_HEADER_CAPTURE_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_HEADER_CAPTURE_CTRLr(unit, rv) \
	soc_reg32_set(unit, ESEC_HEADER_CAPTURE_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_LKUPFF_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_LKUPFF_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_LKUPFF_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_LKUPFF_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_MASTER_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_MASTER_CTRLr, port, 0, rvp)
#define WRITE_ESEC_MASTER_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_MASTER_CTRLr, port, 0, rv)

#define READ_ESEC_MIB1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_MIB1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_MIB1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_MIB1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_MIB2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_MIB2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_MIB2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_MIB2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_MIB3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_MIB3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_MIB3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_MIB3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_MIB4_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_MIB4_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_MIB4_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_MIB4_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_MIB5_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_MIB5_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_MIB5_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_MIB5_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_PDCFF_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_PDCFF_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_PDCFF_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_PDCFF_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_PN_THDr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_PN_THDr, port, 0, rvp)
#define WRITE_ESEC_PN_THDr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_PN_THDr, port, 0, rv)

#define READ_ESEC_SADB_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_SADB_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_SADB_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_SADB_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_SAKEY_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_SAKEY_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_SAKEY_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_SAKEY_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_SA_EXPIRY_INTr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_SA_EXPIRY_INTr, port, 0, rvp)
#define WRITE_ESEC_SA_EXPIRY_INTr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_SA_EXPIRY_INTr, port, 0, rv)

#define READ_ESEC_SA_EXPIRY_INT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_SA_EXPIRY_INT_MASKr, port, 0, rvp)
#define WRITE_ESEC_SA_EXPIRY_INT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_SA_EXPIRY_INT_MASKr, port, 0, rv)

#define READ_ESEC_SA_TABLE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ESEC_SA_TABLE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_SA_TABLE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ESEC_SA_TABLE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_SCDB_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_SCDB_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_SCDB_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_SCDB_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_SOFT_SA_EXPIRY_INTr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_SOFT_SA_EXPIRY_INTr, port, 0, rvp)
#define WRITE_ESEC_SOFT_SA_EXPIRY_INTr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_SOFT_SA_EXPIRY_INTr, port, 0, rv)

#define READ_ESEC_SOFT_SA_EXPIRY_INT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_SOFT_SA_EXPIRY_INT_MASKr, port, 0, rvp)
#define WRITE_ESEC_SOFT_SA_EXPIRY_INT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_SOFT_SA_EXPIRY_INT_MASKr, port, 0, rv)

#define READ_ESEC_XLCFF_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESEC_XLCFF_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESEC_XLCFF_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESEC_XLCFF_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESEC_XMIT_CREDIT_EMPTY_INTr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_XMIT_CREDIT_EMPTY_INTr, port, 0, rvp)
#define WRITE_ESEC_XMIT_CREDIT_EMPTY_INTr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_XMIT_CREDIT_EMPTY_INTr, port, 0, rv)

#define READ_ESEC_XMIT_CREDIT_EMPTY_INT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, ESEC_XMIT_CREDIT_EMPTY_INT_MASKr, port, 0, rvp)
#define WRITE_ESEC_XMIT_CREDIT_EMPTY_INT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, ESEC_XMIT_CREDIT_EMPTY_INT_MASKr, port, 0, rv)

#define READ_ESM_AGE_CNTr(unit, rvp) \
	soc_reg32_get(unit, ESM_AGE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_AGE_CNTr(unit, rv) \
	soc_reg32_set(unit, ESM_AGE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_ESM_CTLr(unit, rvp) \
	soc_reg32_get(unit, ESM_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_CTLr(unit, rv) \
	soc_reg32_set(unit, ESM_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_ERR_CTLr(unit, rvp) \
	soc_reg32_get(unit, ESM_ERR_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_ERR_CTLr(unit, rv) \
	soc_reg32_set(unit, ESM_ERR_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_KEYGEN_CTLr(unit, rvp) \
	soc_reg32_get(unit, ESM_KEYGEN_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_KEYGEN_CTLr(unit, rv) \
	soc_reg32_set(unit, ESM_KEYGEN_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_L2_AGE_CTLr(unit, rvp) \
	soc_reg32_get(unit, ESM_L2_AGE_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_L2_AGE_CTLr(unit, rv) \
	soc_reg32_set(unit, ESM_L2_AGE_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_L2_AGE_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESM_L2_AGE_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_L2_AGE_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESM_L2_AGE_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESM_MISC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESM_MISC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_MISC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESM_MISC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESM_MODE_PER_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, ESM_MODE_PER_PORTr, port, 0, rvp)
#define WRITE_ESM_MODE_PER_PORTr(unit, port, rv) \
	soc_reg32_set(unit, ESM_MODE_PER_PORTr, port, 0, rv)

#define READ_ESM_PER_PORT_AGE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ESM_PER_PORT_AGE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_PER_PORT_AGE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ESM_PER_PORT_AGE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_PER_PORT_REPL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ESM_PER_PORT_REPL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_PER_PORT_REPL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ESM_PER_PORT_REPL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ESM_PPA_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ESM_PPA_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESM_PPA_STATUSr(unit, rv) \
	soc_reg32_set(unit, ESM_PPA_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ESTDMCONFIGr(unit, rvp) \
	soc_reg32_get(unit, ESTDMCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ESTDMCONFIGr(unit, rv) \
	soc_reg32_set(unit, ESTDMCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ES_BYPASSMMUr(unit, rvp) \
	soc_reg32_get(unit, ES_BYPASSMMUr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_BYPASSMMUr(unit, rv) \
	soc_reg32_set(unit, ES_BYPASSMMUr, REG_PORT_ANY, 0, rv)

#define READ_ES_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ES_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ES_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ES_CPU_SCHEDULERr(unit, rvp) \
	soc_reg32_get(unit, ES_CPU_SCHEDULERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_CPU_SCHEDULERr(unit, rv) \
	soc_reg32_set(unit, ES_CPU_SCHEDULERr, REG_PORT_ANY, 0, rv)

#define READ_ES_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, ES_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, ES_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_ES_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, ES_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, ES_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, ES_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ES_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS2r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS3r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS4r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS5r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS6r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS7r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS8r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS8r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS8r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS9r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS9r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS9r, REG_PORT_ANY, 0, rv)

#define READ_ES_ECC_STATUS10r(unit, rvp) \
	soc_reg32_get(unit, ES_ECC_STATUS10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ECC_STATUS10r(unit, rv) \
	soc_reg32_set(unit, ES_ECC_STATUS10r, REG_PORT_ANY, 0, rv)

#define READ_ES_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ES_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ERRORr(unit, rv) \
	soc_reg32_set(unit, ES_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ES_ERROR_INFOr(unit, rvp) \
	soc_reg32_get(unit, ES_ERROR_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ERROR_INFOr(unit, rv) \
	soc_reg32_set(unit, ES_ERROR_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ES_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ES_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ES_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ES_LL_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ES_LL_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_LL_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ES_LL_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ES_PORTGRP_WDRR_WEIGHTSr(unit, port, rvp) \
	soc_reg32_get(unit, ES_PORTGRP_WDRR_WEIGHTSr, port, 0, rvp)
#define WRITE_ES_PORTGRP_WDRR_WEIGHTSr(unit, port, rv) \
	soc_reg32_set(unit, ES_PORTGRP_WDRR_WEIGHTSr, port, 0, rv)

#define READ_ES_PURGEQ_PORT_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, ES_PURGEQ_PORT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_PURGEQ_PORT_ENABLEr(unit, rv) \
	soc_reg32_set(unit, ES_PURGEQ_PORT_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_ES_QUEUE_TO_PRIOr(unit, rvp) \
	soc_reg_get(unit, ES_QUEUE_TO_PRIOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_QUEUE_TO_PRIOr(unit, rv) \
	soc_reg_set(unit, ES_QUEUE_TO_PRIOr, REG_PORT_ANY, 0, rv)

#define READ_ES_QUEUE_TO_PRIO_P54r(unit, rvp) \
	soc_reg_get(unit, ES_QUEUE_TO_PRIO_P54r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_QUEUE_TO_PRIO_P54r(unit, rv) \
	soc_reg_set(unit, ES_QUEUE_TO_PRIO_P54r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_CREDIT_TM_0r(unit, rvp) \
	soc_reg32_get(unit, ES_S2_MEMORY_CREDIT_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_CREDIT_TM_0r(unit, rv) \
	soc_reg32_set(unit, ES_S2_MEMORY_CREDIT_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_CREDIT_TM_1r(unit, rvp) \
	soc_reg32_get(unit, ES_S2_MEMORY_CREDIT_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_CREDIT_TM_1r(unit, rv) \
	soc_reg32_set(unit, ES_S2_MEMORY_CREDIT_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_PARITY_STATUS_0r(unit, rvp) \
	soc_reg_get(unit, ES_S2_MEMORY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_PARITY_STATUS_0r(unit, rv) \
	soc_reg_set(unit, ES_S2_MEMORY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_PARITY_STATUS_1r(unit, rvp) \
	soc_reg_get(unit, ES_S2_MEMORY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_PARITY_STATUS_1r(unit, rv) \
	soc_reg_set(unit, ES_S2_MEMORY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_TM_0r(unit, rvp) \
	soc_reg32_get(unit, ES_S2_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_TM_0r(unit, rv) \
	soc_reg32_set(unit, ES_S2_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S2_MEMORY_TM_1r(unit, rvp) \
	soc_reg32_get(unit, ES_S2_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S2_MEMORY_TM_1r(unit, rv) \
	soc_reg32_set(unit, ES_S2_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_CREDIT_TM_0r(unit, rvp) \
	soc_reg32_get(unit, ES_S3_MEMORY_CREDIT_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_CREDIT_TM_0r(unit, rv) \
	soc_reg32_set(unit, ES_S3_MEMORY_CREDIT_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_CREDIT_TM_1r(unit, rvp) \
	soc_reg32_get(unit, ES_S3_MEMORY_CREDIT_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_CREDIT_TM_1r(unit, rv) \
	soc_reg32_set(unit, ES_S3_MEMORY_CREDIT_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_PARITY_STATUS_0r(unit, rvp) \
	soc_reg_get(unit, ES_S3_MEMORY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_PARITY_STATUS_0r(unit, rv) \
	soc_reg_set(unit, ES_S3_MEMORY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_PARITY_STATUS_1r(unit, rvp) \
	soc_reg_get(unit, ES_S3_MEMORY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_PARITY_STATUS_1r(unit, rv) \
	soc_reg_set(unit, ES_S3_MEMORY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_TM_0r(unit, rvp) \
	soc_reg32_get(unit, ES_S3_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_TM_0r(unit, rv) \
	soc_reg32_set(unit, ES_S3_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_ES_S3_MEMORY_TM_1r(unit, rvp) \
	soc_reg32_get(unit, ES_S3_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_S3_MEMORY_TM_1r(unit, rv) \
	soc_reg32_set(unit, ES_S3_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_ES_TDM_CAL_CFGr(unit, rvp) \
	soc_reg32_get(unit, ES_TDM_CAL_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TDM_CAL_CFGr(unit, rv) \
	soc_reg32_set(unit, ES_TDM_CAL_CFGr, REG_PORT_ANY, 0, rv)

#define READ_ES_TDM_CONFIGr(unit, rvp) \
	soc_reg_get(unit, ES_TDM_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TDM_CONFIGr(unit, rv) \
	soc_reg_set(unit, ES_TDM_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ES_TDM_ENr(unit, rvp) \
	soc_reg32_get(unit, ES_TDM_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TDM_ENr(unit, rv) \
	soc_reg32_set(unit, ES_TDM_ENr, REG_PORT_ANY, 0, rv)

#define READ_ES_TM_ENABLE_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, ES_TM_ENABLE_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TM_ENABLE_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, ES_TM_ENABLE_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ES_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, ES_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ES_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, ES_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ETB_AUTHENTICATION_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_AUTHENTICATION_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_AUTHENTICATION_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_AUTHENTICATION_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETB_CLAIM_TAG_CLEARr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_CLAIM_TAG_CLEARr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_CLAIM_TAG_CLEARr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_CLAIM_TAG_CLEARr, REG_PORT_ANY, 0), rv)

#define READ_ETB_CLAIM_TAG_SETr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_CLAIM_TAG_SETr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_CLAIM_TAG_SETr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_CLAIM_TAG_SETr, REG_PORT_ANY, 0), rv)

#define READ_ETB_COMPONENT_ID_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_COMPONENT_ID_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_0r, REG_PORT_ANY, 0), rv)

#define READ_ETB_COMPONENT_ID_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_COMPONENT_ID_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_1r, REG_PORT_ANY, 0), rv)

#define READ_ETB_COMPONENT_ID_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_COMPONENT_ID_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_2r, REG_PORT_ANY, 0), rv)

#define READ_ETB_COMPONENT_ID_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_COMPONENT_ID_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_COMPONENT_ID_3r, REG_PORT_ANY, 0), rv)

#define READ_ETB_CTLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_CTLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_CTLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_CTLr, REG_PORT_ANY, 0), rv)

#define READ_ETB_DEVICE_IDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_DEVICE_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_DEVICE_IDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_DEVICE_IDr, REG_PORT_ANY, 0), rv)

#define READ_ETB_DEVICE_TYPE_IDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_DEVICE_TYPE_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_DEVICE_TYPE_IDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_DEVICE_TYPE_IDr, REG_PORT_ANY, 0), rv)

#define READ_ETB_FFCRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_FFCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_FFCRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_FFCRr, REG_PORT_ANY, 0), rv)

#define READ_ETB_FFSRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_FFSRr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_FFSRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_FFSRr, REG_PORT_ANY, 0), rv)

#define READ_ETB_IITRFLINr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_IITRFLINr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_IITRFLINr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_IITRFLINr, REG_PORT_ANY, 0), rv)

#define READ_ETB_IITRFLINACKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_IITRFLINACKr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_IITRFLINACKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_IITRFLINACKr, REG_PORT_ANY, 0), rv)

#define READ_ETB_INTEG_MODE_CTRLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_INTEG_MODE_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_INTEG_MODE_CTRLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_INTEG_MODE_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_ETB_ITATBCTR0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_ITATBCTR0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_ITATBCTR0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_ITATBCTR0r, REG_PORT_ANY, 0), rv)

#define READ_ETB_ITATBCTR1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_ITATBCTR1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_ITATBCTR1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_ITATBCTR1r, REG_PORT_ANY, 0), rv)

#define READ_ETB_ITATBCTR2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_ITATBCTR2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_ITATBCTR2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_ITATBCTR2r, REG_PORT_ANY, 0), rv)

#define READ_ETB_ITATBDATA0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_ITATBDATA0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_ITATBDATA0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_ITATBDATA0r, REG_PORT_ANY, 0), rv)

#define READ_ETB_ITMISCOP0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_ITMISCOP0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_ITMISCOP0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_ITMISCOP0r, REG_PORT_ANY, 0), rv)

#define READ_ETB_LOCK_ACCESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_LOCK_ACCESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_LOCK_ACCESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_LOCK_ACCESSr, REG_PORT_ANY, 0), rv)

#define READ_ETB_LOCK_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_LOCK_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_LOCK_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_LOCK_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_0r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_1r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_2r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_3r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_4r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_5r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_6r, REG_PORT_ANY, 0), rv)

#define READ_ETB_PERIPHERAL_ID_7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_PERIPHERAL_ID_7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_PERIPHERAL_ID_7r, REG_PORT_ANY, 0), rv)

#define READ_ETB_RDPr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_RDPr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_RDPr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_RDPr, REG_PORT_ANY, 0), rv)

#define READ_ETB_RRDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_RRDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_RRDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_RRDr, REG_PORT_ANY, 0), rv)

#define READ_ETB_RRPr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_RRPr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_RRPr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_RRPr, REG_PORT_ANY, 0), rv)

#define READ_ETB_RWDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_RWDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_RWDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_RWDr, REG_PORT_ANY, 0), rv)

#define READ_ETB_RWPr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_RWPr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_RWPr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_RWPr, REG_PORT_ANY, 0), rv)

#define READ_ETB_STSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETB_STSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETB_STSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETB_STSr, REG_PORT_ANY, 0), rv)

#define READ_ETC_CTLr(unit, rvp) \
	soc_reg32_get(unit, ETC_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETC_CTLr(unit, rv) \
	soc_reg32_set(unit, ETC_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_4r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_5r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_6r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_7r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_ACCESS_TYPE_8r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_ACCESS_TYPE_8r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_ACCESS_TYPE_8r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_4r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_5r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_6r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_7r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ADDR_CMP_VALUE_8r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ADDR_CMP_VALUE_8r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ADDR_CMP_VALUE_8r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ASIC_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ASIC_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ASIC_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ASIC_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_ETM_AUTHENTICATION_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_AUTHENTICATION_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_AUTHENTICATION_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_AUTHENTICATION_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CFG_CODEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CFG_CODEr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CFG_CODEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CFG_CODEr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CFG_CODE_EXTr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CFG_CODE_EXTr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CFG_CODE_EXTr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CFG_CODE_EXTr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CLAIM_TAG_CLEARr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CLAIM_TAG_CLEARr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CLAIM_TAG_CLEARr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CLAIM_TAG_CLEARr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CLAIM_TAG_SETr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CLAIM_TAG_SETr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CLAIM_TAG_SETr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CLAIM_TAG_SETr, REG_PORT_ANY, 0), rv)

#define READ_ETM_COMPONENT_ID_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COMPONENT_ID_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_0r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COMPONENT_ID_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COMPONENT_ID_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COMPONENT_ID_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COMPONENT_ID_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COMPONENT_ID_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COMPONENT_ID_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COMPONENT_ID_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_CONTEXT_ID_CMP_MASKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CONTEXT_ID_CMP_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CONTEXT_ID_CMP_MASKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CONTEXT_ID_CMP_MASKr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CONTEXT_ID_CMP_VALUEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CONTEXT_ID_CMP_VALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CONTEXT_ID_CMP_VALUEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CONTEXT_ID_CMP_VALUEr, REG_PORT_ANY, 0), rv)

#define READ_ETM_CORESIGHT_TRACE_IDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CORESIGHT_TRACE_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CORESIGHT_TRACE_IDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CORESIGHT_TRACE_IDr, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_ENABLE_EVENT_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_ENABLE_EVENT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_ENABLE_EVENT_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_ENABLE_EVENT_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_ENABLE_EVENT_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_ENABLE_EVENT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_ENABLE_EVENT_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_ENABLE_EVENT_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_RELOAD_EVENT_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_EVENT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_RELOAD_EVENT_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_EVENT_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_RELOAD_EVENT_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_EVENT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_RELOAD_EVENT_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_EVENT_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_RELOAD_VALUE_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_VALUE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_RELOAD_VALUE_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_VALUE_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_RELOAD_VALUE_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_VALUE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_RELOAD_VALUE_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_RELOAD_VALUE_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_VALUE_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_VALUE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_VALUE_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_VALUE_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_COUNTER_VALUE_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_COUNTER_VALUE_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_COUNTER_VALUE_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_COUNTER_VALUE_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_CURRENT_SEQ_STATEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_CURRENT_SEQ_STATEr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_CURRENT_SEQ_STATEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_CURRENT_SEQ_STATEr, REG_PORT_ANY, 0), rv)

#define READ_ETM_DATA_CMP_MASK_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DATA_CMP_MASK_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DATA_CMP_MASK_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DATA_CMP_MASK_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_DATA_CMP_MASK_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DATA_CMP_MASK_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DATA_CMP_MASK_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DATA_CMP_MASK_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_DATA_CMP_VALUE_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DATA_CMP_VALUE_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DATA_CMP_VALUE_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DATA_CMP_VALUE_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_DATA_CMP_VALUE_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DATA_CMP_VALUE_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DATA_CMP_VALUE_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DATA_CMP_VALUE_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_DEVICE_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DEVICE_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DEVICE_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DEVICE_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_ETM_DEVICE_TYPEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_DEVICE_TYPEr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_DEVICE_TYPEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_DEVICE_TYPEr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ETM_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ETM_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ETM_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ETM_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ETM_IDr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ETM_IDr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ETM_IDr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ETM_IDr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ETM_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ETM_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ETM_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ETM_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETM_EXTENDED_EXT_INPUT_SELECTORr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_EXTENDED_EXT_INPUT_SELECTORr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_EXTENDED_EXT_INPUT_SELECTORr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_EXTENDED_EXT_INPUT_SELECTORr, REG_PORT_ANY, 0), rv)

#define READ_ETM_EXT_OUTPUT_EVENT_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_EXT_OUTPUT_EVENT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_EXT_OUTPUT_EVENT_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_EXT_OUTPUT_EVENT_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_EXT_OUTPUT_EVENT_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_EXT_OUTPUT_EVENT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_EXT_OUTPUT_EVENT_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_EXT_OUTPUT_EVENT_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_FIFOFULL_LEVELr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_FIFOFULL_LEVELr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_FIFOFULL_LEVELr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_FIFOFULL_LEVELr, REG_PORT_ANY, 0), rv)

#define READ_ETM_INTEGRATION_MODE_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_INTEGRATION_MODE_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_INTEGRATION_MODE_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_INTEGRATION_MODE_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITATBCTR0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITATBCTR0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITATBCTR0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITATBCTR0r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITATBCTR1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITATBCTR1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITATBCTR1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITATBCTR1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITATBCTR2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITATBCTR2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITATBCTR2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITATBCTR2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITATBDATA0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITATBDATA0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITATBDATA0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITATBDATA0r, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITETMIFr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITETMIFr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITETMIFr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITETMIFr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITMISCINr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITMISCINr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITMISCINr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITMISCINr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITMISCOUTr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITMISCOUTr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITMISCOUTr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITMISCOUTr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITTRIGGERACKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITTRIGGERACKr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITTRIGGERACKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITTRIGGERACKr, REG_PORT_ANY, 0), rv)

#define READ_ETM_ITTRIGGERREQr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_ITTRIGGERREQr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_ITTRIGGERREQr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_ITTRIGGERREQr, REG_PORT_ANY, 0), rv)

#define READ_ETM_LOCK_ACCESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_LOCK_ACCESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_LOCK_ACCESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_LOCK_ACCESSr, REG_PORT_ANY, 0), rv)

#define READ_ETM_LOCK_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_LOCK_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_LOCK_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_LOCK_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_0r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_0r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_4r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_5r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_6r, REG_PORT_ANY, 0), rv)

#define READ_ETM_PERIPHERAL_ID_7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_PERIPHERAL_ID_7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_PERIPHERAL_ID_7r, REG_PORT_ANY, 0), rv)

#define READ_ETM_POWER_DOWN_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_POWER_DOWN_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_POWER_DOWN_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_POWER_DOWN_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_3r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_4r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_5r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SEQ_STATE_TRN_EVENT_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SEQ_STATE_TRN_EVENT_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SEQ_STATE_TRN_EVENT_6r, REG_PORT_ANY, 0), rv)

#define READ_ETM_SYNC_FREQr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SYNC_FREQr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SYNC_FREQr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SYNC_FREQr, REG_PORT_ANY, 0), rv)

#define READ_ETM_SYSTEM_CFGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_SYSTEM_CFGr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_SYSTEM_CFGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_SYSTEM_CFGr, REG_PORT_ANY, 0), rv)

#define READ_ETM_TRIGGER_EVENTr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_TRIGGER_EVENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_TRIGGER_EVENTr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_TRIGGER_EVENTr, REG_PORT_ANY, 0), rv)

#define READ_ETM_TR_EN_CTRL_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_TR_EN_CTRL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_TR_EN_CTRL_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_TR_EN_CTRL_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_TR_EN_CTRL_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_TR_EN_CTRL_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_TR_EN_CTRL_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_TR_EN_CTRL_2r, REG_PORT_ANY, 0), rv)

#define READ_ETM_TR_EN_EVENTr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_TR_EN_EVENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_TR_EN_EVENTr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_TR_EN_EVENTr, REG_PORT_ANY, 0), rv)

#define READ_ETM_TR_EN_START_STOP_RESOURCE_CTRLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_TR_EN_START_STOP_RESOURCE_CTRLr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_TR_EN_START_STOP_RESOURCE_CTRLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_TR_EN_START_STOP_RESOURCE_CTRLr, REG_PORT_ANY, 0), rv)

#define READ_ETM_VIEW_DATA_CONTROL_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_VIEW_DATA_CONTROL_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_VIEW_DATA_CONTROL_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_VIEW_DATA_CONTROL_1r, REG_PORT_ANY, 0), rv)

#define READ_ETM_VIEW_DATA_EVENTr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, ETM_VIEW_DATA_EVENTr, REG_PORT_ANY, 0), rvp)
#define WRITE_ETM_VIEW_DATA_EVENTr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, ETM_VIEW_DATA_EVENTr, REG_PORT_ANY, 0), rv)

#define READ_ETU_ATE_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_ATE_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_ATE_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_ATE_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_BKGND_PROC_ERR_INFOr(unit, rvp) \
	soc_reg32_get(unit, ETU_BKGND_PROC_ERR_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_BKGND_PROC_ERR_INFOr(unit, rv) \
	soc_reg32_set(unit, ETU_BKGND_PROC_ERR_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ETU_BKGND_PROC_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ETU_BKGND_PROC_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_BKGND_PROC_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ETU_BKGND_PROC_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_CONFIG_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_CONFIG_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_STATUS_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_STATUS_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_STATUS_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_STATUS_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_STATUS_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_STATUS_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_STATUS_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_STATUS_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DDR72_STATUS_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DDR72_STATUS_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DDR72_STATUS_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DDR72_STATUS_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DFT_CTLr(unit, rvp) \
	soc_reg32_get(unit, ETU_DFT_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DFT_CTLr(unit, rv) \
	soc_reg32_set(unit, ETU_DFT_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DFT_CTL2r(unit, rvp) \
	soc_reg32_get(unit, ETU_DFT_CTL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DFT_CTL2r(unit, rv) \
	soc_reg32_set(unit, ETU_DFT_CTL2r, REG_PORT_ANY, 0, rv)

#define READ_ETU_DTU_ATE_CAPT_DATr(unit, rvp) \
	soc_reg32_get(unit, ETU_DTU_ATE_CAPT_DATr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DTU_ATE_CAPT_DATr(unit, rv) \
	soc_reg32_set(unit, ETU_DTU_ATE_CAPT_DATr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DTU_ATE_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, ETU_DTU_ATE_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DTU_ATE_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, ETU_DTU_ATE_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DTU_ATE_EXP_DATr(unit, rvp) \
	soc_reg32_get(unit, ETU_DTU_ATE_EXP_DATr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DTU_ATE_EXP_DATr(unit, rv) \
	soc_reg32_set(unit, ETU_DTU_ATE_EXP_DATr, REG_PORT_ANY, 0, rv)

#define READ_ETU_DTU_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, ETU_DTU_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_DTU_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, ETU_DTU_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_ETU_ET_INST_REQr(unit, rvp) \
	soc_reg32_get(unit, ETU_ET_INST_REQr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_ET_INST_REQr(unit, rv) \
	soc_reg32_set(unit, ETU_ET_INST_REQr, REG_PORT_ANY, 0, rv)

#define READ_ETU_ET_INST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ETU_ET_INST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_ET_INST_STATUSr(unit, rv) \
	soc_reg32_set(unit, ETU_ET_INST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ETU_INST_OPCr(unit, rvp) \
	soc_reg32_get(unit, ETU_INST_OPCr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_INST_OPCr(unit, rv) \
	soc_reg32_set(unit, ETU_INST_OPCr, REG_PORT_ANY, 0, rv)

#define READ_ETU_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, ETU_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, ETU_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_ETU_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, ETU_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, ETU_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_ETU_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ETU_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, ETU_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ETU_INT_MEM_RSTr(unit, rvp) \
	soc_reg32_get(unit, ETU_INT_MEM_RSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_INT_MEM_RSTr(unit, rv) \
	soc_reg32_set(unit, ETU_INT_MEM_RSTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_L2MODFIFO_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ETU_L2MODFIFO_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_L2MODFIFO_STATUSr(unit, rv) \
	soc_reg32_set(unit, ETU_L2MODFIFO_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ETU_L2SEARCH72_INSTr(unit, rvp) \
	soc_reg32_get(unit, ETU_L2SEARCH72_INSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_L2SEARCH72_INSTr(unit, rv) \
	soc_reg32_set(unit, ETU_L2SEARCH72_INSTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_LTE_BIST_CTLr(unit, rvp) \
	soc_reg32_get(unit, ETU_LTE_BIST_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LTE_BIST_CTLr(unit, rv) \
	soc_reg32_set(unit, ETU_LTE_BIST_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ETU_LTE_BIST_REF_SEARCH0r(unit, rvp) \
	soc_reg32_get(unit, ETU_LTE_BIST_REF_SEARCH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LTE_BIST_REF_SEARCH0r(unit, rv) \
	soc_reg32_set(unit, ETU_LTE_BIST_REF_SEARCH0r, REG_PORT_ANY, 0, rv)

#define READ_ETU_LTE_BIST_REF_SEARCH1r(unit, rvp) \
	soc_reg32_get(unit, ETU_LTE_BIST_REF_SEARCH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LTE_BIST_REF_SEARCH1r(unit, rv) \
	soc_reg32_set(unit, ETU_LTE_BIST_REF_SEARCH1r, REG_PORT_ANY, 0, rv)

#define READ_ETU_LTE_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ETU_LTE_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LTE_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, ETU_LTE_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ETU_LUREQFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, ETU_LUREQFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LUREQFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, ETU_LUREQFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_ETU_LUREQFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ETU_LUREQFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_LUREQFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, ETU_LUREQFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ETU_RDDATA72_INSTr(unit, rvp) \
	soc_reg32_get(unit, ETU_RDDATA72_INSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_RDDATA72_INSTr(unit, rv) \
	soc_reg32_set(unit, ETU_RDDATA72_INSTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_RDMASK72_INSTr(unit, rvp) \
	soc_reg32_get(unit, ETU_RDMASK72_INSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_RDMASK72_INSTr(unit, rv) \
	soc_reg32_set(unit, ETU_RDMASK72_INSTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_RSLT_DAT0r(unit, rvp) \
	soc_reg32_get(unit, ETU_RSLT_DAT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_RSLT_DAT0r(unit, rv) \
	soc_reg32_set(unit, ETU_RSLT_DAT0r, REG_PORT_ANY, 0, rv)

#define READ_ETU_RSLT_DAT1r(unit, rvp) \
	soc_reg32_get(unit, ETU_RSLT_DAT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_RSLT_DAT1r(unit, rv) \
	soc_reg32_set(unit, ETU_RSLT_DAT1r, REG_PORT_ANY, 0, rv)

#define READ_ETU_RSLT_DAT2r(unit, rvp) \
	soc_reg32_get(unit, ETU_RSLT_DAT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_RSLT_DAT2r(unit, rv) \
	soc_reg32_set(unit, ETU_RSLT_DAT2r, REG_PORT_ANY, 0, rv)

#define READ_ETU_S0_RBUS_PERR_INFOr(unit, rvp) \
	soc_reg32_get(unit, ETU_S0_RBUS_PERR_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_S0_RBUS_PERR_INFOr(unit, rv) \
	soc_reg32_set(unit, ETU_S0_RBUS_PERR_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ETU_S1_RBUS_PERR_INFOr(unit, rvp) \
	soc_reg32_get(unit, ETU_S1_RBUS_PERR_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_S1_RBUS_PERR_INFOr(unit, rv) \
	soc_reg32_set(unit, ETU_S1_RBUS_PERR_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ETU_SBUS_CMD_ERR_INFO1r(unit, rvp) \
	soc_reg32_get(unit, ETU_SBUS_CMD_ERR_INFO1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_SBUS_CMD_ERR_INFO1r(unit, rv) \
	soc_reg32_set(unit, ETU_SBUS_CMD_ERR_INFO1r, REG_PORT_ANY, 0, rv)

#define READ_ETU_SBUS_CMD_ERR_INFO2r(unit, rvp) \
	soc_reg32_get(unit, ETU_SBUS_CMD_ERR_INFO2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_SBUS_CMD_ERR_INFO2r(unit, rv) \
	soc_reg32_set(unit, ETU_SBUS_CMD_ERR_INFO2r, REG_PORT_ANY, 0, rv)

#define READ_ETU_SBUS_CMD_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, ETU_SBUS_CMD_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_SBUS_CMD_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, ETU_SBUS_CMD_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_ETU_SEARCH0_RESULTr(unit, rvp) \
	soc_reg32_get(unit, ETU_SEARCH0_RESULTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_SEARCH0_RESULTr(unit, rv) \
	soc_reg32_set(unit, ETU_SEARCH0_RESULTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_SEARCH1_RESULTr(unit, rvp) \
	soc_reg32_get(unit, ETU_SEARCH1_RESULTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_SEARCH1_RESULTr(unit, rv) \
	soc_reg32_set(unit, ETU_SEARCH1_RESULTr, REG_PORT_ANY, 0, rv)

#define READ_ETU_WRDM72_INSTr(unit, rvp) \
	soc_reg32_get(unit, ETU_WRDM72_INSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ETU_WRDM72_INSTr(unit, rv) \
	soc_reg32_set(unit, ETU_WRDM72_INSTr, REG_PORT_ANY, 0, rv)

#define READ_EVLAN_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, EVLAN_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EVLAN_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, EVLAN_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_EVLAN_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, EVLAN_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVLAN_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, EVLAN_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_EVLAN_WW_REG_1r(unit, rvp) \
	soc_reg32_get(unit, EVLAN_WW_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVLAN_WW_REG_1r(unit, rv) \
	soc_reg32_set(unit, EVLAN_WW_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_EVTX_ENTRY_SRCH_AVAILr(unit, rvp) \
	soc_reg32_get(unit, EVTX_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_EVTX_ENTRY_SRCH_AVAILr(unit, rv) \
	soc_reg32_set(unit, EVTX_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_EVXLT_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, EVXLT_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVXLT_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, EVXLT_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_EVXLT_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, EVXLT_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVXLT_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, EVXLT_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_EVXLT_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, EVXLT_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EVXLT_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, EVXLT_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_EVXLT_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, EVXLT_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVXLT_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, EVXLT_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_EVXLT_WW_REG_1r(unit, rvp) \
	soc_reg32_get(unit, EVXLT_WW_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EVXLT_WW_REG_1r(unit, rv) \
	soc_reg32_set(unit, EVXLT_WW_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT1r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT1r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT1r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT2r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT2r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT2r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT3r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT3r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT3r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT4r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT4r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT4r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT34r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT34r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT34r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT34r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT35r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT35r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT35r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT35r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT36r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT36r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT36r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT36r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_RESET_ON_EMPTY_MAX_PORT37r(unit, rvp) \
	soc_reg_get(unit, EXT1_RESET_ON_EMPTY_MAX_PORT37r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_RESET_ON_EMPTY_MAX_PORT37r(unit, rv) \
	soc_reg_set(unit, EXT1_RESET_ON_EMPTY_MAX_PORT37r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT1r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT1r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT1r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT2r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT2r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT2r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT3r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT3r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT3r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT4r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT4r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT4r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT4r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT34r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT34r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT34r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT34r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT35r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT35r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT35r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT35r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT36r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT36r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT36r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT36r, REG_PORT_ANY, 0, rv)

#define READ_EXT1_SHAPING_CONTROL_PORT37r(unit, rvp) \
	soc_reg_get(unit, EXT1_SHAPING_CONTROL_PORT37r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT1_SHAPING_CONTROL_PORT37r(unit, rv) \
	soc_reg_set(unit, EXT1_SHAPING_CONTROL_PORT37r, REG_PORT_ANY, 0, rv)

#define READ_EXTADDRr(unit, rvp) \
	soc_reg32_get(unit, EXTADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXTADDRr(unit, rv) \
	soc_reg32_set(unit, EXTADDRr, REG_PORT_ANY, 0, rv)

#define READ_EXT_BUFFER_POOL_CONG_STATEr(unit, rvp) \
	soc_reg32_get(unit, EXT_BUFFER_POOL_CONG_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_BUFFER_POOL_CONG_STATEr(unit, rv) \
	soc_reg32_set(unit, EXT_BUFFER_POOL_CONG_STATEr, REG_PORT_ANY, 0, rv)

#define READ_EXT_IFP_ACT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, EXT_IFP_ACT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_IFP_ACT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, EXT_IFP_ACT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_EXT_IFP_ACT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, EXT_IFP_ACT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_IFP_ACT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, EXT_IFP_ACT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_EXT_IFP_ACT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, EXT_IFP_ACT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_IFP_ACT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, EXT_IFP_ACT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_EXT_TCAM_ATTRr(unit, rvp) \
	soc_reg32_get(unit, EXT_TCAM_ATTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_TCAM_ATTRr(unit, rv) \
	soc_reg32_set(unit, EXT_TCAM_ATTRr, REG_PORT_ANY, 0, rv)

#define READ_EXT_TCAM_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, EXT_TCAM_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_EXT_TCAM_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, EXT_TCAM_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_FAST_TX_FLUSHr(unit, port, rvp) \
	soc_reg32_get(unit, FAST_TX_FLUSHr, port, 0, rvp)
#define WRITE_FAST_TX_FLUSHr(unit, port, rv) \
	soc_reg32_set(unit, FAST_TX_FLUSHr, port, 0, rv)

#define READ_FC_DST_PORT_MAPPING_TABLE_0r(unit, rvp) \
	soc_reg32_get(unit, FC_DST_PORT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FC_DST_PORT_MAPPING_TABLE_0r(unit, rv) \
	soc_reg32_set(unit, FC_DST_PORT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_FC_DST_PORT_MAPPING_TABLE_1r(unit, rvp) \
	soc_reg32_get(unit, FC_DST_PORT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FC_DST_PORT_MAPPING_TABLE_1r(unit, rv) \
	soc_reg32_set(unit, FC_DST_PORT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_FC_DST_PORT_MAPPING_TABLE_2r(unit, rvp) \
	soc_reg32_get(unit, FC_DST_PORT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FC_DST_PORT_MAPPING_TABLE_2r(unit, rv) \
	soc_reg32_set(unit, FC_DST_PORT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_FD_BAD_MVR_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, FD_BAD_MVR_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_BAD_MVR_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, FD_BAD_MVR_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_FD_CFAPFULLTHRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, FD_CFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_CFAPFULLTHRESHOLDr(unit, rv) \
	soc_reg32_set(unit, FD_CFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_FD_CFAPPOOLSIZEr(unit, rvp) \
	soc_reg32_get(unit, FD_CFAPPOOLSIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_CFAPPOOLSIZEr(unit, rv) \
	soc_reg32_set(unit, FD_CFAPPOOLSIZEr, REG_PORT_ANY, 0, rv)

#define READ_FD_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, FD_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_CONFIGr(unit, rv) \
	soc_reg32_set(unit, FD_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_FD_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, FD_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, FD_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_FD_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, FD_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, FD_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_FD_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, FD_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, FD_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FD_FCT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_FCT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_FCT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_FCT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_GMT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_GMT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_GMT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_GMT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG0_0r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG0_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG0_0r(unit, rv) \
	soc_reg32_set(unit, FD_LAG0_0r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG0_1r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG0_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG0_1r(unit, rv) \
	soc_reg32_set(unit, FD_LAG0_1r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG0_2r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG0_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG0_2r(unit, rv) \
	soc_reg32_set(unit, FD_LAG0_2r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG0_3r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG0_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG0_3r(unit, rv) \
	soc_reg32_set(unit, FD_LAG0_3r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG0_4r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG0_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG0_4r(unit, rv) \
	soc_reg32_set(unit, FD_LAG0_4r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG1_0r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG1_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG1_0r(unit, rv) \
	soc_reg32_set(unit, FD_LAG1_0r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG1_1r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG1_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG1_1r(unit, rv) \
	soc_reg32_set(unit, FD_LAG1_1r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG1_2r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG1_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG1_2r(unit, rv) \
	soc_reg32_set(unit, FD_LAG1_2r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG1_3r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG1_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG1_3r(unit, rv) \
	soc_reg32_set(unit, FD_LAG1_3r, REG_PORT_ANY, 0, rv)

#define READ_FD_LAG1_4r(unit, rvp) \
	soc_reg32_get(unit, FD_LAG1_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_LAG1_4r(unit, rv) \
	soc_reg32_set(unit, FD_LAG1_4r, REG_PORT_ANY, 0, rv)

#define READ_FD_MDB_A_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_MDB_A_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_MDB_A_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_MDB_A_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_MDB_B_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_MDB_B_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_MDB_B_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_MDB_B_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_NULL_MVR_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, FD_NULL_MVR_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_NULL_MVR_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, FD_NULL_MVR_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_FD_PACKET_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, FD_PACKET_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PACKET_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, FD_PACKET_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_FD_PACKET_DROP_COUNT_REDr(unit, rvp) \
	soc_reg32_get(unit, FD_PACKET_DROP_COUNT_REDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PACKET_DROP_COUNT_REDr(unit, rv) \
	soc_reg32_set(unit, FD_PACKET_DROP_COUNT_REDr, REG_PORT_ANY, 0, rv)

#define READ_FD_PACKET_DROP_COUNT_YELLOWr(unit, rvp) \
	soc_reg32_get(unit, FD_PACKET_DROP_COUNT_YELLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PACKET_DROP_COUNT_YELLOWr(unit, rv) \
	soc_reg32_set(unit, FD_PACKET_DROP_COUNT_YELLOWr, REG_PORT_ANY, 0, rv)

#define READ_FD_PORT_ENABLE_0r(unit, rvp) \
	soc_reg32_get(unit, FD_PORT_ENABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PORT_ENABLE_0r(unit, rv) \
	soc_reg32_set(unit, FD_PORT_ENABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_FD_PORT_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, FD_PORT_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PORT_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, FD_PORT_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_FD_PORT_ENABLE_2r(unit, rvp) \
	soc_reg32_get(unit, FD_PORT_ENABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PORT_ENABLE_2r(unit, rv) \
	soc_reg32_set(unit, FD_PORT_ENABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_FD_PORT_ENABLE_3r(unit, rvp) \
	soc_reg32_get(unit, FD_PORT_ENABLE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PORT_ENABLE_3r(unit, rv) \
	soc_reg32_set(unit, FD_PORT_ENABLE_3r, REG_PORT_ANY, 0, rv)

#define READ_FD_PORT_ENABLE_4r(unit, rvp) \
	soc_reg32_get(unit, FD_PORT_ENABLE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_PORT_ENABLE_4r(unit, rv) \
	soc_reg32_set(unit, FD_PORT_ENABLE_4r, REG_PORT_ANY, 0, rv)

#define READ_FD_SVT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_SVT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_SVT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_SVT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_TMr(unit, rvp) \
	soc_reg32_get(unit, FD_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TMr(unit, rv) \
	soc_reg32_set(unit, FD_TMr, REG_PORT_ANY, 0, rv)

#define READ_FD_TOTAL_BUFFER_COUNTr(unit, rvp) \
	soc_reg32_get(unit, FD_TOTAL_BUFFER_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TOTAL_BUFFER_COUNTr(unit, rv) \
	soc_reg32_set(unit, FD_TOTAL_BUFFER_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_FD_TOTAL_BUFFER_LIMITr(unit, rvp) \
	soc_reg32_get(unit, FD_TOTAL_BUFFER_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TOTAL_BUFFER_LIMITr(unit, rv) \
	soc_reg32_set(unit, FD_TOTAL_BUFFER_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_FD_TOTAL_BUFFER_LIMIT_REDr(unit, rvp) \
	soc_reg32_get(unit, FD_TOTAL_BUFFER_LIMIT_REDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TOTAL_BUFFER_LIMIT_REDr(unit, rv) \
	soc_reg32_set(unit, FD_TOTAL_BUFFER_LIMIT_REDr, REG_PORT_ANY, 0, rv)

#define READ_FD_TOTAL_BUFFER_LIMIT_YELLOWr(unit, rvp) \
	soc_reg32_get(unit, FD_TOTAL_BUFFER_LIMIT_YELLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TOTAL_BUFFER_LIMIT_YELLOWr(unit, rv) \
	soc_reg32_set(unit, FD_TOTAL_BUFFER_LIMIT_YELLOWr, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_MASK1r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_MASK1r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_MASK2r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_MASK2r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_MASK3r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_MASK3r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_VALUE1r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_VALUE1r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_VALUE2r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_VALUE2r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_FIELD_VALUE3r(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_FIELD_VALUE3r(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FD_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, FD_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FD_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, FD_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FE_CLRTr(unit, port, rvp) \
	soc_reg_get(unit, FE_CLRTr, port, 0, rvp)
#define WRITE_FE_CLRTr(unit, port, rv) \
	soc_reg_set(unit, FE_CLRTr, port, 0, rv)

#define READ_FE_EXCESSIVE_DEFER_LIMITr(unit, port, rvp) \
	soc_reg_get(unit, FE_EXCESSIVE_DEFER_LIMITr, port, 0, rvp)
#define WRITE_FE_EXCESSIVE_DEFER_LIMITr(unit, port, rv) \
	soc_reg_set(unit, FE_EXCESSIVE_DEFER_LIMITr, port, 0, rv)

#define READ_FE_IPGRr(unit, port, rvp) \
	soc_reg_get(unit, FE_IPGRr, port, 0, rvp)
#define WRITE_FE_IPGRr(unit, port, rv) \
	soc_reg_set(unit, FE_IPGRr, port, 0, rv)

#define READ_FE_IPGTr(unit, port, rvp) \
	soc_reg_get(unit, FE_IPGTr, port, 0, rvp)
#define WRITE_FE_IPGTr(unit, port, rv) \
	soc_reg_set(unit, FE_IPGTr, port, 0, rv)

#define READ_FE_MAC1r(unit, port, rvp) \
	soc_reg_get(unit, FE_MAC1r, port, 0, rvp)
#define WRITE_FE_MAC1r(unit, port, rv) \
	soc_reg_set(unit, FE_MAC1r, port, 0, rv)

#define READ_FE_MAC2r(unit, port, rvp) \
	soc_reg_get(unit, FE_MAC2r, port, 0, rvp)
#define WRITE_FE_MAC2r(unit, port, rv) \
	soc_reg_set(unit, FE_MAC2r, port, 0, rv)

#define READ_FE_MAXFr(unit, port, rvp) \
	soc_reg_get(unit, FE_MAXFr, port, 0, rvp)
#define WRITE_FE_MAXFr(unit, port, rv) \
	soc_reg_set(unit, FE_MAXFr, port, 0, rv)

#define READ_FE_SUPPr(unit, port, rvp) \
	soc_reg_get(unit, FE_SUPPr, port, 0, rvp)
#define WRITE_FE_SUPPr(unit, port, rv) \
	soc_reg_set(unit, FE_SUPPr, port, 0, rv)

#define READ_FE_TESTr(unit, port, rvp) \
	soc_reg_get(unit, FE_TESTr, port, 0, rvp)
#define WRITE_FE_TESTr(unit, port, rv) \
	soc_reg_set(unit, FE_TESTr, port, 0, rv)

#define READ_FFM_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS2r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS3r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS4r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS5r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS6r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS7r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS8r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS8r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS8r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS9r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS9r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS9r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS10r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS10r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS10r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS11r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS11r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS11r, REG_PORT_ANY, 0, rv)

#define READ_FFM_ECC_STATUS12r(unit, rvp) \
	soc_reg32_get(unit, FFM_ECC_STATUS12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FFM_ECC_STATUS12r(unit, rv) \
	soc_reg32_set(unit, FFM_ECC_STATUS12r, REG_PORT_ANY, 0, rv)

#define READ_FFP_CAMBIST_EFSTAT_S2r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EFSTAT_S2r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EFSTAT_S2r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EFSTAT_S2r, port, 0, rv)

#define READ_FFP_CAMBIST_EFSTAT_S3r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EFSTAT_S3r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EFSTAT_S3r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EFSTAT_S3r, port, 0, rv)

#define READ_FFP_CAMBIST_EFSTAT_S5r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EFSTAT_S5r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EFSTAT_S5r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EFSTAT_S5r, port, 0, rv)

#define READ_FFP_CAMBIST_EFSTAT_S6r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EFSTAT_S6r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EFSTAT_S6r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EFSTAT_S6r, port, 0, rv)

#define READ_FFP_CAMBIST_EPSTAT_S2r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EPSTAT_S2r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EPSTAT_S2r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EPSTAT_S2r, port, 0, rv)

#define READ_FFP_CAMBIST_EPSTAT_S3r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EPSTAT_S3r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EPSTAT_S3r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EPSTAT_S3r, port, 0, rv)

#define READ_FFP_CAMBIST_EPSTAT_S5r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EPSTAT_S5r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EPSTAT_S5r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EPSTAT_S5r, port, 0, rv)

#define READ_FFP_CAMBIST_EPSTAT_S6r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_EPSTAT_S6r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_EPSTAT_S6r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_EPSTAT_S6r, port, 0, rv)

#define READ_FFP_CAMBIST_OFSTAT_S2r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OFSTAT_S2r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OFSTAT_S2r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OFSTAT_S2r, port, 0, rv)

#define READ_FFP_CAMBIST_OFSTAT_S3r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OFSTAT_S3r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OFSTAT_S3r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OFSTAT_S3r, port, 0, rv)

#define READ_FFP_CAMBIST_OFSTAT_S5r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OFSTAT_S5r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OFSTAT_S5r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OFSTAT_S5r, port, 0, rv)

#define READ_FFP_CAMBIST_OFSTAT_S6r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OFSTAT_S6r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OFSTAT_S6r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OFSTAT_S6r, port, 0, rv)

#define READ_FFP_CAMBIST_OPSTAT_S2r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OPSTAT_S2r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OPSTAT_S2r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OPSTAT_S2r, port, 0, rv)

#define READ_FFP_CAMBIST_OPSTAT_S3r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OPSTAT_S3r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OPSTAT_S3r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OPSTAT_S3r, port, 0, rv)

#define READ_FFP_CAMBIST_OPSTAT_S5r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OPSTAT_S5r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OPSTAT_S5r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OPSTAT_S5r, port, 0, rv)

#define READ_FFP_CAMBIST_OPSTAT_S6r(unit, port, rvp) \
	soc_reg32_get(unit, FFP_CAMBIST_OPSTAT_S6r, port, 0, rvp)
#define WRITE_FFP_CAMBIST_OPSTAT_S6r(unit, port, rv) \
	soc_reg32_set(unit, FFP_CAMBIST_OPSTAT_S6r, port, 0, rv)

#define READ_FFP_IRULERESULTr(unit, port, rvp) \
	soc_reg32_get(unit, FFP_IRULERESULTr, port, 0, rvp)
#define WRITE_FFP_IRULERESULTr(unit, port, rv) \
	soc_reg32_set(unit, FFP_IRULERESULTr, port, 0, rv)

#define READ_FFP_TEST_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, FFP_TEST_CTRLr, port, 0, rvp)
#define WRITE_FFP_TEST_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, FFP_TEST_CTRLr, port, 0, rv)

#define READ_FF_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, FF_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_CONFIGr(unit, rv) \
	soc_reg32_set(unit, FF_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_FF_DEF_POINTERSr(unit, rvp) \
	soc_reg32_get(unit, FF_DEF_POINTERSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_DEF_POINTERSr(unit, rv) \
	soc_reg32_set(unit, FF_DEF_POINTERSr, REG_PORT_ANY, 0, rv)

#define READ_FF_FC_CTRL_NUMBERr(unit, rvp) \
	soc_reg32_get(unit, FF_FC_CTRL_NUMBERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FC_CTRL_NUMBERr(unit, rv) \
	soc_reg32_set(unit, FF_FC_CTRL_NUMBERr, REG_PORT_ANY, 0, rv)

#define READ_FF_FC_CTRL_POINTERSr(unit, rvp) \
	soc_reg32_get(unit, FF_FC_CTRL_POINTERSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FC_CTRL_POINTERSr(unit, rv) \
	soc_reg32_set(unit, FF_FC_CTRL_POINTERSr, REG_PORT_ANY, 0, rv)

#define READ_FF_FC_UNDERFLOWr(unit, rvp) \
	soc_reg32_get(unit, FF_FC_UNDERFLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FC_UNDERFLOWr(unit, rv) \
	soc_reg32_set(unit, FF_FC_UNDERFLOWr, REG_PORT_ANY, 0, rv)

#define READ_FF_FC_UNDERFLOW_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FF_FC_UNDERFLOW_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FC_UNDERFLOW_STATUSr(unit, rv) \
	soc_reg32_set(unit, FF_FC_UNDERFLOW_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FF_FC_UNDERFLOW_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, FF_FC_UNDERFLOW_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FC_UNDERFLOW_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, FF_FC_UNDERFLOW_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FF_FLUSHr(unit, rvp) \
	soc_reg32_get(unit, FF_FLUSHr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_FLUSHr(unit, rv) \
	soc_reg32_set(unit, FF_FLUSHr, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK1r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK1r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK2r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK2r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK3r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK3r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK3r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK4r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK4r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK4r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_MASK5r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_MASK5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_MASK5r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_MASK5r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE1r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE1r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE1r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE2r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE2r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE2r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE3r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE3r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE3r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE4r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE4r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE4r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_FIELD_VALUE5r(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_FIELD_VALUE5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_FIELD_VALUE5r(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_FIELD_VALUE5r, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FF_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, FF_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FF_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, FF_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FIFO_CACHE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, FIFO_CACHE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FIFO_CACHE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, FIFO_CACHE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_FILTERMATCHCOUNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FILTERMATCHCOUNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FILTERMATCHCOUNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, FILTERMATCHCOUNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FIRST_FRAGMENT_DROP_STATE_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, FIRST_FRAGMENT_DROP_STATE_CELLr, port, 0, rvp)
#define WRITE_FIRST_FRAGMENT_DROP_STATE_CELLr(unit, port, rv) \
	soc_reg32_set(unit, FIRST_FRAGMENT_DROP_STATE_CELLr, port, 0, rv)

#define READ_FIRST_FRAGMENT_DROP_STATE_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, FIRST_FRAGMENT_DROP_STATE_PACKETr, port, 0, rvp)
#define WRITE_FIRST_FRAGMENT_DROP_STATE_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, FIRST_FRAGMENT_DROP_STATE_PACKETr, port, 0, rv)

#define READ_FLEXIBLE_IPV6_EXT_HDRr(unit, rvp) \
	soc_reg32_get(unit, FLEXIBLE_IPV6_EXT_HDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_FLEXIBLE_IPV6_EXT_HDRr(unit, rv) \
	soc_reg32_set(unit, FLEXIBLE_IPV6_EXT_HDRr, REG_PORT_ANY, 0, rv)

#define READ_FLOW_CONTROL_XOFF_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, FLOW_CONTROL_XOFF_STATEr, port, 0, rvp)
#define WRITE_FLOW_CONTROL_XOFF_STATEr(unit, port, rv) \
	soc_reg32_set(unit, FLOW_CONTROL_XOFF_STATEr, port, 0, rv)

#define READ_FLUSH_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, FLUSH_CONTROLr, port, 0, rvp)
#define WRITE_FLUSH_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, FLUSH_CONTROLr, port, 0, rv)

#define READ_FORCE_LINK_ENABLE_Ar(unit, rvp) \
	soc_reg32_get(unit, FORCE_LINK_ENABLE_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_FORCE_LINK_ENABLE_Ar(unit, rv) \
	soc_reg32_set(unit, FORCE_LINK_ENABLE_Ar, REG_PORT_ANY, 0, rv)

#define READ_FORCE_LINK_ENABLE_Br(unit, rvp) \
	soc_reg32_get(unit, FORCE_LINK_ENABLE_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_FORCE_LINK_ENABLE_Br(unit, rv) \
	soc_reg32_set(unit, FORCE_LINK_ENABLE_Br, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPALCFG_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPALCFG_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPALCFG_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPALCFG_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPCFG_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPCFG_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCFG_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPCFG_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPCRCEC_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPCRCEC_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPCRCEC_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPCRCEC_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPDLCFG_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPDLCFG_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLCFG_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPDLCFG_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPDLSTAT_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPDLSTAT_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPDLSTAT_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPDLSTAT_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPEBEC_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPEBEC_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPEBEC_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPEBEC_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPFAESLC_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPFAESLC_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPFAESLC_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPFAESLC_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLCTL_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPHDLCTL_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLCTL_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPHDLCTL_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLRXD_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPHDLRXD_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLRXD_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPHDLRXD_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPHDLTXD_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPHDLTXD_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPHDLTXD_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPHDLTXD_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPINTE1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPINTE1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTE1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPINTE1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPINTS1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPINTS1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPINTS2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPINTS2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPINTS2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPINTS2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPLCVEC_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPLCVEC_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPLCVEC_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPLCVEC_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPMTSLP_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPMTSLP_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPMTSLP_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPMTSLP_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPNINTE2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPNINTE2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPNINTE2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPNINTE2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRBCFG1r(unit, rvp) \
	soc_reg32_get(unit, FPRBCFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRBCFG1r(unit, rv) \
	soc_reg32_set(unit, FPRBCFG1r, REG_PORT_ANY, 0, rv)

#define READ_FPRBCFG2r(unit, rvp) \
	soc_reg32_get(unit, FPRBCFG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRBCFG2r(unit, rv) \
	soc_reg32_set(unit, FPRBCFG2r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRHFD_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRHFD_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRHFD_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRHFD_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBRP_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSBRP_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBRP_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSBRP_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSBWP_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSBWP_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSBWP_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSBWP_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG3_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG4_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG4_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG4_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG4_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG5_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG5_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG5_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG5_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG6_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG6_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG6_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG6_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG7_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG7_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG7_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG7_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRSIG8_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRSIG8_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRSIG8_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRSIG8_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRXNB1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRXNB2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPRXNB3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPRXNB3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPRXNB3_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPRXNB3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPSEFC_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPSEFC_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSEFC_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPSEFC_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPSTAT1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPSTAT2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPSTAT2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPSTAT2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPSTAT2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBRP_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSBRP_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBRP_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSBRP_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSBWP_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSBWP_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSBWP_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSBWP_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG3_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG4_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG4_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG4_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG4_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG5_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG5_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG5_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG5_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG6_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG6_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG6_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG6_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG7_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG7_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG7_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG7_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSIG8_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSIG8_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSIG8_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSIG8_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSLB1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTSLB2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTSLB2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTSLB2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTSLB2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB1_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTXNB1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB2_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTXNB2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_0r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_1r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_2r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_3r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_4r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_5r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_6r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_7r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_8r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_9r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_10r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_11r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_12r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_13r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_14r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_FPTXNB3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, FPTXNB3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FPTXNB3_CID_15r(unit, rv) \
	soc_reg32_set(unit, FPTXNB3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_DBG_DATA_VALIDr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_DBG_DATA_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_DBG_DATA_VALIDr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_DBG_DATA_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_DEBUG_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_DEBUG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_DEBUG_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_DEBUG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_DEBUG_DATAr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_DEBUG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_DEBUG_DATAr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_DEBUG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_ENABLEr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_ENABLE_LOWERr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_ENABLE_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_ENABLE_LOWERr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_ENABLE_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_ENABLE_ONE_TCAMr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_ENABLE_ONE_TCAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_ENABLE_ONE_TCAMr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_ENABLE_ONE_TCAMr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_ENABLE_TWO_TCAMr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_ENABLE_TWO_TCAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_ENABLE_TWO_TCAMr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_ENABLE_TWO_TCAMr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_ENABLE_UPPERr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_ENABLE_UPPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_ENABLE_UPPERr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_ENABLE_UPPERr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S12_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S12_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S14_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S14_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S15_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S15_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_FP_CAM_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_FP_CAM_CONTROL_15r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_15r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_15r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_64r(unit, rvp) \
	soc_reg_get(unit, FP_CAM_CONTROL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_64r(unit, rv) \
	soc_reg_set(unit, FP_CAM_CONTROL_64r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_14_THRU_10r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_14_THRU_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_14_THRU_10r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_14_THRU_10r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_4_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_4_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_4_THRU_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_4_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_9_THRU_5r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_9_THRU_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_9_THRU_5r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_9_THRU_5r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_LOWERr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_LOWERr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_SLICE_11_8r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_SLICE_11_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_SLICE_11_8r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_SLICE_11_8r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_SLICE_15_8r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_SLICE_15_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_SLICE_15_8r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_SLICE_15_8r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_SLICE_3_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_SLICE_3_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_SLICE_7_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_SLICE_7_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_SLICE_7_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_SLICE_7_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_SLICE_9_4r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_SLICE_9_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_SLICE_9_4r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_SLICE_9_4r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_TM_13_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_TM_13_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_TM_13_THRU_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_TM_13_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_TM_7_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_TM_7_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_TM_7_THRU_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_TM_7_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_CONTROL_UPPERr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_CONTROL_UPPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_CONTROL_UPPERr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_CONTROL_UPPERr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATAr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATAr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_0r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_1r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_2r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_3r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_4r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_4r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_DATA_5r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_DATA_5r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_GLOBAL_MASKr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_GLOBAL_MASKr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_ENABLEr(unit, rv) \
	soc_reg32_set(unit, FP_CAM_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_SAM_1r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_SAM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_SAM_1r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_SAM_1r, REG_PORT_ANY, 0, rv)

#define READ_FP_CAM_SAM_2r(unit, rvp) \
	soc_reg32_get(unit, FP_CAM_SAM_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_CAM_SAM_2r(unit, rv) \
	soc_reg32_set(unit, FP_CAM_SAM_2r, REG_PORT_ANY, 0, rv)

#define READ_FP_COUNTER_RAM_INIT_DATA0r(unit, rvp) \
	soc_reg_get(unit, FP_COUNTER_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_COUNTER_RAM_INIT_DATA0r(unit, rv) \
	soc_reg_set(unit, FP_COUNTER_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_FP_COUNTER_RAM_INIT_DATA1r(unit, rvp) \
	soc_reg32_get(unit, FP_COUNTER_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_COUNTER_RAM_INIT_DATA1r(unit, rv) \
	soc_reg32_set(unit, FP_COUNTER_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_CONTROLr(unit, rvp) \
	soc_reg_get(unit, FP_DEBUG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_CONTROLr(unit, rv) \
	soc_reg_set(unit, FP_DEBUG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_EVENTr(unit, rvp) \
	soc_reg_get(unit, FP_DEBUG_EVENTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_EVENTr(unit, rv) \
	soc_reg_set(unit, FP_DEBUG_EVENTr, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_EVENT_MASKr(unit, rvp) \
	soc_reg_get(unit, FP_DEBUG_EVENT_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_EVENT_MASKr(unit, rv) \
	soc_reg_set(unit, FP_DEBUG_EVENT_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_STATUS_0r(unit, rvp) \
	soc_reg_get(unit, FP_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_STATUS_0r(unit, rv) \
	soc_reg_set(unit, FP_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, FP_DEBUG_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, FP_DEBUG_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_FP_DEBUG_STATUS_2r(unit, rvp) \
	soc_reg_get(unit, FP_DEBUG_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DEBUG_STATUS_2r(unit, rv) \
	soc_reg_set(unit, FP_DEBUG_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr(unit, rvp) \
	soc_reg32_get(unit, FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr(unit, rv) \
	soc_reg32_set(unit, FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr, REG_PORT_ANY, 0, rv)

#define READ_FP_DOUBLE_WIDE_F4_SELECTr(unit, rvp) \
	soc_reg32_get(unit, FP_DOUBLE_WIDE_F4_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_DOUBLE_WIDE_F4_SELECTr(unit, rv) \
	soc_reg32_set(unit, FP_DOUBLE_WIDE_F4_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_FP_ECMP_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_ECMP_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_ECMP_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_ECMP_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_F4_SELECTr(unit, rvp) \
	soc_reg32_get(unit, FP_F4_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_F4_SELECTr(unit, rv) \
	soc_reg32_set(unit, FP_F4_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_FP_FIELD_SEL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_FIELD_SEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_FIELD_SEL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_FIELD_SEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_FIELD_SEL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, FP_FIELD_SEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_FIELD_SEL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, FP_FIELD_SEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_FP_FIELD_SEL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, FP_FIELD_SEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_FIELD_SEL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, FP_FIELD_SEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_FP_FORCE_FORWARDING_FIELDr(unit, rvp) \
	soc_reg32_get(unit, FP_FORCE_FORWARDING_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_FORCE_FORWARDING_FIELDr(unit, rv) \
	soc_reg32_set(unit, FP_FORCE_FORWARDING_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r(unit, rvp) \
	soc_reg32_get(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r(unit, rv) \
	soc_reg32_set(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r, REG_PORT_ANY, 0, rv)

#define READ_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r(unit, rvp) \
	soc_reg32_get(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r(unit, rv) \
	soc_reg32_set(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r(unit, rvp) \
	soc_reg32_get(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r(unit, rv) \
	soc_reg32_set(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r, REG_PORT_ANY, 0, rv)

#define READ_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r(unit, rvp) \
	soc_reg32_get(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r(unit, rv) \
	soc_reg32_set(unit, FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r, REG_PORT_ANY, 0, rv)

#define READ_FP_GM_TCAM_BLK_SELr(unit, rvp) \
	soc_reg32_get(unit, FP_GM_TCAM_BLK_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_GM_TCAM_BLK_SELr(unit, rv) \
	soc_reg32_set(unit, FP_GM_TCAM_BLK_SELr, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_METER_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_METER_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_RAM_INIT_DATA0r(unit, rvp) \
	soc_reg_get(unit, FP_METER_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_RAM_INIT_DATA0r(unit, rv) \
	soc_reg_set(unit, FP_METER_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_RAM_INIT_DATA1r(unit, rvp) \
	soc_reg32_get(unit, FP_METER_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_RAM_INIT_DATA1r(unit, rv) \
	soc_reg32_set(unit, FP_METER_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_SELECTr(unit, rvp) \
	soc_reg32_get(unit, FP_METER_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_SELECTr(unit, rv) \
	soc_reg32_set(unit, FP_METER_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_TABLE_TMr(unit, rvp) \
	soc_reg32_get(unit, FP_METER_TABLE_TMr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_TABLE_TMr(unit, rv) \
	soc_reg32_set(unit, FP_METER_TABLE_TMr, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_TM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_METER_TM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_TM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_METER_TM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_METER_TM_LOWERr(unit, rvp) \
	soc_reg32_get(unit, FP_METER_TM_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_METER_TM_LOWERr(unit, rv) \
	soc_reg32_set(unit, FP_METER_TM_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_FP_NON_ROTATED_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_NON_ROTATED_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_NON_ROTATED_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_NON_ROTATED_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_PMr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_PMr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_PMr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_PMr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_RAM_INIT_DATA0r(unit, rvp) \
	soc_reg_get(unit, FP_POLICY_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_RAM_INIT_DATA0r(unit, rv) \
	soc_reg_set(unit, FP_POLICY_RAM_INIT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_RAM_INIT_DATA1r(unit, rvp) \
	soc_reg_get(unit, FP_POLICY_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_RAM_INIT_DATA1r(unit, rv) \
	soc_reg_set(unit, FP_POLICY_RAM_INIT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_RAM_INIT_DATA2r(unit, rvp) \
	soc_reg_get(unit, FP_POLICY_RAM_INIT_DATA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_RAM_INIT_DATA2r(unit, rv) \
	soc_reg_set(unit, FP_POLICY_RAM_INIT_DATA2r, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_TABLE_TM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_TABLE_TM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_TABLE_TM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_TABLE_TM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_TM_LOWERr(unit, rvp) \
	soc_reg_get(unit, FP_POLICY_TM_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_TM_LOWERr(unit, rv) \
	soc_reg_set(unit, FP_POLICY_TM_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_FP_POLICY_TM_UPPERr(unit, rvp) \
	soc_reg32_get(unit, FP_POLICY_TM_UPPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_POLICY_TM_UPPERr(unit, rv) \
	soc_reg32_set(unit, FP_POLICY_TM_UPPERr, REG_PORT_ANY, 0, rv)

#define READ_FP_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, FP_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, FP_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_FP_RAM_CONTROL_64r(unit, rvp) \
	soc_reg_get(unit, FP_RAM_CONTROL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_RAM_CONTROL_64r(unit, rv) \
	soc_reg_set(unit, FP_RAM_CONTROL_64r, REG_PORT_ANY, 0, rv)

#define READ_FP_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, FP_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, FP_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_FP_ROTATED_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_ROTATED_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_ROTATED_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_ROTATED_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_SLICE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, FP_SLICE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_SLICE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, FP_SLICE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_FP_SLICE_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, FP_SLICE_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_SLICE_ENABLEr(unit, rv) \
	soc_reg32_set(unit, FP_SLICE_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_FP_SLICE_INDEX_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_SLICE_INDEX_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_SLICE_INDEX_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_SLICE_INDEX_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_SLICE_METER_MAP_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, FP_SLICE_METER_MAP_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_SLICE_METER_MAP_ENABLEr(unit, rv) \
	soc_reg32_set(unit, FP_SLICE_METER_MAP_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_FP_STORM_RAM_INIT_DATAr(unit, rvp) \
	soc_reg_get(unit, FP_STORM_RAM_INIT_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_STORM_RAM_INIT_DATAr(unit, rv) \
	soc_reg_set(unit, FP_STORM_RAM_INIT_DATAr, REG_PORT_ANY, 0, rv)

#define READ_FP_TCAM_BLK_SELr(unit, rvp) \
	soc_reg32_get(unit, FP_TCAM_BLK_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_TCAM_BLK_SELr(unit, rv) \
	soc_reg32_set(unit, FP_TCAM_BLK_SELr, REG_PORT_ANY, 0, rv)

#define READ_FP_TCAM_ECC_RAM_INIT_DATAr(unit, rvp) \
	soc_reg32_get(unit, FP_TCAM_ECC_RAM_INIT_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_TCAM_ECC_RAM_INIT_DATAr(unit, rv) \
	soc_reg32_set(unit, FP_TCAM_ECC_RAM_INIT_DATAr, REG_PORT_ANY, 0, rv)

#define READ_FP_UDF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FP_UDF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_UDF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FP_UDF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FP_UDF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, FP_UDF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_UDF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, FP_UDF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_FP_UDF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, FP_UDF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FP_UDF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, FP_UDF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_FRAME_PAD_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, FRAME_PAD_ENABLEr, port, 0, rvp)
#define WRITE_FRAME_PAD_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, FRAME_PAD_ENABLEr, port, 0, rv)

#define READ_FRAME_PAD_SIZEr(unit, rvp) \
	soc_reg32_get(unit, FRAME_PAD_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_FRAME_PAD_SIZEr(unit, rv) \
	soc_reg32_set(unit, FRAME_PAD_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_FRBINTE1r(unit, rvp) \
	soc_reg32_get(unit, FRBINTE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRBINTE1r(unit, rv) \
	soc_reg32_set(unit, FRBINTE1r, REG_PORT_ANY, 0, rv)

#define READ_FRBINTE2r(unit, rvp) \
	soc_reg32_get(unit, FRBINTE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRBINTE2r(unit, rv) \
	soc_reg32_set(unit, FRBINTE2r, REG_PORT_ANY, 0, rv)

#define READ_FRBINTS1r(unit, rvp) \
	soc_reg32_get(unit, FRBINTS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRBINTS1r(unit, rv) \
	soc_reg32_set(unit, FRBINTS1r, REG_PORT_ANY, 0, rv)

#define READ_FRBINTS2r(unit, rvp) \
	soc_reg32_get(unit, FRBINTS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRBINTS2r(unit, rv) \
	soc_reg32_set(unit, FRBINTS2r, REG_PORT_ANY, 0, rv)

#define READ_FRCFG1r(unit, rvp) \
	soc_reg32_get(unit, FRCFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRCFG1r(unit, rv) \
	soc_reg32_set(unit, FRCFG1r, REG_PORT_ANY, 0, rv)

#define READ_FRCFG2r(unit, rvp) \
	soc_reg32_get(unit, FRCFG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRCFG2r(unit, rv) \
	soc_reg32_set(unit, FRCFG2r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CG0_CH0r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CG0_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CG0_CH0r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CG0_CH0r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CG0_CH1r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CG0_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CG0_CH1r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CG0_CH1r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CG1_CH0r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CG1_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CG1_CH0r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CG1_CH0r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CG1_CH1r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CG1_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CG1_CH1r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CG1_CH1r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CH0r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CH0r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CH0r, REG_PORT_ANY, 0, rv)

#define READ_FREE_CELLPTRS_CH1r(unit, rvp) \
	soc_reg32_get(unit, FREE_CELLPTRS_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FREE_CELLPTRS_CH1r(unit, rv) \
	soc_reg32_set(unit, FREE_CELLPTRS_CH1r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR0r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR0r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR0r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR1r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR1r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR1r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR2r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR2r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR2r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR3r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR3r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR3r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR4r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR4r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR4r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR5r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR5r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR5r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR6r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR6r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR6r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR7r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR7r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR7r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR8r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR8r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR8r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR9r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR9r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR9r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR10r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR10r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR10r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR11r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR11r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR11r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR12r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR12r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR12r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR13r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR13r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR13r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR14r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR14r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR14r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR15r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR15r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR15r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR16r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR16r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR16r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR16r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR17r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR17r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR17r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR17r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR18r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR18r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR18r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR18r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR19r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR19r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR19r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR19r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR20r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR20r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR20r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR20r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR21r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR21r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR21r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR21r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR22r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR22r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR22r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR22r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR23r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR23r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR23r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR23r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR24r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR24r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR24r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR24r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR25r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR25r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR25r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR25r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR26r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR26r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR26r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR26r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR27r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR27r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR27r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR27r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR28r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR28r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR28r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR28r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR29r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR29r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR29r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR29r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR30r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR30r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR30r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR30r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ADDR31r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ADDR31r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ADDR31r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ADDR31r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG7r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG7r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG7r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG8r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG8r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG8r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG9r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG9r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG9r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG10r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG10r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG10r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG11r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG11r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG11r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG12r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG12r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG12r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG13r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG13r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG13r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG14r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG14r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG14r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG15r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG15r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG15r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG16r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG16r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG16r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG16r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG17r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG17r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG17r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG17r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG18r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG18r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG18r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG18r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG19r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG19r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG19r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG19r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG20r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG20r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG20r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG20r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG21r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG21r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG21r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG21r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG22r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG22r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG22r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG22r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG23r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG23r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG23r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG23r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG24r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG24r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG24r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG24r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG25r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG25r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG25r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG25r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG26r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG26r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG26r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG26r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG27r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG27r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG27r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG27r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG28r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG28r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG28r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG28r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG29r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG29r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG29r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG29r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG30r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG30r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG30r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG30r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_CONFIG31r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_CONFIG31r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_CONFIG31r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_CONFIG31r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR2r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR3r(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR3r(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR3r, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FRM_ECC_ERROR3_MASKr(unit, rvp) \
	soc_reg32_get(unit, FRM_ECC_ERROR3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FRM_ECC_ERROR3_MASKr(unit, rv) \
	soc_reg32_set(unit, FRM_ECC_ERROR3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FRM_LENGTHr(unit, port, rvp) \
	soc_reg32_get(unit, FRM_LENGTHr, port, 0, rvp)
#define WRITE_FRM_LENGTHr(unit, port, rv) \
	soc_reg32_set(unit, FRM_LENGTHr, port, 0, rv)

#define READ_FRPRBPAT1r(unit, rvp) \
	soc_reg32_get(unit, FRPRBPAT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRBPAT1r(unit, rv) \
	soc_reg32_set(unit, FRPRBPAT1r, REG_PORT_ANY, 0, rv)

#define READ_FRPRBPAT2r(unit, rvp) \
	soc_reg32_get(unit, FRPRBPAT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRBPAT2r(unit, rv) \
	soc_reg32_set(unit, FRPRBPAT2r, REG_PORT_ANY, 0, rv)

#define READ_FRPRBSTAT1r(unit, rvp) \
	soc_reg32_get(unit, FRPRBSTAT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRBSTAT1r(unit, rv) \
	soc_reg32_set(unit, FRPRBSTAT1r, REG_PORT_ANY, 0, rv)

#define READ_FRPRBSTAT2r(unit, rvp) \
	soc_reg32_get(unit, FRPRBSTAT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRBSTAT2r(unit, rv) \
	soc_reg32_set(unit, FRPRBSTAT2r, REG_PORT_ANY, 0, rv)

#define READ_FRPRTSEL1_1r(unit, rvp) \
	soc_reg32_get(unit, FRPRTSEL1_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRTSEL1_1r(unit, rv) \
	soc_reg32_set(unit, FRPRTSEL1_1r, REG_PORT_ANY, 0, rv)

#define READ_FRPRTSEL1_2r(unit, rvp) \
	soc_reg32_get(unit, FRPRTSEL1_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRTSEL1_2r(unit, rv) \
	soc_reg32_set(unit, FRPRTSEL1_2r, REG_PORT_ANY, 0, rv)

#define READ_FRPRTSEL2_1r(unit, rvp) \
	soc_reg32_get(unit, FRPRTSEL2_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRTSEL2_1r(unit, rv) \
	soc_reg32_set(unit, FRPRTSEL2_1r, REG_PORT_ANY, 0, rv)

#define READ_FRPRTSEL2_2r(unit, rvp) \
	soc_reg32_get(unit, FRPRTSEL2_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FRPRTSEL2_2r(unit, rv) \
	soc_reg32_set(unit, FRPRTSEL2_2r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG7r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG7r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG7r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG8r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG8r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG8r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG9r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG9r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG9r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG9r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG10r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG10r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG10r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG10r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG11r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG11r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG11r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG11r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG12r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG12r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG12r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG12r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG13r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG13r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG13r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG13r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG14r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG14r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG14r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG14r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG15r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG15r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG15r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG15r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG16r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG16r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG16r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG16r, REG_PORT_ANY, 0, rv)

#define READ_FR_CONFIG17r(unit, rvp) \
	soc_reg32_get(unit, FR_CONFIG17r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_CONFIG17r(unit, rv) \
	soc_reg32_set(unit, FR_CONFIG17r, REG_PORT_ANY, 0, rv)

#define READ_FR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, FR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, FR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_FR_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, FR_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, FR_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_FR_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, FR_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, FR_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_FR_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, FR_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, FR_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_FR_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, FR_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, FR_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR0r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR1r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR2r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR3r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR3r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR3r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR4r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR4r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR4r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR5r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR5r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR5r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR6r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR6r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR6r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR7r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR7r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR7r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR8r(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR8r(unit, rv) \
	soc_reg32_set(unit, FR_ERROR8r, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR3_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR3_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR4_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR4_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR4_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR4_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR5_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR5_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR5_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR5_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR6_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR6_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR6_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR6_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR7_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR7_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR7_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR7_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_ERROR8_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_ERROR8_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_ERROR8_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_ERROR8_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_FLOW_CTL_GLOBALr(unit, rvp) \
	soc_reg32_get(unit, FR_FLOW_CTL_GLOBALr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FLOW_CTL_GLOBALr(unit, rv) \
	soc_reg32_set(unit, FR_FLOW_CTL_GLOBALr, REG_PORT_ANY, 0, rv)

#define READ_FR_FLOW_CTL_GLOBAL_CNTr(unit, rvp) \
	soc_reg32_get(unit, FR_FLOW_CTL_GLOBAL_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FLOW_CTL_GLOBAL_CNTr(unit, rv) \
	soc_reg32_set(unit, FR_FLOW_CTL_GLOBAL_CNTr, REG_PORT_ANY, 0, rv)

#define READ_FR_FLOW_CTL_UNICASTr(unit, rvp) \
	soc_reg32_get(unit, FR_FLOW_CTL_UNICASTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FLOW_CTL_UNICASTr(unit, rv) \
	soc_reg32_set(unit, FR_FLOW_CTL_UNICASTr, REG_PORT_ANY, 0, rv)

#define READ_FR_FLOW_CTL_UNICAST_CNTr(unit, rvp) \
	soc_reg32_get(unit, FR_FLOW_CTL_UNICAST_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FLOW_CTL_UNICAST_CNTr(unit, rv) \
	soc_reg32_set(unit, FR_FLOW_CTL_UNICAST_CNTr, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG5r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG5r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG5r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG6r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG6r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG6r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG7r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG7r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG7r, REG_PORT_ANY, 0, rv)

#define READ_FR_FULL_STATUS_DEBUG8r(unit, rvp) \
	soc_reg32_get(unit, FR_FULL_STATUS_DEBUG8r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_FULL_STATUS_DEBUG8r(unit, rv) \
	soc_reg32_set(unit, FR_FULL_STATUS_DEBUG8r, REG_PORT_ANY, 0, rv)

#define READ_FR_MATRIX_OVERFLOW_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, FR_MATRIX_OVERFLOW_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_MATRIX_OVERFLOW_STATUS0r(unit, rv) \
	soc_reg32_set(unit, FR_MATRIX_OVERFLOW_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_FR_MATRIX_OVERFLOW_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, FR_MATRIX_OVERFLOW_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_MATRIX_OVERFLOW_STATUS1r(unit, rv) \
	soc_reg32_set(unit, FR_MATRIX_OVERFLOW_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_FR_PARTIAL_PKT_CNT_Ar(unit, rvp) \
	soc_reg32_get(unit, FR_PARTIAL_PKT_CNT_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_PARTIAL_PKT_CNT_Ar(unit, rv) \
	soc_reg32_set(unit, FR_PARTIAL_PKT_CNT_Ar, REG_PORT_ANY, 0, rv)

#define READ_FR_PARTIAL_PKT_CNT_Br(unit, rvp) \
	soc_reg32_get(unit, FR_PARTIAL_PKT_CNT_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_PARTIAL_PKT_CNT_Br(unit, rv) \
	soc_reg32_set(unit, FR_PARTIAL_PKT_CNT_Br, REG_PORT_ANY, 0, rv)

#define READ_FR_PKT_CNT_Ar(unit, rvp) \
	soc_reg32_get(unit, FR_PKT_CNT_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_PKT_CNT_Ar(unit, rv) \
	soc_reg32_set(unit, FR_PKT_CNT_Ar, REG_PORT_ANY, 0, rv)

#define READ_FR_PKT_CNT_Br(unit, rvp) \
	soc_reg32_get(unit, FR_PKT_CNT_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_PKT_CNT_Br(unit, rv) \
	soc_reg32_set(unit, FR_PKT_CNT_Br, REG_PORT_ANY, 0, rv)

#define READ_FR_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, FR_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, FR_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC0_LINK_EN_REMAP0r(unit, rvp) \
	soc_reg32_get(unit, FR_SC0_LINK_EN_REMAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC0_LINK_EN_REMAP0r(unit, rv) \
	soc_reg32_set(unit, FR_SC0_LINK_EN_REMAP0r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC0_LINK_EN_REMAP1r(unit, rvp) \
	soc_reg32_get(unit, FR_SC0_LINK_EN_REMAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC0_LINK_EN_REMAP1r(unit, rv) \
	soc_reg32_set(unit, FR_SC0_LINK_EN_REMAP1r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC0_LINK_EN_REMAP2r(unit, rvp) \
	soc_reg32_get(unit, FR_SC0_LINK_EN_REMAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC0_LINK_EN_REMAP2r(unit, rv) \
	soc_reg32_set(unit, FR_SC0_LINK_EN_REMAP2r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC0_LINK_EN_REMAP3r(unit, rvp) \
	soc_reg32_get(unit, FR_SC0_LINK_EN_REMAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC0_LINK_EN_REMAP3r(unit, rv) \
	soc_reg32_set(unit, FR_SC0_LINK_EN_REMAP3r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC1_LINK_EN_REMAP0r(unit, rvp) \
	soc_reg32_get(unit, FR_SC1_LINK_EN_REMAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC1_LINK_EN_REMAP0r(unit, rv) \
	soc_reg32_set(unit, FR_SC1_LINK_EN_REMAP0r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC1_LINK_EN_REMAP1r(unit, rvp) \
	soc_reg32_get(unit, FR_SC1_LINK_EN_REMAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC1_LINK_EN_REMAP1r(unit, rv) \
	soc_reg32_set(unit, FR_SC1_LINK_EN_REMAP1r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC1_LINK_EN_REMAP2r(unit, rvp) \
	soc_reg32_get(unit, FR_SC1_LINK_EN_REMAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC1_LINK_EN_REMAP2r(unit, rv) \
	soc_reg32_set(unit, FR_SC1_LINK_EN_REMAP2r, REG_PORT_ANY, 0, rv)

#define READ_FR_SC1_LINK_EN_REMAP3r(unit, rvp) \
	soc_reg32_get(unit, FR_SC1_LINK_EN_REMAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SC1_LINK_EN_REMAP3r(unit, rv) \
	soc_reg32_set(unit, FR_SC1_LINK_EN_REMAP3r, REG_PORT_ANY, 0, rv)

#define READ_FR_SF_BUFFER_WATER_MARKr(unit, rvp) \
	soc_reg32_get(unit, FR_SF_BUFFER_WATER_MARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SF_BUFFER_WATER_MARKr(unit, rv) \
	soc_reg32_set(unit, FR_SF_BUFFER_WATER_MARKr, REG_PORT_ANY, 0, rv)

#define READ_FR_SKEW_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, FR_SKEW_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SKEW_STATUS0r(unit, rv) \
	soc_reg32_set(unit, FR_SKEW_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_FR_SKEW_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, FR_SKEW_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_SKEW_STATUS1r(unit, rv) \
	soc_reg32_set(unit, FR_SKEW_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_FR_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, FR_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_STATUS0r(unit, rv) \
	soc_reg32_set(unit, FR_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_FR_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, FR_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_STATUS1r(unit, rv) \
	soc_reg32_set(unit, FR_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_FR_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, FR_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_STATUS2r(unit, rv) \
	soc_reg32_set(unit, FR_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_FR_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, FR_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_STATUS3r(unit, rv) \
	soc_reg32_set(unit, FR_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_CAPT_3r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_CAPT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_CAPT_3r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_CAPT_3r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_FR_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, FR_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, FR_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_FR_TS_TEST_CNT_Ar(unit, rvp) \
	soc_reg32_get(unit, FR_TS_TEST_CNT_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TS_TEST_CNT_Ar(unit, rv) \
	soc_reg32_set(unit, FR_TS_TEST_CNT_Ar, REG_PORT_ANY, 0, rv)

#define READ_FR_TS_TEST_CNT_Br(unit, rvp) \
	soc_reg32_get(unit, FR_TS_TEST_CNT_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_FR_TS_TEST_CNT_Br(unit, rv) \
	soc_reg32_set(unit, FR_TS_TEST_CNT_Br, REG_PORT_ANY, 0, rv)

#define READ_FUSE_REGS_FP_TCAM0r(unit, rvp) \
	soc_reg32_get(unit, FUSE_REGS_FP_TCAM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FUSE_REGS_FP_TCAM0r(unit, rv) \
	soc_reg32_set(unit, FUSE_REGS_FP_TCAM0r, REG_PORT_ANY, 0, rv)

#define READ_FUSE_REGS_ING_L3_NEXT_HOP_0r(unit, rvp) \
	soc_reg32_get(unit, FUSE_REGS_ING_L3_NEXT_HOP_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FUSE_REGS_ING_L3_NEXT_HOP_0r(unit, rv) \
	soc_reg32_set(unit, FUSE_REGS_ING_L3_NEXT_HOP_0r, REG_PORT_ANY, 0, rv)

#define READ_FUSE_REGS_L2_ENTRY_0r(unit, rvp) \
	soc_reg32_get(unit, FUSE_REGS_L2_ENTRY_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FUSE_REGS_L2_ENTRY_0r(unit, rv) \
	soc_reg32_set(unit, FUSE_REGS_L2_ENTRY_0r, REG_PORT_ANY, 0, rv)

#define READ_FUSE_REGS_L2_ENTRY_1r(unit, rvp) \
	soc_reg32_get(unit, FUSE_REGS_L2_ENTRY_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_FUSE_REGS_L2_ENTRY_1r(unit, rv) \
	soc_reg32_set(unit, FUSE_REGS_L2_ENTRY_1r, REG_PORT_ANY, 0, rv)

#define READ_FUSE_REGS_VLAN_MAC_0r(unit, rvp) \
	soc_reg32_get(unit, FUSE_REGS_VLAN_MAC_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_FUSE_REGS_VLAN_MAC_0r(unit, rv) \
	soc_reg32_set(unit, FUSE_REGS_VLAN_MAC_0r, REG_PORT_ANY, 0, rv)

#define READ_GCPOLr(unit, rvp) \
	soc_reg32_get(unit, GCPOLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GCPOLr(unit, rv) \
	soc_reg32_set(unit, GCPOLr, REG_PORT_ANY, 0, rv)

#define READ_GCTRLr(unit, rvp) \
	soc_reg32_get(unit, GCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GCTRLr(unit, rv) \
	soc_reg32_set(unit, GCTRLr, REG_PORT_ANY, 0, rv)

#define READ_GE0_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE0_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE0_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE0_EEE_CONFIGr, port, 0, rv)

#define READ_GE0_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE0_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE0_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE0_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE0_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE0_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE0_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE0_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE0_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE0_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE0_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE0_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE0_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE0_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE0_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE0_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE10_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE10_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE10_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE10_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE10_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE10_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE10_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE10_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE10_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE10_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE10_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE10_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE11_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE11_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE11_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE11_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE11_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE11_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE11_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE11_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE11_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE11_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE11_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE11_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE1_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE1_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE1_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE1_EEE_CONFIGr, port, 0, rv)

#define READ_GE1_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE1_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE1_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE1_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE1_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE1_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE1_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE1_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE1_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE1_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE1_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE1_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE1_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE1_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE1_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE1_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE2_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE2_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE2_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE2_EEE_CONFIGr, port, 0, rv)

#define READ_GE2_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE2_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE2_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE2_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE2_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE2_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE2_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE2_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE2_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE2_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE2_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE2_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE2_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE2_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE2_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE2_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE3_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE3_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE3_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE3_EEE_CONFIGr, port, 0, rv)

#define READ_GE3_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE3_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE3_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE3_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE3_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE3_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE3_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE3_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE3_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE3_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE3_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE3_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE3_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE3_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE3_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE3_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE4_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE4_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE4_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE4_EEE_CONFIGr, port, 0, rv)

#define READ_GE4_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE4_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE4_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE4_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE4_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE4_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE4_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE4_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE4_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE4_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE4_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE4_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE4_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE4_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE4_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE4_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE5_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE5_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE5_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE5_EEE_CONFIGr, port, 0, rv)

#define READ_GE5_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE5_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE5_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE5_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE5_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE5_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE5_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE5_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE5_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE5_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE5_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE5_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE5_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE5_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE5_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE5_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE6_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE6_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE6_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE6_EEE_CONFIGr, port, 0, rv)

#define READ_GE6_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE6_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE6_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE6_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE6_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE6_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE6_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE6_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE6_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE6_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE6_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE6_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE6_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE6_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE6_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE6_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE7_EEE_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE7_EEE_CONFIGr, port, 0, rvp)
#define WRITE_GE7_EEE_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE7_EEE_CONFIGr, port, 0, rv)

#define READ_GE7_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE7_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE7_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE7_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE7_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE7_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE7_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE7_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE7_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE7_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE7_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE7_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE7_S3MII_SPEED_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, GE7_S3MII_SPEED_DEBUGr, port, 0, rvp)
#define WRITE_GE7_S3MII_SPEED_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, GE7_S3MII_SPEED_DEBUGr, port, 0, rv)

#define READ_GE8_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE8_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE8_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE8_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE8_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE8_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE8_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE8_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE8_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE8_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE8_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE8_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE9_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE9_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE9_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE9_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE9_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE9_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE9_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE9_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE9_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE9_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE9_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE9_GBOD_OVRFLWr, port, 0, rv)

#define READ_GEGR_ENABLEr(unit, port, rvp) \
	soc_reg_get(unit, GEGR_ENABLEr, port, 0, rvp)
#define WRITE_GEGR_ENABLEr(unit, port, rv) \
	soc_reg_set(unit, GEGR_ENABLEr, port, 0, rv)

#define READ_GE_EGR_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, GE_EGR_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_GE_EGR_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg32_set(unit, GE_EGR_PKT_DROP_CTLr, port, 0, rv)

#define READ_GE_GBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE_GBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_GE_GBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE_GBODE_CELL_CNTr, port, 0, rv)

#define READ_GE_GBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GE_GBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_GE_GBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GE_GBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_GE_GBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, GE_GBOD_OVRFLWr, port, 0, rvp)
#define WRITE_GE_GBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, GE_GBOD_OVRFLWr, port, 0, rv)

#define READ_GE_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GE_PORT_CONFIGr, port, 0, rvp)
#define WRITE_GE_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GE_PORT_CONFIGr, port, 0, rv)

#define READ_GGI_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_GGI_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, GGI_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_GGI_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, GGI_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_GGP_NPRI_HI_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_NPRI_HI_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_NPRI_HI_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_NPRI_HI_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GGP_NPRI_LO_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_NPRI_LO_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_NPRI_LO_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_NPRI_LO_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GGP_PRI_HI_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_PRI_HI_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_PRI_HI_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_PRI_HI_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GGP_PRI_LO_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_PRI_LO_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_PRI_LO_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_PRI_LO_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GGP_RANK_HI_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_RANK_HI_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_RANK_HI_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_RANK_HI_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GGP_RANK_LO_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, GGP_RANK_LO_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GGP_RANK_LO_DEBUGr(unit, rv) \
	soc_reg32_set(unit, GGP_RANK_LO_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_GG_CI_BP_BSAr(unit, rvp) \
	soc_reg32_get(unit, GG_CI_BP_BSAr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_CI_BP_BSAr(unit, rv) \
	soc_reg32_set(unit, GG_CI_BP_BSAr, REG_PORT_ANY, 0, rv)

#define READ_GG_CI_BP_BSBr(unit, rvp) \
	soc_reg32_get(unit, GG_CI_BP_BSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_CI_BP_BSBr(unit, rv) \
	soc_reg32_set(unit, GG_CI_BP_BSBr, REG_PORT_ANY, 0, rv)

#define READ_GG_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, GG_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, GG_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_GG_EF_TYPE_DECODEr(unit, rvp) \
	soc_reg32_get(unit, GG_EF_TYPE_DECODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_EF_TYPE_DECODEr(unit, rv) \
	soc_reg32_set(unit, GG_EF_TYPE_DECODEr, REG_PORT_ANY, 0, rv)

#define READ_GG_LOCAL_BSr(unit, rvp) \
	soc_reg32_get(unit, GG_LOCAL_BSr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_LOCAL_BSr(unit, rv) \
	soc_reg32_set(unit, GG_LOCAL_BSr, REG_PORT_ANY, 0, rv)

#define READ_GG_QM_BP_BSAr(unit, rvp) \
	soc_reg32_get(unit, GG_QM_BP_BSAr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_QM_BP_BSAr(unit, rv) \
	soc_reg32_set(unit, GG_QM_BP_BSAr, REG_PORT_ANY, 0, rv)

#define READ_GG_QM_BP_BSBr(unit, rvp) \
	soc_reg32_get(unit, GG_QM_BP_BSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_GG_QM_BP_BSBr(unit, rv) \
	soc_reg32_set(unit, GG_QM_BP_BSBr, REG_PORT_ANY, 0, rv)

#define READ_GHOLD0r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD0r, port, 0, rvp)
#define WRITE_GHOLD0r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD0r, port, 0, rv)

#define READ_GHOLD1r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD1r, port, 0, rvp)
#define WRITE_GHOLD1r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD1r, port, 0, rv)

#define READ_GHOLD2r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD2r, port, 0, rvp)
#define WRITE_GHOLD2r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD2r, port, 0, rv)

#define READ_GHOLD3r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD3r, port, 0, rvp)
#define WRITE_GHOLD3r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD3r, port, 0, rv)

#define READ_GHOLD4r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD4r, port, 0, rvp)
#define WRITE_GHOLD4r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD4r, port, 0, rv)

#define READ_GHOLD5r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD5r, port, 0, rvp)
#define WRITE_GHOLD5r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD5r, port, 0, rv)

#define READ_GHOLD6r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD6r, port, 0, rvp)
#define WRITE_GHOLD6r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD6r, port, 0, rv)

#define READ_GHOLD7r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD7r, port, 0, rvp)
#define WRITE_GHOLD7r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD7r, port, 0, rv)

#define READ_GHOLD8r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD8r, port, 0, rvp)
#define WRITE_GHOLD8r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD8r, port, 0, rv)

#define READ_GHOLD9r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD9r, port, 0, rvp)
#define WRITE_GHOLD9r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD9r, port, 0, rv)

#define READ_GHOLD10r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD10r, port, 0, rvp)
#define WRITE_GHOLD10r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD10r, port, 0, rv)

#define READ_GHOLD11r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD11r, port, 0, rvp)
#define WRITE_GHOLD11r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD11r, port, 0, rv)

#define READ_GHOLD12r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD12r, port, 0, rvp)
#define WRITE_GHOLD12r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD12r, port, 0, rv)

#define READ_GHOLD13r(unit, port, rvp) \
	soc_reg32_get(unit, GHOLD13r, port, 0, rvp)
#define WRITE_GHOLD13r(unit, port, rv) \
	soc_reg32_set(unit, GHOLD13r, port, 0, rv)

#define READ_GIMBPr(unit, port, rvp) \
	soc_reg32_get(unit, GIMBPr, port, 0, rvp)
#define WRITE_GIMBPr(unit, port, rv) \
	soc_reg32_set(unit, GIMBPr, port, 0, rv)

#define READ_GIMRPr(unit, port, rvp) \
	soc_reg32_get(unit, GIMRPr, port, 0, rvp)
#define WRITE_GIMRPr(unit, port, rv) \
	soc_reg32_set(unit, GIMRPr, port, 0, rv)

#define READ_GINTEr(unit, rvp) \
	soc_reg32_get(unit, GINTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_GINTEr(unit, rv) \
	soc_reg32_set(unit, GINTEr, REG_PORT_ANY, 0, rv)

#define READ_GINTSr(unit, rvp) \
	soc_reg32_get(unit, GINTSr, REG_PORT_ANY, 0, rvp)
#define WRITE_GINTSr(unit, rv) \
	soc_reg32_set(unit, GINTSr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_HDRM_COUNTr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_HDRM_COUNTr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_HDRM_LIMITr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_HDRM_LIMITr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_MPLS_RANGE_1_LOWERr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_MPLS_RANGE_1_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_MPLS_RANGE_1_LOWERr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_MPLS_RANGE_1_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_MPLS_RANGE_1_UPPERr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_MPLS_RANGE_1_UPPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_MPLS_RANGE_1_UPPERr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_MPLS_RANGE_1_UPPERr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_MPLS_RANGE_2_LOWERr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_MPLS_RANGE_2_LOWERr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_MPLS_RANGE_2_LOWERr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_MPLS_RANGE_2_LOWERr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_MPLS_RANGE_2_UPPERr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_MPLS_RANGE_2_UPPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_MPLS_RANGE_2_UPPERr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_MPLS_RANGE_2_UPPERr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_SHARED_FILL_STATE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_SHARED_FILL_STATE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_SHARED_FILL_STATE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_SHARED_FILL_STATE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_SP_WRED_AVG_QSIZEr(unit, idx, rvp) \
	soc_reg32_get(unit, GLOBAL_SP_WRED_AVG_QSIZEr, REG_PORT_ANY, idx, rvp)
#define WRITE_GLOBAL_SP_WRED_AVG_QSIZEr(unit, idx, rv) \
	soc_reg32_set(unit, GLOBAL_SP_WRED_AVG_QSIZEr, REG_PORT_ANY, idx, rv)

#define READ_GLOBAL_SP_WRED_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, GLOBAL_SP_WRED_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_GLOBAL_SP_WRED_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, GLOBAL_SP_WRED_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_GLOBAL_WREDAVGQSIZE_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDAVGQSIZE_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDAVGQSIZE_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDAVGQSIZE_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDAVGQSIZE_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDAVGQSIZE_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDAVGQSIZE_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDAVGQSIZE_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDCONFIG_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDCONFIG_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDCONFIG_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDCONFIG_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDCONFIG_ECCPr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDCONFIG_ECCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDCONFIG_ECCPr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDCONFIG_ECCPr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDCONFIG_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDCONFIG_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDCONFIG_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDCONFIG_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_END_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_END_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_END_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_END_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_NONTCP_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_NONTCP_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_NONTCP_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_NONTCP_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_NONTCP_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_NONTCP_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_NONTCP_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_NONTCP_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_PRI0_END_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_PRI0_END_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_PRI0_END_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_PRI0_END_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_PRI0_START_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_PRI0_START_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_PRI0_START_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_PRI0_START_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_RED_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_RED_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_RED_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_RED_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_RED_END_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_RED_END_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_RED_END_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_RED_END_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_RED_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_RED_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_RED_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_RED_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_RED_START_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_RED_START_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_RED_START_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_RED_START_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_START_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_START_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_START_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_START_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_YELLOW_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_YELLOW_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_YELLOW_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_YELLOW_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_YELLOW_END_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_YELLOW_END_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_YELLOW_END_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_YELLOW_END_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_YELLOW_PACKETr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_YELLOW_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_YELLOW_PACKETr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_YELLOW_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WREDPARAM_YELLOW_START_CELLr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WREDPARAM_YELLOW_START_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WREDPARAM_YELLOW_START_CELLr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WREDPARAM_YELLOW_START_CELLr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_BUFFEREr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_BUFFEREr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_BUFFEREr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_BUFFEREr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_BUFFERIr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_BUFFERIr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_BUFFERIr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_BUFFERIr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_AVG_QSIZE_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_AVG_QSIZE_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_AVG_QSIZE_QENTRYr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_AVG_QSIZE_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_CONFIG_BUFFEREr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_CONFIG_BUFFEREr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_CONFIG_BUFFEREr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_CONFIG_BUFFEREr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_CONFIG_BUFFERIr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_CONFIG_BUFFERIr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_CONFIG_BUFFERIr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_CONFIG_BUFFERIr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_CONFIG_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_CONFIG_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_CONFIG_QENTRYr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_CONFIG_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_DROP_THD_TCP_BUFFEREr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_DROP_THD_TCP_BUFFEREr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_DROP_THD_TCP_BUFFERIr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_DROP_THD_TCP_BUFFERIr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_THD_0_ECCPr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_THD_0_ECCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_THD_0_ECCPr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_THD_0_ECCPr, REG_PORT_ANY, 0, rv)

#define READ_GLOBAL_WRED_THD_1_ECCPr(unit, rvp) \
	soc_reg32_get(unit, GLOBAL_WRED_THD_1_ECCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_GLOBAL_WRED_THD_1_ECCPr(unit, rv) \
	soc_reg32_set(unit, GLOBAL_WRED_THD_1_ECCPr, REG_PORT_ANY, 0, rv)

#define READ_GMACC0r(unit, port, rvp) \
	soc_reg_get(unit, GMACC0r, port, 0, rvp)
#define WRITE_GMACC0r(unit, port, rv) \
	soc_reg_set(unit, GMACC0r, port, 0, rv)

#define READ_GMACC1r(unit, port, rvp) \
	soc_reg_get(unit, GMACC1r, port, 0, rvp)
#define WRITE_GMACC1r(unit, port, rv) \
	soc_reg_set(unit, GMACC1r, port, 0, rv)

#define READ_GMACC2r(unit, port, rvp) \
	soc_reg_get(unit, GMACC2r, port, 0, rvp)
#define WRITE_GMACC2r(unit, port, rv) \
	soc_reg_set(unit, GMACC2r, port, 0, rv)

#define READ_GMHIGHBANKr(unit, rvp) \
	soc_reg32_get(unit, GMHIGHBANKr, REG_PORT_ANY, 0, rvp)
#define WRITE_GMHIGHBANKr(unit, rv) \
	soc_reg32_set(unit, GMHIGHBANKr, REG_PORT_ANY, 0, rv)

#define READ_GMLOWBANKr(unit, rvp) \
	soc_reg32_get(unit, GMLOWBANKr, REG_PORT_ANY, 0, rvp)
#define WRITE_GMLOWBANKr(unit, rv) \
	soc_reg32_set(unit, GMLOWBANKr, REG_PORT_ANY, 0, rv)

#define READ_GMMEMWARMUPr(unit, rvp) \
	soc_reg32_get(unit, GMMEMWARMUPr, REG_PORT_ANY, 0, rvp)
#define WRITE_GMMEMWARMUPr(unit, rv) \
	soc_reg32_set(unit, GMMEMWARMUPr, REG_PORT_ANY, 0, rv)

#define READ_GPCSCr(unit, port, rvp) \
	soc_reg_get(unit, GPCSCr, port, 0, rvp)
#define WRITE_GPCSCr(unit, port, rv) \
	soc_reg_set(unit, GPCSCr, port, 0, rv)

#define READ_GPC_BPDU0_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU0_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU0_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU0_HIr, port, 0, rv)

#define READ_GPC_BPDU0_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU0_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU0_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU0_LOr, port, 0, rv)

#define READ_GPC_BPDU1_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU1_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU1_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU1_HIr, port, 0, rv)

#define READ_GPC_BPDU1_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU1_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU1_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU1_LOr, port, 0, rv)

#define READ_GPC_BPDU2_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU2_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU2_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU2_HIr, port, 0, rv)

#define READ_GPC_BPDU2_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU2_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU2_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU2_LOr, port, 0, rv)

#define READ_GPC_BPDU3_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU3_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU3_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU3_HIr, port, 0, rv)

#define READ_GPC_BPDU3_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU3_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU3_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU3_LOr, port, 0, rv)

#define READ_GPC_BPDU4_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU4_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU4_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU4_HIr, port, 0, rv)

#define READ_GPC_BPDU4_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU4_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU4_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU4_LOr, port, 0, rv)

#define READ_GPC_BPDU5_HIr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU5_HIr, port, 0, rvp)
#define WRITE_GPC_BPDU5_HIr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU5_HIr, port, 0, rv)

#define READ_GPC_BPDU5_LOr(unit, port, rvp) \
	soc_reg32_get(unit, GPC_BPDU5_LOr, port, 0, rvp)
#define WRITE_GPC_BPDU5_LOr(unit, port, rv) \
	soc_reg32_set(unit, GPC_BPDU5_LOr, port, 0, rv)

#define READ_GPC_EGR_DBGr(unit, port, rvp) \
	soc_reg_get(unit, GPC_EGR_DBGr, port, 0, rvp)
#define WRITE_GPC_EGR_DBGr(unit, port, rv) \
	soc_reg_set(unit, GPC_EGR_DBGr, port, 0, rv)

#define READ_GPC_EGR_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg_get(unit, GPC_EGR_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_GPC_EGR_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg_set(unit, GPC_EGR_PKT_DROP_CTLr, port, 0, rv)

#define READ_GPC_EGR_SNGL_OUTr(unit, port, rvp) \
	soc_reg_get(unit, GPC_EGR_SNGL_OUTr, port, 0, rvp)
#define WRITE_GPC_EGR_SNGL_OUTr(unit, port, rv) \
	soc_reg_set(unit, GPC_EGR_SNGL_OUTr, port, 0, rv)

#define READ_GPC_EGR_SNGL_PKTr(unit, port, rvp) \
	soc_reg_get(unit, GPC_EGR_SNGL_PKTr, port, 0, rvp)
#define WRITE_GPC_EGR_SNGL_PKTr(unit, port, rv) \
	soc_reg_set(unit, GPC_EGR_SNGL_PKTr, port, 0, rv)

#define READ_GPC_FFP_CONFIGr(unit, port, rvp) \
	soc_reg_get(unit, GPC_FFP_CONFIGr, port, 0, rvp)
#define WRITE_GPC_FFP_CONFIGr(unit, port, rv) \
	soc_reg_set(unit, GPC_FFP_CONFIGr, port, 0, rv)

#define READ_GPC_INGRESS_DEBUGr(unit, port, rvp) \
	soc_reg_get(unit, GPC_INGRESS_DEBUGr, port, 0, rvp)
#define WRITE_GPC_INGRESS_DEBUGr(unit, port, rv) \
	soc_reg_set(unit, GPC_INGRESS_DEBUGr, port, 0, rv)

#define READ_GPC_IO_CONFIGr(unit, port, rvp) \
	soc_reg_get(unit, GPC_IO_CONFIGr, port, 0, rvp)
#define WRITE_GPC_IO_CONFIGr(unit, port, rv) \
	soc_reg_set(unit, GPC_IO_CONFIGr, port, 0, rv)

#define READ_GPC_VLAN_FWD_STATEr(unit, port, rvp) \
	soc_reg_get(unit, GPC_VLAN_FWD_STATEr, port, 0, rvp)
#define WRITE_GPC_VLAN_FWD_STATEr(unit, port, rv) \
	soc_reg_set(unit, GPC_VLAN_FWD_STATEr, port, 0, rv)

#define READ_GPDISCr(unit, port, rvp) \
	soc_reg32_get(unit, GPDISCr, port, 0, rvp)
#define WRITE_GPDISCr(unit, port, rv) \
	soc_reg32_set(unit, GPDISCr, port, 0, rv)

#define READ_GPORT_CNTMAXSIZEr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_CNTMAXSIZEr, port, 0, rvp)
#define WRITE_GPORT_CNTMAXSIZEr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_CNTMAXSIZEr, port, 0, rv)

#define READ_GPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_CONFIGr, port, 0, rvp)
#define WRITE_GPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_CONFIGr, port, 0, rv)

#define READ_GPORT_DROP_ON_WRONG_SOP_S0_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_DROP_ON_WRONG_SOP_S0_CNTr, port, 0, rvp)
#define WRITE_GPORT_DROP_ON_WRONG_SOP_S0_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_DROP_ON_WRONG_SOP_S0_CNTr, port, 0, rv)

#define READ_GPORT_DROP_ON_WRONG_SOP_S1_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_DROP_ON_WRONG_SOP_S1_CNTr, port, 0, rvp)
#define WRITE_GPORT_DROP_ON_WRONG_SOP_S1_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_DROP_ON_WRONG_SOP_S1_CNTr, port, 0, rv)

#define READ_GPORT_DROP_ON_WRONG_SOP_S3_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_DROP_ON_WRONG_SOP_S3_CNTr, port, 0, rvp)
#define WRITE_GPORT_DROP_ON_WRONG_SOP_S3_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_DROP_ON_WRONG_SOP_S3_CNTr, port, 0, rv)

#define READ_GPORT_DROP_ON_WRONG_SOP_S4_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_DROP_ON_WRONG_SOP_S4_CNTr, port, 0, rvp)
#define WRITE_GPORT_DROP_ON_WRONG_SOP_S4_CNTr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_DROP_ON_WRONG_SOP_S4_CNTr, port, 0, rv)

#define READ_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_GPORT_EXTRA_SERDES_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_EXTRA_SERDES_CTLr, port, 0, rvp)
#define WRITE_GPORT_EXTRA_SERDES_CTLr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_EXTRA_SERDES_CTLr, port, 0, rv)

#define READ_GPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_GPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rv)

#define READ_GPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_GPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rv)

#define READ_GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_GPORT_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_INTR_ENABLEr, port, 0, rvp)
#define WRITE_GPORT_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_INTR_ENABLEr, port, 0, rv)

#define READ_GPORT_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_INTR_STATUSr, port, 0, rvp)
#define WRITE_GPORT_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_INTR_STATUSr, port, 0, rv)

#define READ_GPORT_MAC_CRS_SELr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_MAC_CRS_SELr, port, 0, rvp)
#define WRITE_GPORT_MAC_CRS_SELr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_MAC_CRS_SELr, port, 0, rv)

#define READ_GPORT_MODE_REGr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_MODE_REGr, port, 0, rvp)
#define WRITE_GPORT_MODE_REGr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_MODE_REGr, port, 0, rv)

#define READ_GPORT_PARITY_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_PARITY_CONTROLr, port, 0, rvp)
#define WRITE_GPORT_PARITY_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_PARITY_CONTROLr, port, 0, rv)

#define READ_GPORT_RSV_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_RSV_MASKr, port, 0, rvp)
#define WRITE_GPORT_RSV_MASKr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_RSV_MASKr, port, 0, rv)

#define READ_GPORT_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_RX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define WRITE_GPORT_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_RX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define READ_GPORT_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_RX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define WRITE_GPORT_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_RX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define READ_GPORT_SERDES_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SERDES_CTLr, port, 0, rvp)
#define WRITE_GPORT_SERDES_CTLr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SERDES_CTLr, port, 0, rv)

#define READ_GPORT_SGNDET_EARLYCRSr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SGNDET_EARLYCRSr, port, 0, rvp)
#define WRITE_GPORT_SGNDET_EARLYCRSr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SGNDET_EARLYCRSr, port, 0, rv)

#define READ_GPORT_SGN_DET_SELr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SGN_DET_SELr, port, 0, rvp)
#define WRITE_GPORT_SGN_DET_SELr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SGN_DET_SELr, port, 0, rv)

#define READ_GPORT_SOP_S0r(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SOP_S0r, port, 0, rvp)
#define WRITE_GPORT_SOP_S0r(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SOP_S0r, port, 0, rv)

#define READ_GPORT_SOP_S1r(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SOP_S1r, port, 0, rvp)
#define WRITE_GPORT_SOP_S1r(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SOP_S1r, port, 0, rv)

#define READ_GPORT_SOP_S3r(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SOP_S3r, port, 0, rvp)
#define WRITE_GPORT_SOP_S3r(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SOP_S3r, port, 0, rv)

#define READ_GPORT_SOP_S4r(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_SOP_S4r, port, 0, rvp)
#define WRITE_GPORT_SOP_S4r(unit, port, rv) \
	soc_reg32_set(unit, GPORT_SOP_S4r, port, 0, rv)

#define READ_GPORT_STAT_UPDATE_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_STAT_UPDATE_MASKr, port, 0, rvp)
#define WRITE_GPORT_STAT_UPDATE_MASKr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_STAT_UPDATE_MASKr, port, 0, rv)

#define READ_GPORT_TPIDr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_TPIDr, port, 0, rvp)
#define WRITE_GPORT_TPIDr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_TPIDr, port, 0, rv)

#define READ_GPORT_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_TX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define WRITE_GPORT_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_TX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define READ_GPORT_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_TX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define WRITE_GPORT_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_TX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define READ_GPORT_UMAC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, GPORT_UMAC_CONTROLr, port, 0, rvp)
#define WRITE_GPORT_UMAC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, GPORT_UMAC_CONTROLr, port, 0, rv)

#define READ_GR64r(unit, port, rvp) \
	soc_reg32_get(unit, GR64r, port, 0, rvp)
#define WRITE_GR64r(unit, port, rv) \
	soc_reg32_set(unit, GR64r, port, 0, rv)

#define READ_GR127r(unit, port, rvp) \
	soc_reg32_get(unit, GR127r, port, 0, rvp)
#define WRITE_GR127r(unit, port, rv) \
	soc_reg32_set(unit, GR127r, port, 0, rv)

#define READ_GR255r(unit, port, rvp) \
	soc_reg32_get(unit, GR255r, port, 0, rvp)
#define WRITE_GR255r(unit, port, rv) \
	soc_reg32_set(unit, GR255r, port, 0, rv)

#define READ_GR511r(unit, port, rvp) \
	soc_reg32_get(unit, GR511r, port, 0, rvp)
#define WRITE_GR511r(unit, port, rv) \
	soc_reg32_set(unit, GR511r, port, 0, rv)

#define READ_GR1023r(unit, port, rvp) \
	soc_reg32_get(unit, GR1023r, port, 0, rvp)
#define WRITE_GR1023r(unit, port, rv) \
	soc_reg32_set(unit, GR1023r, port, 0, rv)

#define READ_GR1518r(unit, port, rvp) \
	soc_reg32_get(unit, GR1518r, port, 0, rvp)
#define WRITE_GR1518r(unit, port, rv) \
	soc_reg32_set(unit, GR1518r, port, 0, rv)

#define READ_GR2047r(unit, port, rvp) \
	soc_reg32_get(unit, GR2047r, port, 0, rvp)
#define WRITE_GR2047r(unit, port, rv) \
	soc_reg32_set(unit, GR2047r, port, 0, rv)

#define READ_GR4095r(unit, port, rvp) \
	soc_reg32_get(unit, GR4095r, port, 0, rvp)
#define WRITE_GR4095r(unit, port, rv) \
	soc_reg32_set(unit, GR4095r, port, 0, rv)

#define READ_GR9216r(unit, port, rvp) \
	soc_reg32_get(unit, GR9216r, port, 0, rvp)
#define WRITE_GR9216r(unit, port, rv) \
	soc_reg32_set(unit, GR9216r, port, 0, rv)

#define READ_GR16383r(unit, port, rvp) \
	soc_reg32_get(unit, GR16383r, port, 0, rvp)
#define WRITE_GR16383r(unit, port, rv) \
	soc_reg32_set(unit, GR16383r, port, 0, rv)

#define READ_GRALNr(unit, port, rvp) \
	soc_reg32_get(unit, GRALNr, port, 0, rvp)
#define WRITE_GRALNr(unit, port, rv) \
	soc_reg32_set(unit, GRALNr, port, 0, rv)

#define READ_GRBCAr(unit, port, rvp) \
	soc_reg32_get(unit, GRBCAr, port, 0, rvp)
#define WRITE_GRBCAr(unit, port, rv) \
	soc_reg32_set(unit, GRBCAr, port, 0, rv)

#define READ_GRBYTr(unit, port, rvp) \
	soc_reg32_get(unit, GRBYTr, port, 0, rvp)
#define WRITE_GRBYTr(unit, port, rv) \
	soc_reg32_set(unit, GRBYTr, port, 0, rv)

#define READ_GRCDEr(unit, port, rvp) \
	soc_reg32_get(unit, GRCDEr, port, 0, rvp)
#define WRITE_GRCDEr(unit, port, rv) \
	soc_reg32_set(unit, GRCDEr, port, 0, rv)

#define READ_GRDISCr(unit, port, rvp) \
	soc_reg32_get(unit, GRDISCr, port, 0, rvp)
#define WRITE_GRDISCr(unit, port, rv) \
	soc_reg32_set(unit, GRDISCr, port, 0, rv)

#define READ_GRDROPr(unit, port, rvp) \
	soc_reg32_get(unit, GRDROPr, port, 0, rvp)
#define WRITE_GRDROPr(unit, port, rv) \
	soc_reg32_set(unit, GRDROPr, port, 0, rv)

#define READ_GRFCRr(unit, port, rvp) \
	soc_reg32_get(unit, GRFCRr, port, 0, rvp)
#define WRITE_GRFCRr(unit, port, rv) \
	soc_reg32_set(unit, GRFCRr, port, 0, rv)

#define READ_GRFCSr(unit, port, rvp) \
	soc_reg32_get(unit, GRFCSr, port, 0, rvp)
#define WRITE_GRFCSr(unit, port, rv) \
	soc_reg32_set(unit, GRFCSr, port, 0, rv)

#define READ_GRFILDRr(unit, port, rvp) \
	soc_reg32_get(unit, GRFILDRr, port, 0, rvp)
#define WRITE_GRFILDRr(unit, port, rv) \
	soc_reg32_set(unit, GRFILDRr, port, 0, rv)

#define READ_GRFLRr(unit, port, rvp) \
	soc_reg32_get(unit, GRFLRr, port, 0, rvp)
#define WRITE_GRFLRr(unit, port, rv) \
	soc_reg32_set(unit, GRFLRr, port, 0, rv)

#define READ_GRFRGr(unit, port, rvp) \
	soc_reg32_get(unit, GRFRGr, port, 0, rvp)
#define WRITE_GRFRGr(unit, port, rv) \
	soc_reg32_set(unit, GRFRGr, port, 0, rv)

#define READ_GRIMDRr(unit, port, rvp) \
	soc_reg32_get(unit, GRIMDRr, port, 0, rvp)
#define WRITE_GRIMDRr(unit, port, rv) \
	soc_reg32_set(unit, GRIMDRr, port, 0, rv)

#define READ_GRIPCr(unit, port, rvp) \
	soc_reg32_get(unit, GRIPCr, port, 0, rvp)
#define WRITE_GRIPCr(unit, port, rv) \
	soc_reg32_set(unit, GRIPCr, port, 0, rv)

#define READ_GRIPDr(unit, port, rvp) \
	soc_reg32_get(unit, GRIPDr, port, 0, rvp)
#define WRITE_GRIPDr(unit, port, rv) \
	soc_reg32_set(unit, GRIPDr, port, 0, rv)

#define READ_GRIPHEr(unit, port, rvp) \
	soc_reg32_get(unit, GRIPHEr, port, 0, rvp)
#define WRITE_GRIPHEr(unit, port, rv) \
	soc_reg32_set(unit, GRIPHEr, port, 0, rv)

#define READ_GRJBRr(unit, port, rvp) \
	soc_reg32_get(unit, GRJBRr, port, 0, rvp)
#define WRITE_GRJBRr(unit, port, rv) \
	soc_reg32_set(unit, GRJBRr, port, 0, rv)

#define READ_GRMCAr(unit, port, rvp) \
	soc_reg32_get(unit, GRMCAr, port, 0, rvp)
#define WRITE_GRMCAr(unit, port, rv) \
	soc_reg32_set(unit, GRMCAr, port, 0, rv)

#define READ_GRMGVr(unit, port, rvp) \
	soc_reg32_get(unit, GRMGVr, port, 0, rvp)
#define WRITE_GRMGVr(unit, port, rv) \
	soc_reg32_set(unit, GRMGVr, port, 0, rv)

#define READ_GRMTUEr(unit, port, rvp) \
	soc_reg32_get(unit, GRMTUEr, port, 0, rvp)
#define WRITE_GRMTUEr(unit, port, rv) \
	soc_reg32_set(unit, GRMTUEr, port, 0, rv)

#define READ_GROVRr(unit, port, rvp) \
	soc_reg32_get(unit, GROVRr, port, 0, rvp)
#define WRITE_GROVRr(unit, port, rv) \
	soc_reg32_set(unit, GROVRr, port, 0, rv)

#define READ_GRPKTr(unit, port, rvp) \
	soc_reg32_get(unit, GRPKTr, port, 0, rvp)
#define WRITE_GRPKTr(unit, port, rv) \
	soc_reg32_set(unit, GRPKTr, port, 0, rv)

#define READ_GRPOKr(unit, port, rvp) \
	soc_reg32_get(unit, GRPOKr, port, 0, rvp)
#define WRITE_GRPOKr(unit, port, rv) \
	soc_reg32_set(unit, GRPOKr, port, 0, rv)

#define READ_GRPORTDr(unit, port, rvp) \
	soc_reg32_get(unit, GRPORTDr, port, 0, rvp)
#define WRITE_GRPORTDr(unit, port, rv) \
	soc_reg32_set(unit, GRPORTDr, port, 0, rv)

#define READ_GRRBYTr(unit, port, rvp) \
	soc_reg32_get(unit, GRRBYTr, port, 0, rvp)
#define WRITE_GRRBYTr(unit, port, rv) \
	soc_reg32_set(unit, GRRBYTr, port, 0, rv)

#define READ_GRRPKTr(unit, port, rvp) \
	soc_reg32_get(unit, GRRPKTr, port, 0, rvp)
#define WRITE_GRRPKTr(unit, port, rv) \
	soc_reg32_set(unit, GRRPKTr, port, 0, rv)

#define READ_GRUCr(unit, port, rvp) \
	soc_reg32_get(unit, GRUCr, port, 0, rvp)
#define WRITE_GRUCr(unit, port, rv) \
	soc_reg32_set(unit, GRUCr, port, 0, rv)

#define READ_GRUNDr(unit, port, rvp) \
	soc_reg32_get(unit, GRUNDr, port, 0, rvp)
#define WRITE_GRUNDr(unit, port, rv) \
	soc_reg32_set(unit, GRUNDr, port, 0, rv)

#define READ_GRXCFr(unit, port, rvp) \
	soc_reg32_get(unit, GRXCFr, port, 0, rvp)
#define WRITE_GRXCFr(unit, port, rv) \
	soc_reg32_set(unit, GRXCFr, port, 0, rv)

#define READ_GRXPFr(unit, port, rvp) \
	soc_reg32_get(unit, GRXPFr, port, 0, rvp)
#define WRITE_GRXPFr(unit, port, rv) \
	soc_reg32_set(unit, GRXPFr, port, 0, rv)

#define READ_GRXPPr(unit, port, rvp) \
	soc_reg32_get(unit, GRXPPr, port, 0, rvp)
#define WRITE_GRXPPr(unit, port, rv) \
	soc_reg32_set(unit, GRXPPr, port, 0, rv)

#define READ_GRXUOr(unit, port, rvp) \
	soc_reg32_get(unit, GRXUOr, port, 0, rvp)
#define WRITE_GRXUOr(unit, port, rv) \
	soc_reg32_set(unit, GRXUOr, port, 0, rv)

#define READ_GSA0r(unit, port, rvp) \
	soc_reg_get(unit, GSA0r, port, 0, rvp)
#define WRITE_GSA0r(unit, port, rv) \
	soc_reg_set(unit, GSA0r, port, 0, rv)

#define READ_GSA1r(unit, port, rvp) \
	soc_reg_get(unit, GSA1r, port, 0, rvp)
#define WRITE_GSA1r(unit, port, rv) \
	soc_reg_set(unit, GSA1r, port, 0, rv)

#define READ_GSBU_OVERSUB_FC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, GSBU_OVERSUB_FC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_GSBU_OVERSUB_FC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, GSBU_OVERSUB_FC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_GT64r(unit, port, rvp) \
	soc_reg32_get(unit, GT64r, port, 0, rvp)
#define WRITE_GT64r(unit, port, rv) \
	soc_reg32_set(unit, GT64r, port, 0, rv)

#define READ_GT127r(unit, port, rvp) \
	soc_reg32_get(unit, GT127r, port, 0, rvp)
#define WRITE_GT127r(unit, port, rv) \
	soc_reg32_set(unit, GT127r, port, 0, rv)

#define READ_GT255r(unit, port, rvp) \
	soc_reg32_get(unit, GT255r, port, 0, rvp)
#define WRITE_GT255r(unit, port, rv) \
	soc_reg32_set(unit, GT255r, port, 0, rv)

#define READ_GT511r(unit, port, rvp) \
	soc_reg32_get(unit, GT511r, port, 0, rvp)
#define WRITE_GT511r(unit, port, rv) \
	soc_reg32_set(unit, GT511r, port, 0, rv)

#define READ_GT1023r(unit, port, rvp) \
	soc_reg32_get(unit, GT1023r, port, 0, rvp)
#define WRITE_GT1023r(unit, port, rv) \
	soc_reg32_set(unit, GT1023r, port, 0, rv)

#define READ_GT1518r(unit, port, rvp) \
	soc_reg32_get(unit, GT1518r, port, 0, rvp)
#define WRITE_GT1518r(unit, port, rv) \
	soc_reg32_set(unit, GT1518r, port, 0, rv)

#define READ_GT2047r(unit, port, rvp) \
	soc_reg32_get(unit, GT2047r, port, 0, rvp)
#define WRITE_GT2047r(unit, port, rv) \
	soc_reg32_set(unit, GT2047r, port, 0, rv)

#define READ_GT4095r(unit, port, rvp) \
	soc_reg32_get(unit, GT4095r, port, 0, rvp)
#define WRITE_GT4095r(unit, port, rv) \
	soc_reg32_set(unit, GT4095r, port, 0, rv)

#define READ_GT9216r(unit, port, rvp) \
	soc_reg32_get(unit, GT9216r, port, 0, rvp)
#define WRITE_GT9216r(unit, port, rv) \
	soc_reg32_set(unit, GT9216r, port, 0, rv)

#define READ_GT16383r(unit, port, rvp) \
	soc_reg32_get(unit, GT16383r, port, 0, rvp)
#define WRITE_GT16383r(unit, port, rv) \
	soc_reg32_set(unit, GT16383r, port, 0, rv)

#define READ_GTABRTr(unit, port, rvp) \
	soc_reg32_get(unit, GTABRTr, port, 0, rvp)
#define WRITE_GTABRTr(unit, port, rv) \
	soc_reg32_set(unit, GTABRTr, port, 0, rv)

#define READ_GTAGEr(unit, port, rvp) \
	soc_reg32_get(unit, GTAGEr, port, 0, rvp)
#define WRITE_GTAGEr(unit, port, rv) \
	soc_reg32_set(unit, GTAGEr, port, 0, rv)

#define READ_GTBCAr(unit, port, rvp) \
	soc_reg32_get(unit, GTBCAr, port, 0, rvp)
#define WRITE_GTBCAr(unit, port, rv) \
	soc_reg32_set(unit, GTBCAr, port, 0, rv)

#define READ_GTBYTr(unit, port, rvp) \
	soc_reg32_get(unit, GTBYTr, port, 0, rvp)
#define WRITE_GTBYTr(unit, port, rv) \
	soc_reg32_set(unit, GTBYTr, port, 0, rv)

#define READ_GTCEr(unit, port, rvp) \
	soc_reg32_get(unit, GTCEr, port, 0, rvp)
#define WRITE_GTCEr(unit, port, rv) \
	soc_reg32_set(unit, GTCEr, port, 0, rv)

#define READ_GTCFIDRr(unit, port, rvp) \
	soc_reg32_get(unit, GTCFIDRr, port, 0, rvp)
#define WRITE_GTCFIDRr(unit, port, rv) \
	soc_reg32_set(unit, GTCFIDRr, port, 0, rv)

#define READ_GTDFRr(unit, port, rvp) \
	soc_reg32_get(unit, GTDFRr, port, 0, rvp)
#define WRITE_GTDFRr(unit, port, rv) \
	soc_reg32_set(unit, GTDFRr, port, 0, rv)

#define READ_GTEDFr(unit, port, rvp) \
	soc_reg32_get(unit, GTEDFr, port, 0, rvp)
#define WRITE_GTEDFr(unit, port, rv) \
	soc_reg32_set(unit, GTEDFr, port, 0, rv)

#define READ_GTFCSr(unit, port, rvp) \
	soc_reg32_get(unit, GTFCSr, port, 0, rvp)
#define WRITE_GTFCSr(unit, port, rv) \
	soc_reg32_set(unit, GTFCSr, port, 0, rv)

#define READ_GTFRGr(unit, port, rvp) \
	soc_reg32_get(unit, GTFRGr, port, 0, rvp)
#define WRITE_GTFRGr(unit, port, rv) \
	soc_reg32_set(unit, GTFRGr, port, 0, rv)

#define READ_GTH_ESA0r(unit, port, rvp) \
	soc_reg32_get(unit, GTH_ESA0r, port, 0, rvp)
#define WRITE_GTH_ESA0r(unit, port, rv) \
	soc_reg32_set(unit, GTH_ESA0r, port, 0, rv)

#define READ_GTH_ESA1r(unit, port, rvp) \
	soc_reg32_get(unit, GTH_ESA1r, port, 0, rvp)
#define WRITE_GTH_ESA1r(unit, port, rv) \
	soc_reg32_set(unit, GTH_ESA1r, port, 0, rv)

#define READ_GTH_ESA2r(unit, port, rvp) \
	soc_reg32_get(unit, GTH_ESA2r, port, 0, rvp)
#define WRITE_GTH_ESA2r(unit, port, rv) \
	soc_reg32_set(unit, GTH_ESA2r, port, 0, rv)

#define READ_GTH_FE_CLRTr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_CLRTr, port, 0, rvp)
#define WRITE_GTH_FE_CLRTr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_CLRTr, port, 0, rv)

#define READ_GTH_FE_IPGRr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_IPGRr, port, 0, rvp)
#define WRITE_GTH_FE_IPGRr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_IPGRr, port, 0, rv)

#define READ_GTH_FE_IPGTr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_IPGTr, port, 0, rvp)
#define WRITE_GTH_FE_IPGTr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_IPGTr, port, 0, rv)

#define READ_GTH_FE_MAC1r(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_MAC1r, port, 0, rvp)
#define WRITE_GTH_FE_MAC1r(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_MAC1r, port, 0, rv)

#define READ_GTH_FE_MAC2r(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_MAC2r, port, 0, rvp)
#define WRITE_GTH_FE_MAC2r(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_MAC2r, port, 0, rv)

#define READ_GTH_FE_MAXFr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_MAXFr, port, 0, rvp)
#define WRITE_GTH_FE_MAXFr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_MAXFr, port, 0, rv)

#define READ_GTH_FE_SUPPr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_SUPPr, port, 0, rvp)
#define WRITE_GTH_FE_SUPPr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_SUPPr, port, 0, rv)

#define READ_GTH_FE_TESTr(unit, port, rvp) \
	soc_reg32_get(unit, GTH_FE_TESTr, port, 0, rvp)
#define WRITE_GTH_FE_TESTr(unit, port, rv) \
	soc_reg32_set(unit, GTH_FE_TESTr, port, 0, rv)

#define READ_GTIMDRr(unit, port, rvp) \
	soc_reg32_get(unit, GTIMDRr, port, 0, rvp)
#define WRITE_GTIMDRr(unit, port, rv) \
	soc_reg32_set(unit, GTIMDRr, port, 0, rv)

#define READ_GTIMTLDr(unit, port, rvp) \
	soc_reg32_get(unit, GTIMTLDr, port, 0, rvp)
#define WRITE_GTIMTLDr(unit, port, rv) \
	soc_reg32_set(unit, GTIMTLDr, port, 0, rv)

#define READ_GTIPr(unit, port, rvp) \
	soc_reg32_get(unit, GTIPr, port, 0, rvp)
#define WRITE_GTIPr(unit, port, rv) \
	soc_reg32_set(unit, GTIPr, port, 0, rv)

#define READ_GTIPAGEr(unit, port, rvp) \
	soc_reg32_get(unit, GTIPAGEr, port, 0, rvp)
#define WRITE_GTIPAGEr(unit, port, rv) \
	soc_reg32_set(unit, GTIPAGEr, port, 0, rv)

#define READ_GTIPDr(unit, port, rvp) \
	soc_reg32_get(unit, GTIPDr, port, 0, rvp)
#define WRITE_GTIPDr(unit, port, rv) \
	soc_reg32_set(unit, GTIPDr, port, 0, rv)

#define READ_GTJBRr(unit, port, rvp) \
	soc_reg32_get(unit, GTJBRr, port, 0, rvp)
#define WRITE_GTJBRr(unit, port, rv) \
	soc_reg32_set(unit, GTJBRr, port, 0, rv)

#define READ_GTLCLr(unit, port, rvp) \
	soc_reg32_get(unit, GTLCLr, port, 0, rvp)
#define WRITE_GTLCLr(unit, port, rv) \
	soc_reg32_set(unit, GTLCLr, port, 0, rv)

#define READ_GTMCAr(unit, port, rvp) \
	soc_reg32_get(unit, GTMCAr, port, 0, rvp)
#define WRITE_GTMCAr(unit, port, rv) \
	soc_reg32_set(unit, GTMCAr, port, 0, rv)

#define READ_GTMCLr(unit, port, rvp) \
	soc_reg32_get(unit, GTMCLr, port, 0, rvp)
#define WRITE_GTMCLr(unit, port, rv) \
	soc_reg32_set(unit, GTMCLr, port, 0, rv)

#define READ_GTMGVr(unit, port, rvp) \
	soc_reg32_get(unit, GTMGVr, port, 0, rvp)
#define WRITE_GTMGVr(unit, port, rv) \
	soc_reg32_set(unit, GTMGVr, port, 0, rv)

#define READ_GTMRPr(unit, port, rvp) \
	soc_reg32_get(unit, GTMRPr, port, 0, rvp)
#define WRITE_GTMRPr(unit, port, rv) \
	soc_reg32_set(unit, GTMRPr, port, 0, rv)

#define READ_GTNCLr(unit, port, rvp) \
	soc_reg32_get(unit, GTNCLr, port, 0, rvp)
#define WRITE_GTNCLr(unit, port, rv) \
	soc_reg32_set(unit, GTNCLr, port, 0, rv)

#define READ_GTOVRr(unit, port, rvp) \
	soc_reg32_get(unit, GTOVRr, port, 0, rvp)
#define WRITE_GTOVRr(unit, port, rv) \
	soc_reg32_set(unit, GTOVRr, port, 0, rv)

#define READ_GTPKTr(unit, port, rvp) \
	soc_reg32_get(unit, GTPKTr, port, 0, rvp)
#define WRITE_GTPKTr(unit, port, rv) \
	soc_reg32_set(unit, GTPKTr, port, 0, rv)

#define READ_GTPOKr(unit, port, rvp) \
	soc_reg32_get(unit, GTPOKr, port, 0, rvp)
#define WRITE_GTPOKr(unit, port, rv) \
	soc_reg32_set(unit, GTPOKr, port, 0, rv)

#define READ_GTPRGr(unit, port, rvp) \
	soc_reg32_get(unit, GTPRGr, port, 0, rvp)
#define WRITE_GTPRGr(unit, port, rv) \
	soc_reg32_set(unit, GTPRGr, port, 0, rv)

#define READ_GTR64r(unit, port, rvp) \
	soc_reg32_get(unit, GTR64r, port, 0, rvp)
#define WRITE_GTR64r(unit, port, rv) \
	soc_reg32_set(unit, GTR64r, port, 0, rv)

#define READ_GTR127r(unit, port, rvp) \
	soc_reg32_get(unit, GTR127r, port, 0, rvp)
#define WRITE_GTR127r(unit, port, rv) \
	soc_reg32_set(unit, GTR127r, port, 0, rv)

#define READ_GTR255r(unit, port, rvp) \
	soc_reg32_get(unit, GTR255r, port, 0, rvp)
#define WRITE_GTR255r(unit, port, rv) \
	soc_reg32_set(unit, GTR255r, port, 0, rv)

#define READ_GTR511r(unit, port, rvp) \
	soc_reg32_get(unit, GTR511r, port, 0, rvp)
#define WRITE_GTR511r(unit, port, rv) \
	soc_reg32_set(unit, GTR511r, port, 0, rv)

#define READ_GTR1023r(unit, port, rvp) \
	soc_reg32_get(unit, GTR1023r, port, 0, rvp)
#define WRITE_GTR1023r(unit, port, rv) \
	soc_reg32_set(unit, GTR1023r, port, 0, rv)

#define READ_GTR1518r(unit, port, rvp) \
	soc_reg32_get(unit, GTR1518r, port, 0, rvp)
#define WRITE_GTR1518r(unit, port, rv) \
	soc_reg32_set(unit, GTR1518r, port, 0, rv)

#define READ_GTR2047r(unit, port, rvp) \
	soc_reg32_get(unit, GTR2047r, port, 0, rvp)
#define WRITE_GTR2047r(unit, port, rv) \
	soc_reg32_set(unit, GTR2047r, port, 0, rv)

#define READ_GTR4095r(unit, port, rvp) \
	soc_reg32_get(unit, GTR4095r, port, 0, rvp)
#define WRITE_GTR4095r(unit, port, rv) \
	soc_reg32_set(unit, GTR4095r, port, 0, rv)

#define READ_GTR9216r(unit, port, rvp) \
	soc_reg32_get(unit, GTR9216r, port, 0, rvp)
#define WRITE_GTR9216r(unit, port, rv) \
	soc_reg32_set(unit, GTR9216r, port, 0, rv)

#define READ_GTRMGVr(unit, port, rvp) \
	soc_reg32_get(unit, GTRMGVr, port, 0, rvp)
#define WRITE_GTRMGVr(unit, port, rv) \
	soc_reg32_set(unit, GTRMGVr, port, 0, rv)

#define READ_GTSCLr(unit, port, rvp) \
	soc_reg32_get(unit, GTSCLr, port, 0, rvp)
#define WRITE_GTSCLr(unit, port, rv) \
	soc_reg32_set(unit, GTSCLr, port, 0, rv)

#define READ_GTUCr(unit, port, rvp) \
	soc_reg32_get(unit, GTUCr, port, 0, rvp)
#define WRITE_GTUCr(unit, port, rv) \
	soc_reg32_set(unit, GTUCr, port, 0, rv)

#define READ_GTVLANr(unit, port, rvp) \
	soc_reg32_get(unit, GTVLANr, port, 0, rvp)
#define WRITE_GTVLANr(unit, port, rv) \
	soc_reg32_set(unit, GTVLANr, port, 0, rv)

#define READ_GTXCFr(unit, port, rvp) \
	soc_reg32_get(unit, GTXCFr, port, 0, rvp)
#define WRITE_GTXCFr(unit, port, rv) \
	soc_reg32_set(unit, GTXCFr, port, 0, rv)

#define READ_GTXCLr(unit, port, rvp) \
	soc_reg32_get(unit, GTXCLr, port, 0, rvp)
#define WRITE_GTXCLr(unit, port, rv) \
	soc_reg32_set(unit, GTXCLr, port, 0, rv)

#define READ_GTXPFr(unit, port, rvp) \
	soc_reg32_get(unit, GTXPFr, port, 0, rvp)
#define WRITE_GTXPFr(unit, port, rv) \
	soc_reg32_set(unit, GTXPFr, port, 0, rv)

#define READ_GTXPPr(unit, port, rvp) \
	soc_reg32_get(unit, GTXPPr, port, 0, rvp)
#define WRITE_GTXPPr(unit, port, rv) \
	soc_reg32_set(unit, GTXPPr, port, 0, rv)

#define READ_GXPORT_LAG_FAILOVER_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, GXPORT_LAG_FAILOVER_CONFIGr, port, 0, rvp)
#define WRITE_GXPORT_LAG_FAILOVER_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, GXPORT_LAG_FAILOVER_CONFIGr, port, 0, rv)

#define READ_GXPORT_LAG_FAILOVER_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, GXPORT_LAG_FAILOVER_STATUSr, port, 0, rvp)
#define WRITE_GXPORT_LAG_FAILOVER_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, GXPORT_LAG_FAILOVER_STATUSr, port, 0, rv)

#define READ_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_HASH_OUTPUTr(unit, rvp) \
	soc_reg32_get(unit, HASH_OUTPUTr, REG_PORT_ANY, 0, rvp)
#define WRITE_HASH_OUTPUTr(unit, rv) \
	soc_reg32_set(unit, HASH_OUTPUTr, REG_PORT_ANY, 0, rv)

#define READ_HDR_CAPTURE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, HDR_CAPTURE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_HDR_CAPTURE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, HDR_CAPTURE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_HDR_CAPTURE_DATAr(unit, idx, rvp) \
	soc_reg_get(unit, HDR_CAPTURE_DATAr, REG_PORT_ANY, idx, rvp)
#define WRITE_HDR_CAPTURE_DATAr(unit, idx, rv) \
	soc_reg_set(unit, HDR_CAPTURE_DATAr, REG_PORT_ANY, idx, rv)

#define READ_HDR_CAPTURE_MDATA0r(unit, rvp) \
	soc_reg32_get(unit, HDR_CAPTURE_MDATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HDR_CAPTURE_MDATA0r(unit, rv) \
	soc_reg32_set(unit, HDR_CAPTURE_MDATA0r, REG_PORT_ANY, 0, rv)

#define READ_HDR_CAPTURE_MDATA1r(unit, rvp) \
	soc_reg_get(unit, HDR_CAPTURE_MDATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HDR_CAPTURE_MDATA1r(unit, rv) \
	soc_reg_set(unit, HDR_CAPTURE_MDATA1r, REG_PORT_ANY, 0, rv)

#define READ_HEAD_PKT_LEN_ERR_QUEUE_CAPTr(unit, rvp) \
	soc_reg32_get(unit, HEAD_PKT_LEN_ERR_QUEUE_CAPTr, REG_PORT_ANY, 0, rvp)
#define WRITE_HEAD_PKT_LEN_ERR_QUEUE_CAPTr(unit, rv) \
	soc_reg32_set(unit, HEAD_PKT_LEN_ERR_QUEUE_CAPTr, REG_PORT_ANY, 0, rv)

#define READ_HEAD_PKT_LEN_ERR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, HEAD_PKT_LEN_ERR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_HEAD_PKT_LEN_ERR_STATUSr(unit, rv) \
	soc_reg32_set(unit, HEAD_PKT_LEN_ERR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_HEAD_PKT_LEN_ERR_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, HEAD_PKT_LEN_ERR_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_HEAD_PKT_LEN_ERR_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, HEAD_PKT_LEN_ERR_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_HG0_INGPKTCELLUSEr(unit, rvp) \
	soc_reg32_get(unit, HG0_INGPKTCELLUSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG0_INGPKTCELLUSEr(unit, rv) \
	soc_reg32_set(unit, HG0_INGPKTCELLUSEr, REG_PORT_ANY, 0, rv)

#define READ_HG12_INGPKTCELLUSEr(unit, rvp) \
	soc_reg32_get(unit, HG12_INGPKTCELLUSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG12_INGPKTCELLUSEr(unit, rv) \
	soc_reg32_set(unit, HG12_INGPKTCELLUSEr, REG_PORT_ANY, 0, rv)

#define READ_HGOPT0r(unit, rvp) \
	soc_reg32_get(unit, HGOPT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HGOPT0r(unit, rv) \
	soc_reg32_set(unit, HGOPT0r, REG_PORT_ANY, 0, rv)

#define READ_HGOPT1r(unit, rvp) \
	soc_reg32_get(unit, HGOPT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HGOPT1r(unit, rv) \
	soc_reg32_set(unit, HGOPT1r, REG_PORT_ANY, 0, rv)

#define READ_HG_BP_CFGr(unit, rvp) \
	soc_reg32_get(unit, HG_BP_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_BP_CFGr(unit, rv) \
	soc_reg32_set(unit, HG_BP_CFGr, REG_PORT_ANY, 0, rv)

#define READ_HG_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, HG_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, HG_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_HG_COUNTERS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, HG_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_COUNTERS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, HG_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_HG_COUNTERS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, HG_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_COUNTERS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, HG_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_HG_COUNTERS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, HG_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_COUNTERS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, HG_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_HG_LOOKUP_DESTINATIONr(unit, rvp) \
	soc_reg32_get(unit, HG_LOOKUP_DESTINATIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_LOOKUP_DESTINATIONr(unit, rv) \
	soc_reg32_set(unit, HG_LOOKUP_DESTINATIONr, REG_PORT_ANY, 0, rv)

#define READ_HG_TRUNK_BITMAPr(unit, idx, rvp) \
	soc_reg32_get(unit, HG_TRUNK_BITMAPr, REG_PORT_ANY, idx, rvp)
#define WRITE_HG_TRUNK_BITMAPr(unit, idx, rv) \
	soc_reg32_set(unit, HG_TRUNK_BITMAPr, REG_PORT_ANY, idx, rv)

#define READ_HG_TRUNK_BITMAP_64r(unit, idx, rvp) \
	soc_reg_get(unit, HG_TRUNK_BITMAP_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_HG_TRUNK_BITMAP_64r(unit, idx, rv) \
	soc_reg_set(unit, HG_TRUNK_BITMAP_64r, REG_PORT_ANY, idx, rv)

#define READ_HG_TRUNK_FAILOVER_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, HG_TRUNK_FAILOVER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_TRUNK_FAILOVER_ENABLEr(unit, rv) \
	soc_reg32_set(unit, HG_TRUNK_FAILOVER_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_HG_TRUNK_FAILOVER_ENABLE_64r(unit, rvp) \
	soc_reg_get(unit, HG_TRUNK_FAILOVER_ENABLE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_HG_TRUNK_FAILOVER_ENABLE_64r(unit, rv) \
	soc_reg_set(unit, HG_TRUNK_FAILOVER_ENABLE_64r, REG_PORT_ANY, 0, rv)

#define READ_HG_TRUNK_GROUPr(unit, idx, rvp) \
	soc_reg_get(unit, HG_TRUNK_GROUPr, REG_PORT_ANY, idx, rvp)
#define WRITE_HG_TRUNK_GROUPr(unit, idx, rv) \
	soc_reg_set(unit, HG_TRUNK_GROUPr, REG_PORT_ANY, idx, rv)

#define READ_HG_TRUNK_GROUP_HIr(unit, idx, rvp) \
	soc_reg_get(unit, HG_TRUNK_GROUP_HIr, REG_PORT_ANY, idx, rvp)
#define WRITE_HG_TRUNK_GROUP_HIr(unit, idx, rv) \
	soc_reg_set(unit, HG_TRUNK_GROUP_HIr, REG_PORT_ANY, idx, rv)

#define READ_HIGIG_BITMAPr(unit, rvp) \
	soc_reg32_get(unit, HIGIG_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_BITMAPr(unit, rv) \
	soc_reg32_set(unit, HIGIG_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_HIGIG_BITMAP_64r(unit, rvp) \
	soc_reg_get(unit, HIGIG_BITMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_BITMAP_64r(unit, rv) \
	soc_reg_set(unit, HIGIG_BITMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_HIGIG_SIMPLEX_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, HIGIG_SIMPLEX_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_SIMPLEX_CONFIGr(unit, rv) \
	soc_reg32_set(unit, HIGIG_SIMPLEX_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_HIGIG_TRUNK_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, HIGIG_TRUNK_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_TRUNK_CONTROLr(unit, rv) \
	soc_reg32_set(unit, HIGIG_TRUNK_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_HIGIG_TRUNK_CONTROL_64r(unit, rvp) \
	soc_reg_get(unit, HIGIG_TRUNK_CONTROL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_TRUNK_CONTROL_64r(unit, rv) \
	soc_reg_set(unit, HIGIG_TRUNK_CONTROL_64r, REG_PORT_ANY, 0, rv)

#define READ_HIGIG_TRUNK_GROUPr(unit, rvp) \
	soc_reg32_get(unit, HIGIG_TRUNK_GROUPr, REG_PORT_ANY, 0, rvp)
#define WRITE_HIGIG_TRUNK_GROUPr(unit, rv) \
	soc_reg32_set(unit, HIGIG_TRUNK_GROUPr, REG_PORT_ANY, 0, rv)

#define READ_HIG_MH_CHKr(unit, rvp) \
	soc_reg32_get(unit, HIG_MH_CHKr, REG_PORT_ANY, 0, rvp)
#define WRITE_HIG_MH_CHKr(unit, rv) \
	soc_reg32_set(unit, HIG_MH_CHKr, REG_PORT_ANY, 0, rv)

#define READ_HOLCELLRESETLIMITr(unit, rvp) \
	soc_reg32_get(unit, HOLCELLRESETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLCELLRESETLIMITr(unit, rv) \
	soc_reg32_set(unit, HOLCELLRESETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_HOLCOS0MINXQCNTr(unit, port, rvp) \
	soc_reg32_get(unit, HOLCOS0MINXQCNTr, port, 0, rvp)
#define WRITE_HOLCOS0MINXQCNTr(unit, port, rv) \
	soc_reg32_set(unit, HOLCOS0MINXQCNTr, port, 0, rv)

#define READ_HOLCOS1MINXQCNTr(unit, port, rvp) \
	soc_reg32_get(unit, HOLCOS1MINXQCNTr, port, 0, rvp)
#define WRITE_HOLCOS1MINXQCNTr(unit, port, rv) \
	soc_reg32_set(unit, HOLCOS1MINXQCNTr, port, 0, rv)

#define READ_HOLCOS2MINXQCNTr(unit, port, rvp) \
	soc_reg32_get(unit, HOLCOS2MINXQCNTr, port, 0, rvp)
#define WRITE_HOLCOS2MINXQCNTr(unit, port, rv) \
	soc_reg32_set(unit, HOLCOS2MINXQCNTr, port, 0, rv)

#define READ_HOLCOS3MINXQCNTr(unit, port, rvp) \
	soc_reg32_get(unit, HOLCOS3MINXQCNTr, port, 0, rvp)
#define WRITE_HOLCOS3MINXQCNTr(unit, port, rv) \
	soc_reg32_set(unit, HOLCOS3MINXQCNTr, port, 0, rv)

#define READ_HOLCOSCELLMAXLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLCOSCELLMAXLIMITr, port, idx, rvp)
#define WRITE_HOLCOSCELLMAXLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLCOSCELLMAXLIMITr, port, idx, rv)

#define READ_HOLCOSCELLSETLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLCOSCELLSETLIMITr, port, idx, rvp)
#define WRITE_HOLCOSCELLSETLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLCOSCELLSETLIMITr, port, idx, rv)

#define READ_HOLCOSMINXQCNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLCOSMINXQCNTr, port, idx, rvp)
#define WRITE_HOLCOSMINXQCNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLCOSMINXQCNTr, port, idx, rv)

#define READ_HOLCOSPKTRESETLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLCOSPKTRESETLIMITr, port, idx, rvp)
#define WRITE_HOLCOSPKTRESETLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLCOSPKTRESETLIMITr, port, idx, rv)

#define READ_HOLCOSPKTSETLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLCOSPKTSETLIMITr, port, idx, rvp)
#define WRITE_HOLCOSPKTSETLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLCOSPKTSETLIMITr, port, idx, rv)

#define READ_HOLCOSSTATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, HOLCOSSTATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_HOLCOSSTATUSr(unit, idx, rv) \
	soc_reg32_set(unit, HOLCOSSTATUSr, REG_PORT_ANY, idx, rv)

#define READ_HOLCOSSTATUS_HIr(unit, idx, rvp) \
	soc_reg32_get(unit, HOLCOSSTATUS_HIr, REG_PORT_ANY, idx, rvp)
#define WRITE_HOLCOSSTATUS_HIr(unit, idx, rv) \
	soc_reg32_set(unit, HOLCOSSTATUS_HIr, REG_PORT_ANY, idx, rv)

#define READ_HOLDr(unit, port, rvp) \
	soc_reg32_get(unit, HOLDr, port, 0, rvp)
#define WRITE_HOLDr(unit, port, rv) \
	soc_reg32_set(unit, HOLDr, port, 0, rv)

#define READ_HOLD12DROPCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, HOLD12DROPCOUNTr, port, 0, rvp)
#define WRITE_HOLD12DROPCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, HOLD12DROPCOUNTr, port, 0, rv)

#define READ_HOLDROP_PKT_CNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, HOLDROP_PKT_CNTr, port, idx, rvp)
#define WRITE_HOLDROP_PKT_CNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, HOLDROP_PKT_CNTr, port, idx, rv)

#define READ_HOLD_COS0r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS0r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS0r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS1r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS1r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS1r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS2r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS2r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS2r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS3r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS3r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS3r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS4r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS4r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS4r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS5r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS5r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS5r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS6r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS6r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS6r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS7r(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS7r(unit, rv) \
	soc_reg32_set(unit, HOLD_COS7r, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS0_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS0_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS0_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS0_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS0_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS0_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS0_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS0_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS1_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS1_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS1_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS1_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS1_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS1_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS1_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS1_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS2_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS2_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS2_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS2_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS2_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS2_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS2_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS2_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS3_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS3_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS3_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS3_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS3_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS3_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS3_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS3_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS4_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS4_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS4_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS4_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS4_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS4_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS4_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS4_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS5_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS5_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS5_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS5_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS5_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS5_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS5_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS5_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS6_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS6_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS6_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS6_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS6_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS6_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS6_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS6_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS7_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS7_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS7_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS7_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS7_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS7_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS7_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS7_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_PORT_SELECTr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_PORT_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_PORT_SELECTr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_PORT_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_QMr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_QMr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_QMr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_QMr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_QM_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_QM_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_QM_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_QM_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_QM_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_QM_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_QM_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_QM_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_SCr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_SCr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_SCr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_SCr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_SC_Xr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_SC_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_SC_Xr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_SC_Xr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_COS_SC_Yr(unit, rvp) \
	soc_reg32_get(unit, HOLD_COS_SC_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLD_COS_SC_Yr(unit, rv) \
	soc_reg32_set(unit, HOLD_COS_SC_Yr, REG_PORT_ANY, 0, rv)

#define READ_HOLD_Xr(unit, port, rvp) \
	soc_reg32_get(unit, HOLD_Xr, port, 0, rvp)
#define WRITE_HOLD_Xr(unit, port, rv) \
	soc_reg32_set(unit, HOLD_Xr, port, 0, rv)

#define READ_HOLD_Yr(unit, port, rvp) \
	soc_reg32_get(unit, HOLD_Yr, port, 0, rvp)
#define WRITE_HOLD_Yr(unit, port, rv) \
	soc_reg32_set(unit, HOLD_Yr, port, 0, rv)

#define READ_HOLPKTRESETLIMITr(unit, rvp) \
	soc_reg32_get(unit, HOLPKTRESETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOLPKTRESETLIMITr(unit, rv) \
	soc_reg32_set(unit, HOLPKTRESETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_HOLSTATUSr(unit, port, cos, rvp) \
	soc_reg_get(unit, HOLSTATUSr, port, cos, rvp)
#define WRITE_HOLSTATUSr(unit, port, cos, rv) \
	soc_reg_set(unit, HOLSTATUSr, port, cos, rv)

#define READ_HOLSTATUS_E2Er(unit, port, rvp) \
	soc_reg32_get(unit, HOLSTATUS_E2Er, port, 0, rvp)
#define WRITE_HOLSTATUS_E2Er(unit, port, rv) \
	soc_reg32_set(unit, HOLSTATUS_E2Er, port, 0, rv)

#define READ_HOL_MIN_TIMEr(unit, rvp) \
	soc_reg32_get(unit, HOL_MIN_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOL_MIN_TIMEr(unit, rv) \
	soc_reg32_set(unit, HOL_MIN_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_HOL_STATUS_UPDATE_TIMEr(unit, rvp) \
	soc_reg32_get(unit, HOL_STATUS_UPDATE_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOL_STATUS_UPDATE_TIMEr(unit, rv) \
	soc_reg32_set(unit, HOL_STATUS_UPDATE_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_HOL_STAT_BMAPr(unit, idx, rvp) \
	soc_reg32_get(unit, HOL_STAT_BMAPr, REG_PORT_ANY, idx, rvp)
#define WRITE_HOL_STAT_BMAPr(unit, idx, rv) \
	soc_reg32_set(unit, HOL_STAT_BMAPr, REG_PORT_ANY, idx, rv)

#define READ_HOL_STAT_BMAP_HIr(unit, idx, rvp) \
	soc_reg32_get(unit, HOL_STAT_BMAP_HIr, REG_PORT_ANY, idx, rvp)
#define WRITE_HOL_STAT_BMAP_HIr(unit, idx, rv) \
	soc_reg32_set(unit, HOL_STAT_BMAP_HIr, REG_PORT_ANY, idx, rv)

#define READ_HOL_STAT_CPUr(unit, rvp) \
	soc_reg_get(unit, HOL_STAT_CPUr, REG_PORT_ANY, 0, rvp)
#define WRITE_HOL_STAT_CPUr(unit, rv) \
	soc_reg_set(unit, HOL_STAT_CPUr, REG_PORT_ANY, 0, rv)

#define READ_HOL_STAT_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, HOL_STAT_PORTr, port, 0, rvp)
#define WRITE_HOL_STAT_PORTr(unit, port, rv) \
	soc_reg32_set(unit, HOL_STAT_PORTr, port, 0, rv)

#define READ_HSE_DTU_ATE_STS0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_ATE_STS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_ATE_STS0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_ATE_STS0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_ATE_TMODEr(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_ATE_TMODEr(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_ATE_TMODEr, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_ADR0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_ADR0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_ADR0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_ADR1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_ADR1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_ADR1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0F_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0F_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0F_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0F_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0F_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0F_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0F_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0F_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0F_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0F_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0F_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0F_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0F_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0F_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0R_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0R_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0R_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0R_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0R_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0R_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0R_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0R_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0R_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0R_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D0R_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D0R_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D0R_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D0R_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1F_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1F_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1F_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1F_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1F_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1F_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1F_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1F_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1F_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1F_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1F_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1F_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1F_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1F_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1R_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1R_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1R_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1R_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1R_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1R_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1R_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1R_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1R_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1R_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_D1R_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_D1R_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_D1R_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_D1R_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_DONEr(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_DONEr(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_DONEr, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_ADRr(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_ADRr(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_ADRr, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DF_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DF_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DF_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DF_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DF_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DF_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DF_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DF_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DF_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DF_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DF_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DF_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DF_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DF_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DR_0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DR_0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DR_0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DR_1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DR_1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DR_1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DR_2r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DR_2r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DR_2r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_STS_ERR_DR_3r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_STS_ERR_DR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_STS_ERR_DR_3r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_STS_ERR_DR_3r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_TMODE0r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_TMODE0r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_TMODE0r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_LTE_TMODE1r(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_LTE_TMODE1r(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_LTE_TMODE1r, REG_PORT_ANY, 0, rv)

#define READ_HSE_DTU_MODEr(unit, rvp) \
	soc_reg32_get(unit, HSE_DTU_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_HSE_DTU_MODEr(unit, rv) \
	soc_reg32_set(unit, HSE_DTU_MODEr, REG_PORT_ANY, 0, rv)

#define READ_HTLS_UPLINK_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, HTLS_UPLINK_CONTROLr, port, 0, rvp)
#define WRITE_HTLS_UPLINK_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, HTLS_UPLINK_CONTROLr, port, 0, rv)

#define READ_HTLS_UPLINK_DAr(unit, port, rvp) \
	soc_reg_get(unit, HTLS_UPLINK_DAr, port, 0, rvp)
#define WRITE_HTLS_UPLINK_DAr(unit, port, rv) \
	soc_reg_set(unit, HTLS_UPLINK_DAr, port, 0, rv)

#define READ_HTLS_UPLINK_SAr(unit, port, rvp) \
	soc_reg_get(unit, HTLS_UPLINK_SAr, port, 0, rvp)
#define WRITE_HTLS_UPLINK_SAr(unit, port, rv) \
	soc_reg_set(unit, HTLS_UPLINK_SAr, port, 0, rv)

#define READ_HTLS_UPLINK_TUNNELr(unit, port, rvp) \
	soc_reg_get(unit, HTLS_UPLINK_TUNNELr, port, 0, rvp)
#define WRITE_HTLS_UPLINK_TUNNELr(unit, port, rv) \
	soc_reg_set(unit, HTLS_UPLINK_TUNNELr, port, 0, rv)

#define READ_HTLS_VC_LABELr(unit, port, rvp) \
	soc_reg_get(unit, HTLS_VC_LABELr, port, 0, rvp)
#define WRITE_HTLS_VC_LABELr(unit, port, rv) \
	soc_reg_set(unit, HTLS_VC_LABELr, port, 0, rv)

#define READ_IARB_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, IARB_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, IARB_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IARB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IARB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IARB_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IARB_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, IARB_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IARB_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IARB_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IARB_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IARB_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IARB_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_ERRORr(unit, rv) \
	soc_reg32_set(unit, IARB_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IARB_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IARB_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IARB_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IARB_HDR_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_HDR_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_HDR_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_HDR_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_HDR_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IARB_HDR_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_HDR_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IARB_HDR_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IARB_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_IL_ECC_STATUSr(unit, rvp) \
	soc_reg_get(unit, IARB_IL_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_IL_ECC_STATUSr(unit, rv) \
	soc_reg_set(unit, IARB_IL_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IARB_LEARN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_LEARN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_LEARN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_LEARN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_LEARN_FIFO_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_LEARN_FIFO_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_LEARN_FIFO_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_LEARN_FIFO_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_PDU_ECC_STATUSr(unit, rvp) \
	soc_reg_get(unit, IARB_PDU_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_PDU_ECC_STATUSr(unit, rv) \
	soc_reg_set(unit, IARB_PDU_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IARB_PKT_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_PKT_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_PKT_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_PKT_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_PKT_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IARB_PKT_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_PKT_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IARB_PKT_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IARB_REGS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IARB_REGS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_REGS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IARB_REGS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IARB_SBUS_TIMERr(unit, rvp) \
	soc_reg32_get(unit, IARB_SBUS_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_SBUS_TIMERr(unit, rv) \
	soc_reg32_set(unit, IARB_SBUS_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_IARB_TDM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IARB_TDM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_TDM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IARB_TDM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IARB_TDM_MAPr(unit, rvp) \
	soc_reg32_get(unit, IARB_TDM_MAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_IARB_TDM_MAPr(unit, rv) \
	soc_reg32_set(unit, IARB_TDM_MAPr, REG_PORT_ANY, 0, rv)

#define READ_IBCASTr(unit, port, rvp) \
	soc_reg_get(unit, IBCASTr, port, 0, rvp)
#define WRITE_IBCASTr(unit, port, rv) \
	soc_reg_set(unit, IBCASTr, port, 0, rv)

#define READ_IBCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IBCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IBCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IBCAST_BLOCK_MASKr, port, 0, rv)

#define READ_IBCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, IBCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_IBCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, IBCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_IBCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, IBCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_IBCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, IBCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_IBKP_DISCr(unit, port, rvp) \
	soc_reg_get(unit, IBKP_DISCr, port, 0, rvp)
#define WRITE_IBKP_DISCr(unit, port, rv) \
	soc_reg_set(unit, IBKP_DISCr, port, 0, rv)

#define READ_IBKP_WARNr(unit, port, rvp) \
	soc_reg_get(unit, IBKP_WARNr, port, 0, rvp)
#define WRITE_IBKP_WARNr(unit, port, rv) \
	soc_reg_set(unit, IBKP_WARNr, port, 0, rv)

#define READ_IBPBKPSTATUSr(unit, rvp) \
	soc_reg32_get(unit, IBPBKPSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPBKPSTATUSr(unit, rv) \
	soc_reg32_set(unit, IBPBKPSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_IBPBKPSTATUS_HIr(unit, rvp) \
	soc_reg32_get(unit, IBPBKPSTATUS_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPBKPSTATUS_HIr(unit, rv) \
	soc_reg32_set(unit, IBPBKPSTATUS_HIr, REG_PORT_ANY, 0, rv)

#define READ_IBPCELLCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, IBPCELLCOUNTr, port, 0, rvp)
#define WRITE_IBPCELLCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, IBPCELLCOUNTr, port, 0, rv)

#define READ_IBPCELLRESETLIMITr(unit, rvp) \
	soc_reg32_get(unit, IBPCELLRESETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPCELLRESETLIMITr(unit, rv) \
	soc_reg32_set(unit, IBPCELLRESETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_IBPCELLSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, IBPCELLSETLIMITr, port, 0, rvp)
#define WRITE_IBPCELLSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, IBPCELLSETLIMITr, port, 0, rv)

#define READ_IBPCOSPKTCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, IBPCOSPKTCOUNTr, port, idx, rvp)
#define WRITE_IBPCOSPKTCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, IBPCOSPKTCOUNTr, port, idx, rv)

#define READ_IBPCOSPKTSETLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, IBPCOSPKTSETLIMITr, port, idx, rvp)
#define WRITE_IBPCOSPKTSETLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, IBPCOSPKTSETLIMITr, port, idx, rv)

#define READ_IBPDISCARDSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, IBPDISCARDSETLIMITr, port, 0, rvp)
#define WRITE_IBPDISCARDSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, IBPDISCARDSETLIMITr, port, 0, rv)

#define READ_IBPDISCSTATUSr(unit, rvp) \
	soc_reg32_get(unit, IBPDISCSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPDISCSTATUSr(unit, rv) \
	soc_reg32_set(unit, IBPDISCSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_IBPDISCSTATUS_HIr(unit, rvp) \
	soc_reg32_get(unit, IBPDISCSTATUS_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPDISCSTATUS_HIr(unit, rv) \
	soc_reg32_set(unit, IBPDISCSTATUS_HIr, REG_PORT_ANY, 0, rv)

#define READ_IBPPKTCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, IBPPKTCOUNTr, port, 0, rvp)
#define WRITE_IBPPKTCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, IBPPKTCOUNTr, port, 0, rv)

#define READ_IBPPKTRESETLIMITr(unit, rvp) \
	soc_reg32_get(unit, IBPPKTRESETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBPPKTRESETLIMITr(unit, rv) \
	soc_reg32_set(unit, IBPPKTRESETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_IBPPKTSETLIMITr(unit, port, rvp) \
	soc_reg32_get(unit, IBPPKTSETLIMITr, port, 0, rvp)
#define WRITE_IBPPKTSETLIMITr(unit, port, rv) \
	soc_reg32_set(unit, IBPPKTSETLIMITr, port, 0, rv)

#define READ_IBP_DROP_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, IBP_DROP_PKT_CNTr, port, 0, rvp)
#define WRITE_IBP_DROP_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, IBP_DROP_PKT_CNTr, port, 0, rv)

#define READ_IBP_MIN_TIMEr(unit, rvp) \
	soc_reg32_get(unit, IBP_MIN_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBP_MIN_TIMEr(unit, rv) \
	soc_reg32_set(unit, IBP_MIN_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_IBP_STATUS_UPDATE_TIMEr(unit, rvp) \
	soc_reg32_get(unit, IBP_STATUS_UPDATE_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IBP_STATUS_UPDATE_TIMEr(unit, rv) \
	soc_reg32_set(unit, IBP_STATUS_UPDATE_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_ICBP_FULLr(unit, port, rvp) \
	soc_reg_get(unit, ICBP_FULLr, port, 0, rvp)
#define WRITE_ICBP_FULLr(unit, port, rv) \
	soc_reg_set(unit, ICBP_FULLr, port, 0, rv)

#define READ_ICHCTL_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_0r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_1r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_2r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_3r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_4r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_5r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_6r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_7r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_8r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_9r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_10r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_11r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_12r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_13r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_14r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_15r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_16r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_17r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_18r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_19r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_20r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_21r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_22r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_23r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_24r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_25r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_26r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_27r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_28r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_29r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_30r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_31r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_32r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_33r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_34r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_35r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_36r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_37r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_38r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_39r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_40r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_41r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_42r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_43r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_44r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_45r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_46r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_47r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_48r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_49r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_50r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_51r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_52r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_53r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_54r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_55r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_56r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_57r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_58r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_59r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_60r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_61r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_62r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_ICHCTL_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, ICHCTL_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICHCTL_CHID_63r(unit, rv) \
	soc_reg32_set(unit, ICHCTL_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP0_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP0_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP0_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP0_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP10_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP10_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP10_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP10_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP11_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP11_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP11_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP11_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP12_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP12_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP12_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP12_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP13_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP13_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP13_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP13_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP14_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP14_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP14_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP14_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP15_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP15_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP15_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP15_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP16_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP16_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP16_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP16_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP17_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP17_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP17_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP17_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP18_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP18_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP18_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP18_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP19_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP19_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP19_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP19_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP1_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP20_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP20_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP20_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP20_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP21_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP21_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP21_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP21_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP22_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP22_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP22_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP22_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP23_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP23_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP23_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP23_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP24_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP24_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP24_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP24_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP25_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP25_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP25_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP25_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP26_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP26_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP26_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP26_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP27_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP27_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP27_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP27_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP28_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP28_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP28_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP28_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP29_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP29_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP29_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP29_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP2_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP30_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP30_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP30_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP30_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP31_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP31_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP31_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP31_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP3_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP3_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP3_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP3_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP4_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP4_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP4_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP4_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP5_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP5_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP5_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP5_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP6_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP6_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP6_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP6_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP7_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP7_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP7_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP7_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP8_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP8_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP8_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP8_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_0r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_0r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_1r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_1r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_2r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_2r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_3r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_3r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_4r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_4r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_5r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_5r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_6r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_6r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_7r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_7r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_8r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_8r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_9r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_9r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_10r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_10r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_11r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_11r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_12r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_12r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_13r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_13r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_14r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_14r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_ICMAP9_CID_15r(unit, rvp) \
	soc_reg32_get(unit, ICMAP9_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_ICMAP9_CID_15r(unit, rv) \
	soc_reg32_set(unit, ICMAP9_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_ICONFIGr(unit, port, rvp) \
	soc_reg_get(unit, ICONFIGr, port, 0, rvp)
#define WRITE_ICONFIGr(unit, port, rv) \
	soc_reg_set(unit, ICONFIGr, port, 0, rv)

#define READ_ICONTROL_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, ICONTROL_OPCODEr, port, 0, rvp)
#define WRITE_ICONTROL_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, ICONTROL_OPCODEr, port, 0, rv)

#define READ_ICONTROL_OPCODE_BITMAPr(unit, port, rvp) \
	soc_reg32_get(unit, ICONTROL_OPCODE_BITMAPr, port, 0, rvp)
#define WRITE_ICONTROL_OPCODE_BITMAPr(unit, port, rv) \
	soc_reg32_set(unit, ICONTROL_OPCODE_BITMAPr, port, 0, rv)

#define READ_ICONTROL_OPCODE_BITMAP_64r(unit, port, rvp) \
	soc_reg_get(unit, ICONTROL_OPCODE_BITMAP_64r, port, 0, rvp)
#define WRITE_ICONTROL_OPCODE_BITMAP_64r(unit, port, rv) \
	soc_reg_set(unit, ICONTROL_OPCODE_BITMAP_64r, port, 0, rv)

#define READ_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ICOS_MAP_SELr(unit, port, rvp) \
	soc_reg32_get(unit, ICOS_MAP_SELr, port, 0, rvp)
#define WRITE_ICOS_MAP_SELr(unit, port, rv) \
	soc_reg32_set(unit, ICOS_MAP_SELr, port, 0, rv)

#define READ_ICOS_SELr(unit, port, rvp) \
	soc_reg_get(unit, ICOS_SELr, port, 0, rvp)
#define WRITE_ICOS_SELr(unit, port, rv) \
	soc_reg_set(unit, ICOS_SELr, port, 0, rv)

#define READ_ICOS_SEL_2r(unit, port, rvp) \
	soc_reg32_get(unit, ICOS_SEL_2r, port, 0, rvp)
#define WRITE_ICOS_SEL_2r(unit, port, rv) \
	soc_reg32_set(unit, ICOS_SEL_2r, port, 0, rv)

#define READ_ICPU_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, ICPU_CONTROLr, port, 0, rvp)
#define WRITE_ICPU_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, ICPU_CONTROLr, port, 0, rv)

#define READ_ICTRLr(unit, port, rvp) \
	soc_reg_get(unit, ICTRLr, port, 0, rvp)
#define WRITE_ICTRLr(unit, port, rv) \
	soc_reg_set(unit, ICTRLr, port, 0, rv)

#define READ_IDLF_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IDLF_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IDLF_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IDLF_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_IE2E_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IE2E_CONTROLr, port, 0, rvp)
#define WRITE_IE2E_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IE2E_CONTROLr, port, 0, rv)

#define READ_IE2E_MAX_RATEr(unit, port, rvp) \
	soc_reg32_get(unit, IE2E_MAX_RATEr, port, 0, rvp)
#define WRITE_IE2E_MAX_RATEr(unit, port, rv) \
	soc_reg32_set(unit, IE2E_MAX_RATEr, port, 0, rv)

#define READ_IEGRBLKr(unit, port, rvp) \
	soc_reg_get(unit, IEGRBLKr, port, 0, rvp)
#define WRITE_IEGRBLKr(unit, port, rv) \
	soc_reg_set(unit, IEGRBLKr, port, 0, rv)

#define READ_IEGR_DBGr(unit, port, rvp) \
	soc_reg_get(unit, IEGR_DBGr, port, 0, rvp)
#define WRITE_IEGR_DBGr(unit, port, rv) \
	soc_reg_set(unit, IEGR_DBGr, port, 0, rv)

#define READ_IEGR_ENABLEr(unit, port, rvp) \
	soc_reg_get(unit, IEGR_ENABLEr, port, 0, rvp)
#define WRITE_IEGR_ENABLEr(unit, port, rv) \
	soc_reg_set(unit, IEGR_ENABLEr, port, 0, rv)

#define READ_IEGR_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, IEGR_PORTr, port, 0, rvp)
#define WRITE_IEGR_PORTr(unit, port, rv) \
	soc_reg32_set(unit, IEGR_PORTr, port, 0, rv)

#define READ_IEGR_PORT_64r(unit, port, rvp) \
	soc_reg_get(unit, IEGR_PORT_64r, port, 0, rvp)
#define WRITE_IEGR_PORT_64r(unit, port, rv) \
	soc_reg_set(unit, IEGR_PORT_64r, port, 0, rv)

#define READ_IEGR_PORT_L3UC_MODSr(unit, port, rvp) \
	soc_reg32_get(unit, IEGR_PORT_L3UC_MODSr, port, 0, rvp)
#define WRITE_IEGR_PORT_L3UC_MODSr(unit, port, rv) \
	soc_reg32_set(unit, IEGR_PORT_L3UC_MODSr, port, 0, rv)

#define READ_IEGR_SNGL_OUTr(unit, port, rvp) \
	soc_reg_get(unit, IEGR_SNGL_OUTr, port, 0, rvp)
#define WRITE_IEGR_SNGL_OUTr(unit, port, rv) \
	soc_reg_set(unit, IEGR_SNGL_OUTr, port, 0, rv)

#define READ_IEGR_SNGL_PKTr(unit, port, rvp) \
	soc_reg_get(unit, IEGR_SNGL_PKTr, port, 0, rvp)
#define WRITE_IEGR_SNGL_PKTr(unit, port, rv) \
	soc_reg_set(unit, IEGR_SNGL_PKTr, port, 0, rv)

#define READ_IEMIRROR_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IEMIRROR_CONTROLr, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IEMIRROR_CONTROLr, port, 0, rv)

#define READ_IEMIRROR_CONTROL1r(unit, port, rvp) \
	soc_reg32_get(unit, IEMIRROR_CONTROL1r, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL1r(unit, port, rv) \
	soc_reg32_set(unit, IEMIRROR_CONTROL1r, port, 0, rv)

#define READ_IEMIRROR_CONTROL1_64r(unit, port, rvp) \
	soc_reg_get(unit, IEMIRROR_CONTROL1_64r, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL1_64r(unit, port, rv) \
	soc_reg_set(unit, IEMIRROR_CONTROL1_64r, port, 0, rv)

#define READ_IEMIRROR_CONTROL2_64r(unit, port, rvp) \
	soc_reg_get(unit, IEMIRROR_CONTROL2_64r, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL2_64r(unit, port, rv) \
	soc_reg_set(unit, IEMIRROR_CONTROL2_64r, port, 0, rv)

#define READ_IEMIRROR_CONTROL3_64r(unit, port, rvp) \
	soc_reg_get(unit, IEMIRROR_CONTROL3_64r, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL3_64r(unit, port, rv) \
	soc_reg_set(unit, IEMIRROR_CONTROL3_64r, port, 0, rv)

#define READ_IEMIRROR_CONTROL_64r(unit, port, rvp) \
	soc_reg_get(unit, IEMIRROR_CONTROL_64r, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL_64r(unit, port, rv) \
	soc_reg_set(unit, IEMIRROR_CONTROL_64r, port, 0, rv)

#define READ_IEMIRROR_CONTROL_HIr(unit, port, rvp) \
	soc_reg32_get(unit, IEMIRROR_CONTROL_HIr, port, 0, rvp)
#define WRITE_IEMIRROR_CONTROL_HIr(unit, port, rv) \
	soc_reg32_set(unit, IEMIRROR_CONTROL_HIr, port, 0, rv)

#define READ_IESMIF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IESMIF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_CONTROL2r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_CONTROL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_CONTROL2r(unit, rv) \
	soc_reg32_set(unit, IESMIF_CONTROL2r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_ECB_ECC_STATUS_DBEr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_ECB_ECC_STATUS_DBEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_ECB_ECC_STATUS_DBEr(unit, rv) \
	soc_reg32_set(unit, IESMIF_ECB_ECC_STATUS_DBEr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_ECB_ECC_STATUS_SBEr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_ECB_ECC_STATUS_SBEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_ECB_ECC_STATUS_SBEr(unit, rv) \
	soc_reg32_set(unit, IESMIF_ECB_ECC_STATUS_SBEr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_ECB_SBE_SYNDROME12r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_ECB_SBE_SYNDROME12r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_ECB_SBE_SYNDROME12r(unit, rv) \
	soc_reg32_set(unit, IESMIF_ECB_SBE_SYNDROME12r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, IESMIF_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IESMIF_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IESMIF_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IESMIF_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS2r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS3r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS4r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS5r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS6r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_IESMIF_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, IESMIF_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_IESMIF_STATUS7r(unit, rv) \
	soc_reg32_set(unit, IESMIF_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_IFP_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IFP_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IFP_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_COUNTER_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_COUNTER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_COUNTER_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_COUNTER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr(unit, port, rvp) \
	soc_reg32_get(unit, IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr, port, 0, rvp)
#define WRITE_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr(unit, port, rv) \
	soc_reg32_set(unit, IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr, port, 0, rv)

#define READ_IFP_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_ING_DVP_2_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_ING_DVP_2_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_ING_DVP_2_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_ING_DVP_2_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_ING_DVP_2_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_ING_DVP_2_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_ING_DVP_2_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_ING_DVP_2_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_ING_DVP_2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_ING_DVP_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_ING_DVP_2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_ING_DVP_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_ING_DVP_2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_ING_DVP_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_ING_DVP_2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_ING_DVP_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_METER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_TABLE_TM_SLICE_0_2r(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_TABLE_TM_SLICE_0_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_TABLE_TM_SLICE_0_2r(unit, rv) \
	soc_reg32_set(unit, IFP_METER_TABLE_TM_SLICE_0_2r, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_TABLE_TM_SLICE_3_5r(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_TABLE_TM_SLICE_3_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_TABLE_TM_SLICE_3_5r(unit, rv) \
	soc_reg32_set(unit, IFP_METER_TABLE_TM_SLICE_3_5r, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_TABLE_TM_SLICE_6_8r(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_TABLE_TM_SLICE_6_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_TABLE_TM_SLICE_6_8r(unit, rv) \
	soc_reg32_set(unit, IFP_METER_TABLE_TM_SLICE_6_8r, REG_PORT_ANY, 0, rv)

#define READ_IFP_METER_TABLE_TM_SLICE_9_11r(unit, rvp) \
	soc_reg32_get(unit, IFP_METER_TABLE_TM_SLICE_9_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_METER_TABLE_TM_SLICE_9_11r(unit, rv) \
	soc_reg32_set(unit, IFP_METER_TABLE_TM_SLICE_9_11r, REG_PORT_ANY, 0, rv)

#define READ_IFP_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IFP_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, IFP_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IFP_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IFP_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IFP_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_POLICY_TABLE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_POLICY_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_POLICY_TABLE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_POLICY_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_PWR_WATCH_DOG_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_PWR_WATCH_DOG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_PWR_WATCH_DOG_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_PWR_WATCH_DOG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_PWR_WATCH_DOG_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_PWR_WATCH_DOG_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_PWR_WATCH_DOG_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_PWR_WATCH_DOG_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_REDIRECTION_PROFILE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_REDIRECTION_PROFILE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IFP_STORM_CONTROL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IFP_STORM_CONTROL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_STORM_CONTROL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IFP_STORM_CONTROL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IFP_STORM_CONTROL_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IFP_STORM_CONTROL_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_STORM_CONTROL_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IFP_STORM_CONTROL_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IFP_STORM_CONTROL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IFP_STORM_CONTROL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_STORM_CONTROL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IFP_STORM_CONTROL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IFP_STORM_CONTROL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IFP_STORM_CONTROL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IFP_STORM_CONTROL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IFP_STORM_CONTROL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IGMP_MLD_PKT_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IGMP_MLD_PKT_CONTROLr, port, 0, rvp)
#define WRITE_IGMP_MLD_PKT_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IGMP_MLD_PKT_CONTROLr, port, 0, rv)

#define READ_IGR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, IGR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IGR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, IGR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IGR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IGR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IGR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IGR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IGR_IPORTr(unit, port, rvp) \
	soc_reg32_get(unit, IGR_IPORTr, port, 0, rvp)
#define WRITE_IGR_IPORTr(unit, port, rv) \
	soc_reg32_set(unit, IGR_IPORTr, port, 0, rv)

#define READ_IGR_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, IGR_PORTr, port, 0, rvp)
#define WRITE_IGR_PORTr(unit, port, rv) \
	soc_reg32_set(unit, IGR_PORTr, port, 0, rv)

#define READ_IGR_VLAN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IGR_VLAN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IGR_VLAN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IGR_VLAN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IHG_LOOKUPr(unit, port, rvp) \
	soc_reg32_get(unit, IHG_LOOKUPr, port, 0, rvp)
#define WRITE_IHG_LOOKUPr(unit, port, rv) \
	soc_reg32_set(unit, IHG_LOOKUPr, port, 0, rv)

#define READ_IHIGIG_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IHIGIG_CONTROLr, port, 0, rvp)
#define WRITE_IHIGIG_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IHIGIG_CONTROLr, port, 0, rv)

#define READ_IHOLDr(unit, port, idx, rvp) \
	soc_reg_get(unit, IHOLDr, port, idx, rvp)
#define WRITE_IHOLDr(unit, port, idx, rv) \
	soc_reg_set(unit, IHOLDr, port, idx, rv)

#define READ_IHOLD0r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD0r, port, 0, rvp)
#define WRITE_IHOLD0r(unit, port, rv) \
	soc_reg_set(unit, IHOLD0r, port, 0, rv)

#define READ_IHOLD1r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD1r, port, 0, rvp)
#define WRITE_IHOLD1r(unit, port, rv) \
	soc_reg_set(unit, IHOLD1r, port, 0, rv)

#define READ_IHOLD2r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD2r, port, 0, rvp)
#define WRITE_IHOLD2r(unit, port, rv) \
	soc_reg_set(unit, IHOLD2r, port, 0, rv)

#define READ_IHOLD3r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD3r, port, 0, rvp)
#define WRITE_IHOLD3r(unit, port, rv) \
	soc_reg_set(unit, IHOLD3r, port, 0, rv)

#define READ_IHOLD4r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD4r, port, 0, rvp)
#define WRITE_IHOLD4r(unit, port, rv) \
	soc_reg_set(unit, IHOLD4r, port, 0, rv)

#define READ_IHOLD5r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD5r, port, 0, rvp)
#define WRITE_IHOLD5r(unit, port, rv) \
	soc_reg_set(unit, IHOLD5r, port, 0, rv)

#define READ_IHOLD6r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD6r, port, 0, rvp)
#define WRITE_IHOLD6r(unit, port, rv) \
	soc_reg_set(unit, IHOLD6r, port, 0, rv)

#define READ_IHOLD7r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD7r, port, 0, rvp)
#define WRITE_IHOLD7r(unit, port, rv) \
	soc_reg_set(unit, IHOLD7r, port, 0, rv)

#define READ_IHOLD8r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD8r, port, 0, rvp)
#define WRITE_IHOLD8r(unit, port, rv) \
	soc_reg_set(unit, IHOLD8r, port, 0, rv)

#define READ_IHOLD9r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD9r, port, 0, rvp)
#define WRITE_IHOLD9r(unit, port, rv) \
	soc_reg_set(unit, IHOLD9r, port, 0, rv)

#define READ_IHOLD10r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD10r, port, 0, rvp)
#define WRITE_IHOLD10r(unit, port, rv) \
	soc_reg_set(unit, IHOLD10r, port, 0, rv)

#define READ_IHOLD11r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD11r, port, 0, rvp)
#define WRITE_IHOLD11r(unit, port, rv) \
	soc_reg_set(unit, IHOLD11r, port, 0, rv)

#define READ_IHOLD12r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD12r, port, 0, rvp)
#define WRITE_IHOLD12r(unit, port, rv) \
	soc_reg_set(unit, IHOLD12r, port, 0, rv)

#define READ_IHOLD13r(unit, port, rvp) \
	soc_reg_get(unit, IHOLD13r, port, 0, rvp)
#define WRITE_IHOLD13r(unit, port, rv) \
	soc_reg_set(unit, IHOLD13r, port, 0, rv)

#define READ_IHOLSTATUSr(unit, port, cos, rvp) \
	soc_reg_get(unit, IHOLSTATUSr, port, cos, rvp)
#define WRITE_IHOLSTATUSr(unit, port, cos, rv) \
	soc_reg_set(unit, IHOLSTATUSr, port, cos, rv)

#define READ_IHOL_D0r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_D0r, port, 0, rvp)
#define WRITE_IHOL_D0r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_D0r, port, 0, rv)

#define READ_IHOL_D1r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_D1r, port, 0, rvp)
#define WRITE_IHOL_D1r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_D1r, port, 0, rv)

#define READ_IHOL_D2r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_D2r, port, 0, rvp)
#define WRITE_IHOL_D2r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_D2r, port, 0, rv)

#define READ_IHOL_D3r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_D3r, port, 0, rvp)
#define WRITE_IHOL_D3r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_D3r, port, 0, rv)

#define READ_IHOL_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_MH0r, port, 0, rvp)
#define WRITE_IHOL_MH0r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_MH0r, port, 0, rv)

#define READ_IHOL_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_MH1r, port, 0, rvp)
#define WRITE_IHOL_MH1r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_MH1r, port, 0, rv)

#define READ_IHOL_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_MH2r, port, 0, rvp)
#define WRITE_IHOL_MH2r(unit, port, rv) \
	soc_reg32_set(unit, IHOL_MH2r, port, 0, rv)

#define READ_IHOL_RX_DA_LSr(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_RX_DA_LSr, port, 0, rvp)
#define WRITE_IHOL_RX_DA_LSr(unit, port, rv) \
	soc_reg32_set(unit, IHOL_RX_DA_LSr, port, 0, rv)

#define READ_IHOL_RX_DA_MSr(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_RX_DA_MSr, port, 0, rvp)
#define WRITE_IHOL_RX_DA_MSr(unit, port, rv) \
	soc_reg32_set(unit, IHOL_RX_DA_MSr, port, 0, rv)

#define READ_IHOL_RX_LENGTH_TYPEr(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_RX_LENGTH_TYPEr, port, 0, rvp)
#define WRITE_IHOL_RX_LENGTH_TYPEr(unit, port, rv) \
	soc_reg32_set(unit, IHOL_RX_LENGTH_TYPEr, port, 0, rv)

#define READ_IHOL_RX_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, IHOL_RX_OPCODEr, port, 0, rvp)
#define WRITE_IHOL_RX_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, IHOL_RX_OPCODEr, port, 0, rv)

#define READ_IIBP_D0r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_D0r, port, 0, rvp)
#define WRITE_IIBP_D0r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_D0r, port, 0, rv)

#define READ_IIBP_D1r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_D1r, port, 0, rvp)
#define WRITE_IIBP_D1r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_D1r, port, 0, rv)

#define READ_IIBP_D2r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_D2r, port, 0, rvp)
#define WRITE_IIBP_D2r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_D2r, port, 0, rv)

#define READ_IIBP_D3r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_D3r, port, 0, rvp)
#define WRITE_IIBP_D3r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_D3r, port, 0, rv)

#define READ_IIBP_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_MH0r, port, 0, rvp)
#define WRITE_IIBP_MH0r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_MH0r, port, 0, rv)

#define READ_IIBP_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_MH1r, port, 0, rvp)
#define WRITE_IIBP_MH1r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_MH1r, port, 0, rv)

#define READ_IIBP_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_MH2r, port, 0, rvp)
#define WRITE_IIBP_MH2r(unit, port, rv) \
	soc_reg32_set(unit, IIBP_MH2r, port, 0, rv)

#define READ_IIBP_RX_DA_LSr(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_RX_DA_LSr, port, 0, rvp)
#define WRITE_IIBP_RX_DA_LSr(unit, port, rv) \
	soc_reg32_set(unit, IIBP_RX_DA_LSr, port, 0, rv)

#define READ_IIBP_RX_DA_MSr(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_RX_DA_MSr, port, 0, rvp)
#define WRITE_IIBP_RX_DA_MSr(unit, port, rv) \
	soc_reg32_set(unit, IIBP_RX_DA_MSr, port, 0, rv)

#define READ_IIBP_RX_LENGTH_TYPEr(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_RX_LENGTH_TYPEr, port, 0, rvp)
#define WRITE_IIBP_RX_LENGTH_TYPEr(unit, port, rv) \
	soc_reg32_set(unit, IIBP_RX_LENGTH_TYPEr, port, 0, rv)

#define READ_IIBP_RX_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, IIBP_RX_OPCODEr, port, 0, rvp)
#define WRITE_IIBP_RX_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, IIBP_RX_OPCODEr, port, 0, rv)

#define READ_IIF_ENTRY_SRCH_AVAILr(unit, rvp) \
	soc_reg32_get(unit, IIF_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_IIF_ENTRY_SRCH_AVAILr(unit, rv) \
	soc_reg32_set(unit, IIF_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_IIMBPr(unit, port, rvp) \
	soc_reg_get(unit, IIMBPr, port, 0, rvp)
#define WRITE_IIMBPr(unit, port, rv) \
	soc_reg_set(unit, IIMBPr, port, 0, rv)

#define READ_IIMRPr(unit, port, rvp) \
	soc_reg_get(unit, IIMRPr, port, 0, rvp)
#define WRITE_IIMRPr(unit, port, rv) \
	soc_reg_set(unit, IIMRPr, port, 0, rv)

#define READ_IING_DBGr(unit, port, rvp) \
	soc_reg_get(unit, IING_DBGr, port, 0, rvp)
#define WRITE_IING_DBGr(unit, port, rv) \
	soc_reg_set(unit, IING_DBGr, port, 0, rv)

#define READ_IING_EGRMSKBMAPr(unit, port, rvp) \
	soc_reg32_get(unit, IING_EGRMSKBMAPr, port, 0, rvp)
#define WRITE_IING_EGRMSKBMAPr(unit, port, rv) \
	soc_reg32_set(unit, IING_EGRMSKBMAPr, port, 0, rv)

#define READ_IING_EGRMSKBMAP_64r(unit, port, rvp) \
	soc_reg_get(unit, IING_EGRMSKBMAP_64r, port, 0, rvp)
#define WRITE_IING_EGRMSKBMAP_64r(unit, port, rv) \
	soc_reg_set(unit, IING_EGRMSKBMAP_64r, port, 0, rv)

#define READ_IIPMCr(unit, port, rvp) \
	soc_reg_get(unit, IIPMCr, port, 0, rvp)
#define WRITE_IIPMCr(unit, port, rv) \
	soc_reg_set(unit, IIPMCr, port, 0, rv)

#define READ_IIPMC_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IIPMC_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IIPMC_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IIPMC_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_IIPPKTSr(unit, port, rvp) \
	soc_reg_get(unit, IIPPKTSr, port, 0, rvp)
#define WRITE_IIPPKTSr(unit, port, rv) \
	soc_reg_set(unit, IIPPKTSr, port, 0, rv)

#define READ_IIRSEL_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IIRSEL_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IIRSEL_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IIRSEL_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IKNOWN_MCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IKNOWN_MCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IKNOWN_MCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IKNOWN_MCAST_BLOCK_MASKr, port, 0, rv)

#define READ_IKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, IKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_IKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, IKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_IL2LU_PWR_WATCH_DOG_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IL2LU_PWR_WATCH_DOG_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL2LU_PWR_WATCH_DOG_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IL2LU_PWR_WATCH_DOG_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IL2LU_PWR_WATCH_DOG_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL2LU_PWR_WATCH_DOG_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL2LU_PWR_WATCH_DOG_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL2LU_PWR_WATCH_DOG_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL2LU_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IL2LU_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IL2LU_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IL2LU_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IL2LU_WW_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IL2LU_WW_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IL2LU_WW_REG_1r(unit, rv) \
	soc_reg32_set(unit, IL2LU_WW_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IL2MC_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IL2MC_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IL2MC_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IL2MC_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IL3LU_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IL3LU_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3LU_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IL3LU_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_ERBFIFO_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_ERBFIFO_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_ERBFIFO_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_ERBFIFO_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_ERB_CTLr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_ERB_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_ERB_CTLr(unit, rv) \
	soc_reg32_set(unit, IL3MC_ERB_CTLr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_ERB_INTR_CLEARr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_ERB_INTR_CLEARr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_ERB_INTR_CLEARr(unit, rv) \
	soc_reg32_set(unit, IL3MC_ERB_INTR_CLEARr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_ERB_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_ERB_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_ERB_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IL3MC_ERB_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_ERB_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_ERB_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_ERB_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_ERB_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_EXTFP_POLICY_DED_INFOr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_EXTFP_POLICY_DED_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_EXTFP_POLICY_DED_INFOr(unit, rv) \
	soc_reg32_set(unit, IL3MC_EXTFP_POLICY_DED_INFOr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_EXTFP_POLICY_SEC_INFOr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_EXTFP_POLICY_SEC_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_EXTFP_POLICY_SEC_INFOr(unit, rv) \
	soc_reg32_set(unit, IL3MC_EXTFP_POLICY_SEC_INFOr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_FP0RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_FP0RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_FP0RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, IL3MC_FP0RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_FP0RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_FP0RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_FP0RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_FP0RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_FP1RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_FP1RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_FP1RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, IL3MC_FP1RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_FP1RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_FP1RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_FP1RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_FP1RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_FPCREQFIFO_WS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_FPCREQFIFO_WS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_FPCREQFIFO_WS_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_FPCREQFIFO_WS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_IPCF_PTR_MISMATCH_INFOr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_IPCF_PTR_MISMATCH_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_IPCF_PTR_MISMATCH_INFOr(unit, rv) \
	soc_reg32_set(unit, IL3MC_IPCF_PTR_MISMATCH_INFOr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_L2L3RSPFIFO_RS_CTLr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_L2L3RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_L2L3RSPFIFO_RS_CTLr(unit, rv) \
	soc_reg32_set(unit, IL3MC_L2L3RSPFIFO_RS_CTLr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_L2L3RSPFIFO_RS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IL3MC_L2L3RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_L2L3RSPFIFO_RS_STATUSr(unit, rv) \
	soc_reg32_set(unit, IL3MC_L2L3RSPFIFO_RS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IL3MC_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IL3MC_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IL3MC_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IL3MC_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_ILINKr(unit, port, rvp) \
	soc_reg_get(unit, ILINKr, port, 0, rvp)
#define WRITE_ILINKr(unit, port, rv) \
	soc_reg_set(unit, ILINKr, port, 0, rv)

#define READ_ILLEGAL_TYPE_CNTr(unit, rvp) \
	soc_reg32_get(unit, ILLEGAL_TYPE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ILLEGAL_TYPE_CNTr(unit, rv) \
	soc_reg32_set(unit, ILLEGAL_TYPE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_ILLEGAL_TYPE_CNT_CG0r(unit, rvp) \
	soc_reg32_get(unit, ILLEGAL_TYPE_CNT_CG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ILLEGAL_TYPE_CNT_CG0r(unit, rv) \
	soc_reg32_set(unit, ILLEGAL_TYPE_CNT_CG0r, REG_PORT_ANY, 0, rv)

#define READ_ILLEGAL_TYPE_CNT_CG1r(unit, rvp) \
	soc_reg32_get(unit, ILLEGAL_TYPE_CNT_CG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ILLEGAL_TYPE_CNT_CG1r(unit, rv) \
	soc_reg32_set(unit, ILLEGAL_TYPE_CNT_CG1r, REG_PORT_ANY, 0, rv)

#define READ_ILNKBLKr(unit, port, rvp) \
	soc_reg_get(unit, ILNKBLKr, port, 0, rvp)
#define WRITE_ILNKBLKr(unit, port, rv) \
	soc_reg_set(unit, ILNKBLKr, port, 0, rv)

#define READ_ILOCAL_SW_DISABLE_DEFAULT_PBMr(unit, port, rvp) \
	soc_reg32_get(unit, ILOCAL_SW_DISABLE_DEFAULT_PBMr, port, 0, rvp)
#define WRITE_ILOCAL_SW_DISABLE_DEFAULT_PBMr(unit, port, rv) \
	soc_reg32_set(unit, ILOCAL_SW_DISABLE_DEFAULT_PBMr, port, 0, rv)

#define READ_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r(unit, port, rvp) \
	soc_reg_get(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_64r, port, 0, rvp)
#define WRITE_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r(unit, port, rv) \
	soc_reg_set(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_64r, port, 0, rv)

#define READ_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr(unit, port, rvp) \
	soc_reg32_get(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr, port, 0, rvp)
#define WRITE_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr(unit, port, rv) \
	soc_reg32_set(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr, port, 0, rv)

#define READ_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r(unit, port, rvp) \
	soc_reg_get(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r, port, 0, rvp)
#define WRITE_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r(unit, port, rv) \
	soc_reg_set(unit, ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r, port, 0, rv)

#define READ_ILPM_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, ILPM_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ILPM_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, ILPM_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_ILPM_TM_REG_2r(unit, rvp) \
	soc_reg32_get(unit, ILPM_TM_REG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ILPM_TM_REG_2r(unit, rv) \
	soc_reg32_set(unit, ILPM_TM_REG_2r, REG_PORT_ANY, 0, rv)

#define READ_ILTOMCr(unit, port, rvp) \
	soc_reg_get(unit, ILTOMCr, port, 0, rvp)
#define WRITE_ILTOMCr(unit, port, rv) \
	soc_reg_set(unit, ILTOMCr, port, 0, rv)

#define READ_IL_DEBUG_CAT4K_OOBFCr(unit, port, rvp) \
	soc_reg32_get(unit, IL_DEBUG_CAT4K_OOBFCr, port, 0, rvp)
#define WRITE_IL_DEBUG_CAT4K_OOBFCr(unit, port, rv) \
	soc_reg32_set(unit, IL_DEBUG_CAT4K_OOBFCr, port, 0, rv)

#define READ_IL_DEBUG_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_DEBUG_CONFIGr, port, 0, rvp)
#define WRITE_IL_DEBUG_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_DEBUG_CONFIGr, port, 0, rv)

#define READ_IL_DEBUG_CREDITr(unit, port, rvp) \
	soc_reg32_get(unit, IL_DEBUG_CREDITr, port, 0, rvp)
#define WRITE_IL_DEBUG_CREDITr(unit, port, rv) \
	soc_reg32_set(unit, IL_DEBUG_CREDITr, port, 0, rv)

#define READ_IL_ECC_DEBUG0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_ECC_DEBUG0r, port, 0, rvp)
#define WRITE_IL_ECC_DEBUG0r(unit, port, rv) \
	soc_reg32_set(unit, IL_ECC_DEBUG0r, port, 0, rv)

#define READ_IL_ECC_ERROR_ADDR_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_ECC_ERROR_ADDR_0r, port, 0, rvp)
#define WRITE_IL_ECC_ERROR_ADDR_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_ECC_ERROR_ADDR_0r, port, 0, rv)

#define READ_IL_ECC_ERROR_ADDR_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_ECC_ERROR_ADDR_1r, port, 0, rvp)
#define WRITE_IL_ECC_ERROR_ADDR_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_ECC_ERROR_ADDR_1r, port, 0, rv)

#define READ_IL_ECC_ERROR_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ECC_ERROR_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_ECC_ERROR_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_ECC_ERROR_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_ECC_ERROR_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ECC_ERROR_L2_INTRr, port, 0, rvp)
#define WRITE_IL_ECC_ERROR_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_ECC_ERROR_L2_INTRr, port, 0, rv)

#define READ_IL_ERRINJ_CMDSTS_DONEr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ERRINJ_CMDSTS_DONEr, port, 0, rvp)
#define WRITE_IL_ERRINJ_CMDSTS_DONEr(unit, port, rv) \
	soc_reg32_set(unit, IL_ERRINJ_CMDSTS_DONEr, port, 0, rv)

#define READ_IL_ERRINJ_CMDSTS_GOr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ERRINJ_CMDSTS_GOr, port, 0, rvp)
#define WRITE_IL_ERRINJ_CMDSTS_GOr(unit, port, rv) \
	soc_reg32_set(unit, IL_ERRINJ_CMDSTS_GOr, port, 0, rv)

#define READ_IL_ERRINJ_CONFIG_CONTINUOUSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ERRINJ_CONFIG_CONTINUOUSr, port, 0, rvp)
#define WRITE_IL_ERRINJ_CONFIG_CONTINUOUSr(unit, port, rv) \
	soc_reg32_set(unit, IL_ERRINJ_CONFIG_CONTINUOUSr, port, 0, rv)

#define READ_IL_ERRINJ_CONFIG_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, IL_ERRINJ_CONFIG_COUNTr, port, 0, rvp)
#define WRITE_IL_ERRINJ_CONFIG_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, IL_ERRINJ_CONFIG_COUNTr, port, 0, rv)

#define READ_IL_ERRINJ_CONFIG_LANE_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_ERRINJ_CONFIG_LANE_0r, port, 0, rvp)
#define WRITE_IL_ERRINJ_CONFIG_LANE_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_ERRINJ_CONFIG_LANE_0r, port, 0, rv)

#define READ_IL_FLOWCONTROL_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_CONFIGr, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_CONFIGr, port, 0, rv)

#define READ_IL_FLOWCONTROL_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_FLOWCONTROL_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_L2_INTRr, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_L2_INTRr, port, 0, rv)

#define READ_IL_FLOWCONTROL_OOB_RX_STSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_OOB_RX_STSr, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_OOB_RX_STSr(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_OOB_RX_STSr, port, 0, rv)

#define READ_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r, port, 0, rv)

#define READ_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r, port, 0, rv)

#define READ_IL_FLOWCONTROL_RXFC_STS0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_RXFC_STS0r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_RXFC_STS0r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_RXFC_STS0r, port, 0, rv)

#define READ_IL_FLOWCONTROL_RXFC_STS1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_RXFC_STS1r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_RXFC_STS1r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_RXFC_STS1r, port, 0, rv)

#define READ_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r, port, 0, rv)

#define READ_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r, port, 0, rv)

#define READ_IL_FLOWCONTROL_TXFC_STS0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_TXFC_STS0r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_TXFC_STS0r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_TXFC_STS0r, port, 0, rv)

#define READ_IL_FLOWCONTROL_TXFC_STS1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_FLOWCONTROL_TXFC_STS1r, port, 0, rvp)
#define WRITE_IL_FLOWCONTROL_TXFC_STS1r(unit, port, rv) \
	soc_reg32_set(unit, IL_FLOWCONTROL_TXFC_STS1r, port, 0, rv)

#define READ_IL_GLOBAL_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_GLOBAL_CONFIGr, port, 0, rvp)
#define WRITE_IL_GLOBAL_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_GLOBAL_CONFIGr, port, 0, rv)

#define READ_IL_GLOBAL_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IL_GLOBAL_CONTROLr, port, 0, rvp)
#define WRITE_IL_GLOBAL_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IL_GLOBAL_CONTROLr, port, 0, rv)

#define READ_IL_GLOBAL_ERROR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_GLOBAL_ERROR_STATUSr, port, 0, rvp)
#define WRITE_IL_GLOBAL_ERROR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, IL_GLOBAL_ERROR_STATUSr, port, 0, rv)

#define READ_IL_IEEE_CRC32_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_IEEE_CRC32_CONFIGr, port, 0, rvp)
#define WRITE_IL_IEEE_CRC32_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_IEEE_CRC32_CONFIGr, port, 0, rv)

#define READ_IL_LOOPBACK_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_LOOPBACK_CONFIGr, port, 0, rvp)
#define WRITE_IL_LOOPBACK_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_LOOPBACK_CONFIGr, port, 0, rv)

#define READ_IL_MEMORY_INITr(unit, port, rvp) \
	soc_reg32_get(unit, IL_MEMORY_INITr, port, 0, rvp)
#define WRITE_IL_MEMORY_INITr(unit, port, rv) \
	soc_reg32_set(unit, IL_MEMORY_INITr, port, 0, rv)

#define READ_IL_MEMORY_INIT_DONEr(unit, port, rvp) \
	soc_reg32_get(unit, IL_MEMORY_INIT_DONEr, port, 0, rvp)
#define WRITE_IL_MEMORY_INIT_DONEr(unit, port, rv) \
	soc_reg32_set(unit, IL_MEMORY_INIT_DONEr, port, 0, rv)

#define READ_IL_MEM_DEBUG0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_MEM_DEBUG0r, port, 0, rvp)
#define WRITE_IL_MEM_DEBUG0r(unit, port, rv) \
	soc_reg32_set(unit, IL_MEM_DEBUG0r, port, 0, rv)

#define READ_IL_MEM_DEBUG1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_MEM_DEBUG1r, port, 0, rvp)
#define WRITE_IL_MEM_DEBUG1r(unit, port, rv) \
	soc_reg32_set(unit, IL_MEM_DEBUG1r, port, 0, rv)

#define READ_IL_MEM_DEBUG2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_MEM_DEBUG2r, port, 0, rvp)
#define WRITE_IL_MEM_DEBUG2r(unit, port, rv) \
	soc_reg32_set(unit, IL_MEM_DEBUG2r, port, 0, rv)

#define READ_IL_MU_LLFC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IL_MU_LLFC_CONTROLr, port, 0, rvp)
#define WRITE_IL_MU_LLFC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IL_MU_LLFC_CONTROLr, port, 0, rv)

#define READ_IL_MU_LLFC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_MU_LLFC_STATUSr, port, 0, rvp)
#define WRITE_IL_MU_LLFC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, IL_MU_LLFC_STATUSr, port, 0, rv)

#define READ_IL_PKTCAP_CHANNEL_SEL_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_CHANNEL_SEL_0r, port, 0, rvp)
#define WRITE_IL_PKTCAP_CHANNEL_SEL_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_CHANNEL_SEL_0r, port, 0, rv)

#define READ_IL_PKTCAP_CHANNEL_SEL_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_CHANNEL_SEL_1r, port, 0, rvp)
#define WRITE_IL_PKTCAP_CHANNEL_SEL_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_CHANNEL_SEL_1r, port, 0, rv)

#define READ_IL_PKTCAP_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_CONFIGr, port, 0, rvp)
#define WRITE_IL_PKTCAP_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_CONFIGr, port, 0, rv)

#define READ_IL_PKTCAP_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_CONTROLr, port, 0, rvp)
#define WRITE_IL_PKTCAP_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_CONTROLr, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_0r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_0r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_1r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_1r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_2r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_2r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_2r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_3r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_3r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_3r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_4r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_4r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_4r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_5r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_5r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_5r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_6r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_6r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_6r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_6r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_7r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_7r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_7r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_7r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_8r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_8r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_8r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_8r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_9r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_9r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_9r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_9r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_10r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_10r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_10r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_10r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_11r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_11r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_11r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_11r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_12r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_12r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_12r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_12r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_13r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_13r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_13r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_13r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_14r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_14r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_14r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_14r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_15r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_15r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_15r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_15r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_16r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_16r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_16r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_16r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_17r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_17r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_17r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_17r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_18r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_18r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_18r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_18r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_19r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_19r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_19r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_19r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_20r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_20r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_20r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_20r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_21r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_21r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_21r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_21r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_22r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_22r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_22r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_22r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_23r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_23r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_23r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_23r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_24r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_24r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_24r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_24r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_25r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_25r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_25r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_25r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_26r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_26r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_26r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_26r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_27r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_27r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_27r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_27r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_28r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_28r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_28r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_28r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_29r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_29r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_29r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_29r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_30r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_30r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_30r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_30r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_31r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_31r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_31r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_31r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_32r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_32r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_32r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_32r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_33r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_33r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_33r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_33r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_34r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_34r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_34r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_34r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_35r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_35r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_35r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_35r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_36r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_36r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_36r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_36r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_37r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_37r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_37r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_37r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_38r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_38r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_38r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_38r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_39r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_39r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_39r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_39r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_40r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_40r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_40r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_40r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_41r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_41r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_41r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_41r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_42r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_42r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_42r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_42r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_43r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_43r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_43r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_43r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_44r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_44r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_44r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_44r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_45r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_45r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_45r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_45r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_46r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_46r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_46r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_46r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_47r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_47r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_47r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_47r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_48r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_48r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_48r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_48r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_49r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_49r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_49r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_49r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_50r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_50r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_50r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_50r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_51r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_51r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_51r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_51r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_52r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_52r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_52r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_52r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_53r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_53r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_53r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_53r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_54r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_54r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_54r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_54r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_55r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_55r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_55r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_55r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_56r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_56r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_56r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_56r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_57r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_57r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_57r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_57r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_58r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_58r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_58r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_58r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_59r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_59r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_59r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_59r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_60r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_60r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_60r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_60r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_61r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_61r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_61r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_61r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_62r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_62r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_62r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_62r, port, 0, rv)

#define READ_IL_PKTCAP_PKTHDR_63r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTHDR_63r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTHDR_63r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTHDR_63r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_0r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_0r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_1r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_1r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_2r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_2r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_2r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_3r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_3r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_3r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_4r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_4r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_4r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_5r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_5r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_5r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_6r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_6r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_6r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_6r, port, 0, rv)

#define READ_IL_PKTCAP_PKTSB_7r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_PKTSB_7r, port, 0, rvp)
#define WRITE_IL_PKTCAP_PKTSB_7r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_PKTSB_7r, port, 0, rv)

#define READ_IL_PKTCAP_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTCAP_STATUSr, port, 0, rvp)
#define WRITE_IL_PKTCAP_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTCAP_STATUSr, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG0r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG0r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG0r, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG1r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG1r, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG2r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG2r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG2r, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG3r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG3r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG3r, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG4r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG4r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG4r, port, 0, rv)

#define READ_IL_PKTINJ_CONFIG5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONFIG5r, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONFIG5r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONFIG5r, port, 0, rv)

#define READ_IL_PKTINJ_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_CONTROLr, port, 0, rvp)
#define WRITE_IL_PKTINJ_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_CONTROLr, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_0r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_0r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_1r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_1r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_2r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_2r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_2r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_3r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_3r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_3r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_4r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_4r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_4r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_5r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_5r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_5r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_6r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_6r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_6r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_6r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_7r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_7r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_7r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_7r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_8r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_8r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_8r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_8r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_9r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_9r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_9r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_9r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_10r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_10r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_10r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_10r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_11r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_11r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_11r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_11r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_12r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_12r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_12r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_12r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_13r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_13r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_13r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_13r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_14r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_14r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_14r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_14r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_15r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_15r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_15r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_15r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_16r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_16r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_16r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_16r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_17r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_17r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_17r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_17r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_18r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_18r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_18r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_18r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_19r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_19r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_19r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_19r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_20r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_20r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_20r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_20r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_21r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_21r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_21r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_21r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_22r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_22r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_22r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_22r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_23r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_23r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_23r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_23r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_24r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_24r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_24r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_24r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_25r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_25r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_25r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_25r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_26r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_26r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_26r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_26r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_27r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_27r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_27r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_27r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_28r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_28r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_28r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_28r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_29r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_29r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_29r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_29r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_30r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_30r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_30r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_30r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_31r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_31r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_31r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_31r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_32r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_32r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_32r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_32r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_33r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_33r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_33r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_33r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_34r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_34r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_34r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_34r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_35r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_35r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_35r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_35r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_36r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_36r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_36r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_36r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_37r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_37r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_37r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_37r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_38r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_38r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_38r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_38r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_39r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_39r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_39r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_39r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_40r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_40r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_40r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_40r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_41r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_41r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_41r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_41r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_42r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_42r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_42r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_42r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_43r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_43r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_43r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_43r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_44r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_44r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_44r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_44r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_45r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_45r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_45r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_45r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_46r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_46r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_46r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_46r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_47r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_47r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_47r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_47r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_48r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_48r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_48r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_48r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_49r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_49r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_49r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_49r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_50r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_50r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_50r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_50r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_51r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_51r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_51r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_51r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_52r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_52r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_52r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_52r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_53r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_53r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_53r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_53r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_54r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_54r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_54r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_54r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_55r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_55r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_55r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_55r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_56r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_56r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_56r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_56r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_57r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_57r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_57r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_57r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_58r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_58r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_58r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_58r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_59r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_59r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_59r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_59r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_60r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_60r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_60r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_60r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_61r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_61r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_61r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_61r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_62r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_62r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_62r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_62r, port, 0, rv)

#define READ_IL_PKTINJ_PKTHDR_63r(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_PKTHDR_63r, port, 0, rvp)
#define WRITE_IL_PKTINJ_PKTHDR_63r(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_PKTHDR_63r, port, 0, rv)

#define READ_IL_PKTINJ_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, IL_PKTINJ_STATUSr, port, 0, rvp)
#define WRITE_IL_PKTINJ_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, IL_PKTINJ_STATUSr, port, 0, rv)

#define READ_IL_RX_CDR_LOCK_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CDR_LOCK_CONTROLr, port, 0, rvp)
#define WRITE_IL_RX_CDR_LOCK_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CDR_LOCK_CONTROLr, port, 0, rv)

#define READ_IL_RX_CHAN_ENABLE0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CHAN_ENABLE0r, port, 0, rvp)
#define WRITE_IL_RX_CHAN_ENABLE0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CHAN_ENABLE0r, port, 0, rv)

#define READ_IL_RX_CHAN_ENABLE1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CHAN_ENABLE1r, port, 0, rvp)
#define WRITE_IL_RX_CHAN_ENABLE1r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CHAN_ENABLE1r, port, 0, rv)

#define READ_IL_RX_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CONFIGr, port, 0, rvp)
#define WRITE_IL_RX_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CONFIGr, port, 0, rv)

#define READ_IL_RX_CORE_CONFIG0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_CONFIG0r, port, 0, rvp)
#define WRITE_IL_RX_CORE_CONFIG0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_CONFIG0r, port, 0, rv)

#define READ_IL_RX_CORE_CONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_CONFIG1r, port, 0, rvp)
#define WRITE_IL_RX_CORE_CONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_CONFIG1r, port, 0, rv)

#define READ_IL_RX_CORE_CONTROL0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_CONTROL0r, port, 0, rvp)
#define WRITE_IL_RX_CORE_CONTROL0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_CONTROL0r, port, 0, rv)

#define READ_IL_RX_CORE_STATUS0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_STATUS0r, port, 0, rvp)
#define WRITE_IL_RX_CORE_STATUS0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_STATUS0r, port, 0, rv)

#define READ_IL_RX_CORE_STATUS1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_STATUS1r, port, 0, rvp)
#define WRITE_IL_RX_CORE_STATUS1r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_STATUS1r, port, 0, rv)

#define READ_IL_RX_CORE_STATUS2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_STATUS2r, port, 0, rvp)
#define WRITE_IL_RX_CORE_STATUS2r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_STATUS2r, port, 0, rv)

#define READ_IL_RX_CORE_STAT_MU_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_CORE_STAT_MU_0r, port, 0, rvp)
#define WRITE_IL_RX_CORE_STAT_MU_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_CORE_STAT_MU_0r, port, 0, rv)

#define READ_IL_RX_ERRDET0_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET0_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET0_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET0_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET0_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET0_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET0_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET0_L2_INTRr, port, 0, rv)

#define READ_IL_RX_ERRDET1_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET1_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET1_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET1_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET1_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET1_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET1_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET1_L2_INTRr, port, 0, rv)

#define READ_IL_RX_ERRDET2_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET2_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET2_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET2_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET2_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET2_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET2_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET2_L2_INTRr, port, 0, rv)

#define READ_IL_RX_ERRDET3_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET3_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET3_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET3_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET3_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET3_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET3_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET3_L2_INTRr, port, 0, rv)

#define READ_IL_RX_ERRDET4_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET4_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET4_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET4_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET4_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET4_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET4_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET4_L2_INTRr, port, 0, rv)

#define READ_IL_RX_ERRDET5_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET5_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET5_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET5_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_RX_ERRDET5_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_ERRDET5_L2_INTRr, port, 0, rvp)
#define WRITE_IL_RX_ERRDET5_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_ERRDET5_L2_INTRr, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_0r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_0r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_1r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_1r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_2r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_2r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_2r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_3r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_3r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_3r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_4r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_4r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_4r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_5r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_5r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_5r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_6r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_6r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_6r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_6r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_7r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_7r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_7r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_7r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_8r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_8r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_8r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_8r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_9r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_9r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_9r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_9r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_10r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_10r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_10r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_10r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_11r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_11r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_11r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_11r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_12r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_12r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_12r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_12r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_13r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_13r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_13r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_13r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_14r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_14r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_14r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_14r, port, 0, rv)

#define READ_IL_RX_LANE_SWAP_CONTROL_15r(unit, port, rvp) \
	soc_reg32_get(unit, IL_RX_LANE_SWAP_CONTROL_15r, port, 0, rvp)
#define WRITE_IL_RX_LANE_SWAP_CONTROL_15r(unit, port, rv) \
	soc_reg32_set(unit, IL_RX_LANE_SWAP_CONTROL_15r, port, 0, rv)

#define READ_IL_STATS_RXSAT0_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_RXSAT0_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_STATS_RXSAT0_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_RXSAT0_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_STATS_RXSAT0_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_RXSAT0_INTRr, port, 0, rvp)
#define WRITE_IL_STATS_RXSAT0_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_RXSAT0_INTRr, port, 0, rv)

#define READ_IL_STATS_RXSAT1_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_RXSAT1_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_STATS_RXSAT1_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_RXSAT1_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_STATS_RXSAT1_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_RXSAT1_INTRr, port, 0, rvp)
#define WRITE_IL_STATS_RXSAT1_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_RXSAT1_INTRr, port, 0, rv)

#define READ_IL_STATS_TXSAT0_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_TXSAT0_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_STATS_TXSAT0_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_TXSAT0_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_STATS_TXSAT0_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_TXSAT0_INTRr, port, 0, rvp)
#define WRITE_IL_STATS_TXSAT0_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_TXSAT0_INTRr, port, 0, rv)

#define READ_IL_STATS_TXSAT1_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_TXSAT1_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_STATS_TXSAT1_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_TXSAT1_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_STATS_TXSAT1_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_STATS_TXSAT1_INTRr, port, 0, rvp)
#define WRITE_IL_STATS_TXSAT1_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_STATS_TXSAT1_INTRr, port, 0, rv)

#define READ_IL_TX_CHAN_ENABLE0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CHAN_ENABLE0r, port, 0, rvp)
#define WRITE_IL_TX_CHAN_ENABLE0r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CHAN_ENABLE0r, port, 0, rv)

#define READ_IL_TX_CHAN_ENABLE1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CHAN_ENABLE1r, port, 0, rvp)
#define WRITE_IL_TX_CHAN_ENABLE1r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CHAN_ENABLE1r, port, 0, rv)

#define READ_IL_TX_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CONFIGr, port, 0, rvp)
#define WRITE_IL_TX_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CONFIGr, port, 0, rv)

#define READ_IL_TX_CORE_CONFIG0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CORE_CONFIG0r, port, 0, rvp)
#define WRITE_IL_TX_CORE_CONFIG0r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CORE_CONFIG0r, port, 0, rv)

#define READ_IL_TX_CORE_CONFIG1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CORE_CONFIG1r, port, 0, rvp)
#define WRITE_IL_TX_CORE_CONFIG1r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CORE_CONFIG1r, port, 0, rv)

#define READ_IL_TX_CORE_CONFIG2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CORE_CONFIG2r, port, 0, rvp)
#define WRITE_IL_TX_CORE_CONFIG2r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CORE_CONFIG2r, port, 0, rv)

#define READ_IL_TX_CORE_CONTROL0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CORE_CONTROL0r, port, 0, rvp)
#define WRITE_IL_TX_CORE_CONTROL0r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CORE_CONTROL0r, port, 0, rv)

#define READ_IL_TX_CORE_CONTROL_MU_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_CORE_CONTROL_MU_0r, port, 0, rvp)
#define WRITE_IL_TX_CORE_CONTROL_MU_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_CORE_CONTROL_MU_0r, port, 0, rv)

#define READ_IL_TX_ERRDET0_L2_INTERRUPT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_ERRDET0_L2_INTERRUPT_MASKr, port, 0, rvp)
#define WRITE_IL_TX_ERRDET0_L2_INTERRUPT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_ERRDET0_L2_INTERRUPT_MASKr, port, 0, rv)

#define READ_IL_TX_ERRDET0_L2_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_ERRDET0_L2_INTRr, port, 0, rvp)
#define WRITE_IL_TX_ERRDET0_L2_INTRr(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_ERRDET0_L2_INTRr, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_0r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_0r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_0r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_0r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_1r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_1r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_1r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_1r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_2r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_2r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_2r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_2r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_3r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_3r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_3r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_3r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_4r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_4r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_4r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_4r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_5r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_5r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_5r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_5r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_6r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_6r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_6r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_6r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_7r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_7r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_7r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_7r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_8r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_8r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_8r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_8r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_9r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_9r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_9r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_9r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_10r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_10r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_10r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_10r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_11r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_11r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_11r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_11r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_12r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_12r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_12r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_12r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_13r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_13r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_13r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_13r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_14r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_14r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_14r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_14r, port, 0, rv)

#define READ_IL_TX_LANE_SWAP_CONTROL_15r(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_LANE_SWAP_CONTROL_15r, port, 0, rvp)
#define WRITE_IL_TX_LANE_SWAP_CONTROL_15r(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_LANE_SWAP_CONTROL_15r, port, 0, rv)

#define READ_IL_TX_REF_CLOCK_SELECTr(unit, port, rvp) \
	soc_reg32_get(unit, IL_TX_REF_CLOCK_SELECTr, port, 0, rvp)
#define WRITE_IL_TX_REF_CLOCK_SELECTr(unit, port, rv) \
	soc_reg32_set(unit, IL_TX_REF_CLOCK_SELECTr, port, 0, rv)

#define READ_IMBPr(unit, port, rvp) \
	soc_reg_get(unit, IMBPr, port, 0, rvp)
#define WRITE_IMBPr(unit, port, rv) \
	soc_reg_set(unit, IMBPr, port, 0, rv)

#define READ_IMC_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IMC_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IMC_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IMC_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_IMIRRORr(unit, port, rvp) \
	soc_reg_get(unit, IMIRRORr, port, 0, rvp)
#define WRITE_IMIRRORr(unit, port, rv) \
	soc_reg_set(unit, IMIRRORr, port, 0, rv)

#define READ_IMIRROR_BITMAPr(unit, port, rvp) \
	soc_reg32_get(unit, IMIRROR_BITMAPr, port, 0, rvp)
#define WRITE_IMIRROR_BITMAPr(unit, port, rv) \
	soc_reg32_set(unit, IMIRROR_BITMAPr, port, 0, rv)

#define READ_IMIRROR_BITMAP_64r(unit, port, rvp) \
	soc_reg_get(unit, IMIRROR_BITMAP_64r, port, 0, rvp)
#define WRITE_IMIRROR_BITMAP_64r(unit, port, rv) \
	soc_reg_set(unit, IMIRROR_BITMAP_64r, port, 0, rv)

#define READ_IMIRROR_BITMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IMIRROR_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IMIRROR_BITMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IMIRROR_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IMIRROR_BITMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IMIRROR_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IMIRROR_BITMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IMIRROR_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IMIRROR_BITMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IMIRROR_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IMIRROR_BITMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IMIRROR_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IMIRROR_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, IMIRROR_CONTROLr, port, 0, rvp)
#define WRITE_IMIRROR_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, IMIRROR_CONTROLr, port, 0, rv)

#define READ_IMIRROR_DEST_BITMAPr(unit, port, rvp) \
	soc_reg_get(unit, IMIRROR_DEST_BITMAPr, port, 0, rvp)
#define WRITE_IMIRROR_DEST_BITMAPr(unit, port, rv) \
	soc_reg_set(unit, IMIRROR_DEST_BITMAPr, port, 0, rv)

#define READ_IMMU_FUSE_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, IMMU_FUSE_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IMMU_FUSE_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, IMMU_FUSE_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_IMMU_FUSE_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, IMMU_FUSE_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IMMU_FUSE_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, IMMU_FUSE_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_IMMU_FUSE_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, IMMU_FUSE_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IMMU_FUSE_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, IMMU_FUSE_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_IMODPORT_15_8r(unit, port, rvp) \
	soc_reg_get(unit, IMODPORT_15_8r, port, 0, rvp)
#define WRITE_IMODPORT_15_8r(unit, port, rv) \
	soc_reg_set(unit, IMODPORT_15_8r, port, 0, rv)

#define READ_IMODPORT_23_16r(unit, port, rvp) \
	soc_reg_get(unit, IMODPORT_23_16r, port, 0, rvp)
#define WRITE_IMODPORT_23_16r(unit, port, rv) \
	soc_reg_set(unit, IMODPORT_23_16r, port, 0, rv)

#define READ_IMODPORT_31_24r(unit, port, rvp) \
	soc_reg_get(unit, IMODPORT_31_24r, port, 0, rvp)
#define WRITE_IMODPORT_31_24r(unit, port, rv) \
	soc_reg_set(unit, IMODPORT_31_24r, port, 0, rv)

#define READ_IMODPORT_39_32r(unit, port, rvp) \
	soc_reg32_get(unit, IMODPORT_39_32r, port, 0, rvp)
#define WRITE_IMODPORT_39_32r(unit, port, rv) \
	soc_reg32_set(unit, IMODPORT_39_32r, port, 0, rv)

#define READ_IMODPORT_47_40r(unit, port, rvp) \
	soc_reg32_get(unit, IMODPORT_47_40r, port, 0, rvp)
#define WRITE_IMODPORT_47_40r(unit, port, rv) \
	soc_reg32_set(unit, IMODPORT_47_40r, port, 0, rv)

#define READ_IMODPORT_55_48r(unit, port, rvp) \
	soc_reg32_get(unit, IMODPORT_55_48r, port, 0, rvp)
#define WRITE_IMODPORT_55_48r(unit, port, rv) \
	soc_reg32_set(unit, IMODPORT_55_48r, port, 0, rv)

#define READ_IMODPORT_63_56r(unit, port, rvp) \
	soc_reg32_get(unit, IMODPORT_63_56r, port, 0, rvp)
#define WRITE_IMODPORT_63_56r(unit, port, rv) \
	soc_reg32_set(unit, IMODPORT_63_56r, port, 0, rv)

#define READ_IMODPORT_7_0r(unit, port, rvp) \
	soc_reg_get(unit, IMODPORT_7_0r, port, 0, rvp)
#define WRITE_IMODPORT_7_0r(unit, port, rv) \
	soc_reg_set(unit, IMODPORT_7_0r, port, 0, rv)

#define READ_IMRPr(unit, port, rvp) \
	soc_reg_get(unit, IMRPr, port, 0, rvp)
#define WRITE_IMRPr(unit, port, rv) \
	soc_reg_set(unit, IMRPr, port, 0, rv)

#define READ_IMRP4r(unit, port, rvp) \
	soc_reg32_get(unit, IMRP4r, port, 0, rvp)
#define WRITE_IMRP4r(unit, port, rv) \
	soc_reg32_set(unit, IMRP4r, port, 0, rv)

#define READ_IMRP6r(unit, port, rvp) \
	soc_reg32_get(unit, IMRP6r, port, 0, rvp)
#define WRITE_IMRP6r(unit, port, rv) \
	soc_reg32_set(unit, IMRP6r, port, 0, rv)

#define READ_IM_MTP_INDEXr(unit, idx, rvp) \
	soc_reg32_get(unit, IM_MTP_INDEXr, REG_PORT_ANY, idx, rvp)
#define WRITE_IM_MTP_INDEXr(unit, idx, rv) \
	soc_reg32_set(unit, IM_MTP_INDEXr, REG_PORT_ANY, idx, rv)

#define READ_INGBUFFERTHRESr(unit, rvp) \
	soc_reg32_get(unit, INGBUFFERTHRESr, REG_PORT_ANY, 0, rvp)
#define WRITE_INGBUFFERTHRESr(unit, rv) \
	soc_reg32_set(unit, INGBUFFERTHRESr, REG_PORT_ANY, 0, rv)

#define READ_INGCELLLIMITDISCARDCG0r(unit, port, rvp) \
	soc_reg32_get(unit, INGCELLLIMITDISCARDCG0r, port, 0, rvp)
#define WRITE_INGCELLLIMITDISCARDCG0r(unit, port, rv) \
	soc_reg32_set(unit, INGCELLLIMITDISCARDCG0r, port, 0, rv)

#define READ_INGCELLLIMITDISCARDCG1r(unit, port, rvp) \
	soc_reg32_get(unit, INGCELLLIMITDISCARDCG1r, port, 0, rvp)
#define WRITE_INGCELLLIMITDISCARDCG1r(unit, port, rv) \
	soc_reg32_set(unit, INGCELLLIMITDISCARDCG1r, port, 0, rv)

#define READ_INGCELLLIMITIBPCG0r(unit, port, rvp) \
	soc_reg32_get(unit, INGCELLLIMITIBPCG0r, port, 0, rvp)
#define WRITE_INGCELLLIMITIBPCG0r(unit, port, rv) \
	soc_reg32_set(unit, INGCELLLIMITIBPCG0r, port, 0, rv)

#define READ_INGCELLLIMITIBPCG1r(unit, port, rvp) \
	soc_reg32_get(unit, INGCELLLIMITIBPCG1r, port, 0, rvp)
#define WRITE_INGCELLLIMITIBPCG1r(unit, port, rv) \
	soc_reg32_set(unit, INGCELLLIMITIBPCG1r, port, 0, rv)

#define READ_INGLIMITr(unit, idx, rvp) \
	soc_reg32_get(unit, INGLIMITr, REG_PORT_ANY, idx, rvp)
#define WRITE_INGLIMITr(unit, idx, rv) \
	soc_reg32_set(unit, INGLIMITr, REG_PORT_ANY, idx, rv)

#define READ_INGLIMITDISCARDr(unit, idx, rvp) \
	soc_reg32_get(unit, INGLIMITDISCARDr, REG_PORT_ANY, idx, rvp)
#define WRITE_INGLIMITDISCARDr(unit, idx, rv) \
	soc_reg32_set(unit, INGLIMITDISCARDr, REG_PORT_ANY, idx, rv)

#define READ_INGLIMITRESETr(unit, idx, rvp) \
	soc_reg32_get(unit, INGLIMITRESETr, REG_PORT_ANY, idx, rvp)
#define WRITE_INGLIMITRESETr(unit, idx, rv) \
	soc_reg32_set(unit, INGLIMITRESETr, REG_PORT_ANY, idx, rv)

#define READ_INGPKTLIMITSCOSr(unit, port, idx, rvp) \
	soc_reg_get(unit, INGPKTLIMITSCOSr, port, idx, rvp)
#define WRITE_INGPKTLIMITSCOSr(unit, port, idx, rv) \
	soc_reg_set(unit, INGPKTLIMITSCOSr, port, idx, rv)

#define READ_INGRESS_DEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, INGRESS_DEBUGr, port, 0, rvp)
#define WRITE_INGRESS_DEBUGr(unit, port, rv) \
	soc_reg32_set(unit, INGRESS_DEBUGr, port, 0, rv)

#define READ_INGR_METER_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, INGR_METER_CTRLr, port, 0, rvp)
#define WRITE_INGR_METER_CTRLr(unit, port, rv) \
	soc_reg_set(unit, INGR_METER_CTRLr, port, 0, rv)

#define READ_INGR_METER_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, INGR_METER_STATUSr, port, 0, rvp)
#define WRITE_INGR_METER_STATUSr(unit, port, rv) \
	soc_reg_set(unit, INGR_METER_STATUSr, port, 0, rv)

#define READ_ING_1588_PARSING_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_1588_PARSING_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_1588_PARSING_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_1588_PARSING_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_BYPASS_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ING_BYPASS_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_BYPASS_CTRLr(unit, rv) \
	soc_reg32_set(unit, ING_BYPASS_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ING_CNTLr(unit, port, rvp) \
	soc_reg32_get(unit, ING_CNTLr, port, 0, rvp)
#define WRITE_ING_CNTLr(unit, port, rv) \
	soc_reg32_set(unit, ING_CNTLr, port, 0, rv)

#define READ_ING_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ING_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ING_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ING_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, ING_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, ING_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_CONFIG_64r(unit, rvp) \
	soc_reg_get(unit, ING_CONFIG_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_CONFIG_64r(unit, rv) \
	soc_reg_set(unit, ING_CONFIG_64r, REG_PORT_ANY, 0, rv)

#define READ_ING_COS_MAPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_COS_MAPr, port, 0, rvp)
#define WRITE_ING_COS_MAPr(unit, port, rv) \
	soc_reg32_set(unit, ING_COS_MAPr, port, 0, rv)

#define READ_ING_COS_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, ING_COS_MODEr, port, 0, rvp)
#define WRITE_ING_COS_MODEr(unit, port, rv) \
	soc_reg32_set(unit, ING_COS_MODEr, port, 0, rv)

#define READ_ING_CPUTOBMAPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_CPUTOBMAPr, port, 0, rvp)
#define WRITE_ING_CPUTOBMAPr(unit, port, rv) \
	soc_reg32_set(unit, ING_CPUTOBMAPr, port, 0, rv)

#define READ_ING_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, ING_CTRLr, port, 0, rvp)
#define WRITE_ING_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, ING_CTRLr, port, 0, rv)

#define READ_ING_CTRL2r(unit, port, rvp) \
	soc_reg32_get(unit, ING_CTRL2r, port, 0, rvp)
#define WRITE_ING_CTRL2r(unit, port, rv) \
	soc_reg32_set(unit, ING_CTRL2r, port, 0, rv)

#define READ_ING_DVP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_DVP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_DVP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_DVP_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_DVP_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_DVP_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_DVP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_DVP_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_DVP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_EAV_CLASSr(unit, rvp) \
	soc_reg32_get(unit, ING_EAV_CLASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EAV_CLASSr(unit, rv) \
	soc_reg32_set(unit, ING_EAV_CLASSr, REG_PORT_ANY, 0, rv)

#define READ_ING_EGRMSKBMAPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_EGRMSKBMAPr, port, 0, rvp)
#define WRITE_ING_EGRMSKBMAPr(unit, port, rv) \
	soc_reg32_set(unit, ING_EGRMSKBMAPr, port, 0, rv)

#define READ_ING_EGRMSKBMAP_64r(unit, port, rvp) \
	soc_reg_get(unit, ING_EGRMSKBMAP_64r, port, 0, rvp)
#define WRITE_ING_EGRMSKBMAP_64r(unit, port, rv) \
	soc_reg_set(unit, ING_EGRMSKBMAP_64r, port, 0, rv)

#define READ_ING_EGRMSKBMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_EGRMSKBMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EGRMSKBMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_EGRMSKBMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_EGRMSKBMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_EGRMSKBMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EGRMSKBMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_EGRMSKBMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_EGRMSKBMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_EGRMSKBMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EGRMSKBMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_EGRMSKBMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_EN_EFILTER_BITMAPr(unit, rvp) \
	soc_reg32_get(unit, ING_EN_EFILTER_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EN_EFILTER_BITMAPr(unit, rv) \
	soc_reg32_set(unit, ING_EN_EFILTER_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_ING_EN_EFILTER_BITMAP_64r(unit, rvp) \
	soc_reg_get(unit, ING_EN_EFILTER_BITMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EN_EFILTER_BITMAP_64r(unit, rv) \
	soc_reg_set(unit, ING_EN_EFILTER_BITMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_ING_EPC_LNKBMAPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_EPC_LNKBMAPr, port, 0, rvp)
#define WRITE_ING_EPC_LNKBMAPr(unit, port, rv) \
	soc_reg32_set(unit, ING_EPC_LNKBMAPr, port, 0, rv)

#define READ_ING_EVENT_DEBUGr(unit, rvp) \
	soc_reg_get(unit, ING_EVENT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUGr(unit, rv) \
	soc_reg_set(unit, ING_EVENT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_2r(unit, rvp) \
	soc_reg32_get(unit, ING_EVENT_DEBUG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_2r(unit, rv) \
	soc_reg32_set(unit, ING_EVENT_DEBUG_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_2_Xr(unit, rvp) \
	soc_reg32_get(unit, ING_EVENT_DEBUG_2_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_2_Xr(unit, rv) \
	soc_reg32_set(unit, ING_EVENT_DEBUG_2_Xr, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_2_Yr(unit, rvp) \
	soc_reg32_get(unit, ING_EVENT_DEBUG_2_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_2_Yr(unit, rv) \
	soc_reg32_set(unit, ING_EVENT_DEBUG_2_Yr, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_MASKr(unit, rvp) \
	soc_reg_get(unit, ING_EVENT_DEBUG_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_MASKr(unit, rv) \
	soc_reg_set(unit, ING_EVENT_DEBUG_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_Xr(unit, rvp) \
	soc_reg32_get(unit, ING_EVENT_DEBUG_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_Xr(unit, rv) \
	soc_reg32_set(unit, ING_EVENT_DEBUG_Xr, REG_PORT_ANY, 0, rv)

#define READ_ING_EVENT_DEBUG_Yr(unit, rvp) \
	soc_reg32_get(unit, ING_EVENT_DEBUG_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_EVENT_DEBUG_Yr(unit, rv) \
	soc_reg32_set(unit, ING_EVENT_DEBUG_Yr, REG_PORT_ANY, 0, rv)

#define READ_ING_FCOE_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, ING_FCOE_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FCOE_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, ING_FCOE_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r(unit, rvp) \
	soc_reg32_get(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r(unit, rv) \
	soc_reg32_set(unit, ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r, REG_PORT_ANY, 0, rv)

#define READ_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r(unit, rvp) \
	soc_reg_get(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r(unit, rv) \
	soc_reg_set(unit, ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r, REG_PORT_ANY, 0, rv)

#define READ_ING_HBFC_CNM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, ING_HBFC_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HBFC_CNM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, ING_HBFC_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ING_HBFC_CNTAG_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, ING_HBFC_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HBFC_CNTAG_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, ING_HBFC_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ING_HGTRUNKr(unit, port, idx, rvp) \
	soc_reg32_get(unit, ING_HGTRUNKr, port, idx, rvp)
#define WRITE_ING_HGTRUNKr(unit, port, idx, rv) \
	soc_reg32_set(unit, ING_HGTRUNKr, port, idx, rv)

#define READ_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_HW_RESET_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, ING_HW_RESET_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HW_RESET_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, ING_HW_RESET_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_HW_RESET_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, ING_HW_RESET_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HW_RESET_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, ING_HW_RESET_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_HW_RESET_CONTROL_2_Xr(unit, rvp) \
	soc_reg32_get(unit, ING_HW_RESET_CONTROL_2_Xr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HW_RESET_CONTROL_2_Xr(unit, rv) \
	soc_reg32_set(unit, ING_HW_RESET_CONTROL_2_Xr, REG_PORT_ANY, 0, rv)

#define READ_ING_HW_RESET_CONTROL_2_Yr(unit, rvp) \
	soc_reg32_get(unit, ING_HW_RESET_CONTROL_2_Yr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_HW_RESET_CONTROL_2_Yr(unit, rv) \
	soc_reg32_set(unit, ING_HW_RESET_CONTROL_2_Yr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_CURRENT_TIMEr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_CURRENT_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_CURRENT_TIMEr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_CURRENT_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EOP_BUF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EOP_BUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EOP_BUF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EOP_BUF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_COUNTERr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_READ_PTRr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_READ_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_READ_PTRr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_READ_PTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_EXPORT_FIFO_WRITE_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_EXPORT_FIFO_WRITE_PTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_FLOW_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_FLOW_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_FLOW_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_FLOW_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_FLOW_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_FLOW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_FLOW_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_FLOW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_FLOW_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_FLOW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_FLOW_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_FLOW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_FLOW_RATE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_FLOW_RATE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_FLOW_RATE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_FLOW_RATE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MAXIMUM_IDLE_AGE_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr(unit, idx, rv) \
	soc_reg32_set(unit, ING_IPFIX_MAXIMUM_IDLE_AGE_SETr, REG_PORT_ANY, idx, rv)

#define READ_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MAXIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr(unit, idx, rv) \
	soc_reg32_set(unit, ING_IPFIX_MAXIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rv)

#define READ_ING_IPFIX_MINIMUM_LIVE_TIME_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MINIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_IPFIX_MINIMUM_LIVE_TIME_SETr(unit, idx, rv) \
	soc_reg32_set(unit, ING_IPFIX_MINIMUM_LIVE_TIME_SETr, REG_PORT_ANY, idx, rv)

#define READ_ING_IPFIX_MIRROR_CONTROL_64r(unit, port, rvp) \
	soc_reg_get(unit, ING_IPFIX_MIRROR_CONTROL_64r, port, 0, rvp)
#define WRITE_ING_IPFIX_MIRROR_CONTROL_64r(unit, port, rv) \
	soc_reg_set(unit, ING_IPFIX_MIRROR_CONTROL_64r, port, 0, rv)

#define READ_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MISSED_BUCKET_FULL_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_MISSED_BUCKET_FULL_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MISSED_EXPORT_FULL_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_MISSED_EXPORT_FULL_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_MISSED_PORT_LIMIT_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_MISSED_PORT_LIMIT_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, ING_IPFIX_PORT_CONFIGr, port, 0, rvp)
#define WRITE_ING_IPFIX_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, ING_IPFIX_PORT_CONFIGr, port, 0, rv)

#define READ_ING_IPFIX_PORT_LIMIT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_PORT_LIMIT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_PORT_LIMIT_STATUSr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_PORT_LIMIT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_PORT_RECORD_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, ING_IPFIX_PORT_RECORD_COUNTr, port, 0, rvp)
#define WRITE_ING_IPFIX_PORT_RECORD_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, ING_IPFIX_PORT_RECORD_COUNTr, port, 0, rv)

#define READ_ING_IPFIX_PORT_RECORD_LIMIT_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_IPFIX_PORT_RECORD_LIMIT_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_IPFIX_PORT_RECORD_LIMIT_SETr(unit, idx, rv) \
	soc_reg32_set(unit, ING_IPFIX_PORT_RECORD_LIMIT_SETr, REG_PORT_ANY, idx, rv)

#define READ_ING_IPFIX_PORT_SAMPLING_COUNTERr(unit, port, rvp) \
	soc_reg32_get(unit, ING_IPFIX_PORT_SAMPLING_COUNTERr, port, 0, rvp)
#define WRITE_ING_IPFIX_PORT_SAMPLING_COUNTERr(unit, port, rv) \
	soc_reg32_set(unit, ING_IPFIX_PORT_SAMPLING_COUNTERr, port, 0, rv)

#define READ_ING_IPFIX_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SAMPLING_LIMIT_SETr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SAMPLING_LIMIT_SETr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_IPFIX_SAMPLING_LIMIT_SETr(unit, idx, rv) \
	soc_reg32_set(unit, ING_IPFIX_SAMPLING_LIMIT_SETr, REG_PORT_ANY, idx, rv)

#define READ_ING_IPFIX_SESSION_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SESSION_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_IPMC_PTR_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ING_IPMC_PTR_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_IPMC_PTR_CTRLr(unit, rv) \
	soc_reg32_set(unit, ING_IPMC_PTR_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ING_L2_TUNNEL_PARSE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_L2_TUNNEL_PARSE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L2_TUNNEL_PARSE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_L2_TUNNEL_PARSE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_MIRROR_COS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_MIRROR_COS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MIRROR_COS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_MIRROR_COS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_MIRTOBMAPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_MIRTOBMAPr, port, 0, rvp)
#define WRITE_ING_MIRTOBMAPr(unit, port, rv) \
	soc_reg32_set(unit, ING_MIRTOBMAPr, port, 0, rv)

#define READ_ING_MISC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ING_MISC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MISC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ING_MISC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ING_MISC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, ING_MISC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MISC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, ING_MISC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_ING_MISC_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, ING_MISC_PORT_CONFIGr, port, 0, rvp)
#define WRITE_ING_MISC_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, ING_MISC_PORT_CONFIGr, port, 0, rv)

#define READ_ING_MODMAP_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, ING_MODMAP_CTRLr, port, 0, rvp)
#define WRITE_ING_MODMAP_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, ING_MODMAP_CTRLr, port, 0, rv)

#define READ_ING_MPLS_INNER_TPIDr(unit, rvp) \
	soc_reg32_get(unit, ING_MPLS_INNER_TPIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MPLS_INNER_TPIDr(unit, rv) \
	soc_reg32_set(unit, ING_MPLS_INNER_TPIDr, REG_PORT_ANY, 0, rv)

#define READ_ING_MPLS_TPIDr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_MPLS_TPIDr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_MPLS_TPIDr(unit, idx, rv) \
	soc_reg32_set(unit, ING_MPLS_TPIDr, REG_PORT_ANY, idx, rv)

#define READ_ING_MPLS_TPID_0r(unit, rvp) \
	soc_reg32_get(unit, ING_MPLS_TPID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MPLS_TPID_0r(unit, rv) \
	soc_reg32_set(unit, ING_MPLS_TPID_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_MPLS_TPID_1r(unit, rvp) \
	soc_reg32_get(unit, ING_MPLS_TPID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MPLS_TPID_1r(unit, rv) \
	soc_reg32_set(unit, ING_MPLS_TPID_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_MPLS_TPID_2r(unit, rvp) \
	soc_reg32_get(unit, ING_MPLS_TPID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MPLS_TPID_2r(unit, rv) \
	soc_reg32_set(unit, ING_MPLS_TPID_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_MPLS_TPID_3r(unit, rvp) \
	soc_reg32_get(unit, ING_MPLS_TPID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_MPLS_TPID_3r(unit, rv) \
	soc_reg32_set(unit, ING_MPLS_TPID_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_NIV_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ING_NIV_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_NIV_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ING_NIV_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ING_NIV_RX_FRAMES_ERROR_DROPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_NIV_RX_FRAMES_ERROR_DROPr, port, 0, rvp)
#define WRITE_ING_NIV_RX_FRAMES_ERROR_DROPr(unit, port, rv) \
	soc_reg32_set(unit, ING_NIV_RX_FRAMES_ERROR_DROPr, port, 0, rv)

#define READ_ING_NIV_RX_FRAMES_FORWARDING_DROPr(unit, port, rvp) \
	soc_reg32_get(unit, ING_NIV_RX_FRAMES_FORWARDING_DROPr, port, 0, rvp)
#define WRITE_ING_NIV_RX_FRAMES_FORWARDING_DROPr(unit, port, rv) \
	soc_reg32_set(unit, ING_NIV_RX_FRAMES_FORWARDING_DROPr, port, 0, rv)

#define READ_ING_NIV_RX_FRAMES_VLAN_TAGGEDr(unit, port, rvp) \
	soc_reg32_get(unit, ING_NIV_RX_FRAMES_VLAN_TAGGEDr, port, 0, rvp)
#define WRITE_ING_NIV_RX_FRAMES_VLAN_TAGGEDr(unit, port, rv) \
	soc_reg32_set(unit, ING_NIV_RX_FRAMES_VLAN_TAGGEDr, port, 0, rv)

#define READ_ING_OUTER_TPIDr(unit, idx, rvp) \
	soc_reg32_get(unit, ING_OUTER_TPIDr, REG_PORT_ANY, idx, rvp)
#define WRITE_ING_OUTER_TPIDr(unit, idx, rv) \
	soc_reg32_set(unit, ING_OUTER_TPIDr, REG_PORT_ANY, idx, rv)

#define READ_ING_OUTER_TPID_0r(unit, rvp) \
	soc_reg32_get(unit, ING_OUTER_TPID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_OUTER_TPID_0r(unit, rv) \
	soc_reg32_set(unit, ING_OUTER_TPID_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_OUTER_TPID_1r(unit, rvp) \
	soc_reg32_get(unit, ING_OUTER_TPID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_OUTER_TPID_1r(unit, rv) \
	soc_reg32_set(unit, ING_OUTER_TPID_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_OUTER_TPID_2r(unit, rvp) \
	soc_reg32_get(unit, ING_OUTER_TPID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_OUTER_TPID_2r(unit, rv) \
	soc_reg32_set(unit, ING_OUTER_TPID_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_OUTER_TPID_3r(unit, rvp) \
	soc_reg32_get(unit, ING_OUTER_TPID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_OUTER_TPID_3r(unit, rv) \
	soc_reg32_set(unit, ING_OUTER_TPID_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_PORT_THROTTLE_CFGr(unit, rvp) \
	soc_reg32_get(unit, ING_PORT_THROTTLE_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PORT_THROTTLE_CFGr(unit, rv) \
	soc_reg32_set(unit, ING_PORT_THROTTLE_CFGr, REG_PORT_ANY, 0, rv)

#define READ_ING_PORT_THROTTLE_ENABLE_64r(unit, rvp) \
	soc_reg_get(unit, ING_PORT_THROTTLE_ENABLE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PORT_THROTTLE_ENABLE_64r(unit, rv) \
	soc_reg_set(unit, ING_PORT_THROTTLE_ENABLE_64r, REG_PORT_ANY, 0, rv)

#define READ_ING_PRI_CNG_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_PRI_CNG_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PRI_CNG_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_PRI_CNG_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_PRI_CNG_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_PRI_CNG_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_PRI_CNG_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_PRI_CNG_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_PRTTODEVIDr(unit, port, rvp) \
	soc_reg32_get(unit, ING_PRTTODEVIDr, port, 0, rvp)
#define WRITE_ING_PRTTODEVIDr(unit, port, rv) \
	soc_reg32_set(unit, ING_PRTTODEVIDr, port, 0, rv)

#define READ_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_QCN_CNM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, ING_QCN_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_QCN_CNM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, ING_QCN_CNM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ING_QCN_CNTAG_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, ING_QCN_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_QCN_CNTAG_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, ING_QCN_CNTAG_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ING_QUEUE_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_QUEUE_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_QUEUE_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_QUEUE_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_QUEUE_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_QUEUE_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_QUEUE_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_QUEUE_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_QUEUE_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_QUEUE_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_QUEUE_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_QUEUE_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_Q_BEGINr(unit, rvp) \
	soc_reg32_get(unit, ING_Q_BEGINr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_Q_BEGINr(unit, rv) \
	soc_reg32_set(unit, ING_Q_BEGINr, REG_PORT_ANY, 0, rv)

#define READ_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_SRCMODFILTERr(unit, port, rvp) \
	soc_reg32_get(unit, ING_SRCMODFILTERr, port, 0, rvp)
#define WRITE_ING_SRCMODFILTERr(unit, port, rv) \
	soc_reg32_set(unit, ING_SRCMODFILTERr, port, 0, rv)

#define READ_ING_SVM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_METER_TABLE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_METER_TABLE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_METER_TABLE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_METER_TABLE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_METER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_METER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_METER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_METER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_OFFSET_TABLE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_OFFSET_TABLE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_OFFSET_TABLE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_OFFSET_TABLE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r(unit, rvp) \
	soc_reg_get(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r(unit, rv) \
	soc_reg_set(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_0r, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r(unit, rvp) \
	soc_reg_get(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r(unit, rv) \
	soc_reg_set(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_1r, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r(unit, rvp) \
	soc_reg_get(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r(unit, rv) \
	soc_reg_set(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_2r, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r(unit, rvp) \
	soc_reg_get(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r(unit, rv) \
	soc_reg_set(unit, ING_SVM_PKT_ATTR_SELECTOR_KEY_3r, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_POLICY_TABLE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_POLICY_TABLE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_POLICY_TABLE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_POLICY_TABLE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_SYS_RSVD_VIDr(unit, rvp) \
	soc_reg32_get(unit, ING_SYS_RSVD_VIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_SYS_RSVD_VIDr(unit, rv) \
	soc_reg32_set(unit, ING_SYS_RSVD_VIDr, REG_PORT_ANY, 0, rv)

#define READ_ING_TRILL_ADJACENCYr(unit, port, rvp) \
	soc_reg_get(unit, ING_TRILL_ADJACENCYr, port, 0, rvp)
#define WRITE_ING_TRILL_ADJACENCYr(unit, port, rv) \
	soc_reg_set(unit, ING_TRILL_ADJACENCYr, port, 0, rv)

#define READ_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr(unit, port, rvp) \
	soc_reg32_get(unit, ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr, port, 0, rvp)
#define WRITE_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr(unit, port, rv) \
	soc_reg32_set(unit, ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr, port, 0, rv)

#define READ_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr(unit, port, rvp) \
	soc_reg32_get(unit, ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr, port, 0, rvp)
#define WRITE_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr(unit, port, rv) \
	soc_reg32_set(unit, ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr, port, 0, rv)

#define READ_ING_TRILL_RX_PKTSr(unit, port, rvp) \
	soc_reg32_get(unit, ING_TRILL_RX_PKTSr, port, 0, rvp)
#define WRITE_ING_TRILL_RX_PKTSr(unit, port, rv) \
	soc_reg32_set(unit, ING_TRILL_RX_PKTSr, port, 0, rv)

#define READ_ING_UNTAGGED_PHB_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_UNTAGGED_PHB_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_UNTAGGED_PHB_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_UNTAGGED_PHB_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_UNTAGGED_PHB_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_UNTAGGED_PHB_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_UNTAGGED_PHB_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_UNTAGGED_PHB_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_ING_VOQFC_IDr(unit, rvp) \
	soc_reg32_get(unit, ING_VOQFC_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VOQFC_IDr(unit, rv) \
	soc_reg32_set(unit, ING_VOQFC_IDr, REG_PORT_ANY, 0, rv)

#define READ_ING_VOQFC_MACDA_LSr(unit, rvp) \
	soc_reg32_get(unit, ING_VOQFC_MACDA_LSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VOQFC_MACDA_LSr(unit, rv) \
	soc_reg32_set(unit, ING_VOQFC_MACDA_LSr, REG_PORT_ANY, 0, rv)

#define READ_ING_VOQFC_MACDA_MSr(unit, rvp) \
	soc_reg32_get(unit, ING_VOQFC_MACDA_MSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_VOQFC_MACDA_MSr(unit, rv) \
	soc_reg32_set(unit, ING_VOQFC_MACDA_MSr, REG_PORT_ANY, 0, rv)

#define READ_ING_WESP_PROTO_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ING_WESP_PROTO_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ING_WESP_PROTO_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ING_WESP_PROTO_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_L3_ECMP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_L3_ECMP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INITIAL_L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_NHOP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_NHOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_NHOP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INITIAL_NHOP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_NHOP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_NHOP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_NHOP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, INITIAL_NHOP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_NHOP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_NHOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_NHOP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INITIAL_NHOP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_NHOP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_NHOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_NHOP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INITIAL_NHOP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INIT_DONE_STATUSr(unit, rvp) \
	soc_reg32_get(unit, INIT_DONE_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_INIT_DONE_STATUSr(unit, rv) \
	soc_reg32_set(unit, INIT_DONE_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_INI_ECMP_GRP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INI_ECMP_GRP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_ECMP_GRP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INI_ECMP_GRP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INI_ECMP_GRP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INI_ECMP_GRP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_ECMP_GRP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INI_ECMP_GRP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INI_ECMP_GRP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INI_ECMP_GRP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_ECMP_GRP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INI_ECMP_GRP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INI_L3_ECMP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INI_L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_L3_ECMP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INI_L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INI_L3_ECMP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INI_L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_L3_ECMP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INI_L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INI_L3_ECMP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INI_L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_L3_ECMP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INI_L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INI_PROT_NHI_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, INI_PROT_NHI_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_PROT_NHI_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, INI_PROT_NHI_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_INI_PROT_NHI_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, INI_PROT_NHI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_PROT_NHI_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, INI_PROT_NHI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_INI_PROT_NHI_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, INI_PROT_NHI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INI_PROT_NHI_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, INI_PROT_NHI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_INNER_TPIDr(unit, rvp) \
	soc_reg32_get(unit, INNER_TPIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_INNER_TPIDr(unit, rv) \
	soc_reg32_set(unit, INNER_TPIDr, REG_PORT_ANY, 0, rv)

#define READ_INONIPr(unit, port, rvp) \
	soc_reg_get(unit, INONIPr, port, 0, rvp)
#define WRITE_INONIPr(unit, port, rv) \
	soc_reg_set(unit, INONIPr, port, 0, rv)

#define READ_INPUT_PORT_RX_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, INPUT_PORT_RX_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_INPUT_PORT_RX_ENABLEr(unit, rv) \
	soc_reg32_set(unit, INPUT_PORT_RX_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_INPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_INPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_INPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_INPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_INPUT_PORT_RX_ENABLE_64r(unit, rvp) \
	soc_reg_get(unit, INPUT_PORT_RX_ENABLE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_INPUT_PORT_RX_ENABLE_64r(unit, rv) \
	soc_reg_set(unit, INPUT_PORT_RX_ENABLE_64r, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, INTFI_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, INTFI_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, INTFI_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, INTFI_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, INTFI_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, INTFI_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_ERROR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, INTFI_ERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_ERROR_STATUSr(unit, rv) \
	soc_reg32_set(unit, INTFI_ERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_HCFC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, INTFI_HCFC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_HCFC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, INTFI_HCFC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_MAP_TBL_ADDRr(unit, rvp) \
	soc_reg32_get(unit, INTFI_MAP_TBL_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_MAP_TBL_ADDRr(unit, rv) \
	soc_reg32_set(unit, INTFI_MAP_TBL_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, INTFI_MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, INTFI_MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_BAD_RXD_COUNTr(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_BAD_RXD_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_BAD_RXD_COUNTr(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_BAD_RXD_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_CAPTURE0r(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_CAPTURE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_CAPTURE0r(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_CAPTURE0r, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_CAPTURE1r(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_CAPTURE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_CAPTURE1r(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_CAPTURE1r, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_CAPTURE2r(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_CAPTURE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_CAPTURE2r(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_CAPTURE2r, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_CAPTURE3r(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_CAPTURE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_CAPTURE3r(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_CAPTURE3r, REG_PORT_ANY, 0, rv)

#define READ_INTFI_OOB_HCFC_GOOD_RXD_COUNTr(unit, rvp) \
	soc_reg32_get(unit, INTFI_OOB_HCFC_GOOD_RXD_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_INTFI_OOB_HCFC_GOOD_RXD_COUNTr(unit, rv) \
	soc_reg32_set(unit, INTFI_OOB_HCFC_GOOD_RXD_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_INTFI_PORT_CFGr(unit, port, rvp) \
	soc_reg32_get(unit, INTFI_PORT_CFGr, port, 0, rvp)
#define WRITE_INTFI_PORT_CFGr(unit, port, rv) \
	soc_reg32_set(unit, INTFI_PORT_CFGr, port, 0, rv)

#define READ_IP0_BISRr(unit, rvp) \
	soc_reg32_get(unit, IP0_BISRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP0_BISRr(unit, rv) \
	soc_reg32_set(unit, IP0_BISRr, REG_PORT_ANY, 0, rv)

#define READ_IP0_BISR_REGr(unit, rvp) \
	soc_reg32_get(unit, IP0_BISR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP0_BISR_REGr(unit, rv) \
	soc_reg32_set(unit, IP0_BISR_REGr, REG_PORT_ANY, 0, rv)

#define READ_IP0_EP_BISR_RD_DATAr(unit, rvp) \
	soc_reg32_get(unit, IP0_EP_BISR_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP0_EP_BISR_RD_DATAr(unit, rv) \
	soc_reg32_set(unit, IP0_EP_BISR_RD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_IP0_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP0_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP0_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP0_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP0_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP0_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP0_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP0_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP1_BISRr(unit, rvp) \
	soc_reg32_get(unit, IP1_BISRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_BISRr(unit, rv) \
	soc_reg32_set(unit, IP1_BISRr, REG_PORT_ANY, 0, rv)

#define READ_IP1_BISR_RD_DATAr(unit, rvp) \
	soc_reg32_get(unit, IP1_BISR_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_BISR_RD_DATAr(unit, rv) \
	soc_reg32_set(unit, IP1_BISR_RD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_IP1_BISR_REGr(unit, rvp) \
	soc_reg32_get(unit, IP1_BISR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_BISR_REGr(unit, rv) \
	soc_reg32_set(unit, IP1_BISR_REGr, REG_PORT_ANY, 0, rv)

#define READ_IP1_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP1_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP1_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP1_INTR_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, IP1_INTR_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_INTR_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, IP1_INTR_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_IP1_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP1_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP1_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP1_INTR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, IP1_INTR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_INTR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, IP1_INTR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_IP1_PARITY_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP1_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP1_PARITY_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP1_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP2_BISRr(unit, rvp) \
	soc_reg32_get(unit, IP2_BISRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_BISRr(unit, rv) \
	soc_reg32_set(unit, IP2_BISRr, REG_PORT_ANY, 0, rv)

#define READ_IP2_BISR_RD_DATAr(unit, rvp) \
	soc_reg32_get(unit, IP2_BISR_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_BISR_RD_DATAr(unit, rv) \
	soc_reg32_set(unit, IP2_BISR_RD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_IP2_BISR_REGr(unit, rvp) \
	soc_reg32_get(unit, IP2_BISR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_BISR_REGr(unit, rv) \
	soc_reg32_set(unit, IP2_BISR_REGr, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_ENABLE_2r(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_ENABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_ENABLE_2r(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_ENABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_IP2_INTR_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, IP2_INTR_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_INTR_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, IP2_INTR_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_IP2_PARITY_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP2_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP2_PARITY_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP2_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP3_BISRr(unit, rvp) \
	soc_reg32_get(unit, IP3_BISRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_BISRr(unit, rv) \
	soc_reg32_set(unit, IP3_BISRr, REG_PORT_ANY, 0, rv)

#define READ_IP3_BISR_REGr(unit, rvp) \
	soc_reg32_get(unit, IP3_BISR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_BISR_REGr(unit, rv) \
	soc_reg32_set(unit, IP3_BISR_REGr, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_ENABLE_2r(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_ENABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_ENABLE_2r(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_ENABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_IP3_INTR_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, IP3_INTR_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_INTR_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, IP3_INTR_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_IP3_PARITY_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP3_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP3_PARITY_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP3_PARITY_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP4FDr(unit, port, rvp) \
	soc_reg_get(unit, IP4FDr, port, 0, rvp)
#define WRITE_IP4FDr(unit, port, rv) \
	soc_reg_set(unit, IP4FDr, port, 0, rv)

#define READ_IP4_BISR_REGr(unit, rvp) \
	soc_reg32_get(unit, IP4_BISR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP4_BISR_REGr(unit, rv) \
	soc_reg32_set(unit, IP4_BISR_REGr, REG_PORT_ANY, 0, rv)

#define READ_IP4_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP4_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP4_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP4_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP4_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP4_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP4_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP4_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP4_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP4_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP4_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP4_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_ENABLEr(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_ENABLE_2r(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_ENABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_ENABLE_2r(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_ENABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_IP5_INTR_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, IP5_INTR_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IP5_INTR_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, IP5_INTR_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_IP6FDr(unit, port, rvp) \
	soc_reg_get(unit, IP6FDr, port, 0, rvp)
#define WRITE_IP6FDr(unit, port, rv) \
	soc_reg_set(unit, IP6FDr, port, 0, rv)

#define READ_IPARS_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IPARS_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IPARS_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, IPARS_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, IPARS_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IPARS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IPARS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IPARS_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, IPARS_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IPARS_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IPARS_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_ECC_STATUSr(unit, rvp) \
	soc_reg_get(unit, IPARS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_ECC_STATUSr(unit, rv) \
	soc_reg_set(unit, IPARS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IPARS_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IPARS_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_MEM_INITr(unit, rvp) \
	soc_reg32_get(unit, IPARS_MEM_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_MEM_INITr(unit, rv) \
	soc_reg32_set(unit, IPARS_MEM_INITr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IPARS_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, IPARS_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IPARS_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IPARS_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_REGS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IPARS_REGS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_REGS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IPARS_REGS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_STM_ECCr(unit, rvp) \
	soc_reg32_get(unit, IPARS_STM_ECCr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_STM_ECCr(unit, rv) \
	soc_reg32_set(unit, IPARS_STM_ECCr, REG_PORT_ANY, 0, rv)

#define READ_IPARS_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IPARS_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPARS_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IPARS_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IPAUSE_D0r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_D0r, port, 0, rvp)
#define WRITE_IPAUSE_D0r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_D0r, port, 0, rv)

#define READ_IPAUSE_D1r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_D1r, port, 0, rvp)
#define WRITE_IPAUSE_D1r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_D1r, port, 0, rv)

#define READ_IPAUSE_D2r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_D2r, port, 0, rvp)
#define WRITE_IPAUSE_D2r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_D2r, port, 0, rv)

#define READ_IPAUSE_D3r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_D3r, port, 0, rvp)
#define WRITE_IPAUSE_D3r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_D3r, port, 0, rv)

#define READ_IPAUSE_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_MH0r, port, 0, rvp)
#define WRITE_IPAUSE_MH0r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_MH0r, port, 0, rv)

#define READ_IPAUSE_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_MH1r, port, 0, rvp)
#define WRITE_IPAUSE_MH1r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_MH1r, port, 0, rv)

#define READ_IPAUSE_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_MH2r, port, 0, rvp)
#define WRITE_IPAUSE_MH2r(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_MH2r, port, 0, rv)

#define READ_IPAUSE_RX_DA_LSr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_RX_DA_LSr, port, 0, rvp)
#define WRITE_IPAUSE_RX_DA_LSr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_RX_DA_LSr, port, 0, rv)

#define READ_IPAUSE_RX_DA_MSr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_RX_DA_MSr, port, 0, rvp)
#define WRITE_IPAUSE_RX_DA_MSr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_RX_DA_MSr, port, 0, rv)

#define READ_IPAUSE_RX_LENGTH_TYPEr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_RX_LENGTH_TYPEr, port, 0, rvp)
#define WRITE_IPAUSE_RX_LENGTH_TYPEr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_RX_LENGTH_TYPEr, port, 0, rv)

#define READ_IPAUSE_RX_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_RX_OPCODEr, port, 0, rvp)
#define WRITE_IPAUSE_RX_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_RX_OPCODEr, port, 0, rv)

#define READ_IPAUSE_TX_PKT_XOFF_VALr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_TX_PKT_XOFF_VALr, port, 0, rvp)
#define WRITE_IPAUSE_TX_PKT_XOFF_VALr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_TX_PKT_XOFF_VALr, port, 0, rv)

#define READ_IPAUSE_WATCHDOG_INIT_VALr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_WATCHDOG_INIT_VALr, port, 0, rvp)
#define WRITE_IPAUSE_WATCHDOG_INIT_VALr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_WATCHDOG_INIT_VALr, port, 0, rv)

#define READ_IPAUSE_WATCHDOG_THRESHr(unit, port, rvp) \
	soc_reg32_get(unit, IPAUSE_WATCHDOG_THRESHr, port, 0, rvp)
#define WRITE_IPAUSE_WATCHDOG_THRESHr(unit, port, rv) \
	soc_reg32_set(unit, IPAUSE_WATCHDOG_THRESHr, port, 0, rv)

#define READ_IPDISCr(unit, port, rvp) \
	soc_reg_get(unit, IPDISCr, port, 0, rvp)
#define WRITE_IPDISCr(unit, port, rv) \
	soc_reg_set(unit, IPDISCr, port, 0, rv)

#define READ_IPFIX_AGE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IPFIX_AGE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPFIX_AGE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IPFIX_AGE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IPFIX_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPFIX_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IPFIX_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IPG_HD_BKP_CNTLr(unit, port, rvp) \
	soc_reg32_get(unit, IPG_HD_BKP_CNTLr, port, 0, rvp)
#define WRITE_IPG_HD_BKP_CNTLr(unit, port, rv) \
	soc_reg32_set(unit, IPG_HD_BKP_CNTLr, port, 0, rv)

#define READ_IPIC_SPARE_REG0r(unit, port, rvp) \
	soc_reg32_get(unit, IPIC_SPARE_REG0r, port, 0, rvp)
#define WRITE_IPIC_SPARE_REG0r(unit, port, rv) \
	soc_reg32_set(unit, IPIC_SPARE_REG0r, port, 0, rv)

#define READ_IPIC_SPARE_REG1r(unit, port, rvp) \
	soc_reg32_get(unit, IPIC_SPARE_REG1r, port, 0, rvp)
#define WRITE_IPIC_SPARE_REG1r(unit, port, rv) \
	soc_reg32_set(unit, IPIC_SPARE_REG1r, port, 0, rv)

#define READ_IPIC_SPARE_REG2r(unit, port, rvp) \
	soc_reg32_get(unit, IPIC_SPARE_REG2r, port, 0, rvp)
#define WRITE_IPIC_SPARE_REG2r(unit, port, rv) \
	soc_reg32_set(unit, IPIC_SPARE_REG2r, port, 0, rv)

#define READ_IPIC_SPARE_REG3r(unit, port, rvp) \
	soc_reg32_get(unit, IPIC_SPARE_REG3r, port, 0, rvp)
#define WRITE_IPIC_SPARE_REG3r(unit, port, rv) \
	soc_reg32_set(unit, IPIC_SPARE_REG3r, port, 0, rv)

#define READ_IPIPE_PERR_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IPIPE_PERR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPIPE_PERR_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IPIPE_PERR_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IPMCGROUPMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, IPMCGROUPMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_IPMCGROUPMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, IPMCGROUPMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_IPMCGROUPTBLMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, IPMCGROUPTBLMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_IPMCGROUPTBLMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, IPMCGROUPTBLMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_IPMCGRPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, IPMCGRPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCGRPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, IPMCGRPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCACONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCACONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCACONFIGr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCACONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCAENr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCAENr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCAENr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCAENr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCAEN_64r(unit, rvp) \
	soc_reg_get(unit, IPMCIDXINCAEN_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCAEN_64r(unit, rv) \
	soc_reg_set(unit, IPMCIDXINCAEN_64r, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCBCONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCBCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCBCONFIGr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCBCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCBENr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCBENr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCBENr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCBENr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCBEN_64r(unit, rvp) \
	soc_reg_get(unit, IPMCIDXINCBEN_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCBEN_64r(unit, rv) \
	soc_reg_set(unit, IPMCIDXINCBEN_64r, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCCCONFIGr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCCENr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCCENr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCCENr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCCENr, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCCEN_64r(unit, rvp) \
	soc_reg_get(unit, IPMCIDXINCCEN_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCCEN_64r(unit, rv) \
	soc_reg_set(unit, IPMCIDXINCCEN_64r, REG_PORT_ANY, 0, rv)

#define READ_IPMCIDXINCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCIDXINCCONFIGr(unit, rv) \
	soc_reg32_set(unit, IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCINTFTBLMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, IPMCINTFTBLMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCINTFTBLMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, IPMCINTFTBLMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPLICATIONCFGr(unit, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPLICATIONCFGr(unit, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCFGr, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPLICATIONCFG0r(unit, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCFG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPLICATIONCFG0r(unit, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCFG0r, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPLICATIONCFG1r(unit, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPLICATIONCFG1r(unit, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCFG1r, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPLICATIONCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCOUNTr, port, 0, rvp)
#define WRITE_IPMCREPLICATIONCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCOUNTr, port, 0, rv)

#define READ_IPMCREPLICATIONCOUNT0r(unit, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCOUNT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPLICATIONCOUNT0r(unit, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCOUNT0r, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPLICATIONCOUNT1r(unit, rvp) \
	soc_reg32_get(unit, IPMCREPLICATIONCOUNT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPLICATIONCOUNT1r(unit, rv) \
	soc_reg32_set(unit, IPMCREPLICATIONCOUNT1r, REG_PORT_ANY, 0, rv)

#define READ_IPMCREPOVERLMTPBMr(unit, rvp) \
	soc_reg32_get(unit, IPMCREPOVERLMTPBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREPOVERLMTPBMr(unit, rv) \
	soc_reg32_set(unit, IPMCREPOVERLMTPBMr, REG_PORT_ANY, 0, rv)

#define READ_IPMCREP_SRCHFAILr(unit, rvp) \
	soc_reg32_get(unit, IPMCREP_SRCHFAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREP_SRCHFAILr(unit, rv) \
	soc_reg32_set(unit, IPMCREP_SRCHFAILr, REG_PORT_ANY, 0, rv)

#define READ_IPMCREP_SRCHFAIL_64r(unit, rvp) \
	soc_reg_get(unit, IPMCREP_SRCHFAIL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMCREP_SRCHFAIL_64r(unit, rv) \
	soc_reg_set(unit, IPMCREP_SRCHFAIL_64r, REG_PORT_ANY, 0, rv)

#define READ_IPMCVLANMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, IPMCVLANMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_IPMCVLANMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, IPMCVLANMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_IPMC_ENTRY_V6r(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_V6r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_V6r(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_V6r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_ENTRY_V4_AVAILr(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_V4_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_V4_AVAILr(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_V4_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_ENTRY_V4_BLKCNTr(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_V4_BLKCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_V4_BLKCNTr(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_V4_BLKCNTr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_ENTRY_V6_AVAILr(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_V6_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_V6_AVAILr(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_V6_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_ENTRY_V6_BLKCNTr(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_V6_BLKCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_V6_BLKCNTr(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_V6_BLKCNTr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_ENTRY_VLDr(unit, rvp) \
	soc_reg32_get(unit, IPMC_ENTRY_VLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_ENTRY_VLDr(unit, rv) \
	soc_reg32_set(unit, IPMC_ENTRY_VLDr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTUr(unit, idx, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTUr, REG_PORT_ANY, idx, rvp)
#define WRITE_IPMC_L2_MTUr(unit, idx, rv) \
	soc_reg32_set(unit, IPMC_L2_MTUr, REG_PORT_ANY, idx, rv)

#define READ_IPMC_L2_MTU_0r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_0r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_0r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_1r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_1r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_1r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_2r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_2r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_2r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_3r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_3r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_3r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_4r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_4r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_4r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_5r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_5r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_5r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_6r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_6r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_6r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L2_MTU_7r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L2_MTU_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L2_MTU_7r(unit, rv) \
	soc_reg32_set(unit, IPMC_L2_MTU_7r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTUr(unit, idx, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTUr, REG_PORT_ANY, idx, rvp)
#define WRITE_IPMC_L3_MTUr(unit, idx, rv) \
	soc_reg32_set(unit, IPMC_L3_MTUr, REG_PORT_ANY, idx, rv)

#define READ_IPMC_L3_MTU_0r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_0r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_0r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_1r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_1r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_1r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_2r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_2r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_2r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_3r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_3r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_3r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_4r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_4r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_4r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_5r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_5r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_5r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_6r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_6r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_6r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_L3_MTU_7r(unit, rvp) \
	soc_reg32_get(unit, IPMC_L3_MTU_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_L3_MTU_7r(unit, rv) \
	soc_reg32_set(unit, IPMC_L3_MTU_7r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_MTU_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPMC_MTU_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_MTU_CONFIGr(unit, rv) \
	soc_reg32_set(unit, IPMC_MTU_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPMC_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IPMC_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IPMC_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IPMC_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_IPMC_V4_MAPPING_0r(unit, rvp) \
	soc_reg32_get(unit, IPMC_V4_MAPPING_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_V4_MAPPING_0r(unit, rv) \
	soc_reg32_set(unit, IPMC_V4_MAPPING_0r, REG_PORT_ANY, 0, rv)

#define READ_IPMC_V6_MAPPING_0r(unit, rvp) \
	soc_reg32_get(unit, IPMC_V6_MAPPING_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPMC_V6_MAPPING_0r(unit, rv) \
	soc_reg32_set(unit, IPMC_V6_MAPPING_0r, REG_PORT_ANY, 0, rv)

#define READ_IPV4IPMCIDXINCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPV4IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV4IPMCIDXINCCONFIGr(unit, rv) \
	soc_reg32_set(unit, IPV4IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPV4_FRAME_CHECKSr(unit, rvp) \
	soc_reg32_get(unit, IPV4_FRAME_CHECKSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV4_FRAME_CHECKSr(unit, rv) \
	soc_reg32_set(unit, IPV4_FRAME_CHECKSr, REG_PORT_ANY, 0, rv)

#define READ_IPV6IPMCIDXINCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, IPV6IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6IPMCIDXINCCONFIGr(unit, rv) \
	soc_reg32_set(unit, IPV6IPMCIDXINCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_IPV6_EXT_HEADER0r(unit, rvp) \
	soc_reg32_get(unit, IPV6_EXT_HEADER0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_EXT_HEADER0r(unit, rv) \
	soc_reg32_set(unit, IPV6_EXT_HEADER0r, REG_PORT_ANY, 0, rv)

#define READ_IPV6_EXT_HEADER1r(unit, rvp) \
	soc_reg32_get(unit, IPV6_EXT_HEADER1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_EXT_HEADER1r(unit, rv) \
	soc_reg32_set(unit, IPV6_EXT_HEADER1r, REG_PORT_ANY, 0, rv)

#define READ_IPV6_EXT_HEADER2r(unit, rvp) \
	soc_reg32_get(unit, IPV6_EXT_HEADER2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_EXT_HEADER2r(unit, rv) \
	soc_reg32_set(unit, IPV6_EXT_HEADER2r, REG_PORT_ANY, 0, rv)

#define READ_IPV6_EXT_HEADER3r(unit, rvp) \
	soc_reg32_get(unit, IPV6_EXT_HEADER3r, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_EXT_HEADER3r(unit, rv) \
	soc_reg32_set(unit, IPV6_EXT_HEADER3r, REG_PORT_ANY, 0, rv)

#define READ_IPV6_FRAME_CHECKSr(unit, rvp) \
	soc_reg32_get(unit, IPV6_FRAME_CHECKSr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_FRAME_CHECKSr(unit, rv) \
	soc_reg32_set(unit, IPV6_FRAME_CHECKSr, REG_PORT_ANY, 0, rv)

#define READ_IPV6_MIN_FRAG_SIZEr(unit, rvp) \
	soc_reg32_get(unit, IPV6_MIN_FRAG_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_IPV6_MIN_FRAG_SIZEr(unit, rv) \
	soc_reg32_set(unit, IPV6_MIN_FRAG_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_IP_COUNTERS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, IP_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP_COUNTERS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, IP_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_IP_COUNTERS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, IP_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP_COUNTERS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, IP_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_IP_COUNTERS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, IP_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP_COUNTERS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, IP_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_IP_PROTOCOL_FILTERr(unit, rvp) \
	soc_reg32_get(unit, IP_PROTOCOL_FILTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_IP_PROTOCOL_FILTERr(unit, rv) \
	soc_reg32_set(unit, IP_PROTOCOL_FILTERr, REG_PORT_ANY, 0, rv)

#define READ_IR64r(unit, port, rvp) \
	soc_reg_get(unit, IR64r, port, 0, rvp)
#define WRITE_IR64r(unit, port, rv) \
	soc_reg_set(unit, IR64r, port, 0, rv)

#define READ_IR127r(unit, port, rvp) \
	soc_reg_get(unit, IR127r, port, 0, rvp)
#define WRITE_IR127r(unit, port, rv) \
	soc_reg_set(unit, IR127r, port, 0, rv)

#define READ_IR255r(unit, port, rvp) \
	soc_reg_get(unit, IR255r, port, 0, rvp)
#define WRITE_IR255r(unit, port, rv) \
	soc_reg_set(unit, IR255r, port, 0, rv)

#define READ_IR511r(unit, port, rvp) \
	soc_reg_get(unit, IR511r, port, 0, rvp)
#define WRITE_IR511r(unit, port, rv) \
	soc_reg_set(unit, IR511r, port, 0, rv)

#define READ_IR1023r(unit, port, rvp) \
	soc_reg_get(unit, IR1023r, port, 0, rvp)
#define WRITE_IR1023r(unit, port, rv) \
	soc_reg_set(unit, IR1023r, port, 0, rv)

#define READ_IR1518r(unit, port, rvp) \
	soc_reg_get(unit, IR1518r, port, 0, rvp)
#define WRITE_IR1518r(unit, port, rv) \
	soc_reg_set(unit, IR1518r, port, 0, rv)

#define READ_IR2047r(unit, port, rvp) \
	soc_reg_get(unit, IR2047r, port, 0, rvp)
#define WRITE_IR2047r(unit, port, rv) \
	soc_reg_set(unit, IR2047r, port, 0, rv)

#define READ_IR4095r(unit, port, rvp) \
	soc_reg_get(unit, IR4095r, port, 0, rvp)
#define WRITE_IR4095r(unit, port, rv) \
	soc_reg_set(unit, IR4095r, port, 0, rv)

#define READ_IR8191r(unit, port, rvp) \
	soc_reg_get(unit, IR8191r, port, 0, rvp)
#define WRITE_IR8191r(unit, port, rv) \
	soc_reg_set(unit, IR8191r, port, 0, rv)

#define READ_IR9216r(unit, port, rvp) \
	soc_reg_get(unit, IR9216r, port, 0, rvp)
#define WRITE_IR9216r(unit, port, rv) \
	soc_reg_set(unit, IR9216r, port, 0, rv)

#define READ_IR16383r(unit, port, rvp) \
	soc_reg_get(unit, IR16383r, port, 0, rvp)
#define WRITE_IR16383r(unit, port, rv) \
	soc_reg_set(unit, IR16383r, port, 0, rv)

#define READ_IRAGEr(unit, port, rvp) \
	soc_reg_get(unit, IRAGEr, port, 0, rvp)
#define WRITE_IRAGEr(unit, port, rv) \
	soc_reg_set(unit, IRAGEr, port, 0, rv)

#define READ_IRBCAr(unit, port, rvp) \
	soc_reg_get(unit, IRBCAr, port, 0, rvp)
#define WRITE_IRBCAr(unit, port, rv) \
	soc_reg_set(unit, IRBCAr, port, 0, rv)

#define READ_IRBYTr(unit, port, rvp) \
	soc_reg_get(unit, IRBYTr, port, 0, rvp)
#define WRITE_IRBYTr(unit, port, rv) \
	soc_reg_set(unit, IRBYTr, port, 0, rv)

#define READ_IRDISCr(unit, port, rvp) \
	soc_reg_get(unit, IRDISCr, port, 0, rvp)
#define WRITE_IRDISCr(unit, port, rv) \
	soc_reg_set(unit, IRDISCr, port, 0, rv)

#define READ_IRDROPr(unit, port, rvp) \
	soc_reg_get(unit, IRDROPr, port, 0, rvp)
#define WRITE_IRDROPr(unit, port, rv) \
	soc_reg_set(unit, IRDROPr, port, 0, rv)

#define READ_IRERBYTr(unit, port, rvp) \
	soc_reg_get(unit, IRERBYTr, port, 0, rvp)
#define WRITE_IRERBYTr(unit, port, rv) \
	soc_reg_set(unit, IRERBYTr, port, 0, rv)

#define READ_IRERPKTr(unit, port, rvp) \
	soc_reg_get(unit, IRERPKTr, port, 0, rvp)
#define WRITE_IRERPKTr(unit, port, rv) \
	soc_reg_set(unit, IRERPKTr, port, 0, rv)

#define READ_IRFCSr(unit, port, rvp) \
	soc_reg_get(unit, IRFCSr, port, 0, rvp)
#define WRITE_IRFCSr(unit, port, rv) \
	soc_reg_set(unit, IRFCSr, port, 0, rv)

#define READ_IRFLRr(unit, port, rvp) \
	soc_reg_get(unit, IRFLRr, port, 0, rvp)
#define WRITE_IRFLRr(unit, port, rv) \
	soc_reg_set(unit, IRFLRr, port, 0, rv)

#define READ_IRFRGr(unit, port, rvp) \
	soc_reg_get(unit, IRFRGr, port, 0, rvp)
#define WRITE_IRFRGr(unit, port, rv) \
	soc_reg_set(unit, IRFRGr, port, 0, rv)

#define READ_IRHOLr(unit, port, rvp) \
	soc_reg_get(unit, IRHOLr, port, 0, rvp)
#define WRITE_IRHOLr(unit, port, rv) \
	soc_reg_set(unit, IRHOLr, port, 0, rv)

#define READ_IRIBPr(unit, port, rvp) \
	soc_reg_get(unit, IRIBPr, port, 0, rvp)
#define WRITE_IRIBPr(unit, port, rv) \
	soc_reg_set(unit, IRIBPr, port, 0, rv)

#define READ_IRJBRr(unit, port, rvp) \
	soc_reg_get(unit, IRJBRr, port, 0, rvp)
#define WRITE_IRJBRr(unit, port, rv) \
	soc_reg_set(unit, IRJBRr, port, 0, rv)

#define READ_IRJUNKr(unit, port, rvp) \
	soc_reg_get(unit, IRJUNKr, port, 0, rvp)
#define WRITE_IRJUNKr(unit, port, rv) \
	soc_reg_set(unit, IRJUNKr, port, 0, rv)

#define READ_IRMAXr(unit, port, rvp) \
	soc_reg_get(unit, IRMAXr, port, 0, rvp)
#define WRITE_IRMAXr(unit, port, rv) \
	soc_reg_set(unit, IRMAXr, port, 0, rv)

#define READ_IRMCAr(unit, port, rvp) \
	soc_reg_get(unit, IRMCAr, port, 0, rvp)
#define WRITE_IRMCAr(unit, port, rv) \
	soc_reg_set(unit, IRMCAr, port, 0, rv)

#define READ_IRMEBr(unit, port, rvp) \
	soc_reg_get(unit, IRMEBr, port, 0, rvp)
#define WRITE_IRMEBr(unit, port, rv) \
	soc_reg_set(unit, IRMEBr, port, 0, rv)

#define READ_IRMEGr(unit, port, rvp) \
	soc_reg_get(unit, IRMEGr, port, 0, rvp)
#define WRITE_IRMEGr(unit, port, rv) \
	soc_reg_set(unit, IRMEGr, port, 0, rv)

#define READ_IROVRr(unit, port, rvp) \
	soc_reg_get(unit, IROVRr, port, 0, rvp)
#define WRITE_IROVRr(unit, port, rv) \
	soc_reg_set(unit, IROVRr, port, 0, rv)

#define READ_IRPKTr(unit, port, rvp) \
	soc_reg_get(unit, IRPKTr, port, 0, rvp)
#define WRITE_IRPKTr(unit, port, rv) \
	soc_reg_set(unit, IRPKTr, port, 0, rv)

#define READ_IRPOKr(unit, port, rvp) \
	soc_reg_get(unit, IRPOKr, port, 0, rvp)
#define WRITE_IRPOKr(unit, port, rv) \
	soc_reg_set(unit, IRPOKr, port, 0, rv)

#define READ_IRPSEr(unit, port, rvp) \
	soc_reg_get(unit, IRPSEr, port, 0, rvp)
#define WRITE_IRPSEr(unit, port, rv) \
	soc_reg_set(unit, IRPSEr, port, 0, rv)

#define READ_IRSEL_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IRSEL_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IRSEL_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IRSEL_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IRUCr(unit, port, rvp) \
	soc_reg_get(unit, IRUCr, port, 0, rvp)
#define WRITE_IRUCr(unit, port, rv) \
	soc_reg_set(unit, IRUCr, port, 0, rv)

#define READ_IRUCAr(unit, port, rvp) \
	soc_reg_get(unit, IRUCAr, port, 0, rvp)
#define WRITE_IRUCAr(unit, port, rv) \
	soc_reg_set(unit, IRUCAr, port, 0, rv)

#define READ_IRUNDr(unit, port, rvp) \
	soc_reg_get(unit, IRUNDr, port, 0, rvp)
#define WRITE_IRUNDr(unit, port, rv) \
	soc_reg_set(unit, IRUNDr, port, 0, rv)

#define READ_IRXCFr(unit, port, rvp) \
	soc_reg_get(unit, IRXCFr, port, 0, rvp)
#define WRITE_IRXCFr(unit, port, rv) \
	soc_reg_set(unit, IRXCFr, port, 0, rv)

#define READ_IRXPFr(unit, port, rvp) \
	soc_reg_get(unit, IRXPFr, port, 0, rvp)
#define WRITE_IRXPFr(unit, port, rv) \
	soc_reg_set(unit, IRXPFr, port, 0, rv)

#define READ_IRXPPr(unit, port, rvp) \
	soc_reg_get(unit, IRXPPr, port, 0, rvp)
#define WRITE_IRXPPr(unit, port, rv) \
	soc_reg_set(unit, IRXPPr, port, 0, rv)

#define READ_IRXUOr(unit, port, rvp) \
	soc_reg_get(unit, IRXUOr, port, 0, rvp)
#define WRITE_IRXUOr(unit, port, rv) \
	soc_reg_set(unit, IRXUOr, port, 0, rv)

#define READ_ISDISCr(unit, port, rvp) \
	soc_reg_get(unit, ISDISCr, port, 0, rvp)
#define WRITE_ISDISCr(unit, port, rv) \
	soc_reg_set(unit, ISDISCr, port, 0, rv)

#define READ_ISEC_DEBUG_1r(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_DEBUG_1r, port, 0, rvp)
#define WRITE_ISEC_DEBUG_1r(unit, port, rv) \
	soc_reg32_set(unit, ISEC_DEBUG_1r, port, 0, rv)

#define READ_ISEC_DEBUG_PKT_CAPTUREr(unit, rvp) \
	soc_reg32_get(unit, ISEC_DEBUG_PKT_CAPTUREr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_DEBUG_PKT_CAPTUREr(unit, rv) \
	soc_reg32_set(unit, ISEC_DEBUG_PKT_CAPTUREr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ISEC_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, ISEC_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISEC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ISEC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_ERR_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_ERR_PKT_CNTr, port, 0, rvp)
#define WRITE_ISEC_ERR_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_ERR_PKT_CNTr, port, 0, rv)

#define READ_ISEC_FIPS_INDIRECT_ACCESSr(unit, rvp) \
	soc_reg32_get(unit, ISEC_FIPS_INDIRECT_ACCESSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_FIPS_INDIRECT_ACCESSr(unit, rv) \
	soc_reg32_set(unit, ISEC_FIPS_INDIRECT_ACCESSr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_FIPS_INDIRECT_ADDRr(unit, rvp) \
	soc_reg32_get(unit, ISEC_FIPS_INDIRECT_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_FIPS_INDIRECT_ADDRr(unit, rv) \
	soc_reg32_set(unit, ISEC_FIPS_INDIRECT_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_FIPS_INDIRECT_RD_DATAr(unit, rvp) \
	soc_reg32_get(unit, ISEC_FIPS_INDIRECT_RD_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_FIPS_INDIRECT_RD_DATAr(unit, rv) \
	soc_reg32_set(unit, ISEC_FIPS_INDIRECT_RD_DATAr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_FIPS_INDIRECT_WR_DATAr(unit, rvp) \
	soc_reg32_get(unit, ISEC_FIPS_INDIRECT_WR_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_FIPS_INDIRECT_WR_DATAr(unit, rv) \
	soc_reg32_set(unit, ISEC_FIPS_INDIRECT_WR_DATAr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_GLOBAL_CTRLr(unit, rvp) \
	soc_reg32_get(unit, ISEC_GLOBAL_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_GLOBAL_CTRLr(unit, rv) \
	soc_reg32_set(unit, ISEC_GLOBAL_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_GLOBAL_PRE_SCALEr(unit, rvp) \
	soc_reg32_get(unit, ISEC_GLOBAL_PRE_SCALEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_GLOBAL_PRE_SCALEr(unit, rv) \
	soc_reg32_set(unit, ISEC_GLOBAL_PRE_SCALEr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_GLOBAL_TICK_TIMEr(unit, rvp) \
	soc_reg32_get(unit, ISEC_GLOBAL_TICK_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_GLOBAL_TICK_TIMEr(unit, rv) \
	soc_reg32_set(unit, ISEC_GLOBAL_TICK_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_GLOBAL_TIMERr(unit, rvp) \
	soc_reg32_get(unit, ISEC_GLOBAL_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_GLOBAL_TIMERr(unit, rv) \
	soc_reg32_set(unit, ISEC_GLOBAL_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_MASTER_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_MASTER_CTRLr, port, 0, rvp)
#define WRITE_ISEC_MASTER_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_MASTER_CTRLr, port, 0, rv)

#define READ_ISEC_PN_THDr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_PN_THDr, port, 0, rvp)
#define WRITE_ISEC_PN_THDr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_PN_THDr, port, 0, rv)

#define READ_ISEC_RUNT_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_RUNT_PKT_CNTr, port, 0, rvp)
#define WRITE_ISEC_RUNT_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_RUNT_PKT_CNTr, port, 0, rv)

#define READ_ISEC_RUNT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, ISEC_RUNT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISEC_RUNT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, ISEC_RUNT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_ISEC_SA_EXPIRY_INTr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_SA_EXPIRY_INTr, port, 0, rvp)
#define WRITE_ISEC_SA_EXPIRY_INTr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_SA_EXPIRY_INTr, port, 0, rv)

#define READ_ISEC_SA_EXPIRY_INT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_SA_EXPIRY_INT_MASKr, port, 0, rvp)
#define WRITE_ISEC_SA_EXPIRY_INT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_SA_EXPIRY_INT_MASKr, port, 0, rv)

#define READ_ISEC_SOFT_SA_EXPIRY_INTr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_SOFT_SA_EXPIRY_INTr, port, 0, rvp)
#define WRITE_ISEC_SOFT_SA_EXPIRY_INTr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_SOFT_SA_EXPIRY_INTr, port, 0, rv)

#define READ_ISEC_SOFT_SA_EXPIRY_INT_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_SOFT_SA_EXPIRY_INT_MASKr, port, 0, rvp)
#define WRITE_ISEC_SOFT_SA_EXPIRY_INT_MASKr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_SOFT_SA_EXPIRY_INT_MASKr, port, 0, rv)

#define READ_ISEC_TOT_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, ISEC_TOT_PKT_CNTr, port, 0, rvp)
#define WRITE_ISEC_TOT_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, ISEC_TOT_PKT_CNTr, port, 0, rv)

#define READ_ISMODBLKr(unit, port, rvp) \
	soc_reg_get(unit, ISMODBLKr, port, 0, rvp)
#define WRITE_ISMODBLKr(unit, port, rv) \
	soc_reg_set(unit, ISMODBLKr, port, 0, rv)

#define READ_ISTAT_CAUSEr(unit, port, rvp) \
	soc_reg_get(unit, ISTAT_CAUSEr, port, 0, rvp)
#define WRITE_ISTAT_CAUSEr(unit, port, rv) \
	soc_reg_set(unit, ISTAT_CAUSEr, port, 0, rv)

#define READ_ISW1_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW1_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW1_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_DSCP_TABLE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ISW1_DSCP_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_DSCP_TABLE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ISW1_DSCP_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW1_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW1_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ISW1_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, ISW1_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW1_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW1_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ISW1_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_ERRORr(unit, rv) \
	soc_reg32_set(unit, ISW1_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW1_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW1_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ISW1_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ISW1_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_INIT_DATAr(unit, rvp) \
	soc_reg32_get(unit, ISW1_INIT_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_INIT_DATAr(unit, rv) \
	soc_reg32_set(unit, ISW1_INIT_DATAr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW1_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW1_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_MEM_INITr(unit, rvp) \
	soc_reg32_get(unit, ISW1_MEM_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_MEM_INITr(unit, rv) \
	soc_reg32_set(unit, ISW1_MEM_INITr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ISW1_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, ISW1_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW1_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW1_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_REGS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW1_REGS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_REGS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW1_REGS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, ISW1_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, ISW1_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_ISW1_UFLOW_A_0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ISW1_UFLOW_A_0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_UFLOW_A_0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ISW1_UFLOW_A_0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_UFLOW_A_1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ISW1_UFLOW_A_1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_UFLOW_A_1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ISW1_UFLOW_A_1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_UFLOW_B_0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ISW1_UFLOW_B_0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_UFLOW_B_0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ISW1_UFLOW_B_0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ISW1_UFLOW_B_1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, ISW1_UFLOW_B_1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW1_UFLOW_B_1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, ISW1_UFLOW_B_1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW2_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW2_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG_CAPTURE_CSRr(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG_CAPTURE_CSRr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG_CAPTURE_CSRr(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG_CAPTURE_CSRr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG_CAPTURE_ING_EVENT_SELr(unit, rvp) \
	soc_reg_get(unit, ISW2_DEBUG_CAPTURE_ING_EVENT_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG_CAPTURE_ING_EVENT_SELr(unit, rv) \
	soc_reg_set(unit, ISW2_DEBUG_CAPTURE_ING_EVENT_SELr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr(unit, rvp) \
	soc_reg32_get(unit, ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr(unit, rv) \
	soc_reg32_set(unit, ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR2r(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_ECC_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW2_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_ECC_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW2_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, ISW2_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, ISW2_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_INIT_DATA0r(unit, rvp) \
	soc_reg32_get(unit, ISW2_INIT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_INIT_DATA0r(unit, rv) \
	soc_reg32_set(unit, ISW2_INIT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_INIT_DATA1r(unit, rvp) \
	soc_reg32_get(unit, ISW2_INIT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_INIT_DATA1r(unit, rv) \
	soc_reg32_set(unit, ISW2_INIT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_INIT_DATA2r(unit, rvp) \
	soc_reg32_get(unit, ISW2_INIT_DATA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_INIT_DATA2r(unit, rv) \
	soc_reg32_set(unit, ISW2_INIT_DATA2r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_INIT_DATA3r(unit, rvp) \
	soc_reg32_get(unit, ISW2_INIT_DATA3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_INIT_DATA3r(unit, rv) \
	soc_reg32_set(unit, ISW2_INIT_DATA3r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_INIT_DATA4r(unit, rvp) \
	soc_reg32_get(unit, ISW2_INIT_DATA4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_INIT_DATA4r(unit, rv) \
	soc_reg32_set(unit, ISW2_INIT_DATA4r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_MEM_INIT0r(unit, rvp) \
	soc_reg32_get(unit, ISW2_MEM_INIT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_MEM_INIT0r(unit, rv) \
	soc_reg32_set(unit, ISW2_MEM_INIT0r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_MEM_INIT1r(unit, rvp) \
	soc_reg32_get(unit, ISW2_MEM_INIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_MEM_INIT1r(unit, rv) \
	soc_reg32_set(unit, ISW2_MEM_INIT1r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_MEM_INIT2r(unit, rvp) \
	soc_reg32_get(unit, ISW2_MEM_INIT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_MEM_INIT2r(unit, rv) \
	soc_reg32_set(unit, ISW2_MEM_INIT2r, REG_PORT_ANY, 0, rv)

#define READ_ISW2_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, ISW2_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, ISW2_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, ISW2_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, ISW2_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_REGS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, ISW2_REGS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_REGS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, ISW2_REGS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_ISW2_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, ISW2_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ISW2_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, ISW2_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IT64r(unit, port, rvp) \
	soc_reg_get(unit, IT64r, port, 0, rvp)
#define WRITE_IT64r(unit, port, rv) \
	soc_reg_set(unit, IT64r, port, 0, rv)

#define READ_IT127r(unit, port, rvp) \
	soc_reg_get(unit, IT127r, port, 0, rvp)
#define WRITE_IT127r(unit, port, rv) \
	soc_reg_set(unit, IT127r, port, 0, rv)

#define READ_IT255r(unit, port, rvp) \
	soc_reg_get(unit, IT255r, port, 0, rvp)
#define WRITE_IT255r(unit, port, rv) \
	soc_reg_set(unit, IT255r, port, 0, rv)

#define READ_IT511r(unit, port, rvp) \
	soc_reg_get(unit, IT511r, port, 0, rvp)
#define WRITE_IT511r(unit, port, rv) \
	soc_reg_set(unit, IT511r, port, 0, rv)

#define READ_IT1023r(unit, port, rvp) \
	soc_reg_get(unit, IT1023r, port, 0, rvp)
#define WRITE_IT1023r(unit, port, rv) \
	soc_reg_set(unit, IT1023r, port, 0, rv)

#define READ_IT1518r(unit, port, rvp) \
	soc_reg_get(unit, IT1518r, port, 0, rvp)
#define WRITE_IT1518r(unit, port, rv) \
	soc_reg_set(unit, IT1518r, port, 0, rv)

#define READ_IT2047r(unit, port, rvp) \
	soc_reg_get(unit, IT2047r, port, 0, rvp)
#define WRITE_IT2047r(unit, port, rv) \
	soc_reg_set(unit, IT2047r, port, 0, rv)

#define READ_IT4095r(unit, port, rvp) \
	soc_reg_get(unit, IT4095r, port, 0, rvp)
#define WRITE_IT4095r(unit, port, rv) \
	soc_reg_set(unit, IT4095r, port, 0, rv)

#define READ_IT8191r(unit, port, rvp) \
	soc_reg_get(unit, IT8191r, port, 0, rvp)
#define WRITE_IT8191r(unit, port, rv) \
	soc_reg_set(unit, IT8191r, port, 0, rv)

#define READ_IT9216r(unit, port, rvp) \
	soc_reg_get(unit, IT9216r, port, 0, rvp)
#define WRITE_IT9216r(unit, port, rv) \
	soc_reg_set(unit, IT9216r, port, 0, rv)

#define READ_IT16383r(unit, port, rvp) \
	soc_reg_get(unit, IT16383r, port, 0, rvp)
#define WRITE_IT16383r(unit, port, rv) \
	soc_reg_set(unit, IT16383r, port, 0, rv)

#define READ_ITABRTr(unit, port, rvp) \
	soc_reg_get(unit, ITABRTr, port, 0, rvp)
#define WRITE_ITABRTr(unit, port, rv) \
	soc_reg_set(unit, ITABRTr, port, 0, rv)

#define READ_ITAGEr(unit, port, rvp) \
	soc_reg_get(unit, ITAGEr, port, 0, rvp)
#define WRITE_ITAGEr(unit, port, rv) \
	soc_reg_set(unit, ITAGEr, port, 0, rv)

#define READ_ITAG_ETHERTYPEr(unit, rvp) \
	soc_reg_get(unit, ITAG_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_ITAG_ETHERTYPEr(unit, rv) \
	soc_reg_set(unit, ITAG_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_ITBCAr(unit, port, rvp) \
	soc_reg_get(unit, ITBCAr, port, 0, rvp)
#define WRITE_ITBCAr(unit, port, rv) \
	soc_reg_set(unit, ITBCAr, port, 0, rv)

#define READ_ITBYTr(unit, port, rvp) \
	soc_reg_get(unit, ITBYTr, port, 0, rvp)
#define WRITE_ITBYTr(unit, port, rv) \
	soc_reg_set(unit, ITBYTr, port, 0, rv)

#define READ_ITERRr(unit, port, rvp) \
	soc_reg_get(unit, ITERRr, port, 0, rvp)
#define WRITE_ITERRr(unit, port, rv) \
	soc_reg_set(unit, ITERRr, port, 0, rv)

#define READ_ITE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, ITE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, ITE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS0r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS0r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS0r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS1r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS1r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS1r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS2r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS2r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS2r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS3r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS3r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS3r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS4r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS4r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS4r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS5r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS5r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS5r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS6r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS6r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS6r, REG_PORT_ANY, 0, rv)

#define READ_ITE_SCHED_WRR_WEIGHT_COS7r(unit, rvp) \
	soc_reg32_get(unit, ITE_SCHED_WRR_WEIGHT_COS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_ITE_SCHED_WRR_WEIGHT_COS7r(unit, rv) \
	soc_reg32_set(unit, ITE_SCHED_WRR_WEIGHT_COS7r, REG_PORT_ANY, 0, rv)

#define READ_ITFCSr(unit, port, rvp) \
	soc_reg_get(unit, ITFCSr, port, 0, rvp)
#define WRITE_ITFCSr(unit, port, rv) \
	soc_reg_set(unit, ITFCSr, port, 0, rv)

#define READ_ITFRGr(unit, port, rvp) \
	soc_reg_get(unit, ITFRGr, port, 0, rvp)
#define WRITE_ITFRGr(unit, port, rv) \
	soc_reg_set(unit, ITFRGr, port, 0, rv)

#define READ_ITHOLr(unit, port, rvp) \
	soc_reg_get(unit, ITHOLr, port, 0, rvp)
#define WRITE_ITHOLr(unit, port, rv) \
	soc_reg_set(unit, ITHOLr, port, 0, rv)

#define READ_ITIBPr(unit, port, rvp) \
	soc_reg_get(unit, ITIBPr, port, 0, rvp)
#define WRITE_ITIBPr(unit, port, rv) \
	soc_reg_set(unit, ITIBPr, port, 0, rv)

#define READ_ITIPr(unit, port, rvp) \
	soc_reg_get(unit, ITIPr, port, 0, rvp)
#define WRITE_ITIPr(unit, port, rv) \
	soc_reg_set(unit, ITIPr, port, 0, rv)

#define READ_ITIPDr(unit, port, rvp) \
	soc_reg_get(unit, ITIPDr, port, 0, rvp)
#define WRITE_ITIPDr(unit, port, rv) \
	soc_reg_set(unit, ITIPDr, port, 0, rv)

#define READ_ITMAXr(unit, port, rvp) \
	soc_reg_get(unit, ITMAXr, port, 0, rvp)
#define WRITE_ITMAXr(unit, port, rv) \
	soc_reg_set(unit, ITMAXr, port, 0, rv)

#define READ_ITMCAr(unit, port, rvp) \
	soc_reg_get(unit, ITMCAr, port, 0, rvp)
#define WRITE_ITMCAr(unit, port, rv) \
	soc_reg_set(unit, ITMCAr, port, 0, rv)

#define READ_ITOVRr(unit, port, rvp) \
	soc_reg_get(unit, ITOVRr, port, 0, rvp)
#define WRITE_ITOVRr(unit, port, rv) \
	soc_reg_set(unit, ITOVRr, port, 0, rv)

#define READ_ITPKTr(unit, port, rvp) \
	soc_reg_get(unit, ITPKTr, port, 0, rvp)
#define WRITE_ITPKTr(unit, port, rv) \
	soc_reg_set(unit, ITPKTr, port, 0, rv)

#define READ_ITPOKr(unit, port, rvp) \
	soc_reg_get(unit, ITPOKr, port, 0, rvp)
#define WRITE_ITPOKr(unit, port, rv) \
	soc_reg_set(unit, ITPOKr, port, 0, rv)

#define READ_ITPRGr(unit, port, rvp) \
	soc_reg_get(unit, ITPRGr, port, 0, rvp)
#define WRITE_ITPRGr(unit, port, rv) \
	soc_reg_set(unit, ITPRGr, port, 0, rv)

#define READ_ITPSEr(unit, port, rvp) \
	soc_reg_get(unit, ITPSEr, port, 0, rvp)
#define WRITE_ITPSEr(unit, port, rv) \
	soc_reg_set(unit, ITPSEr, port, 0, rv)

#define READ_ITR64r(unit, port, rvp) \
	soc_reg_get(unit, ITR64r, port, 0, rvp)
#define WRITE_ITR64r(unit, port, rv) \
	soc_reg_set(unit, ITR64r, port, 0, rv)

#define READ_ITR127r(unit, port, rvp) \
	soc_reg_get(unit, ITR127r, port, 0, rvp)
#define WRITE_ITR127r(unit, port, rv) \
	soc_reg_set(unit, ITR127r, port, 0, rv)

#define READ_ITR255r(unit, port, rvp) \
	soc_reg_get(unit, ITR255r, port, 0, rvp)
#define WRITE_ITR255r(unit, port, rv) \
	soc_reg_set(unit, ITR255r, port, 0, rv)

#define READ_ITR511r(unit, port, rvp) \
	soc_reg_get(unit, ITR511r, port, 0, rvp)
#define WRITE_ITR511r(unit, port, rv) \
	soc_reg_set(unit, ITR511r, port, 0, rv)

#define READ_ITR1023r(unit, port, rvp) \
	soc_reg_get(unit, ITR1023r, port, 0, rvp)
#define WRITE_ITR1023r(unit, port, rv) \
	soc_reg_set(unit, ITR1023r, port, 0, rv)

#define READ_ITR1522r(unit, port, rvp) \
	soc_reg_get(unit, ITR1522r, port, 0, rvp)
#define WRITE_ITR1522r(unit, port, rv) \
	soc_reg_set(unit, ITR1522r, port, 0, rv)

#define READ_ITRMAXr(unit, port, rvp) \
	soc_reg_get(unit, ITRMAXr, port, 0, rvp)
#define WRITE_ITRMAXr(unit, port, rv) \
	soc_reg_set(unit, ITRMAXr, port, 0, rv)

#define READ_ITUCr(unit, port, rvp) \
	soc_reg_get(unit, ITUCr, port, 0, rvp)
#define WRITE_ITUCr(unit, port, rv) \
	soc_reg_set(unit, ITUCr, port, 0, rv)

#define READ_ITUCAr(unit, port, rvp) \
	soc_reg_get(unit, ITUCAr, port, 0, rvp)
#define WRITE_ITUCAr(unit, port, rv) \
	soc_reg_set(unit, ITUCAr, port, 0, rv)

#define READ_ITUFLr(unit, port, rvp) \
	soc_reg_get(unit, ITUFLr, port, 0, rvp)
#define WRITE_ITUFLr(unit, port, rv) \
	soc_reg_set(unit, ITUFLr, port, 0, rv)

#define READ_ITXPFr(unit, port, rvp) \
	soc_reg_get(unit, ITXPFr, port, 0, rvp)
#define WRITE_ITXPFr(unit, port, rv) \
	soc_reg_set(unit, ITXPFr, port, 0, rv)

#define READ_ITXPPr(unit, port, rvp) \
	soc_reg_get(unit, ITXPPr, port, 0, rvp)
#define WRITE_ITXPPr(unit, port, rv) \
	soc_reg_set(unit, ITXPPr, port, 0, rv)

#define READ_IUCASTr(unit, port, rvp) \
	soc_reg_get(unit, IUCASTr, port, 0, rvp)
#define WRITE_IUCASTr(unit, port, rv) \
	soc_reg_set(unit, IUCASTr, port, 0, rv)

#define READ_IUMC_TRUNK_BLOCK_MASKr(unit, port, idx, rvp) \
	soc_reg32_get(unit, IUMC_TRUNK_BLOCK_MASKr, port, idx, rvp)
#define WRITE_IUMC_TRUNK_BLOCK_MASKr(unit, port, idx, rv) \
	soc_reg32_set(unit, IUMC_TRUNK_BLOCK_MASKr, port, idx, rv)

#define READ_IUNHGIr(unit, port, rvp) \
	soc_reg_get(unit, IUNHGIr, port, 0, rvp)
#define WRITE_IUNHGIr(unit, port, rv) \
	soc_reg_set(unit, IUNHGIr, port, 0, rv)

#define READ_IUNKHDRr(unit, port, rvp) \
	soc_reg_get(unit, IUNKHDRr, port, 0, rvp)
#define WRITE_IUNKHDRr(unit, port, rv) \
	soc_reg_set(unit, IUNKHDRr, port, 0, rv)

#define READ_IUNKNOWN_MCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IUNKNOWN_MCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IUNKNOWN_MCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IUNKNOWN_MCAST_BLOCK_MASKr, port, 0, rv)

#define READ_IUNKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, IUNKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_IUNKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, IUNKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_IUNKNOWN_MCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, IUNKNOWN_MCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_IUNKNOWN_MCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, IUNKNOWN_MCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_IUNKNOWN_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, IUNKNOWN_OPCODEr, port, 0, rvp)
#define WRITE_IUNKNOWN_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, IUNKNOWN_OPCODEr, port, 0, rv)

#define READ_IUNKNOWN_OPCODE_HIr(unit, port, rvp) \
	soc_reg32_get(unit, IUNKNOWN_OPCODE_HIr, port, 0, rvp)
#define WRITE_IUNKNOWN_OPCODE_HIr(unit, port, rv) \
	soc_reg32_set(unit, IUNKNOWN_OPCODE_HIr, port, 0, rv)

#define READ_IUNKNOWN_UCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, IUNKNOWN_UCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_IUNKNOWN_UCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, IUNKNOWN_UCAST_BLOCK_MASKr, port, 0, rv)

#define READ_IUNKNOWN_UCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, IUNKNOWN_UCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_IUNKNOWN_UCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, IUNKNOWN_UCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_IUNKNOWN_UCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, IUNKNOWN_UCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_IUNKNOWN_UCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, IUNKNOWN_UCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_IUNKOPCr(unit, port, rvp) \
	soc_reg_get(unit, IUNKOPCr, port, 0, rvp)
#define WRITE_IUNKOPCr(unit, port, rv) \
	soc_reg_set(unit, IUNKOPCr, port, 0, rv)

#define READ_IUSER_TRUNK_HASH_SELECTr(unit, port, rvp) \
	soc_reg32_get(unit, IUSER_TRUNK_HASH_SELECTr, port, 0, rvp)
#define WRITE_IUSER_TRUNK_HASH_SELECTr(unit, port, rv) \
	soc_reg32_set(unit, IUSER_TRUNK_HASH_SELECTr, port, 0, rv)

#define READ_IVLAN_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IVLAN_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, IVLAN_CONTROLr, port, 0, rvp)
#define WRITE_IVLAN_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, IVLAN_CONTROLr, port, 0, rv)

#define READ_IVLAN_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, IVLAN_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, IVLAN_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IVLAN_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_INITr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_INITr(unit, rv) \
	soc_reg32_set(unit, IVLAN_INITr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_INIT_DATA0r(unit, rvp) \
	soc_reg32_get(unit, IVLAN_INIT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_INIT_DATA0r(unit, rv) \
	soc_reg32_set(unit, IVLAN_INIT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_INIT_DATA1r(unit, rvp) \
	soc_reg32_get(unit, IVLAN_INIT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_INIT_DATA1r(unit, rv) \
	soc_reg32_set(unit, IVLAN_INIT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, IVLAN_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IVLAN_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_REGS_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IVLAN_REGS_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_REGS_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IVLAN_REGS_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IVLAN_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IVLAN_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IVLAN_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IVLAN_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IVTX_ENTRY_SRCH_AVAILr(unit, rvp) \
	soc_reg32_get(unit, IVTX_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVTX_ENTRY_SRCH_AVAILr(unit, rv) \
	soc_reg32_set(unit, IVTX_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_IVXLT_BUS_PARITY_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, IVXLT_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVXLT_BUS_PARITY_DEBUGr(unit, rv) \
	soc_reg32_set(unit, IVXLT_BUS_PARITY_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_IVXLT_PARITY_ERRORr(unit, rvp) \
	soc_reg32_get(unit, IVXLT_PARITY_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVXLT_PARITY_ERRORr(unit, rv) \
	soc_reg32_set(unit, IVXLT_PARITY_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_IVXLT_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, IVXLT_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_IVXLT_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, IVXLT_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_IVXLT_TM_REG_1r(unit, rvp) \
	soc_reg32_get(unit, IVXLT_TM_REG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_IVXLT_TM_REG_1r(unit, rv) \
	soc_reg32_set(unit, IVXLT_TM_REG_1r, REG_PORT_ANY, 0, rv)

#define READ_IVXLT_TM_REG_2r(unit, rvp) \
	soc_reg32_get(unit, IVXLT_TM_REG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_IVXLT_TM_REG_2r(unit, rv) \
	soc_reg32_set(unit, IVXLT_TM_REG_2r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBCASCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBCASCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBCASCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBCASWINr(unit, rvp) \
	soc_reg32_get(unit, JBCASWINr, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCASWINr(unit, rv) \
	soc_reg32_set(unit, JBCASWINr, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG1_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG1_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG1_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG1_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBCHCFG2_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBCHCFG2_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCHCFG2_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBCHCFG2_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBCSTAT_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBCSTAT_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBCSTAT_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBCSTAT_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_0r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_1r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_2r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_3r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_4r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_5r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_6r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_7r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_8r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_9r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_10r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_11r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_12r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_13r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_14r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDEPC_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDEPC_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDEPC_TCID_15r(unit, rv) \
	soc_reg32_set(unit, JBDEPC_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX1_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX1_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX1_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBDMAX1_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBDMAX2_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBDMAX2_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMAX2_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBDMAX2_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN1_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN1_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN1_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBDMIN1_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBDMIN2_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBDMIN2_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDMIN2_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBDMIN2_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, JBDSUM1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBDSUM2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, JBDSUM2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBDSUM2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, JBDSUM2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBMISSPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBMISSPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBMISSPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBMISSPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBRSTRT_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBRSTRT_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBRSTRT_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBRSTRT_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_JBSLPCFGr(unit, rvp) \
	soc_reg32_get(unit, JBSLPCFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_JBSLPCFGr(unit, rv) \
	soc_reg32_set(unit, JBSLPCFGr, REG_PORT_ANY, 0, rv)

#define READ_JBSLPCMDr(unit, rvp) \
	soc_reg32_get(unit, JBSLPCMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_JBSLPCMDr(unit, rv) \
	soc_reg32_set(unit, JBSLPCMDr, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_JBUNDRPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, JBUNDRPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_JBUNDRPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, JBUNDRPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_KNOWN_MCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, KNOWN_MCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_KNOWN_MCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg32_set(unit, KNOWN_MCAST_BLOCK_MASKr, port, 0, rv)

#define READ_KNOWN_MCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, KNOWN_MCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_KNOWN_MCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, KNOWN_MCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L2MC_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2MC_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2MC_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2MC_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2MC_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2MC_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2MC_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2MC_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2MC_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2MC_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2MC_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2MC_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2MC_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L2MC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2MC_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L2MC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L2MC_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L2MC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2MC_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L2MC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L2_AGE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, L2_AGE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_AGE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, L2_AGE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_L2_AGE_DEBUG_2r(unit, rvp) \
	soc_reg32_get(unit, L2_AGE_DEBUG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_AGE_DEBUG_2r(unit, rv) \
	soc_reg32_set(unit, L2_AGE_DEBUG_2r, REG_PORT_ANY, 0, rv)

#define READ_L2_AGE_TIMERr(unit, rvp) \
	soc_reg32_get(unit, L2_AGE_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_AGE_TIMERr(unit, rv) \
	soc_reg32_set(unit, L2_AGE_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_L2_AUX_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_AUX_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_BULK_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_BULK_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_BULK_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_BULK_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_ADDR_MASKr(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_ADDR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_ADDR_MASKr(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_ADDR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_4r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_4r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_4r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_5r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_5r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_5r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_6r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_6r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_6r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_7r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_7r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_7r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DA_DBGCTRL_8r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DA_DBGCTRL_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DA_DBGCTRL_8r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DA_DBGCTRL_8r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_4r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_4r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_4r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_5r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_5r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_5r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_6r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_6r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_6r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_7r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_7r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_7r, REG_PORT_ANY, 0, rv)

#define READ_L2_ENTRY_SA_DBGCTRL_8r(unit, rvp) \
	soc_reg32_get(unit, L2_ENTRY_SA_DBGCTRL_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ENTRY_SA_DBGCTRL_8r(unit, rv) \
	soc_reg32_set(unit, L2_ENTRY_SA_DBGCTRL_8r, REG_PORT_ANY, 0, rv)

#define READ_L2_HITDA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_HITDA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HITDA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_HITDA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_HITSA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_HITSA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HITSA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_HITSA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_HIT_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_L2_HIT_DBGCTRL_4r(unit, rvp) \
	soc_reg32_get(unit, L2_HIT_DBGCTRL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_HIT_DBGCTRL_4r(unit, rv) \
	soc_reg32_set(unit, L2_HIT_DBGCTRL_4r, REG_PORT_ANY, 0, rv)

#define READ_L2_ISr(unit, rvp) \
	soc_reg32_get(unit, L2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_ISr(unit, rv) \
	soc_reg32_set(unit, L2_ISr, REG_PORT_ANY, 0, rv)

#define READ_L2_LEARN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_LEARN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_LEARN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_LEARN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_CNTr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_CNTr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_CNTr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_RD_PTRr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_RD_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_RD_PTRr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_RD_PTRr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_MOD_FIFO_WR_PTRr(unit, rvp) \
	soc_reg32_get(unit, L2_MOD_FIFO_WR_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_MOD_FIFO_WR_PTRr(unit, rv) \
	soc_reg32_set(unit, L2_MOD_FIFO_WR_PTRr, REG_PORT_ANY, 0, rv)

#define READ_L2_PP_CTr(unit, rvp) \
	soc_reg32_get(unit, L2_PP_CTr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_PP_CTr(unit, rv) \
	soc_reg32_set(unit, L2_PP_CTr, REG_PORT_ANY, 0, rv)

#define READ_L2_PP_SAMr(unit, rvp) \
	soc_reg32_get(unit, L2_PP_SAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_PP_SAMr(unit, rv) \
	soc_reg32_set(unit, L2_PP_SAMr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_ENABLEr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_ENTRY_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_ENTRY_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_ENTRY_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L2_USER_ENTRY_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L2_USER_SAMr(unit, rvp) \
	soc_reg32_get(unit, L2_USER_SAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_L2_USER_SAMr(unit, rv) \
	soc_reg32_set(unit, L2_USER_SAMr, REG_PORT_ANY, 0, rv)

#define READ_L3MC_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3MC_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3MC_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3MC_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3MC_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3MC_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3MC_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3MC_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3MC_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3MC_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3MC_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3MC_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_AUX_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_AUX_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_DBGCTRL0r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_DBGCTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_DBGCTRL0r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_DBGCTRL0r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_CAM_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_CAM_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_CAM_ENABLEr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_CAM_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_128_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_128_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S12_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S12_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_CONTROL0r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_CONTROL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_CONTROL0r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_CONTROL0r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_CONTROL1r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_CONTROL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_CONTROL1r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_CONTROL1r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DBGCTRL0r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DBGCTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DBGCTRL0r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DBGCTRL0r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DBGCTRL1r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DBGCTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DBGCTRL1r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DBGCTRL1r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DBGCTRL2r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DBGCTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DBGCTRL2r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DBGCTRL2r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DBGCTRL3r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DBGCTRL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DBGCTRL3r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DBGCTRL3r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DEBUG_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DEBUG_DATA_0r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DEBUG_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DEBUG_DATA_1r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DEBUG_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DEBUG_DATA_2r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_CAM_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_CAM_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_CAM_ENABLEr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_CAM_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_DATA_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_DATA_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_KEY_SELr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_KEY_SELr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_KEY_SELr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_KEY_SELr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_DEFIP_RPF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_DEFIP_RPF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_DEFIP_RPF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_DEFIP_RPF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_GROUP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_GROUP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_GROUP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_GROUP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_GROUP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_GROUP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_ECMP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ECMP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_ECMP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_ADDR_MASKr(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_ADDR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_ADDR_MASKr(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_ADDR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL0r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL0r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL0r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL1r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL1r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL1r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL2r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL2r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL2r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL3r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL3r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL3r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL4r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL4r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL4r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL4r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL5r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL5r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL5r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL5r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_DBGCTRL6r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_DBGCTRL6r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_DBGCTRL6r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_DBGCTRL6r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_L3_ENTRY_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, L3_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_ENTRY_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, L3_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_L3_HIT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, L3_HIT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_HIT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, L3_HIT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_L3_IIF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_IIF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IIF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_IIF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_IIF_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_IIF_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IIF_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_IIF_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_IIF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_IIF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IIF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_IIF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_IIF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_IIF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IIF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_IIF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_REMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_REMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_REMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_REMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_REMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_REMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_REMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_REMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_IPMC_REMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_IPMC_REMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_IPMC_REMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_IPMC_REMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_MTU_VALUES_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_MTU_VALUES_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_MTU_VALUES_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_MTU_VALUES_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_MTU_VALUES_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_MTU_VALUES_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_MTU_VALUES_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_MTU_VALUES_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_MTU_VALUES_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_MTU_VALUES_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_MTU_VALUES_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_MTU_VALUES_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_MTU_VALUES_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_MTU_VALUES_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_MTU_VALUES_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_MTU_VALUES_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_DATA_ONLY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_DATA_ONLY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_L3_TUNNEL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, L3_TUNNEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_L3_TUNNEL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, L3_TUNNEL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LAG_FAILOVER_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, LAG_FAILOVER_CONFIGr, port, 0, rvp)
#define WRITE_LAG_FAILOVER_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, LAG_FAILOVER_CONFIGr, port, 0, rv)

#define READ_LAG_FAILOVER_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, LAG_FAILOVER_STATUSr, port, 0, rvp)
#define WRITE_LAG_FAILOVER_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, LAG_FAILOVER_STATUSr, port, 0, rv)

#define READ_LINK_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUSr(unit, rv) \
	soc_reg32_set(unit, LINK_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_64r(unit, rvp) \
	soc_reg_get(unit, LINK_STATUS_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_64r(unit, rv) \
	soc_reg_set(unit, LINK_STATUS_64r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_0r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_0r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_0r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_1r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_1r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_1r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_2r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_2r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_2r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_3r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_3r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_3r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_4r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_4r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_4r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_5r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_5r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_5r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_6r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_6r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_6r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_7r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_7r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_7r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_8r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_8r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_8r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_9r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_9r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_9r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_10r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_10r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_10r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_11r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_11r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_11r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_12r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_12r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_12r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_13r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_13r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_13r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_14r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_14r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_14r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_15r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_15r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_15r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_16r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_16r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_16r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_17r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_17r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_17r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_18r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_18r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_18r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_19r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_19r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_19r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_20r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_20r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_20r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_21r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_21r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_21r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_22r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_22r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_22r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_DEBOUNCE_TIMEOUT_23r(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_DEBOUNCE_TIMEOUT_23r(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_DEBOUNCE_TIMEOUT_23r, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_GLITCH_DETECTr(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_GLITCH_DETECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_GLITCH_DETECTr(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_GLITCH_DETECTr, REG_PORT_ANY, 0, rv)

#define READ_LINK_STATUS_TIMERr(unit, rvp) \
	soc_reg32_get(unit, LINK_STATUS_TIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LINK_STATUS_TIMERr(unit, rv) \
	soc_reg32_set(unit, LINK_STATUS_TIMERr, REG_PORT_ANY, 0, rv)

#define READ_LLC_MATCHr(unit, port, rvp) \
	soc_reg_get(unit, LLC_MATCHr, port, 0, rvp)
#define WRITE_LLC_MATCHr(unit, port, rv) \
	soc_reg_set(unit, LLC_MATCHr, port, 0, rv)

#define READ_LLS_ACTIVATION_EVENT_SEENr(unit, rvp) \
	soc_reg32_get(unit, LLS_ACTIVATION_EVENT_SEENr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ACTIVATION_EVENT_SEENr(unit, rv) \
	soc_reg32_set(unit, LLS_ACTIVATION_EVENT_SEENr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_ENQUEUE_VIOL_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_ENQUEUE_VIOL_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_ENQUEUE_VIOL_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_ENQUEUE_VIOL_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_PORT_1_IN_4_VIOL_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_PORT_1_IN_4_VIOL_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_PORT_1_IN_4_VIOL_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_PORT_1_IN_4_VIOL_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr(unit, rvp) \
	soc_reg32_get(unit, LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr(unit, rv) \
	soc_reg32_set(unit, LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr, REG_PORT_ANY, 0, rv)

#define READ_LLS_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, LLS_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, LLS_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_LLS_CONFIG_SP_MIN_PRIORITYr(unit, rvp) \
	soc_reg32_get(unit, LLS_CONFIG_SP_MIN_PRIORITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_CONFIG_SP_MIN_PRIORITYr(unit, rv) \
	soc_reg32_set(unit, LLS_CONFIG_SP_MIN_PRIORITYr, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_DEQ_BLOCKr(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_DEQ_BLOCKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_DEQ_BLOCKr(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_DEQ_BLOCKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_ENQ_BLOCK_ON_L0r(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_ENQ_BLOCK_ON_L0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_ENQ_BLOCK_ON_L0r(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_ENQ_BLOCK_ON_L0r, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_ENQ_BLOCK_ON_L1r(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_ENQ_BLOCK_ON_L1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_ENQ_BLOCK_ON_L1r(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_ENQ_BLOCK_ON_L1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_ENQ_BLOCK_ON_L2r(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_ENQ_BLOCK_ON_L2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_ENQ_BLOCK_ON_L2r(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_ENQ_BLOCK_ON_L2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_ENQ_BLOCK_ON_PORTr(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_ENQ_BLOCK_ON_PORTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_ENQ_BLOCK_ON_PORTr(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_ENQ_BLOCK_ON_PORTr, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEBUG_INJECT_ACTIVATIONr(unit, rvp) \
	soc_reg32_get(unit, LLS_DEBUG_INJECT_ACTIVATIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEBUG_INJECT_ACTIVATIONr(unit, rv) \
	soc_reg32_set(unit, LLS_DEBUG_INJECT_ACTIVATIONr, REG_PORT_ANY, 0, rv)

#define READ_LLS_DEQUEUE_EVENT_SEENr(unit, rvp) \
	soc_reg32_get(unit, LLS_DEQUEUE_EVENT_SEENr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_DEQUEUE_EVENT_SEENr(unit, rv) \
	soc_reg32_set(unit, LLS_DEQUEUE_EVENT_SEENr, REG_PORT_ANY, 0, rv)

#define READ_LLS_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_ERROR_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, LLS_ERROR_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ERROR_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, LLS_ERROR_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_ERROR_UPD2r(unit, rvp) \
	soc_reg32_get(unit, LLS_ERROR_UPD2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ERROR_UPD2r(unit, rv) \
	soc_reg32_set(unit, LLS_ERROR_UPD2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_ERROR_UPD2_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_ERROR_UPD2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_ERROR_UPD2_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_ERROR_UPD2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_FC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, LLS_FC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_FC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, LLS_FC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_INITr(unit, rvp) \
	soc_reg32_get(unit, LLS_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_INITr(unit, rv) \
	soc_reg32_set(unit, LLS_INITr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_CHILD_STATE1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_CHILD_STATE1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_EF_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_EF_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_EF_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_EF_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_ERROR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_ERROR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_HEADS_TAILS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_HEADS_TAILS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_HEADS_TAILS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_HEADS_TAILS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_MIN_BUCKET_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_MIN_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_MIN_BUCKET_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_MIN_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_MIN_CONFIG_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_MIN_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_MIN_CONFIG_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_MIN_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_MIN_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_MIN_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_PARENT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_PARENT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_PARENT_STATE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_PARENT_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_PARENT_STATE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_PARENT_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_WERR_MAX_SC_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_WERR_MAX_SC_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L0_WERR_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L0_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L0_WERR_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L0_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_CHILD_STATE1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_CHILD_STATE1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_EF_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_EF_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_EF_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_EF_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_ERROR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_ERROR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_HEADS_TAILS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_HEADS_TAILS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_HEADS_TAILS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_HEADS_TAILS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_MIN_BUCKET_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_MIN_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_MIN_BUCKET_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_MIN_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_MIN_CONFIG_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_MIN_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_MIN_CONFIG_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_MIN_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_MIN_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_MIN_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_PARENT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_PARENT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_PARENT_STATE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_PARENT_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_PARENT_STATE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_PARENT_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_WERR_MAX_SC_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_WERR_MAX_SC_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L1_WERR_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L1_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L1_WERR_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L1_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ACT_MIN_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ACT_MIN_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ACT_MIN_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ACT_MIN_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ACT_SHAPER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ACT_SHAPER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ACT_SHAPER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ACT_SHAPER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ACT_XON_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ACT_XON_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ACT_XON_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ACT_XON_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_CHILD_STATE1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_CHILD_STATE1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_CHILD_STATE1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_ERROR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_ERROR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_ERROR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_MIN_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_MIN_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_MIN_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_PARENT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_PARENT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_PARENT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_L2_WERR_NEXT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_L2_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_L2_WERR_NEXT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_L2_WERR_NEXT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MAX_REFRESH_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, LLS_MAX_REFRESH_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MAX_REFRESH_ENABLEr(unit, rv) \
	soc_reg32_set(unit, LLS_MAX_REFRESH_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_L0r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_L0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_L0r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_L0r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_L1r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_L1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_L1r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_L1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_L2r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_L2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_L2r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_L2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_L2_ACTr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_L2_ACTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_L2_ACTr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_L2_ACTr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DCM_PORTr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DCM_PORTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DCM_PORTr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DCM_PORTr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_0r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_0r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_0r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_1r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_1r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_2r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_2r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_3r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_3r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_3r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_4r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_4r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_4r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_5r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_5r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_5r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_6r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_6r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_6r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_7r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_7r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_7r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_8r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_8r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_8r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L0_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L0_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L0_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L0_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_2r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_2r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_3r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_3r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_3r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_4r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_4r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_4r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_5r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_5r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_5r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_6r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_6r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_6r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_7r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_7r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_7r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_8r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_8r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_8r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_1Ar(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_1Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_1Ar(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_1Ar, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_1Br(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_1Br, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_1Br(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_1Br, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_1Dr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_1Dr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_1Dr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_1Dr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L1_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L1_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L1_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L1_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_1r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_1r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_2r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_2r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_3r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_3r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_3r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_4r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_4r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_4r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_5r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_5r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_5r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_6r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_6r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_6r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_7r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_7r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_7r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_ACT_MINr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_ACT_MINr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_ACT_MINr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_ACT_MINr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_ACT_SHAPERr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_ACT_SHAPERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_ACT_SHAPERr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_ACT_SHAPERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_ACT_XONr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_ACT_XONr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_ACT_XONr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_ACT_XONr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_L2_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_L2_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_L2_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_L2_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_PORT1r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_PORT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_PORT1r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_PORT1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_PORT4r(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_PORT4r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_PORT4r(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_PORT4r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MEM_DEBUG_PORT_TDMr(unit, rvp) \
	soc_reg32_get(unit, LLS_MEM_DEBUG_PORT_TDMr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MEM_DEBUG_PORT_TDMr(unit, rv) \
	soc_reg32_set(unit, LLS_MEM_DEBUG_PORT_TDMr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MIN_CAP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, LLS_MIN_CAP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MIN_CAP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, LLS_MIN_CAP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MIN_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, LLS_MIN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MIN_CONFIGr(unit, rv) \
	soc_reg32_set(unit, LLS_MIN_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MIN_REFRESH_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, LLS_MIN_REFRESH_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MIN_REFRESH_ENABLEr(unit, rv) \
	soc_reg32_set(unit, LLS_MIN_REFRESH_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_LLS_MISC_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, LLS_MISC_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MISC_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, LLS_MISC_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_MISC_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_MISC_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_MISC_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_MISC_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PKT_ACC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, LLS_PKT_ACC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PKT_ACC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, LLS_PKT_ACC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_PKT_ACC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, LLS_PKT_ACC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PKT_ACC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, LLS_PKT_ACC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_TDM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_TDM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_TDM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_TDM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_PORT_WERR_MAX_SC_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LLS_PORT_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_PORT_WERR_MAX_SC_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, LLS_PORT_WERR_MAX_SC_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LLS_SHAPER_LAST_ADDR_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, LLS_SHAPER_LAST_ADDR_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_SHAPER_LAST_ADDR_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, LLS_SHAPER_LAST_ADDR_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_LLS_SHAPER_LAST_ADDR_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, LLS_SHAPER_LAST_ADDR_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_SHAPER_LAST_ADDR_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, LLS_SHAPER_LAST_ADDR_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_LLS_SHAPER_LAST_ADDR_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, LLS_SHAPER_LAST_ADDR_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_SHAPER_LAST_ADDR_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, LLS_SHAPER_LAST_ADDR_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_LLS_SHAPER_REFRESH_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, LLS_SHAPER_REFRESH_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_SHAPER_REFRESH_CONFIGr(unit, rv) \
	soc_reg32_set(unit, LLS_SHAPER_REFRESH_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_SOFT_RESETr(unit, rvp) \
	soc_reg32_get(unit, LLS_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_SOFT_RESETr(unit, rv) \
	soc_reg32_set(unit, LLS_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define READ_LLS_TDM_CAL_CFGr(unit, rvp) \
	soc_reg32_get(unit, LLS_TDM_CAL_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_TDM_CAL_CFGr(unit, rv) \
	soc_reg32_set(unit, LLS_TDM_CAL_CFGr, REG_PORT_ANY, 0, rv)

#define READ_LLS_TDM_CAL_CFG_SWITCHr(unit, rvp) \
	soc_reg32_get(unit, LLS_TDM_CAL_CFG_SWITCHr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_TDM_CAL_CFG_SWITCHr(unit, rv) \
	soc_reg32_set(unit, LLS_TDM_CAL_CFG_SWITCHr, REG_PORT_ANY, 0, rv)

#define READ_LLS_TREX2_DEBUG_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, LLS_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_LLS_TREX2_DEBUG_ENABLEr(unit, rv) \
	soc_reg32_set(unit, LLS_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, LMEP_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, LMEP_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, LMEP_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, LMEP_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, LMEP_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, LMEP_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_COMMON_1r(unit, rvp) \
	soc_reg32_get(unit, LMEP_COMMON_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_COMMON_1r(unit, rv) \
	soc_reg32_set(unit, LMEP_COMMON_1r, REG_PORT_ANY, 0, rv)

#define READ_LMEP_COMMON_2r(unit, rvp) \
	soc_reg32_get(unit, LMEP_COMMON_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_COMMON_2r(unit, rv) \
	soc_reg32_set(unit, LMEP_COMMON_2r, REG_PORT_ANY, 0, rv)

#define READ_LMEP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, LMEP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, LMEP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, LMEP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, LMEP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, LMEP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, LMEP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_LMEP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, LMEP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LMEP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, LMEP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LOADING_BAND_THRESHOLDr(unit, idx, rvp) \
	soc_reg32_get(unit, LOADING_BAND_THRESHOLDr, REG_PORT_ANY, idx, rvp)
#define WRITE_LOADING_BAND_THRESHOLDr(unit, idx, rv) \
	soc_reg32_set(unit, LOADING_BAND_THRESHOLDr, REG_PORT_ANY, idx, rv)

#define READ_LOCAL_SW_DISABLE_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_CTRLr, port, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_CTRLr, port, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBMr(unit, port, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBMr, port, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBMr(unit, port, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBMr, port, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_64r(unit, port, rvp) \
	soc_reg_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_64r, port, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_64r(unit, port, rv) \
	soc_reg_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_64r, port, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr(unit, port, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr, port, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr(unit, port, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr, port, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r(unit, port, rvp) \
	soc_reg_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r, port, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r(unit, port, rv) \
	soc_reg_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r, port, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LOPSTHr(unit, rvp) \
	soc_reg32_get(unit, LOPSTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_LOPSTHr(unit, rv) \
	soc_reg32_set(unit, LOPSTHr, REG_PORT_ANY, 0, rv)

#define READ_LPM_DUP_MAPPING_0r(unit, rvp) \
	soc_reg32_get(unit, LPM_DUP_MAPPING_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_DUP_MAPPING_0r(unit, rv) \
	soc_reg32_set(unit, LPM_DUP_MAPPING_0r, REG_PORT_ANY, 0, rv)

#define READ_LPM_DUP_MAPPING_1r(unit, rvp) \
	soc_reg32_get(unit, LPM_DUP_MAPPING_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_DUP_MAPPING_1r(unit, rv) \
	soc_reg32_set(unit, LPM_DUP_MAPPING_1r, REG_PORT_ANY, 0, rv)

#define READ_LPM_END_OVRDr(unit, rvp) \
	soc_reg32_get(unit, LPM_END_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_END_OVRDr(unit, rv) \
	soc_reg32_set(unit, LPM_END_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_DUPr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_DUPr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_DUPr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_DUPr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_DUP_AVAILr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_DUP_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_DUP_AVAILr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_DUP_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_DUP_BLKCNTr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_DUP_BLKCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_DUP_BLKCNTr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_DUP_BLKCNTr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_SRCH_AVAILr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_SRCH_AVAILr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_SRCH_AVAILr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_SRCH_BLKCNTr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_SRCH_BLKCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_SRCH_BLKCNTr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_SRCH_BLKCNTr, REG_PORT_ANY, 0, rv)

#define READ_LPM_ENTRY_VLDr(unit, rvp) \
	soc_reg32_get(unit, LPM_ENTRY_VLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_ENTRY_VLDr(unit, rv) \
	soc_reg32_set(unit, LPM_ENTRY_VLDr, REG_PORT_ANY, 0, rv)

#define READ_LPM_SRCH_MAPPING_0r(unit, rvp) \
	soc_reg32_get(unit, LPM_SRCH_MAPPING_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_SRCH_MAPPING_0r(unit, rv) \
	soc_reg32_set(unit, LPM_SRCH_MAPPING_0r, REG_PORT_ANY, 0, rv)

#define READ_LPM_SRCH_MAPPING_1r(unit, rvp) \
	soc_reg32_get(unit, LPM_SRCH_MAPPING_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_SRCH_MAPPING_1r(unit, rv) \
	soc_reg32_set(unit, LPM_SRCH_MAPPING_1r, REG_PORT_ANY, 0, rv)

#define READ_LPM_START_OVRDr(unit, rvp) \
	soc_reg32_get(unit, LPM_START_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_START_OVRDr(unit, rv) \
	soc_reg32_set(unit, LPM_START_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_LPM_TOTAL_OVRDr(unit, rvp) \
	soc_reg32_get(unit, LPM_TOTAL_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPM_TOTAL_OVRDr(unit, rv) \
	soc_reg32_set(unit, LPM_TOTAL_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_LPORT_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, LPORT_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPORT_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, LPORT_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_LPORT_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, LPORT_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPORT_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, LPORT_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_LPORT_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, LPORT_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_LPORT_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, LPORT_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_LWMCOSCELLSETLIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, LWMCOSCELLSETLIMITr, port, idx, rvp)
#define WRITE_LWMCOSCELLSETLIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, LWMCOSCELLSETLIMITr, port, idx, rv)

#define READ_MACSEC_CNTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MACSEC_CNTRLr, port, 0, rvp)
#define WRITE_MACSEC_CNTRLr(unit, port, rv) \
	soc_reg32_set(unit, MACSEC_CNTRLr, port, 0, rv)

#define READ_MACSEC_PROG_TX_CRCr(unit, port, rvp) \
	soc_reg32_get(unit, MACSEC_PROG_TX_CRCr, port, 0, rvp)
#define WRITE_MACSEC_PROG_TX_CRCr(unit, port, rv) \
	soc_reg32_set(unit, MACSEC_PROG_TX_CRCr, port, 0, rv)

#define READ_MAC_0r(unit, port, rvp) \
	soc_reg32_get(unit, MAC_0r, port, 0, rvp)
#define WRITE_MAC_0r(unit, port, rv) \
	soc_reg32_set(unit, MAC_0r, port, 0, rv)

#define READ_MAC_1r(unit, port, rvp) \
	soc_reg32_get(unit, MAC_1r, port, 0, rvp)
#define WRITE_MAC_1r(unit, port, rv) \
	soc_reg32_set(unit, MAC_1r, port, 0, rv)

#define READ_MAC_BLOCK_TABLEr(unit, idx, rvp) \
	soc_reg32_get(unit, MAC_BLOCK_TABLEr, REG_PORT_ANY, idx, rvp)
#define WRITE_MAC_BLOCK_TABLEr(unit, idx, rv) \
	soc_reg32_set(unit, MAC_BLOCK_TABLEr, REG_PORT_ANY, idx, rv)

#define READ_MAC_BLOCK_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MAC_BLOCK_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_BLOCK_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MAC_BLOCK_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MAC_BLOCK_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MAC_BLOCK_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MAC_BLOCK_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MAC_BLOCK_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MAC_CNTMAXSZr(unit, port, rvp) \
	soc_reg_get(unit, MAC_CNTMAXSZr, port, 0, rvp)
#define WRITE_MAC_CNTMAXSZr(unit, port, rv) \
	soc_reg_set(unit, MAC_CNTMAXSZr, port, 0, rv)

#define READ_MAC_CORESPARE0r(unit, port, rvp) \
	soc_reg_get(unit, MAC_CORESPARE0r, port, 0, rvp)
#define WRITE_MAC_CORESPARE0r(unit, port, rv) \
	soc_reg_set(unit, MAC_CORESPARE0r, port, 0, rv)

#define READ_MAC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_CTRLr, port, 0, rvp)
#define WRITE_MAC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_CTRLr, port, 0, rv)

#define READ_MAC_HCFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_HCFC_CTRLr, port, 0, rvp)
#define WRITE_MAC_HCFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_HCFC_CTRLr, port, 0, rv)

#define READ_MAC_HCFC_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, MAC_HCFC_STATUSr, port, 0, rvp)
#define WRITE_MAC_HCFC_STATUSr(unit, port, rv) \
	soc_reg_set(unit, MAC_HCFC_STATUSr, port, 0, rv)

#define READ_MAC_LIMIT_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MAC_LIMIT_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_LIMIT_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MAC_LIMIT_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MAC_LIMIT_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, MAC_LIMIT_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_LIMIT_ENABLEr(unit, rv) \
	soc_reg32_set(unit, MAC_LIMIT_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_MAC_LIMIT_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, MAC_LIMIT_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_LIMIT_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, MAC_LIMIT_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_MAC_LIMIT_RAM_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, MAC_LIMIT_RAM_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_LIMIT_RAM_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, MAC_LIMIT_RAM_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_MAC_LIMIT_RAM_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, MAC_LIMIT_RAM_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MAC_LIMIT_RAM_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, MAC_LIMIT_RAM_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_MAC_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_MODEr, port, 0, rvp)
#define WRITE_MAC_MODEr(unit, port, rv) \
	soc_reg32_set(unit, MAC_MODEr, port, 0, rv)

#define READ_MAC_PFC_COS0_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS0_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS0_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS0_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS10_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS10_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS10_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS10_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS11_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS11_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS11_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS11_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS12_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS12_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS12_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS12_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS13_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS13_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS13_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS13_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS14_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS14_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS14_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS14_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS15_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS15_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS15_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS15_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS1_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS1_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS1_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS1_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS2_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS2_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS2_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS2_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS3_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS3_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS3_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS3_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS4_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS4_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS4_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS4_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS5_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS5_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS5_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS5_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS6_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS6_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS6_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS6_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS7_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS7_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS7_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS7_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS8_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS8_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS8_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS8_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_COS9_XOFF_CNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_COS9_XOFF_CNTr, port, 0, rvp)
#define WRITE_MAC_PFC_COS9_XOFF_CNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_COS9_XOFF_CNTr, port, 0, rv)

#define READ_MAC_PFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_CTRLr, port, 0, rvp)
#define WRITE_MAC_PFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_CTRLr, port, 0, rv)

#define READ_MAC_PFC_DAr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_DAr, port, 0, rvp)
#define WRITE_MAC_PFC_DAr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_DAr, port, 0, rv)

#define READ_MAC_PFC_DA_0r(unit, port, rvp) \
	soc_reg32_get(unit, MAC_PFC_DA_0r, port, 0, rvp)
#define WRITE_MAC_PFC_DA_0r(unit, port, rv) \
	soc_reg32_set(unit, MAC_PFC_DA_0r, port, 0, rv)

#define READ_MAC_PFC_DA_1r(unit, port, rvp) \
	soc_reg32_get(unit, MAC_PFC_DA_1r, port, 0, rvp)
#define WRITE_MAC_PFC_DA_1r(unit, port, rv) \
	soc_reg32_set(unit, MAC_PFC_DA_1r, port, 0, rv)

#define READ_MAC_PFC_FIELDr(unit, port, rvp) \
	soc_reg_get(unit, MAC_PFC_FIELDr, port, 0, rvp)
#define WRITE_MAC_PFC_FIELDr(unit, port, rv) \
	soc_reg_set(unit, MAC_PFC_FIELDr, port, 0, rv)

#define READ_MAC_PFC_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_PFC_OPCODEr, port, 0, rvp)
#define WRITE_MAC_PFC_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, MAC_PFC_OPCODEr, port, 0, rv)

#define READ_MAC_PFC_REFRESH_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_PFC_REFRESH_CTRLr, port, 0, rvp)
#define WRITE_MAC_PFC_REFRESH_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, MAC_PFC_REFRESH_CTRLr, port, 0, rv)

#define READ_MAC_PFC_TYPEr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_PFC_TYPEr, port, 0, rvp)
#define WRITE_MAC_PFC_TYPEr(unit, port, rv) \
	soc_reg32_set(unit, MAC_PFC_TYPEr, port, 0, rv)

#define READ_MAC_RSV_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_RSV_MASKr, port, 0, rvp)
#define WRITE_MAC_RSV_MASKr(unit, port, rv) \
	soc_reg32_set(unit, MAC_RSV_MASKr, port, 0, rv)

#define READ_MAC_RXCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXCTRLr, port, 0, rvp)
#define WRITE_MAC_RXCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXCTRLr, port, 0, rv)

#define READ_MAC_RXLLFCMSGCNTr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXLLFCMSGCNTr, port, 0, rvp)
#define WRITE_MAC_RXLLFCMSGCNTr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXLLFCMSGCNTr, port, 0, rv)

#define READ_MAC_RXLLFCMSGFLDSr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXLLFCMSGFLDSr, port, 0, rvp)
#define WRITE_MAC_RXLLFCMSGFLDSr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXLLFCMSGFLDSr, port, 0, rv)

#define READ_MAC_RXLSSCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXLSSCTRLr, port, 0, rvp)
#define WRITE_MAC_RXLSSCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXLSSCTRLr, port, 0, rv)

#define READ_MAC_RXLSSSTATr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXLSSSTATr, port, 0, rvp)
#define WRITE_MAC_RXLSSSTATr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXLSSSTATr, port, 0, rv)

#define READ_MAC_RXMACSAr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXMACSAr, port, 0, rvp)
#define WRITE_MAC_RXMACSAr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXMACSAr, port, 0, rv)

#define READ_MAC_RXMAXSZr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXMAXSZr, port, 0, rvp)
#define WRITE_MAC_RXMAXSZr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXMAXSZr, port, 0, rv)

#define READ_MAC_RXMUXCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXMUXCTRLr, port, 0, rvp)
#define WRITE_MAC_RXMUXCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_RXMUXCTRLr, port, 0, rv)

#define READ_MAC_RXSPARE0r(unit, port, rvp) \
	soc_reg_get(unit, MAC_RXSPARE0r, port, 0, rvp)
#define WRITE_MAC_RXSPARE0r(unit, port, rv) \
	soc_reg_set(unit, MAC_RXSPARE0r, port, 0, rv)

#define READ_MAC_STAT_UPDATE_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_STAT_UPDATE_MASKr, port, 0, rvp)
#define WRITE_MAC_STAT_UPDATE_MASKr(unit, port, rv) \
	soc_reg32_set(unit, MAC_STAT_UPDATE_MASKr, port, 0, rv)

#define READ_MAC_TXCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXCTRLr, port, 0, rvp)
#define WRITE_MAC_TXCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXCTRLr, port, 0, rv)

#define READ_MAC_TXLLFCCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXLLFCCTRLr, port, 0, rvp)
#define WRITE_MAC_TXLLFCCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXLLFCCTRLr, port, 0, rv)

#define READ_MAC_TXLLFCMSGFLDSr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXLLFCMSGFLDSr, port, 0, rvp)
#define WRITE_MAC_TXLLFCMSGFLDSr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXLLFCMSGFLDSr, port, 0, rv)

#define READ_MAC_TXMACSAr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXMACSAr, port, 0, rvp)
#define WRITE_MAC_TXMACSAr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXMACSAr, port, 0, rv)

#define READ_MAC_TXMAXSZr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXMAXSZr, port, 0, rvp)
#define WRITE_MAC_TXMAXSZr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXMAXSZr, port, 0, rv)

#define READ_MAC_TXMUXCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXMUXCTRLr, port, 0, rvp)
#define WRITE_MAC_TXMUXCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXMUXCTRLr, port, 0, rv)

#define READ_MAC_TXPPPCTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXPPPCTRLr, port, 0, rvp)
#define WRITE_MAC_TXPPPCTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXPPPCTRLr, port, 0, rv)

#define READ_MAC_TXPSETHRr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXPSETHRr, port, 0, rvp)
#define WRITE_MAC_TXPSETHRr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXPSETHRr, port, 0, rv)

#define READ_MAC_TXSPARE0r(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXSPARE0r, port, 0, rvp)
#define WRITE_MAC_TXSPARE0r(unit, port, rv) \
	soc_reg_set(unit, MAC_TXSPARE0r, port, 0, rv)

#define READ_MAC_TXTIMESTAMPFIFOREADr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXTIMESTAMPFIFOREADr, port, 0, rvp)
#define WRITE_MAC_TXTIMESTAMPFIFOREADr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXTIMESTAMPFIFOREADr, port, 0, rv)

#define READ_MAC_TXTIMESTAMPFIFOSTATUSr(unit, port, rvp) \
	soc_reg_get(unit, MAC_TXTIMESTAMPFIFOSTATUSr, port, 0, rvp)
#define WRITE_MAC_TXTIMESTAMPFIFOSTATUSr(unit, port, rv) \
	soc_reg_set(unit, MAC_TXTIMESTAMPFIFOSTATUSr, port, 0, rv)

#define READ_MAC_TX_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, MAC_TX_STATUSr, port, 0, rvp)
#define WRITE_MAC_TX_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, MAC_TX_STATUSr, port, 0, rv)

#define READ_MAC_XGXS_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, MAC_XGXS_CTRLr, port, 0, rvp)
#define WRITE_MAC_XGXS_CTRLr(unit, port, rv) \
	soc_reg_set(unit, MAC_XGXS_CTRLr, port, 0, rv)

#define READ_MAC_XGXS_STATr(unit, port, rvp) \
	soc_reg_get(unit, MAC_XGXS_STATr, port, 0, rvp)
#define WRITE_MAC_XGXS_STATr(unit, port, rv) \
	soc_reg_set(unit, MAC_XGXS_STATr, port, 0, rv)

#define READ_MAID_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MAID_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MAID_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MAID_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MAID_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MAID_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MAID_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MAID_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MAID_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MAID_REDUCTION_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MAID_REDUCTION_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_REDUCTION_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MAID_REDUCTION_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MAID_REDUCTION_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MAID_REDUCTION_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_REDUCTION_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MAID_REDUCTION_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MAID_REDUCTION_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MAID_REDUCTION_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_REDUCTION_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MAID_REDUCTION_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MAID_REDUCTION_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MAID_REDUCTION_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAID_REDUCTION_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MAID_REDUCTION_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MAXBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MAXBUCKETr, port, idx, rvp)
#define WRITE_MAXBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, MAXBUCKETr, port, idx, rv)

#define READ_MAXBUCKETCONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MAXBUCKETCONFIGr, port, idx, rvp)
#define WRITE_MAXBUCKETCONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MAXBUCKETCONFIGr, port, idx, rv)

#define READ_MAXBUCKETCONFIG1r(unit, port, idx, rvp) \
	soc_reg32_get(unit, MAXBUCKETCONFIG1r, port, idx, rvp)
#define WRITE_MAXBUCKETCONFIG1r(unit, port, idx, rv) \
	soc_reg32_set(unit, MAXBUCKETCONFIG1r, port, idx, rv)

#define READ_MAXBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, MAXBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_MAXBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, MAXBUCKETCONFIG_64r, port, idx, rv)

#define READ_MAXBUCKETMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, MAXBUCKETMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAXBUCKETMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, MAXBUCKETMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MAXBWCOMMITMENTr(unit, rvp) \
	soc_reg32_get(unit, MAXBWCOMMITMENTr, REG_PORT_ANY, 0, rvp)
#define WRITE_MAXBWCOMMITMENTr(unit, rv) \
	soc_reg32_set(unit, MAXBWCOMMITMENTr, REG_PORT_ANY, 0, rv)

#define READ_MAXFRr(unit, port, rvp) \
	soc_reg_get(unit, MAXFRr, port, 0, rvp)
#define WRITE_MAXFRr(unit, port, rv) \
	soc_reg_set(unit, MAXFRr, port, 0, rv)

#define READ_MA_INDEX_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MA_INDEX_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_INDEX_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MA_INDEX_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MA_INDEX_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MA_INDEX_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_INDEX_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MA_INDEX_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MA_INDEX_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MA_INDEX_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_INDEX_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MA_INDEX_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MA_INDEX_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MA_INDEX_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_INDEX_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MA_INDEX_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MA_STATE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MA_STATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_STATE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MA_STATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MA_STATE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MA_STATE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_STATE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MA_STATE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MA_STATE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MA_STATE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_STATE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MA_STATE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MA_STATE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MA_STATE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MA_STATE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MA_STATE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MCAST_RATE_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, MCAST_RATE_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_MCAST_RATE_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, MCAST_RATE_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_MCAST_RATE_CONTROL_M0r(unit, idx, rvp) \
	soc_reg32_get(unit, MCAST_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rvp)
#define WRITE_MCAST_RATE_CONTROL_M0r(unit, idx, rv) \
	soc_reg32_set(unit, MCAST_RATE_CONTROL_M0r, REG_PORT_ANY, idx, rv)

#define READ_MCAST_RATE_CONTROL_M1r(unit, idx, rvp) \
	soc_reg32_get(unit, MCAST_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rvp)
#define WRITE_MCAST_RATE_CONTROL_M1r(unit, idx, rv) \
	soc_reg32_set(unit, MCAST_RATE_CONTROL_M1r, REG_PORT_ANY, idx, rv)

#define READ_MCAST_STORM_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, MCAST_STORM_CONTROLr, port, 0, rvp)
#define WRITE_MCAST_STORM_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, MCAST_STORM_CONTROLr, port, 0, rv)

#define READ_MCFIFOMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, MCFIFOMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCFIFOMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, MCFIFOMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MCQ_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MCQ_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MCQ_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCQ_DIS_IPMC_REPLICATION0r(unit, rvp) \
	soc_reg_get(unit, MCQ_DIS_IPMC_REPLICATION0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_DIS_IPMC_REPLICATION0r(unit, rv) \
	soc_reg_set(unit, MCQ_DIS_IPMC_REPLICATION0r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_DIS_IPMC_REPLICATION1r(unit, rvp) \
	soc_reg_get(unit, MCQ_DIS_IPMC_REPLICATION1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_DIS_IPMC_REPLICATION1r(unit, rv) \
	soc_reg_set(unit, MCQ_DIS_IPMC_REPLICATION1r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_ERRINTRr(unit, rvp) \
	soc_reg32_get(unit, MCQ_ERRINTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_ERRINTRr(unit, rv) \
	soc_reg32_set(unit, MCQ_ERRINTRr, REG_PORT_ANY, 0, rv)

#define READ_MCQ_FIFO_BASE_REGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MCQ_FIFO_BASE_REGr, port, idx, rvp)
#define WRITE_MCQ_FIFO_BASE_REGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MCQ_FIFO_BASE_REGr, port, idx, rv)

#define READ_MCQ_FIFO_EMPTY_REGr(unit, port, rvp) \
	soc_reg32_get(unit, MCQ_FIFO_EMPTY_REGr, port, 0, rvp)
#define WRITE_MCQ_FIFO_EMPTY_REGr(unit, port, rv) \
	soc_reg32_set(unit, MCQ_FIFO_EMPTY_REGr, port, 0, rv)

#define READ_MCQ_GRPTBLERRPTRr(unit, rvp) \
	soc_reg32_get(unit, MCQ_GRPTBLERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_GRPTBLERRPTRr(unit, rv) \
	soc_reg32_set(unit, MCQ_GRPTBLERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMCREP_SRCHFAIL0r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMCREP_SRCHFAIL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMCREP_SRCHFAIL0r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMCREP_SRCHFAIL0r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMCREP_SRCHFAIL1r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMCREP_SRCHFAIL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMCREP_SRCHFAIL1r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMCREP_SRCHFAIL1r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMC_FAST_FLUSH0r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMC_FAST_FLUSH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMC_FAST_FLUSH0r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMC_FAST_FLUSH0r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMC_FAST_FLUSH1r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMC_FAST_FLUSH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMC_FAST_FLUSH1r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMC_FAST_FLUSH1r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMC_REPLICATION_STAT0r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMC_REPLICATION_STAT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMC_REPLICATION_STAT0r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMC_REPLICATION_STAT0r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_IPMC_REPLICATION_STAT1r(unit, rvp) \
	soc_reg_get(unit, MCQ_IPMC_REPLICATION_STAT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_IPMC_REPLICATION_STAT1r(unit, rv) \
	soc_reg_set(unit, MCQ_IPMC_REPLICATION_STAT1r, REG_PORT_ANY, 0, rv)

#define READ_MCQ_MCFIFOERRPTRr(unit, rvp) \
	soc_reg32_get(unit, MCQ_MCFIFOERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_MCFIFOERRPTRr(unit, rv) \
	soc_reg32_set(unit, MCQ_MCFIFOERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_MCQ_VLANTBLERRPTRr(unit, rvp) \
	soc_reg32_get(unit, MCQ_VLANTBLERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCQ_VLANTBLERRPTRr(unit, rv) \
	soc_reg32_set(unit, MCQ_VLANTBLERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_MCS_MEM_POWER_DOWN_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_POWER_DOWN_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_POWER_DOWN_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_POWER_DOWN_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_POWER_DOWN_INPUTSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_POWER_DOWN_INPUTSr, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_POWER_DOWN_INPUTSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_POWER_DOWN_INPUTSr, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_1r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_1r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_2r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_2r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_3r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_3r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_4r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_4r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_4r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_4r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_5r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_5r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_5r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_5r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_6r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_6r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_6r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_6r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_7r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_7r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_7r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_7r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_8r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_8r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_8r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_8r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_9r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_9r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_9r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_9r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_10r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_10r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_10r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_11r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_11r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_11r, REG_PORT_ANY, 0), rv)

#define READ_MCS_MEM_TM_CONTROL_REG_12r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_MCS_MEM_TM_CONTROL_REG_12r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, MCS_MEM_TM_CONTROL_REG_12r, REG_PORT_ANY, 0), rv)

#define READ_MCU_CHN0_ARB_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_ARB_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_ARB_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_ARB_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_ARB_STATE_2r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_ARB_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_ARB_STATE_2r(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_ARB_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_AREFr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_AREFr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_AREFr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_AREFr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_AREF_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_AREF_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_AREF_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_AREF_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_ATE_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_ATE_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_ATE_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_ATE_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_BIST_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_BIST_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_BIST_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_BIST_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CMDQ_STATEr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_CMDQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CMDQ_STATEr(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_CMDQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CONFIGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CONFIGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CONFIG_32r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_CONFIG_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CONFIG_32r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_CONFIG_32r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CPUREQ_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_CPUREQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CPUREQ_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_CPUREQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CTL_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_CTL_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CTL_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_CTL_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_CTS_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_CTS_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_CTS_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_CTS_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DDR_REG1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DDR_REG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DDR_REG1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DDR_REG1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DDR_REG2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DDR_REG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DDR_REG2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DDR_REG2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DDR_REG3r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DDR_REG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DDR_REG3r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DDR_REG3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DDR_STS1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DDR_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DDR_STS1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DDR_STS1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DDR_STS2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DDR_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DDR_STS2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DDR_STS2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DEBUG_CMDQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DEBUG_CMDQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DEBUG_CMDQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DEBUG_CMDQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DEBUG_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DEBUG_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DEBUG_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DEBUG_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DEBUG_RTQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DEBUG_RTQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DEBUG_RTQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DEBUG_RTQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DEBUG_WDQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DEBUG_WDQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DEBUG_WDQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DEBUG_WDQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_DELAY_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_DELAY_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_DELAY_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_DELAY_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_EXT_MODEREG_FCr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_EXT_MODEREG_FCr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_EXT_MODEREG_FCr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_EXT_MODEREG_FCr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_INIT_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_INIT_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_INIT_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_INIT_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_MEM_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_MEM_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_MEM_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_MEM_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_MODEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_MODEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_MODEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_MODEREG_FCr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_MODEREG_FCr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_MODEREG_FCr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_MODEREG_FCr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_MODEREG_RLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_MODEREG_RLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_MODEREG_RLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_MODEREG_RLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_MRS_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_MRS_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_MRS_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_MRS_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_PAD_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_PAD_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_PAD_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_PAD_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_RDRTNQ_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_RDRTNQ_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_RDRTNQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_RDRTNQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_RDRTNQ_STATE_3r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_RDRTNQ_STATE_3r(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_RDRTNQ_STATE_4r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_RDRTNQ_STATE_4r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_REQ_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_REQ_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_REQ_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_REQ_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_REQ_DESCPr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_REQ_DESCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_REQ_DESCPr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_REQ_DESCPr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_TIMINGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_TIMINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_TIMINGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_TIMINGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_TIMING_32r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_TIMING_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_TIMING_32r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_TIMING_32r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_WRDATAQ_STATE_1r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN0_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_WRDATAQ_STATE_1r(unit, rv) \
	soc_reg_set(unit, MCU_CHN0_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN0_WRDATAQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN0_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN0_WRDATAQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN0_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_ARB_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_ARB_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_ARB_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_ARB_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_ARB_STATE_2r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_ARB_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_ARB_STATE_2r(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_ARB_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_AREFr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_AREFr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_AREFr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_AREFr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_AREF_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_AREF_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_AREF_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_AREF_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_ATE_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_ATE_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_ATE_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_ATE_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_ATE_STS1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_ATE_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_ATE_STS1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_ATE_STS1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_ATE_STS2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_ATE_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_ATE_STS2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_ATE_STS2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_BIST_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_BIST_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_BIST_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_BIST_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CMDQ_STATEr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_CMDQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CMDQ_STATEr(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_CMDQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CONFIGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CONFIGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CONFIG_32r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_CONFIG_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CONFIG_32r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_CONFIG_32r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CPUREQ_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_CPUREQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CPUREQ_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_CPUREQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CTL_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_CTL_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CTL_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_CTL_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_CTS_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_CTS_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_CTS_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_CTS_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DDR_REG1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DDR_REG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DDR_REG1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DDR_REG1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DDR_REG2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DDR_REG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DDR_REG2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DDR_REG2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DDR_REG3r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DDR_REG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DDR_REG3r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DDR_REG3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DDR_STS1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DDR_STS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DDR_STS1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DDR_STS1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DDR_STS2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DDR_STS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DDR_STS2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DDR_STS2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DEBUG_CMDQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DEBUG_CMDQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DEBUG_CMDQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DEBUG_CMDQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DEBUG_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DEBUG_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DEBUG_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DEBUG_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DEBUG_RTQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DEBUG_RTQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DEBUG_RTQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DEBUG_RTQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DEBUG_WDQr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DEBUG_WDQr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DEBUG_WDQr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DEBUG_WDQr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_DELAY_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_DELAY_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_DELAY_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_DELAY_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_EXT_MODEREG_FCr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_EXT_MODEREG_FCr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_EXT_MODEREG_FCr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_EXT_MODEREG_FCr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_INIT_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_INIT_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_INIT_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_INIT_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_MEM_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_MEM_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_MEM_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_MEM_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_MODEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_MODEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_MODEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_MODEREG_FCr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_MODEREG_FCr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_MODEREG_FCr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_MODEREG_FCr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_MODEREG_RLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_MODEREG_RLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_MODEREG_RLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_MODEREG_RLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_MRS_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_MRS_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_MRS_CTRLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_MRS_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_PAD_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_PAD_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_PAD_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_PAD_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_RDRTNQ_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_RDRTNQ_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_RDRTNQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_RDRTNQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_RDRTNQ_STATE_3r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_RDRTNQ_STATE_3r(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_RDRTNQ_STATE_4r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_RDRTNQ_STATE_4r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_REQ_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_REQ_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_REQ_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_REQ_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_REQ_DESCPr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_REQ_DESCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_REQ_DESCPr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_REQ_DESCPr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_TIMINGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_TIMINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_TIMINGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_TIMINGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_TIMING_32r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_TIMING_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_TIMING_32r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_TIMING_32r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_WRDATAQ_STATE_1r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN1_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_WRDATAQ_STATE_1r(unit, rv) \
	soc_reg_set(unit, MCU_CHN1_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN1_WRDATAQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN1_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN1_WRDATAQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN1_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_ARB_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_ARB_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_ARB_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_ARB_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_ARB_STATE_2r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_ARB_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_ARB_STATE_2r(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_ARB_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_AREF_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_AREF_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_AREF_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_AREF_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CMDQ_STATEr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_CMDQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CMDQ_STATEr(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_CMDQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CONFIGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CONFIGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CPUREQ_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_CPUREQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CPUREQ_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_CPUREQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CTL_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_CTL_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CTL_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_CTL_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_CTS_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_CTS_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_CTS_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_CTS_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_DELAY_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_DELAY_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_DELAY_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_DELAY_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_INIT_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_INIT_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_INIT_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_INIT_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_MEM_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_MEM_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_MEM_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_MEM_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_MODEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_MODEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_MODEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_PAD_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_PAD_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_PAD_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_PAD_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_RDRTNQ_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_RDRTNQ_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_RDRTNQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_RDRTNQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_RDRTNQ_STATE_3r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_RDRTNQ_STATE_3r(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_RDRTNQ_STATE_4r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_RDRTNQ_STATE_4r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_TIMINGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_TIMINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_TIMINGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_TIMINGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_WRDATAQ_STATE_1r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN2_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_WRDATAQ_STATE_1r(unit, rv) \
	soc_reg_set(unit, MCU_CHN2_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN2_WRDATAQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN2_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN2_WRDATAQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN2_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_ARB_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_ARB_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_ARB_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_ARB_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_ARB_STATE_2r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_ARB_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_ARB_STATE_2r(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_ARB_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_AREF_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_AREF_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_AREF_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_AREF_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CMDQ_STATEr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_CMDQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CMDQ_STATEr(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_CMDQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CONFIGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CONFIGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CPUREQ_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_CPUREQ_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CPUREQ_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_CPUREQ_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CTL_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_CTL_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CTL_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_CTL_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_CTS_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_CTS_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_CTS_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_CTS_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_DELAY_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_DELAY_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_DELAY_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_DELAY_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_INIT_STATEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_INIT_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_INIT_STATEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_INIT_STATEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_MEM_CMDr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_MEM_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_MEM_CMDr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_MEM_CMDr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_MODEr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_MODEr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_MODEr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_PAD_CTLr(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_PAD_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_PAD_CTLr(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_PAD_CTLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_RDRTNQ_STATE_1r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_RDRTNQ_STATE_1r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_RDRTNQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_RDRTNQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_RDRTNQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_RDRTNQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_RDRTNQ_STATE_3r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_RDRTNQ_STATE_3r(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_RDRTNQ_STATE_3r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_RDRTNQ_STATE_4r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_RDRTNQ_STATE_4r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_RDRTNQ_STATE_4r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_TIMINGr(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_TIMINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_TIMINGr(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_TIMINGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_WRDATAQ_STATE_1r(unit, rvp) \
	soc_reg_get(unit, MCU_CHN3_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_WRDATAQ_STATE_1r(unit, rv) \
	soc_reg_set(unit, MCU_CHN3_WRDATAQ_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_MCU_CHN3_WRDATAQ_STATE_2r(unit, rvp) \
	soc_reg32_get(unit, MCU_CHN3_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_CHN3_WRDATAQ_STATE_2r(unit, rv) \
	soc_reg32_set(unit, MCU_CHN3_WRDATAQ_STATE_2r, REG_PORT_ANY, 0, rv)

#define READ_MCU_DLL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MCU_DLL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_DLL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MCU_DLL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_DLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MCU_DLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_DLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, MCU_DLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MCU_ISr(unit, rvp) \
	soc_reg32_get(unit, MCU_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_ISr(unit, rv) \
	soc_reg32_set(unit, MCU_ISr, REG_PORT_ANY, 0, rv)

#define READ_MCU_MAIN_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MCU_MAIN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_MAIN_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MCU_MAIN_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MCU_MAIN_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MCU_MAIN_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_MAIN_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MCU_MAIN_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_MAIN_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MCU_MAIN_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_MAIN_STATUSr(unit, rv) \
	soc_reg32_set(unit, MCU_MAIN_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MCU_PLL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MCU_PLL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_PLL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MCU_PLL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MCU_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MCU_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MCU_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, MCU_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MC_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, MC_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MC_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, MC_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_MC_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, MC_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MC_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, MC_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_MC_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, MC_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MC_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, MC_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_MC_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, MC_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MC_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, MC_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_MC_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, MC_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MC_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, MC_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_MC_TRUNK_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, MC_TRUNK_BLOCK_MASKr, port, 0, rvp)
#define WRITE_MC_TRUNK_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, MC_TRUNK_BLOCK_MASKr, port, 0, rv)

#define READ_MEM0DLYr(unit, rvp) \
	soc_reg32_get(unit, MEM0DLYr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM0DLYr(unit, rv) \
	soc_reg32_set(unit, MEM0DLYr, REG_PORT_ANY, 0, rv)

#define READ_MEM1DLYr(unit, rvp) \
	soc_reg32_get(unit, MEM1DLYr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM1DLYr(unit, rv) \
	soc_reg32_set(unit, MEM1DLYr, REG_PORT_ANY, 0, rv)

#define READ_MEM1_IPMCGRP_TBL_PARITYERRORPTRr(unit, idx, rvp) \
	soc_reg32_get(unit, MEM1_IPMCGRP_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rvp)
#define WRITE_MEM1_IPMCGRP_TBL_PARITYERRORPTRr(unit, idx, rv) \
	soc_reg32_set(unit, MEM1_IPMCGRP_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rv)

#define READ_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr(unit, rv) \
	soc_reg32_set(unit, MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr(unit, idx, rvp) \
	soc_reg32_get(unit, MEM1_IPMCVLAN_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rvp)
#define WRITE_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr(unit, idx, rv) \
	soc_reg32_set(unit, MEM1_IPMCVLAN_TBL_PARITYERRORPTRr, REG_PORT_ANY, idx, rv)

#define READ_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr(unit, rv) \
	soc_reg32_set(unit, MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MEMCONFIGr(unit, rvp) \
	soc_reg32_get(unit, MEMCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMCONFIGr(unit, rv) \
	soc_reg32_set(unit, MEMCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MEMFAILINTMASKr(unit, rvp) \
	soc_reg32_get(unit, MEMFAILINTMASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMFAILINTMASKr(unit, rv) \
	soc_reg32_set(unit, MEMFAILINTMASKr, REG_PORT_ANY, 0, rv)

#define READ_MEMFAILINTSTATUSr(unit, rvp) \
	soc_reg32_get(unit, MEMFAILINTSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMFAILINTSTATUSr(unit, rv) \
	soc_reg32_set(unit, MEMFAILINTSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_MEMFAILMSGBITMAPr(unit, rvp) \
	soc_reg32_get(unit, MEMFAILMSGBITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMFAILMSGBITMAPr(unit, rv) \
	soc_reg32_set(unit, MEMFAILMSGBITMAPr, REG_PORT_ANY, 0, rv)

#define READ_MEMFAILMSGCOUNTr(unit, rvp) \
	soc_reg32_get(unit, MEMFAILMSGCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMFAILMSGCOUNTr(unit, rv) \
	soc_reg32_set(unit, MEMFAILMSGCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_MEMORYERRORCNTr(unit, idx, rvp) \
	soc_reg32_get(unit, MEMORYERRORCNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_MEMORYERRORCNTr(unit, idx, rv) \
	soc_reg32_set(unit, MEMORYERRORCNTr, REG_PORT_ANY, idx, rv)

#define READ_MEMORYERRORCNTCHr(unit, idx, rvp) \
	soc_reg32_get(unit, MEMORYERRORCNTCHr, REG_PORT_ANY, idx, rvp)
#define WRITE_MEMORYERRORCNTCHr(unit, idx, rv) \
	soc_reg32_set(unit, MEMORYERRORCNTCHr, REG_PORT_ANY, idx, rv)

#define READ_MEMORYPTRERRORCNTCHr(unit, idx, rvp) \
	soc_reg32_get(unit, MEMORYPTRERRORCNTCHr, REG_PORT_ANY, idx, rvp)
#define WRITE_MEMORYPTRERRORCNTCHr(unit, idx, rv) \
	soc_reg32_set(unit, MEMORYPTRERRORCNTCHr, REG_PORT_ANY, idx, rv)

#define READ_MEMORY_TM_0r(unit, rvp) \
	soc_reg_get(unit, MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMORY_TM_0r(unit, rv) \
	soc_reg_set(unit, MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_MEMORY_TM_1r(unit, rvp) \
	soc_reg_get(unit, MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MEMORY_TM_1r(unit, rv) \
	soc_reg_set(unit, MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_MEM_FAIL_INT_CTRr(unit, rvp) \
	soc_reg32_get(unit, MEM_FAIL_INT_CTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM_FAIL_INT_CTRr(unit, rv) \
	soc_reg32_set(unit, MEM_FAIL_INT_CTRr, REG_PORT_ANY, 0, rv)

#define READ_MEM_FAIL_INT_ENr(unit, rvp) \
	soc_reg32_get(unit, MEM_FAIL_INT_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM_FAIL_INT_ENr(unit, rv) \
	soc_reg32_set(unit, MEM_FAIL_INT_ENr, REG_PORT_ANY, 0, rv)

#define READ_MEM_FAIL_INT_STATr(unit, rvp) \
	soc_reg32_get(unit, MEM_FAIL_INT_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_MEM_FAIL_INT_STATr(unit, rv) \
	soc_reg32_set(unit, MEM_FAIL_INT_STATr, REG_PORT_ANY, 0, rv)

#define READ_METER_ATTRIBUTESr(unit, port, rvp) \
	soc_reg32_get(unit, METER_ATTRIBUTESr, port, 0, rvp)
#define WRITE_METER_ATTRIBUTESr(unit, port, rv) \
	soc_reg32_set(unit, METER_ATTRIBUTESr, port, 0, rv)

#define READ_METER_CTLr(unit, rvp) \
	soc_reg32_get(unit, METER_CTLr, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_CTLr(unit, rv) \
	soc_reg32_set(unit, METER_CTLr, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF0_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF0_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF0_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF0_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF0_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF0_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF0_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF0_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF1_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF1_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF1_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF1_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF1_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF1_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF1_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF1_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF2_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF2_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF2_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF2_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF2_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF2_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF2_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF2_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF3_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF3_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF3_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF3_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF3_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF3_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF3_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF3_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF4_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF4_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF4_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF4_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF4_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF4_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF4_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF4_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF5_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF5_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF5_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF5_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF5_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF5_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF5_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF5_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF6_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF6_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF6_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF6_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF6_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF6_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF6_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF6_1r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF7_0r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF7_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF7_0r(unit, rv) \
	soc_reg32_set(unit, METER_DEF7_0r, REG_PORT_ANY, 0, rv)

#define READ_METER_DEF7_1r(unit, rvp) \
	soc_reg32_get(unit, METER_DEF7_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_METER_DEF7_1r(unit, rv) \
	soc_reg32_set(unit, METER_DEF7_1r, REG_PORT_ANY, 0, rv)

#define READ_MGMT_FRAME_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, MGMT_FRAME_ENABLEr, port, 0, rvp)
#define WRITE_MGMT_FRAME_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, MGMT_FRAME_ENABLEr, port, 0, rv)

#define READ_MIBPSTATr(unit, port, rvp) \
	soc_reg32_get(unit, MIBPSTATr, port, 0, rvp)
#define WRITE_MIBPSTATr(unit, port, rv) \
	soc_reg32_set(unit, MIBPSTATr, port, 0, rv)

#define READ_MIM_DEFAULT_NETWORK_SVPr(unit, rvp) \
	soc_reg32_get(unit, MIM_DEFAULT_NETWORK_SVPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MIM_DEFAULT_NETWORK_SVPr(unit, rv) \
	soc_reg32_set(unit, MIM_DEFAULT_NETWORK_SVPr, REG_PORT_ANY, 0, rv)

#define READ_MIM_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, MIM_ENABLEr, port, 0, rvp)
#define WRITE_MIM_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, MIM_ENABLEr, port, 0, rv)

#define READ_MIM_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, MIM_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MIM_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, MIM_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_MIM_LIP_2_LEP_FC_ENr(unit, rvp) \
	soc_reg32_get(unit, MIM_LIP_2_LEP_FC_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_MIM_LIP_2_LEP_FC_ENr(unit, rv) \
	soc_reg32_set(unit, MIM_LIP_2_LEP_FC_ENr, REG_PORT_ANY, 0, rv)

#define READ_MINBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MINBUCKETr, port, idx, rvp)
#define WRITE_MINBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, MINBUCKETr, port, idx, rv)

#define READ_MINBUCKETCONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MINBUCKETCONFIGr, port, idx, rvp)
#define WRITE_MINBUCKETCONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MINBUCKETCONFIGr, port, idx, rv)

#define READ_MINBUCKETCONFIG1r(unit, port, idx, rvp) \
	soc_reg32_get(unit, MINBUCKETCONFIG1r, port, idx, rvp)
#define WRITE_MINBUCKETCONFIG1r(unit, port, idx, rv) \
	soc_reg32_set(unit, MINBUCKETCONFIG1r, port, idx, rv)

#define READ_MINBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, MINBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_MINBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, MINBUCKETCONFIG_64r, port, idx, rv)

#define READ_MINBUCKETCOS0CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MINBUCKETCOS0CONFIGr, port, 0, rvp)
#define WRITE_MINBUCKETCOS0CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MINBUCKETCOS0CONFIGr, port, 0, rv)

#define READ_MINBUCKETCOS1CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MINBUCKETCOS1CONFIGr, port, 0, rvp)
#define WRITE_MINBUCKETCOS1CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MINBUCKETCOS1CONFIGr, port, 0, rv)

#define READ_MINBUCKETCOS2CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MINBUCKETCOS2CONFIGr, port, 0, rvp)
#define WRITE_MINBUCKETCOS2CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MINBUCKETCOS2CONFIGr, port, 0, rv)

#define READ_MINBUCKETCOS3CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MINBUCKETCOS3CONFIGr, port, 0, rvp)
#define WRITE_MINBUCKETCOS3CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MINBUCKETCOS3CONFIGr, port, 0, rv)

#define READ_MINBUCKETMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, MINBUCKETMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MINBUCKETMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, MINBUCKETMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MINBWGUARANTEEr(unit, port, rvp) \
	soc_reg32_get(unit, MINBWGUARANTEEr, port, 0, rvp)
#define WRITE_MINBWGUARANTEEr(unit, port, rv) \
	soc_reg32_set(unit, MINBWGUARANTEEr, port, 0, rv)

#define READ_MINSPCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MINSPCONFIGr, port, 0, rvp)
#define WRITE_MINSPCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MINSPCONFIGr, port, 0, rv)

#define READ_MINSPCONFIG_CPUr(unit, rvp) \
	soc_reg_get(unit, MINSPCONFIG_CPUr, REG_PORT_ANY, 0, rvp)
#define WRITE_MINSPCONFIG_CPUr(unit, rv) \
	soc_reg_set(unit, MINSPCONFIG_CPUr, REG_PORT_ANY, 0, rv)

#define READ_MIRROR_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, MIRROR_CONTROLr, port, 0, rvp)
#define WRITE_MIRROR_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, MIRROR_CONTROLr, port, 0, rv)

#define READ_MIRROR_DEST_BITMAPr(unit, port, rvp) \
	soc_reg_get(unit, MIRROR_DEST_BITMAPr, port, 0, rvp)
#define WRITE_MIRROR_DEST_BITMAPr(unit, port, rv) \
	soc_reg_set(unit, MIRROR_DEST_BITMAPr, port, 0, rv)

#define READ_MIRROR_SELECTr(unit, rvp) \
	soc_reg32_get(unit, MIRROR_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_MIRROR_SELECTr(unit, rv) \
	soc_reg32_set(unit, MIRROR_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_MISCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, MISCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MISCCONFIGr(unit, rv) \
	soc_reg32_set(unit, MISCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MISCCONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, MISCCONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MISCCONFIG_2r(unit, rv) \
	soc_reg32_set(unit, MISCCONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_MISSING_START_ERR_STATr(unit, rvp) \
	soc_reg32_get(unit, MISSING_START_ERR_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_MISSING_START_ERR_STATr(unit, rv) \
	soc_reg32_set(unit, MISSING_START_ERR_STATr, REG_PORT_ANY, 0, rv)

#define READ_MMRP_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, MMRP_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMRP_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, MMRP_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_MMRP_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, MMRP_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMRP_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, MMRP_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU0_FUSE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU0_FUSE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU0_FUSE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU0_FUSE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMU0_PLL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU0_PLL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU0_PLL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU0_PLL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMU1_FUSE_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU1_FUSE_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU1_FUSE_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU1_FUSE_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMU1_PLL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU1_PLL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU1_PLL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU1_PLL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMU2_PLL_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU2_PLL_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU2_PLL_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU2_PLL_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMUBISRDBGRDDATAr(unit, rvp) \
	soc_reg32_get(unit, MMUBISRDBGRDDATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUBISRDBGRDDATAr(unit, rv) \
	soc_reg32_set(unit, MMUBISRDBGRDDATAr, REG_PORT_ANY, 0, rv)

#define READ_MMUEAVENABLEr(unit, rvp) \
	soc_reg32_get(unit, MMUEAVENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUEAVENABLEr(unit, rv) \
	soc_reg32_set(unit, MMUEAVENABLEr, REG_PORT_ANY, 0, rv)

#define READ_MMUECCOVERRIDEr(unit, rvp) \
	soc_reg32_get(unit, MMUECCOVERRIDEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUECCOVERRIDEr(unit, rv) \
	soc_reg32_set(unit, MMUECCOVERRIDEr, REG_PORT_ANY, 0, rv)

#define READ_MMUFLUSHCONTROLr(unit, rvp) \
	soc_reg32_get(unit, MMUFLUSHCONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUFLUSHCONTROLr(unit, rv) \
	soc_reg32_set(unit, MMUFLUSHCONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MMUMBISTENr(unit, rvp) \
	soc_reg32_get(unit, MMUMBISTENr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUMBISTENr(unit, rv) \
	soc_reg32_set(unit, MMUMBISTENr, REG_PORT_ANY, 0, rv)

#define READ_MMUMBISTSTATUSr(unit, rvp) \
	soc_reg32_get(unit, MMUMBISTSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUMBISTSTATUSr(unit, rv) \
	soc_reg32_set(unit, MMUMBISTSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTENABLEr(unit, rvp) \
	soc_reg32_get(unit, MMUPORTENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTENABLEr(unit, rv) \
	soc_reg32_set(unit, MMUPORTENABLEr, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTENABLEMOD0r(unit, rvp) \
	soc_reg32_get(unit, MMUPORTENABLEMOD0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTENABLEMOD0r(unit, rv) \
	soc_reg32_set(unit, MMUPORTENABLEMOD0r, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTENABLEMOD1r(unit, rvp) \
	soc_reg32_get(unit, MMUPORTENABLEMOD1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTENABLEMOD1r(unit, rv) \
	soc_reg32_set(unit, MMUPORTENABLEMOD1r, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTENABLE_HIr(unit, rvp) \
	soc_reg32_get(unit, MMUPORTENABLE_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTENABLE_HIr(unit, rv) \
	soc_reg32_set(unit, MMUPORTENABLE_HIr, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTSTOREENABLEr(unit, rvp) \
	soc_reg32_get(unit, MMUPORTSTOREENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTSTOREENABLEr(unit, rv) \
	soc_reg32_set(unit, MMUPORTSTOREENABLEr, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTSTOREENABLEMOD0r(unit, rvp) \
	soc_reg32_get(unit, MMUPORTSTOREENABLEMOD0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTSTOREENABLEMOD0r(unit, rv) \
	soc_reg32_set(unit, MMUPORTSTOREENABLEMOD0r, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTSTOREENABLEMOD1r(unit, rvp) \
	soc_reg32_get(unit, MMUPORTSTOREENABLEMOD1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTSTOREENABLEMOD1r(unit, rv) \
	soc_reg32_set(unit, MMUPORTSTOREENABLEMOD1r, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTTXENABLEr(unit, rvp) \
	soc_reg32_get(unit, MMUPORTTXENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTTXENABLEr(unit, rv) \
	soc_reg32_set(unit, MMUPORTTXENABLEr, REG_PORT_ANY, 0, rv)

#define READ_MMUPORTTXENABLE_HIr(unit, rvp) \
	soc_reg32_get(unit, MMUPORTTXENABLE_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMUPORTTXENABLE_HIr(unit, rv) \
	soc_reg32_set(unit, MMUPORTTXENABLE_HIr, REG_PORT_ANY, 0, rv)

#define READ_MMU_AGING_CTR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_AGING_CTR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_AGING_CTR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_AGING_CTR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_AGING_EXP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_AGING_EXP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_AGING_EXP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_AGING_EXP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CCPE_MEM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CCPE_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CCPE_MEM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CCPE_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CCPI_MEM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CCPI_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CCPI_MEM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CCPI_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CCP_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_CCP_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CCP_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_CCP_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CCP_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_CCP_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CCP_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_CCP_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CELLCNTCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLCNTCOSr, port, idx, rvp)
#define WRITE_MMU_CELLCNTCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLCNTCOSr, port, idx, rv)

#define READ_MMU_CELLCNTINGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLCNTINGr, port, idx, rvp)
#define WRITE_MMU_CELLCNTINGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLCNTINGr, port, idx, rv)

#define READ_MMU_CELLCNTTOTALr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_CELLCNTTOTALr, port, 0, rvp)
#define WRITE_MMU_CELLCNTTOTALr(unit, port, rv) \
	soc_reg32_set(unit, MMU_CELLCNTTOTALr, port, 0, rv)

#define READ_MMU_CELLDATA_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CELLDATA_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CELLDATA_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CELLDATA_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CELLLINK_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CELLLINK_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CELLLINK_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CELLLINK_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CELLLMTCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTCOSr, port, idx, rvp)
#define WRITE_MMU_CELLLMTCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLLMTCOSr, port, idx, rv)

#define READ_MMU_CELLLMTCOS_LOWERr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTCOS_LOWERr, port, idx, rvp)
#define WRITE_MMU_CELLLMTCOS_LOWERr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLLMTCOS_LOWERr, port, idx, rv)

#define READ_MMU_CELLLMTCOS_UPPERr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTCOS_UPPERr, port, idx, rvp)
#define WRITE_MMU_CELLLMTCOS_UPPERr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLLMTCOS_UPPERr, port, idx, rv)

#define READ_MMU_CELLLMTINGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTINGr, port, idx, rvp)
#define WRITE_MMU_CELLLMTINGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_CELLLMTINGr, port, idx, rv)

#define READ_MMU_CELLLMTTOTALr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTTOTALr, port, 0, rvp)
#define WRITE_MMU_CELLLMTTOTALr(unit, port, rv) \
	soc_reg32_set(unit, MMU_CELLLMTTOTALr, port, 0, rv)

#define READ_MMU_CELLLMTTOTAL_LOWERr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTTOTAL_LOWERr, port, 0, rvp)
#define WRITE_MMU_CELLLMTTOTAL_LOWERr(unit, port, rv) \
	soc_reg32_set(unit, MMU_CELLLMTTOTAL_LOWERr, port, 0, rv)

#define READ_MMU_CELLLMTTOTAL_UPPERr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_CELLLMTTOTAL_UPPERr, port, 0, rvp)
#define WRITE_MMU_CELLLMTTOTAL_UPPERr(unit, port, rv) \
	soc_reg32_set(unit, MMU_CELLLMTTOTAL_UPPERr, port, 0, rv)

#define READ_MMU_CFAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CFAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CFAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CFAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CFGr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_CFGr, port, 0, rvp)
#define WRITE_MMU_CFGr(unit, port, rv) \
	soc_reg32_set(unit, MMU_CFGr, port, 0, rv)

#define READ_MMU_CTR_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_CTR_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CTR_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_CTR_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CTR_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_CTR_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CTR_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_CTR_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CTR_MEM_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_CTR_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CTR_MEM_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_CTR_MEM_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_CTR_PARITY_ERRr(unit, rvp) \
	soc_reg32_get(unit, MMU_CTR_PARITY_ERRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_CTR_PARITY_ERRr(unit, rv) \
	soc_reg32_set(unit, MMU_CTR_PARITY_ERRr, REG_PORT_ANY, 0, rv)

#define READ_MMU_E2EFC_CNT_DEBUG_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_CNT_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_E2EFC_CNT_DEBUG_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_E2EFC_CNT_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_E2EFC_CNT_DEBUG_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_CNT_DEBUG_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_E2EFC_CNT_DEBUG_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, MMU_E2EFC_CNT_DEBUG_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_E2EFC_DEBUG_RX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_DEBUG_RX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_E2EFC_DEBUG_RX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, MMU_E2EFC_DEBUG_RX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_MMU_E2EFC_DEBUG_RX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_DEBUG_RX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_E2EFC_DEBUG_RX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, MMU_E2EFC_DEBUG_RX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_MMU_E2EFC_DEBUG_TX_RMT_IBP0r(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_DEBUG_TX_RMT_IBP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_E2EFC_DEBUG_TX_RMT_IBP0r(unit, idx, rv) \
	soc_reg32_set(unit, MMU_E2EFC_DEBUG_TX_RMT_IBP0r, REG_PORT_ANY, idx, rv)

#define READ_MMU_E2EFC_DEBUG_TX_RMT_IBP1r(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_DEBUG_TX_RMT_IBP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_E2EFC_DEBUG_TX_RMT_IBP1r(unit, idx, rv) \
	soc_reg32_set(unit, MMU_E2EFC_DEBUG_TX_RMT_IBP1r, REG_PORT_ANY, idx, rv)

#define READ_MMU_E2EFC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_E2EFC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_E2EFC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_E2EFC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_E2EFC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_E2EFC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_E2EFC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_EGR_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_EGR_CTRLr, port, 0, rvp)
#define WRITE_MMU_EGR_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, MMU_EGR_CTRLr, port, 0, rv)

#define READ_MMU_EGR_PARADr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_EGR_PARADr, port, 0, rvp)
#define WRITE_MMU_EGR_PARADr(unit, port, rv) \
	soc_reg32_set(unit, MMU_EGR_PARADr, port, 0, rv)

#define READ_MMU_EGS_PRIMODr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_EGS_PRIMODr, port, 0, rvp)
#define WRITE_MMU_EGS_PRIMODr(unit, port, rv) \
	soc_reg32_set(unit, MMU_EGS_PRIMODr, port, 0, rv)

#define READ_MMU_EGS_WGTCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_EGS_WGTCOSr, port, idx, rvp)
#define WRITE_MMU_EGS_WGTCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_EGS_WGTCOSr, port, idx, rv)

#define READ_MMU_ENQ_CFG_ECC_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_CFG_ECC_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_CFG_ECC_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_CFG_ECC_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_CFG_ECC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_CFG_ECC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_CFG_ECC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_CFG_ECC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_CFG_ECC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_CFG_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_CFG_ECC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_CFG_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_CFG_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_CFG_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_CFG_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_CFG_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_ECC_COUNTERSr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_ECC_COUNTERSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_ECC_COUNTERSr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_ECC_COUNTERSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_EMA_QUEUE_SELECT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_EMA_QUEUE_SELECT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_EMA_QUEUE_SELECT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_EMA_QUEUE_SELECT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_EMA_QUEUE_SELECT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_EMA_QUEUE_SELECT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_EMA_QUEUE_SELECT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_EMA_QUEUE_SELECT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPCONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPCONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPCONFIG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPCONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPFULLRESETPOINT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPFULLRESETPOINT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPFULLRESETPOINT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPFULLRESETPOINT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPFULLSETPOINT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPFULLSETPOINT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPFULLSETPOINT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPFULLSETPOINT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPINIT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPINIT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPINIT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPINIT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPREADPOINTER_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPREADPOINTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPREADPOINTER_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPREADPOINTER_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAPSTACKSTATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAPSTACKSTATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAPSTACKSTATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAPSTACKSTATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_ECC_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_ECC_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_ECC_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_ECC_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_ECC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_ECC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_ECC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_ECC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_ECC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_ECC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_MEMDEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_MEMDEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_MEMDEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_MEMDEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_FAP_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_FAP_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_FAP_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_FAP_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_25_PRI_GRP0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_25_PRI_GRP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_25_PRI_GRP0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_25_PRI_GRP0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_25_PRI_GRP1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_25_PRI_GRP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_25_PRI_GRP1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_25_PRI_GRP1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_26_PRI_GRP0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_26_PRI_GRP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_26_PRI_GRP0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_26_PRI_GRP0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_26_PRI_GRP1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_26_PRI_GRP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_26_PRI_GRP1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_26_PRI_GRP1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_27_PRI_GRP0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_27_PRI_GRP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_27_PRI_GRP0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_27_PRI_GRP0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_27_PRI_GRP1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_27_PRI_GRP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_27_PRI_GRP1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_27_PRI_GRP1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_28_PRI_GRP0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_28_PRI_GRP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_28_PRI_GRP0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_28_PRI_GRP0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_HIGIG_28_PRI_GRP1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_HIGIG_28_PRI_GRP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_HIGIG_28_PRI_GRP1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_HIGIG_28_PRI_GRP1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_ILLEGAL_CELL_TYPE_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_ILLEGAL_CELL_TYPE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_ILLEGAL_CELL_TYPE_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_ILLEGAL_CELL_TYPE_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_MC_EXT_DROP_COUNTER_0r(unit, idx, rvp) \
	soc_reg_get(unit, MMU_ENQ_MC_EXT_DROP_COUNTER_0r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_ENQ_MC_EXT_DROP_COUNTER_0r(unit, idx, rv) \
	soc_reg_set(unit, MMU_ENQ_MC_EXT_DROP_COUNTER_0r, REG_PORT_ANY, idx, rv)

#define READ_MMU_ENQ_MC_INT_DROP_COUNTER_0r(unit, idx, rvp) \
	soc_reg_get(unit, MMU_ENQ_MC_INT_DROP_COUNTER_0r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_ENQ_MC_INT_DROP_COUNTER_0r(unit, idx, rv) \
	soc_reg_set(unit, MMU_ENQ_MC_INT_DROP_COUNTER_0r, REG_PORT_ANY, idx, rv)

#define READ_MMU_ENQ_MISSING_START_ERR_STAT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_MISSING_START_ERR_STAT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_MISSING_START_ERR_STAT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_MISSING_START_ERR_STAT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_MISSING_START_ERR_STAT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_MISSING_START_ERR_STAT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_MISSING_START_ERR_STAT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_MISSING_START_ERR_STAT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_RQE_QUEUE_SELECT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_RQE_QUEUE_SELECT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_RQE_QUEUE_SELECT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_RQE_QUEUE_SELECT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_RQE_QUEUE_SELECT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_RQE_QUEUE_SELECT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_RQE_QUEUE_SELECT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_RQE_QUEUE_SELECT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_START_BY_START_ERR_STAT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_START_BY_START_ERR_STAT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_START_BY_START_ERR_STAT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_START_BY_START_ERR_STAT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_START_BY_START_ERR_STAT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_START_BY_START_ERR_STAT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_START_BY_START_ERR_STAT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_START_BY_START_ERR_STAT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_3r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_3r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_4r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_4r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_5r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_5r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_5r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_6r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_6r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_6r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CAPT_7r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CAPT_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CAPT_7r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CAPT_7r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_2r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_2r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_3r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_3r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_4r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_4r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_MASK_FIELD_5r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_MASK_FIELD_5r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_MASK_FIELD_5r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r(unit, rvp) \
	soc_reg32_get(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r(unit, rv) \
	soc_reg32_set(unit, MMU_ENQ_TRACE_IF_VALUE_FIELD_5r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ERRSTATr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_ERRSTATr, port, 0, rvp)
#define WRITE_MMU_ERRSTATr(unit, port, rv) \
	soc_reg32_set(unit, MMU_ERRSTATr, port, 0, rv)

#define READ_MMU_ERR_VECTORr(unit, rvp) \
	soc_reg32_get(unit, MMU_ERR_VECTORr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ERR_VECTORr(unit, rv) \
	soc_reg32_set(unit, MMU_ERR_VECTORr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ES_ARB_TDM_TABLE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_ES_ARB_TDM_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ES_ARB_TDM_TABLE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_ES_ARB_TDM_TABLE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ING_PARADr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_ING_PARADr, port, 0, rvp)
#define WRITE_MMU_ING_PARADr(unit, port, rv) \
	soc_reg32_set(unit, MMU_ING_PARADr, port, 0, rv)

#define READ_MMU_INTCLRr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_INTCLRr, port, 0, rvp)
#define WRITE_MMU_INTCLRr(unit, port, rv) \
	soc_reg32_set(unit, MMU_INTCLRr, port, 0, rv)

#define READ_MMU_INTCNTLr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_INTCNTLr, port, 0, rvp)
#define WRITE_MMU_INTCNTLr(unit, port, rv) \
	soc_reg32_set(unit, MMU_INTCNTLr, port, 0, rv)

#define READ_MMU_INTCTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_INTCTRLr, port, 0, rvp)
#define WRITE_MMU_INTCTRLr(unit, port, rv) \
	soc_reg32_set(unit, MMU_INTCTRLr, port, 0, rv)

#define READ_MMU_INTERRUPT_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_INTERRUPT_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_INTERRUPT_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_INTERRUPT_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_INTRr(unit, rvp) \
	soc_reg32_get(unit, MMU_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_INTRr(unit, rv) \
	soc_reg32_set(unit, MMU_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MMU_INTR_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_INTR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_INTR_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_INTR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_INTSTATr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_INTSTATr, port, 0, rvp)
#define WRITE_MMU_INTSTATr(unit, port, rv) \
	soc_reg32_set(unit, MMU_INTSTATr, port, 0, rv)

#define READ_MMU_IPCTR_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_IPCTR_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_IPCTR_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_IPCTR_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_IPCTR_COUNTER1r(unit, idx, rvp) \
	soc_reg_get(unit, MMU_IPCTR_COUNTER1r, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_IPCTR_COUNTER1r(unit, idx, rv) \
	soc_reg_set(unit, MMU_IPCTR_COUNTER1r, REG_PORT_ANY, idx, rv)

#define READ_MMU_IPCTR_COUNTER0_DRESOURCEr(unit, idx, rvp) \
	soc_reg_get(unit, MMU_IPCTR_COUNTER0_DRESOURCEr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_IPCTR_COUNTER0_DRESOURCEr(unit, idx, rv) \
	soc_reg_set(unit, MMU_IPCTR_COUNTER0_DRESOURCEr, REG_PORT_ANY, idx, rv)

#define READ_MMU_IPCTR_COUNTER1_SNAPr(unit, rvp) \
	soc_reg_get(unit, MMU_IPCTR_COUNTER1_SNAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_IPCTR_COUNTER1_SNAPr(unit, rv) \
	soc_reg_set(unit, MMU_IPCTR_COUNTER1_SNAPr, REG_PORT_ANY, 0, rv)

#define READ_MMU_IPCTR_DROP_TYPEr(unit, rvp) \
	soc_reg32_get(unit, MMU_IPCTR_DROP_TYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_IPCTR_DROP_TYPEr(unit, rv) \
	soc_reg32_set(unit, MMU_IPCTR_DROP_TYPEr, REG_PORT_ANY, 0, rv)

#define READ_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr(unit, rvp) \
	soc_reg_get(unit, MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr(unit, rv) \
	soc_reg_set(unit, MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_IPMC_VLAN_TBL_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_IPMC_VLAN_TBL_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_IPMC_VLAN_TBL_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_IPMC_VLAN_TBL_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CFG_ECC_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CFG_ECC_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CFG_ECC_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CFG_ECC_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CFG_ECC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CFG_ECC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CFG_ECC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CFG_ECC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CFG_ECC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CFG_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CFG_ECC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CFG_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CFG_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CFG_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CFG_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CFG_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CFG_ECC_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CFG_ECC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CFG_ECC_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CFG_ECC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_CTRL_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_CTRL_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_CTRL_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_CTRL_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_DEBUG_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_DEBUG_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_DEBUG_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_ECC_COUNTERSr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_ECC_COUNTERSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_ECC_COUNTERSr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_ECC_COUNTERSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMA_ACCEPT_COUNTr(unit, idx, rvp) \
	soc_reg_get(unit, MMU_ITE_EMA_ACCEPT_COUNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_ITE_EMA_ACCEPT_COUNTr(unit, idx, rv) \
	soc_reg_set(unit, MMU_ITE_EMA_ACCEPT_COUNTr, REG_PORT_ANY, idx, rv)

#define READ_MMU_ITE_EMA_DROP_COUNTr(unit, idx, rvp) \
	soc_reg_get(unit, MMU_ITE_EMA_DROP_COUNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_ITE_EMA_DROP_COUNTr(unit, idx, rv) \
	soc_reg_set(unit, MMU_ITE_EMA_DROP_COUNTr, REG_PORT_ANY, idx, rv)

#define READ_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMA_POOL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMA_POOL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMA_POOL_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMA_POOL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMA_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMA_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_ITE_EMA_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, MMU_ITE_EMA_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_QMGR_FLL_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_QMGR_FLL_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_QMGR_FLL_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_QMGR_FLL_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_QMGR_QLL_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_QMGR_QLL_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_QMGR_QLL_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_QMGR_QLL_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_Q_FLUSH_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_Q_FLUSH_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_Q_FLUSH_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_Q_FLUSH_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_ITE_WORK_QUEUE_DEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_ITE_WORK_QUEUE_DEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_ITE_WORK_QUEUE_DEBUG_0r(unit, rv) \
	soc_reg32_set(unit, MMU_ITE_WORK_QUEUE_DEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_LLA_PARADr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_LLA_PARADr, port, 0, rvp)
#define WRITE_MMU_LLA_PARADr(unit, port, rv) \
	soc_reg32_set(unit, MMU_LLA_PARADr, port, 0, rv)

#define READ_MMU_LLFC_RX_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_LLFC_RX_CONFIGr, port, 0, rvp)
#define WRITE_MMU_LLFC_RX_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, MMU_LLFC_RX_CONFIGr, port, 0, rv)

#define READ_MMU_LLFC_TX_CONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_LLFC_TX_CONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_LLFC_TX_CONFIG_1r(unit, rv) \
	soc_reg32_set(unit, MMU_LLFC_TX_CONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_LLFC_TX_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, MMU_LLFC_TX_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_LLFC_TX_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, MMU_LLFC_TX_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_LLFC_TX_CONFIG_3r(unit, rvp) \
	soc_reg32_get(unit, MMU_LLFC_TX_CONFIG_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_LLFC_TX_CONFIG_3r(unit, rv) \
	soc_reg32_set(unit, MMU_LLFC_TX_CONFIG_3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_LLFC_TX_CONFIG_4r(unit, rvp) \
	soc_reg32_get(unit, MMU_LLFC_TX_CONFIG_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_LLFC_TX_CONFIG_4r(unit, rv) \
	soc_reg32_set(unit, MMU_LLFC_TX_CONFIG_4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_MEM1_CLINKE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MEM1_CLINKE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MEM1_CLINKE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MEM1_CLINKE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MEM1_CLINKI_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MEM1_CLINKI_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MEM1_CLINKI_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MEM1_CLINKI_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MEM1_CLINK_ECC_COUNTERSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MEM1_CLINK_ECC_COUNTERSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MEM1_CLINK_ECC_COUNTERSr(unit, rv) \
	soc_reg32_set(unit, MMU_MEM1_CLINK_ECC_COUNTERSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MEMFAILSTATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MEMFAILSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MEMFAILSTATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MEMFAILSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_CPU_PKT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_CPU_PKT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_CPU_PKT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_CPU_PKT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERRORr(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERRORr(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERRORr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERROR_CCPr(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERROR_CCPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERROR_CCPr(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERROR_CCPr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERROR_CFAPr(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERROR_CFAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERROR_CFAPr(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERROR_CFAPr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERROR_XQ0r(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERROR_XQ0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERROR_XQ0r(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERROR_XQ0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERROR_XQ1r(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERROR_XQ1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERROR_XQ1r(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERROR_XQ1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_PARITYERROR_XQ2r(unit, rvp) \
	soc_reg32_get(unit, MMU_PARITYERROR_XQ2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PARITYERROR_XQ2r(unit, rv) \
	soc_reg32_set(unit, MMU_PARITYERROR_XQ2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_PKTCNTCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTCNTCOSr, port, idx, rvp)
#define WRITE_MMU_PKTCNTCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTCNTCOSr, port, idx, rv)

#define READ_MMU_PKTCNTINGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTCNTINGr, port, idx, rvp)
#define WRITE_MMU_PKTCNTINGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTCNTINGr, port, idx, rv)

#define READ_MMU_PKTHDR0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_PKTHDR0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PKTHDR0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_PKTHDR0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PKTLENGTH_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_PKTLENGTH_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PKTLENGTH_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_PKTLENGTH_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PKTLINK_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_PKTLINK_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_PKTLINK_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_PKTLINK_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_PKTLMTCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTLMTCOSr, port, idx, rvp)
#define WRITE_MMU_PKTLMTCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTLMTCOSr, port, idx, rv)

#define READ_MMU_PKTLMTCOS_LOWERr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTLMTCOS_LOWERr, port, idx, rvp)
#define WRITE_MMU_PKTLMTCOS_LOWERr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTLMTCOS_LOWERr, port, idx, rv)

#define READ_MMU_PKTLMTCOS_UPPERr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTLMTCOS_UPPERr, port, idx, rvp)
#define WRITE_MMU_PKTLMTCOS_UPPERr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTLMTCOS_UPPERr, port, idx, rv)

#define READ_MMU_PKTLMTINGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MMU_PKTLMTINGr, port, idx, rvp)
#define WRITE_MMU_PKTLMTINGr(unit, port, idx, rv) \
	soc_reg32_set(unit, MMU_PKTLMTINGr, port, idx, rv)

#define READ_MMU_PP_DBE_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_DBE_CNTr, port, 0, rvp)
#define WRITE_MMU_PP_DBE_CNTr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_DBE_CNTr, port, 0, rv)

#define READ_MMU_PP_DBE_LOGr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_DBE_LOGr, port, 0, rvp)
#define WRITE_MMU_PP_DBE_LOGr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_DBE_LOGr, port, 0, rv)

#define READ_MMU_PP_ECC_CNTLr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_ECC_CNTLr, port, 0, rvp)
#define WRITE_MMU_PP_ECC_CNTLr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_ECC_CNTLr, port, 0, rv)

#define READ_MMU_PP_ECC_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_ECC_CTRLr, port, 0, rvp)
#define WRITE_MMU_PP_ECC_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_ECC_CTRLr, port, 0, rv)

#define READ_MMU_PP_SBE_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_SBE_CNTr, port, 0, rvp)
#define WRITE_MMU_PP_SBE_CNTr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_SBE_CNTr, port, 0, rv)

#define READ_MMU_PP_SBE_LOGr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_PP_SBE_LOGr, port, 0, rvp)
#define WRITE_MMU_PP_SBE_LOGr(unit, port, rv) \
	soc_reg32_set(unit, MMU_PP_SBE_LOGr, port, 0, rv)

#define READ_MMU_QCN_CNM_CTRL_64r(unit, rvp) \
	soc_reg_get(unit, MMU_QCN_CNM_CTRL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_QCN_CNM_CTRL_64r(unit, rv) \
	soc_reg_set(unit, MMU_QCN_CNM_CTRL_64r, REG_PORT_ANY, 0, rv)

#define READ_MMU_QCN_CPQ_SEQr(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_QCN_CPQ_SEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_QCN_CPQ_SEQr(unit, idx, rv) \
	soc_reg32_set(unit, MMU_QCN_CPQ_SEQr, REG_PORT_ANY, idx, rv)

#define READ_MMU_QCN_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MMU_QCN_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_QCN_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MMU_QCN_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MMU_QCN_PARITY_ERRr(unit, rvp) \
	soc_reg32_get(unit, MMU_QCN_PARITY_ERRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_QCN_PARITY_ERRr(unit, rv) \
	soc_reg32_set(unit, MMU_QCN_PARITY_ERRr, REG_PORT_ANY, 0, rv)

#define READ_MMU_QSTRUCT_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_QSTRUCT_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_QSTRUCT_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_QSTRUCT_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_QSTRUCT_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_QSTRUCT_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_QSTRUCT_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_QSTRUCT_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_RQE_FIFO_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_RQE_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_RQE_FIFO_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_RQE_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_SPARE_REG0r(unit, rvp) \
	soc_reg32_get(unit, MMU_SPARE_REG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_SPARE_REG0r(unit, rv) \
	soc_reg32_set(unit, MMU_SPARE_REG0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_SPARE_REG1r(unit, rvp) \
	soc_reg32_get(unit, MMU_SPARE_REG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_SPARE_REG1r(unit, rv) \
	soc_reg32_set(unit, MMU_SPARE_REG1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_SPARE_REG2r(unit, rvp) \
	soc_reg32_get(unit, MMU_SPARE_REG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_SPARE_REG2r(unit, rv) \
	soc_reg32_set(unit, MMU_SPARE_REG2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_SPARE_REG3r(unit, rvp) \
	soc_reg32_get(unit, MMU_SPARE_REG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_SPARE_REG3r(unit, rv) \
	soc_reg32_set(unit, MMU_SPARE_REG3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_SPARE_REG4r(unit, rvp) \
	soc_reg32_get(unit, MMU_SPARE_REG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_SPARE_REG4r(unit, rv) \
	soc_reg32_set(unit, MMU_SPARE_REG4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_THDI_INTRr(unit, rvp) \
	soc_reg32_get(unit, MMU_THDI_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_THDI_INTRr(unit, rv) \
	soc_reg32_set(unit, MMU_THDI_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MMU_THDI_INTR_MASKr(unit, rvp) \
	soc_reg32_get(unit, MMU_THDI_INTR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_THDI_INTR_MASKr(unit, rv) \
	soc_reg32_set(unit, MMU_THDI_INTR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_BP_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_BP_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_BP_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_BP_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_BP_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_BP_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_BP_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_BP_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_ECC_1B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_ECC_1B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_ECC_1B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_ECC_2B_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_ECC_2B_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_ECC_2B_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_STATE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_STATE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG5r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG5r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG5r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG6r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG6r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG6r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TCACHE_DEBUG7r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TCACHE_DEBUG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TCACHE_DEBUG7r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TCACHE_DEBUG7r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_DEQ_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_DEQ_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, MMU_TOQ_TRACE_ENQ_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, MMU_TOQ_TRACE_ENQ_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_MMU_TO_LOGIC_PORT_MAPPINGr(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_TO_LOGIC_PORT_MAPPINGr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_TO_LOGIC_PORT_MAPPINGr(unit, idx, rv) \
	soc_reg32_set(unit, MMU_TO_LOGIC_PORT_MAPPINGr, REG_PORT_ANY, idx, rv)

#define READ_MMU_TO_PHY_PORT_MAPPINGr(unit, idx, rvp) \
	soc_reg32_get(unit, MMU_TO_PHY_PORT_MAPPINGr, REG_PORT_ANY, idx, rvp)
#define WRITE_MMU_TO_PHY_PORT_MAPPINGr(unit, idx, rv) \
	soc_reg32_set(unit, MMU_TO_PHY_PORT_MAPPINGr, REG_PORT_ANY, idx, rv)

#define READ_MMU_TO_XLP0_E2ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_TO_XLP0_E2ECC_STATUSr, port, 0, rvp)
#define WRITE_MMU_TO_XLP0_E2ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, MMU_TO_XLP0_E2ECC_STATUSr, port, 0, rv)

#define READ_MMU_TO_XLP1_E2ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_TO_XLP1_E2ECC_STATUSr, port, 0, rvp)
#define WRITE_MMU_TO_XLP1_E2ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, MMU_TO_XLP1_E2ECC_STATUSr, port, 0, rv)

#define READ_MMU_TO_XLP_BKP_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_TO_XLP_BKP_STATUSr, port, 0, rvp)
#define WRITE_MMU_TO_XLP_BKP_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, MMU_TO_XLP_BKP_STATUSr, port, 0, rv)

#define READ_MMU_TO_XPORT_BKPr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_TO_XPORT_BKPr, port, 0, rvp)
#define WRITE_MMU_TO_XPORT_BKPr(unit, port, rv) \
	soc_reg32_set(unit, MMU_TO_XPORT_BKPr, port, 0, rv)

#define READ_MMU_UPK_ERRLOGr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_UPK_ERRLOGr, port, 0, rvp)
#define WRITE_MMU_UPK_ERRLOGr(unit, port, rv) \
	soc_reg32_set(unit, MMU_UPK_ERRLOGr, port, 0, rv)

#define READ_MMU_WRED_CFG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_CFG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_WRED_PORT_CFG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_PORT_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_PORT_CFG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_PORT_CFG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_WRED_PORT_THD_0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_PORT_THD_0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_PORT_THD_0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_PORT_THD_0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_WRED_PORT_THD_1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_PORT_THD_1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_PORT_THD_1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_PORT_THD_1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_WRED_THD_0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_THD_0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_THD_0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_THD_0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_WRED_THD_1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MMU_WRED_THD_1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MMU_WRED_THD_1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, MMU_WRED_THD_1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MMU_XQ_EGRMAXTIMEr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_XQ_EGRMAXTIMEr, port, 0, rvp)
#define WRITE_MMU_XQ_EGRMAXTIMEr(unit, port, rv) \
	soc_reg32_set(unit, MMU_XQ_EGRMAXTIMEr, port, 0, rv)

#define READ_MMU_XQ_PARADr(unit, port, rvp) \
	soc_reg32_get(unit, MMU_XQ_PARADr, port, 0, rvp)
#define WRITE_MMU_XQ_PARADr(unit, port, rv) \
	soc_reg32_set(unit, MMU_XQ_PARADr, port, 0, rv)

#define READ_MODMAP_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, MODMAP_CTRLr, port, 0, rvp)
#define WRITE_MODMAP_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, MODMAP_CTRLr, port, 0, rv)

#define READ_MODPORT_15_8r(unit, port, rvp) \
	soc_reg_get(unit, MODPORT_15_8r, port, 0, rvp)
#define WRITE_MODPORT_15_8r(unit, port, rv) \
	soc_reg_set(unit, MODPORT_15_8r, port, 0, rv)

#define READ_MODPORT_23_16r(unit, port, rvp) \
	soc_reg_get(unit, MODPORT_23_16r, port, 0, rvp)
#define WRITE_MODPORT_23_16r(unit, port, rv) \
	soc_reg_set(unit, MODPORT_23_16r, port, 0, rv)

#define READ_MODPORT_31_24r(unit, port, rvp) \
	soc_reg_get(unit, MODPORT_31_24r, port, 0, rvp)
#define WRITE_MODPORT_31_24r(unit, port, rv) \
	soc_reg_set(unit, MODPORT_31_24r, port, 0, rv)

#define READ_MODPORT_7_0r(unit, port, rvp) \
	soc_reg_get(unit, MODPORT_7_0r, port, 0, rvp)
#define WRITE_MODPORT_7_0r(unit, port, rv) \
	soc_reg_set(unit, MODPORT_7_0r, port, 0, rv)

#define READ_MODPORT_MAPr(unit, idx, rvp) \
	soc_reg32_get(unit, MODPORT_MAPr, REG_PORT_ANY, idx, rvp)
#define WRITE_MODPORT_MAPr(unit, idx, rv) \
	soc_reg32_set(unit, MODPORT_MAPr, REG_PORT_ANY, idx, rv)

#define READ_MODPORT_MAP_EM_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_EM_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_EM_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_EM_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_EM_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_EM_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_EM_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_EM_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_IM_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_IM_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_IM_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_IM_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_IM_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_IM_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_IM_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_IM_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M0_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M0_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M0_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M0_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M0_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M0_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M0_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M0_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M3_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M3_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M3_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M3_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_M3_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_M3_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_M3_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_M3_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_SELr(unit, port, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_SELr, port, 0, rvp)
#define WRITE_MODPORT_MAP_SELr(unit, port, rv) \
	soc_reg32_set(unit, MODPORT_MAP_SELr, port, 0, rv)

#define READ_MODPORT_MAP_SW_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_SW_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_SW_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_SW_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_SW_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_SW_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_SW_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_SW_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_SW_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_SW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_SW_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_SW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MODPORT_MAP_SW_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MODPORT_MAP_SW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MODPORT_MAP_SW_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MODPORT_MAP_SW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MOD_FIFO_CNTr(unit, rvp) \
	soc_reg32_get(unit, MOD_FIFO_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_MOD_FIFO_CNTr(unit, rv) \
	soc_reg32_set(unit, MOD_FIFO_CNTr, REG_PORT_ANY, 0, rv)

#define READ_MOD_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MOD_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MOD_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MOD_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MOD_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MOD_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MOD_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MOD_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MOD_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MOD_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MOD_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MOD_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_MORDRPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, MORDRPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_MORDRPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, MORDRPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_MOTP_CHECKSUM_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MOTP_CHECKSUM_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MOTP_CHECKSUM_STATUSr(unit, rv) \
	soc_reg32_set(unit, MOTP_CHECKSUM_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, MPLS_ENABLEr, port, 0, rvp)
#define WRITE_MPLS_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, MPLS_ENABLEr, port, 0, rv)

#define READ_MPLS_ENTRY_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ENTRY_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, MPLS_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ENTRY_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, MPLS_ENTRY_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, MPLS_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, MPLS_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_IP_NIBBLE_PEEKING_CTRLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_IP_NIBBLE_PEEKING_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_IP_NIBBLE_PEEKING_CTRLr(unit, rv) \
	soc_reg32_set(unit, MPLS_IP_NIBBLE_PEEKING_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_MEMORY_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_MEMORY_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_MEMORY_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, MPLS_MEMORY_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_MEMORY_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, MPLS_MEMORY_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_MEMORY_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, MPLS_MEMORY_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_MEMORY_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, MPLS_MEMORY_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_MEMORY_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, MPLS_MEMORY_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_MPLS_STATION_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MPLS_STATION_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_STATION_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MPLS_STATION_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_STATION_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_STATION_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_STATION_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MPLS_STATION_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_STATION_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, MPLS_STATION_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_STATION_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, MPLS_STATION_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_STATION_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MPLS_STATION_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_STATION_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, MPLS_STATION_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MPLS_STATION_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, MPLS_STATION_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MPLS_STATION_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, MPLS_STATION_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_MRCUSE0r(unit, port, rvp) \
	soc_reg32_get(unit, MRCUSE0r, port, 0, rvp)
#define WRITE_MRCUSE0r(unit, port, rv) \
	soc_reg32_set(unit, MRCUSE0r, port, 0, rv)

#define READ_MRCUSE1r(unit, rvp) \
	soc_reg32_get(unit, MRCUSE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_MRCUSE1r(unit, rv) \
	soc_reg32_set(unit, MRCUSE1r, REG_PORT_ANY, 0, rv)

#define READ_MRPCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MRPCOSr, port, idx, rvp)
#define WRITE_MRPCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MRPCOSr, port, idx, rv)

#define READ_MSPI_CDRAM_00r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_00r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_00r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_00r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_01r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_01r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_01r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_01r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_02r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_02r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_02r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_02r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_03r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_03r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_03r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_03r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_04r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_04r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_04r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_04r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_05r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_05r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_05r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_05r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_06r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_06r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_06r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_06r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_07r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_07r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_07r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_07r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_08r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_08r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_08r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_08r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_09r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_09r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_09r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_09r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_10r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_11r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_12r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_13r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_14r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CDRAM_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CDRAM_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CDRAM_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CDRAM_15r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_CPTQPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_CPTQPr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_CPTQPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_CPTQPr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_ENDQPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_ENDQPr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_ENDQPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_ENDQPr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_NEWQPr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_NEWQPr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_NEWQPr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_NEWQPr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_00r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_00r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_00r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_00r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_01r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_01r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_01r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_01r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_02r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_02r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_02r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_02r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_03r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_03r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_03r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_03r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_04r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_04r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_04r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_04r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_05r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_05r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_05r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_05r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_06r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_06r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_06r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_06r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_07r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_07r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_07r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_07r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_08r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_08r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_08r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_08r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_09r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_09r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_09r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_09r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_10r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_11r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_12r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_13r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_14r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_15r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_16r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_17r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_18r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_19r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_20r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_21r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_22r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_23r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_24r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_25r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_26r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_27r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_28r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_29r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_30r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_RXRAM_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_RXRAM_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_RXRAM_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_RXRAM_31r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_SPCR2r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_SPCR2r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_SPCR2r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_SPCR2r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_SPCR0_LSBr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_SPCR0_LSBr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_SPCR0_LSBr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_SPCR0_LSBr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_SPCR0_MSBr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_SPCR0_MSBr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_SPCR0_MSBr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_SPCR0_MSBr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_SPCR1_LSBr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_SPCR1_LSBr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_SPCR1_LSBr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_SPCR1_LSBr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_SPCR1_MSBr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_SPCR1_MSBr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_SPCR1_MSBr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_SPCR1_MSBr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_STATUSr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_STATUSr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_00r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_00r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_00r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_00r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_01r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_01r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_01r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_01r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_02r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_02r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_02r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_02r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_03r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_03r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_03r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_03r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_04r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_04r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_04r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_04r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_05r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_05r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_05r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_05r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_06r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_06r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_06r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_06r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_07r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_07r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_07r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_07r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_08r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_08r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_08r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_08r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_09r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_09r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_09r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_09r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_10r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_10r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_10r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_10r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_11r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_11r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_11r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_11r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_12r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_12r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_12r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_12r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_13r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_13r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_13r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_13r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_14r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_14r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_14r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_14r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_15r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_15r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_15r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_15r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_16r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_16r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_16r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_16r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_17r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_17r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_17r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_17r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_18r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_18r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_18r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_18r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_19r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_19r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_19r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_19r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_20r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_20r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_20r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_20r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_21r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_21r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_21r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_21r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_22r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_22r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_22r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_22r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_23r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_23r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_23r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_23r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_24r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_24r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_24r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_24r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_25r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_25r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_25r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_25r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_26r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_26r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_26r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_26r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_27r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_27r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_27r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_27r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_28r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_28r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_28r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_28r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_29r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_29r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_29r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_29r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_30r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_30r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_30r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_30r, REG_PORT_ANY, 0), rv)

#define READ_MSPI_TXRAM_31r(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, MSPI_TXRAM_31r, REG_PORT_ANY, 0), rvp)
#define WRITE_MSPI_TXRAM_31r(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, MSPI_TXRAM_31r, REG_PORT_ANY, 0), rv)

#define READ_MSYS_FUSE_BITSr(unit, rvp) \
	soc_reg32_get(unit, MSYS_FUSE_BITSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MSYS_FUSE_BITSr(unit, rv) \
	soc_reg32_set(unit, MSYS_FUSE_BITSr, REG_PORT_ANY, 0, rv)

#define READ_MTC0COSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MTC0COSr, port, idx, rvp)
#define WRITE_MTC0COSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MTC0COSr, port, idx, rv)

#define READ_MTC1COSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MTC1COSr, port, idx, rvp)
#define WRITE_MTC1COSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MTC1COSr, port, idx, rv)

#define READ_MTCCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MTCCOSr, port, idx, rvp)
#define WRITE_MTCCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MTCCOSr, port, idx, rv)

#define READ_MTCREQr(unit, port, rvp) \
	soc_reg32_get(unit, MTCREQr, port, 0, rvp)
#define WRITE_MTCREQr(unit, port, rv) \
	soc_reg32_set(unit, MTCREQr, port, 0, rv)

#define READ_MTPCNGDr(unit, port, rvp) \
	soc_reg_get(unit, MTPCNGDr, port, 0, rvp)
#define WRITE_MTPCNGDr(unit, port, rv) \
	soc_reg_set(unit, MTPCNGDr, port, 0, rv)

#define READ_MTPCNGDRr(unit, port, rvp) \
	soc_reg32_get(unit, MTPCNGDRr, port, 0, rvp)
#define WRITE_MTPCNGDRr(unit, port, rv) \
	soc_reg32_set(unit, MTPCNGDRr, port, 0, rv)

#define READ_MTPCNGDYr(unit, port, rvp) \
	soc_reg32_get(unit, MTPCNGDYr, port, 0, rvp)
#define WRITE_MTPCNGDYr(unit, port, rv) \
	soc_reg32_set(unit, MTPCNGDYr, port, 0, rv)

#define READ_MTPCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MTPCOSr, port, idx, rvp)
#define WRITE_MTPCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, MTPCOSr, port, idx, rv)

#define READ_MTPCOSDr(unit, port, idx, rvp) \
	soc_reg_get(unit, MTPCOSDr, port, idx, rvp)
#define WRITE_MTPCOSDr(unit, port, idx, rv) \
	soc_reg_set(unit, MTPCOSDr, port, idx, rv)

#define READ_MTPHOLDr(unit, port, rvp) \
	soc_reg_get(unit, MTPHOLDr, port, 0, rvp)
#define WRITE_MTPHOLDr(unit, port, rv) \
	soc_reg_set(unit, MTPHOLDr, port, 0, rv)

#define READ_MTP_COSr(unit, rvp) \
	soc_reg32_get(unit, MTP_COSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTP_COSr(unit, rv) \
	soc_reg32_set(unit, MTP_COSr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_BUCKET_OVERFLOW_INFOr(unit, rvp) \
	soc_reg32_get(unit, MTRI_BUCKET_OVERFLOW_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_BUCKET_OVERFLOW_INFOr(unit, rv) \
	soc_reg32_set(unit, MTRI_BUCKET_OVERFLOW_INFOr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_BUCKET_OVERFLOW_INTRr(unit, rvp) \
	soc_reg32_get(unit, MTRI_BUCKET_OVERFLOW_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_BUCKET_OVERFLOW_INTRr(unit, rv) \
	soc_reg32_set(unit, MTRI_BUCKET_OVERFLOW_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_BUCKET_OVERFLOW_MASKr(unit, rvp) \
	soc_reg32_get(unit, MTRI_BUCKET_OVERFLOW_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_BUCKET_OVERFLOW_MASKr(unit, rv) \
	soc_reg32_set(unit, MTRI_BUCKET_OVERFLOW_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MTRI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MTRI_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_IFGr(unit, port, rvp) \
	soc_reg32_get(unit, MTRI_IFGr, port, 0, rvp)
#define WRITE_MTRI_IFGr(unit, port, rv) \
	soc_reg32_set(unit, MTRI_IFGr, port, 0, rv)

#define READ_MTRI_PORT_DISCr(unit, rvp) \
	soc_reg32_get(unit, MTRI_PORT_DISCr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_PORT_DISCr(unit, rv) \
	soc_reg32_set(unit, MTRI_PORT_DISCr, REG_PORT_ANY, 0, rv)

#define READ_MTRI_PORT_WARNr(unit, rvp) \
	soc_reg32_get(unit, MTRI_PORT_WARNr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRI_PORT_WARNr(unit, rv) \
	soc_reg32_set(unit, MTRI_PORT_WARNr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_BUCKET_OVERFLOW_INFOr(unit, rvp) \
	soc_reg32_get(unit, MTRO_BUCKET_OVERFLOW_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_BUCKET_OVERFLOW_INFOr(unit, rv) \
	soc_reg32_set(unit, MTRO_BUCKET_OVERFLOW_INFOr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_BUCKET_OVERFLOW_INTRr(unit, rvp) \
	soc_reg32_get(unit, MTRO_BUCKET_OVERFLOW_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_BUCKET_OVERFLOW_INTRr(unit, rv) \
	soc_reg32_set(unit, MTRO_BUCKET_OVERFLOW_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_BUCKET_OVERFLOW_MASKr(unit, rvp) \
	soc_reg32_get(unit, MTRO_BUCKET_OVERFLOW_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_BUCKET_OVERFLOW_MASKr(unit, rv) \
	soc_reg32_set(unit, MTRO_BUCKET_OVERFLOW_MASKr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MTRO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MTRO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_PG_METEREDr(unit, rvp) \
	soc_reg32_get(unit, MTRO_PG_METEREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_PG_METEREDr(unit, rv) \
	soc_reg32_set(unit, MTRO_PG_METEREDr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_PORT_METEREDr(unit, rvp) \
	soc_reg32_get(unit, MTRO_PORT_METEREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_MTRO_PORT_METEREDr(unit, rv) \
	soc_reg32_set(unit, MTRO_PORT_METEREDr, REG_PORT_ANY, 0, rv)

#define READ_MTRO_SHAPE_MAXMASKr(unit, port, rvp) \
	soc_reg32_get(unit, MTRO_SHAPE_MAXMASKr, port, 0, rvp)
#define WRITE_MTRO_SHAPE_MAXMASKr(unit, port, rv) \
	soc_reg32_set(unit, MTRO_SHAPE_MAXMASKr, port, 0, rv)

#define READ_MTRO_SHAPE_MINMASKr(unit, port, rvp) \
	soc_reg32_get(unit, MTRO_SHAPE_MINMASKr, port, 0, rvp)
#define WRITE_MTRO_SHAPE_MINMASKr(unit, port, rv) \
	soc_reg32_set(unit, MTRO_SHAPE_MINMASKr, port, 0, rv)

#define READ_MULTICAST_FREEPTR_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MULTICAST_FREEPTR_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MULTICAST_FREEPTR_STATUSr(unit, rv) \
	soc_reg32_set(unit, MULTICAST_FREEPTR_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MULTIPASS_LOOPBACK_BITMAP_64r(unit, rvp) \
	soc_reg_get(unit, MULTIPASS_LOOPBACK_BITMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_MULTIPASS_LOOPBACK_BITMAP_64r(unit, rv) \
	soc_reg_set(unit, MULTIPASS_LOOPBACK_BITMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_MVL_ISr(unit, rvp) \
	soc_reg32_get(unit, MVL_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_MVL_ISr(unit, rv) \
	soc_reg32_set(unit, MVL_ISr, REG_PORT_ANY, 0, rv)

#define READ_MVR_PTR_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, MVR_PTR_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MVR_PTR_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, MVR_PTR_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_MWRQSIZEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, MWRQSIZEr, port, idx, rvp)
#define WRITE_MWRQSIZEr(unit, port, idx, rv) \
	soc_reg32_set(unit, MWRQSIZEr, port, idx, rv)

#define READ_MY_STATION_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_DATA_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_DATA_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_DATA_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_DATA_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_DATA_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_DATA_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_N2NT_00r(unit, rvp) \
	soc_reg32_get(unit, N2NT_00r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_00r(unit, rv) \
	soc_reg32_set(unit, N2NT_00r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_01r(unit, rvp) \
	soc_reg32_get(unit, N2NT_01r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_01r(unit, rv) \
	soc_reg32_set(unit, N2NT_01r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_02r(unit, rvp) \
	soc_reg32_get(unit, N2NT_02r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_02r(unit, rv) \
	soc_reg32_set(unit, N2NT_02r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_03r(unit, rvp) \
	soc_reg32_get(unit, N2NT_03r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_03r(unit, rv) \
	soc_reg32_set(unit, N2NT_03r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_04r(unit, rvp) \
	soc_reg32_get(unit, N2NT_04r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_04r(unit, rv) \
	soc_reg32_set(unit, N2NT_04r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_05r(unit, rvp) \
	soc_reg32_get(unit, N2NT_05r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_05r(unit, rv) \
	soc_reg32_set(unit, N2NT_05r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_06r(unit, rvp) \
	soc_reg32_get(unit, N2NT_06r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_06r(unit, rv) \
	soc_reg32_set(unit, N2NT_06r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_07r(unit, rvp) \
	soc_reg32_get(unit, N2NT_07r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_07r(unit, rv) \
	soc_reg32_set(unit, N2NT_07r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_08r(unit, rvp) \
	soc_reg32_get(unit, N2NT_08r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_08r(unit, rv) \
	soc_reg32_set(unit, N2NT_08r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_09r(unit, rvp) \
	soc_reg32_get(unit, N2NT_09r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_09r(unit, rv) \
	soc_reg32_set(unit, N2NT_09r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_10r(unit, rvp) \
	soc_reg32_get(unit, N2NT_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_10r(unit, rv) \
	soc_reg32_set(unit, N2NT_10r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_11r(unit, rvp) \
	soc_reg32_get(unit, N2NT_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_11r(unit, rv) \
	soc_reg32_set(unit, N2NT_11r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_12r(unit, rvp) \
	soc_reg32_get(unit, N2NT_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_12r(unit, rv) \
	soc_reg32_set(unit, N2NT_12r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_13r(unit, rvp) \
	soc_reg32_get(unit, N2NT_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_13r(unit, rv) \
	soc_reg32_set(unit, N2NT_13r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_14r(unit, rvp) \
	soc_reg32_get(unit, N2NT_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_14r(unit, rv) \
	soc_reg32_set(unit, N2NT_14r, REG_PORT_ANY, 0, rv)

#define READ_N2NT_15r(unit, rvp) \
	soc_reg32_get(unit, N2NT_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_N2NT_15r(unit, rv) \
	soc_reg32_set(unit, N2NT_15r, REG_PORT_ANY, 0, rv)

#define READ_NIV_ERROR_DROP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, NIV_ERROR_DROP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_ERROR_DROP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, NIV_ERROR_DROP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_NIV_ERROR_DROP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, NIV_ERROR_DROP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_ERROR_DROP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, NIV_ERROR_DROP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_NIV_ERROR_DROP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, NIV_ERROR_DROP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_ERROR_DROP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, NIV_ERROR_DROP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_NIV_ETHERTYPEr(unit, rvp) \
	soc_reg32_get(unit, NIV_ETHERTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_ETHERTYPEr(unit, rv) \
	soc_reg32_set(unit, NIV_ETHERTYPEr, REG_PORT_ANY, 0, rv)

#define READ_NIV_FORWARDING_DROP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, NIV_FORWARDING_DROP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_FORWARDING_DROP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, NIV_FORWARDING_DROP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, NIV_FORWARDING_DROP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, NIV_FORWARDING_DROP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, NIV_FORWARDING_DROP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, NIV_FORWARDING_DROP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_NIV_VLAN_TAGGED_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, NIV_VLAN_TAGGED_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_VLAN_TAGGED_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, NIV_VLAN_TAGGED_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, NIV_VLAN_TAGGED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, NIV_VLAN_TAGGED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, NIV_VLAN_TAGGED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, NIV_VLAN_TAGGED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_NODETYPE8B10Br(unit, rvp) \
	soc_reg32_get(unit, NODETYPE8B10Br, REG_PORT_ANY, 0, rvp)
#define WRITE_NODETYPE8B10Br(unit, rv) \
	soc_reg32_set(unit, NODETYPE8B10Br, REG_PORT_ANY, 0, rv)

#define READ_NODETYPEFORCERXPLANEr(unit, rvp) \
	soc_reg32_get(unit, NODETYPEFORCERXPLANEr, REG_PORT_ANY, 0, rvp)
#define WRITE_NODETYPEFORCERXPLANEr(unit, rv) \
	soc_reg32_set(unit, NODETYPEFORCERXPLANEr, REG_PORT_ANY, 0, rv)

#define READ_NODETYPETESTr(unit, rvp) \
	soc_reg32_get(unit, NODETYPETESTr, REG_PORT_ANY, 0, rvp)
#define WRITE_NODETYPETESTr(unit, rv) \
	soc_reg32_set(unit, NODETYPETESTr, REG_PORT_ANY, 0, rv)

#define READ_NONUCAST_TRUNK_BLOCK_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, NONUCAST_TRUNK_BLOCK_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_NONUCAST_TRUNK_BLOCK_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, NONUCAST_TRUNK_BLOCK_MASKr, REG_PORT_ANY, idx, rv)

#define READ_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_OAM_CCM_COUNT_64r(unit, rvp) \
	soc_reg_get(unit, OAM_CCM_COUNT_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_CCM_COUNT_64r(unit, rv) \
	soc_reg_set(unit, OAM_CCM_COUNT_64r, REG_PORT_ANY, 0, rv)

#define READ_OAM_CURRENT_TIMEr(unit, rvp) \
	soc_reg32_get(unit, OAM_CURRENT_TIMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_CURRENT_TIMEr(unit, rv) \
	soc_reg32_set(unit, OAM_CURRENT_TIMEr, REG_PORT_ANY, 0, rv)

#define READ_OAM_DROP_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, OAM_DROP_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_DROP_CONTROLr(unit, rv) \
	soc_reg32_set(unit, OAM_DROP_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_OAM_LM_COUNTERS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, OAM_LM_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_LM_COUNTERS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, OAM_LM_COUNTERS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_OAM_LM_COUNTERS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, OAM_LM_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_LM_COUNTERS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, OAM_LM_COUNTERS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_OAM_LM_COUNTERS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, OAM_LM_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_LM_COUNTERS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, OAM_LM_COUNTERS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_OAM_LM_CPU_DATA_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, OAM_LM_CPU_DATA_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_LM_CPU_DATA_CONTROLr(unit, rv) \
	soc_reg32_set(unit, OAM_LM_CPU_DATA_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_OAM_SEC_NS_COUNTER_64r(unit, rvp) \
	soc_reg_get(unit, OAM_SEC_NS_COUNTER_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_SEC_NS_COUNTER_64r(unit, rv) \
	soc_reg_set(unit, OAM_SEC_NS_COUNTER_64r, REG_PORT_ANY, 0, rv)

#define READ_OAM_SEC_NS_COUNTER_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, OAM_SEC_NS_COUNTER_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_SEC_NS_COUNTER_ENABLEr(unit, rv) \
	soc_reg32_set(unit, OAM_SEC_NS_COUNTER_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_OAM_TIMER_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, OAM_TIMER_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_TIMER_CONTROLr(unit, rv) \
	soc_reg32_set(unit, OAM_TIMER_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_OAM_TX_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, OAM_TX_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OAM_TX_CONTROLr(unit, rv) \
	soc_reg32_set(unit, OAM_TX_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_CHANNEL_BASE_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_CHANNEL_BASE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_CHANNEL_BASE_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_CHANNEL_BASE_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_CHIF_CFGr(unit, rvp) \
	soc_reg_get(unit, OOBFC_CHIF_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_CHIF_CFGr(unit, rv) \
	soc_reg_set(unit, OOBFC_CHIF_CFGr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_ENG_PORT_EN_0_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_ENG_PORT_EN_0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_ENG_PORT_EN_0_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_ENG_PORT_EN_0_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_ENG_PORT_EN_1_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_ENG_PORT_EN_1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_ENG_PORT_EN_1_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_ENG_PORT_EN_1_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_GCSr(unit, rvp) \
	soc_reg32_get(unit, OOBFC_GCSr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_GCSr(unit, rv) \
	soc_reg32_set(unit, OOBFC_GCSr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_INGRES_PORT_PG_PORT_ENA_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_INGRES_PORT_PG_PORT_ENA_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_INGRES_PORT_PG_PORT_ENA_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_INGRES_PORT_PG_PORT_ENA_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_ING_PORT_EN_0_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_ING_PORT_EN_0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_ING_PORT_EN_0_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_ING_PORT_EN_0_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_ING_PORT_EN_1_64r(unit, rvp) \
	soc_reg_get(unit, OOBFC_ING_PORT_EN_1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_ING_PORT_EN_1_64r(unit, rv) \
	soc_reg_set(unit, OOBFC_ING_PORT_EN_1_64r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_MSG_CRC_CNTr(unit, rvp) \
	soc_reg_get(unit, OOBFC_MSG_CRC_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_MSG_CRC_CNTr(unit, rv) \
	soc_reg_set(unit, OOBFC_MSG_CRC_CNTr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_MSG_REG0r(unit, rvp) \
	soc_reg_get(unit, OOBFC_MSG_REG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_MSG_REG0r(unit, rv) \
	soc_reg_set(unit, OOBFC_MSG_REG0r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_MSG_REG1r(unit, rvp) \
	soc_reg_get(unit, OOBFC_MSG_REG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_MSG_REG1r(unit, rv) \
	soc_reg_set(unit, OOBFC_MSG_REG1r, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_STSr(unit, rvp) \
	soc_reg32_get(unit, OOBFC_STSr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_STSr(unit, rv) \
	soc_reg32_set(unit, OOBFC_STSr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_TX_IDLEr(unit, rvp) \
	soc_reg32_get(unit, OOBFC_TX_IDLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_TX_IDLEr(unit, rv) \
	soc_reg32_set(unit, OOBFC_TX_IDLEr, REG_PORT_ANY, 0, rv)

#define READ_OOBFC_TX_MESSAGE_GAPr(unit, rvp) \
	soc_reg32_get(unit, OOBFC_TX_MESSAGE_GAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBFC_TX_MESSAGE_GAPr(unit, rv) \
	soc_reg32_set(unit, OOBFC_TX_MESSAGE_GAPr, REG_PORT_ANY, 0, rv)

#define READ_OOBIF_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, OOBIF_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OOBIF_DEBUGr(unit, rv) \
	soc_reg32_set(unit, OOBIF_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_PRI0r(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_PRI0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_PRI0r(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_PRI0r, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_REDr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_REDr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_REDr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_REDr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RED_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RED_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RED_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RED_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_REDr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_REDr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_REDr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_REDr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOWr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOWr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOWr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOWr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOWr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOWr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_LIMIT_YELLOW_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_LIMIT_YELLOW_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_LIMIT_YELLOW_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_LIMIT_YELLOW_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_MAX_TOTAL_COUNT_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_BUFFER_MAX_TOTAL_COUNT_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_BUFFER_MAX_TOTAL_COUNT_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, OP_BUFFER_MAX_TOTAL_COUNT_CELLr, REG_PORT_ANY, idx, rv)

#define READ_OP_BUFFER_SHARED_COUNTr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNTr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_COUNT_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_COUNT_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_COUNT_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_COUNT_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMITr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMITr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUMEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUMEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUMEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_THDOEMAr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_THDOEMAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_THDOEMAr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_THDOEMAr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_SHARED_LIMIT_THDORQEQr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_SHARED_LIMIT_THDORQEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_SHARED_LIMIT_THDORQEQr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_SHARED_LIMIT_THDORQEQr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_TOTAL_COUNTr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_TOTAL_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_TOTAL_COUNTr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_TOTAL_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_TOTAL_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_TOTAL_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_TOTAL_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_TOTAL_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_OP_BUFFER_TOTAL_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, OP_BUFFER_TOTAL_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_BUFFER_TOTAL_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, OP_BUFFER_TOTAL_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_OP_E2ECC_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, OP_E2ECC_PORT_CONFIGr, port, 0, rvp)
#define WRITE_OP_E2ECC_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, OP_E2ECC_PORT_CONFIGr, port, 0, rv)

#define READ_OP_EP_PORT_MAPPING_TABLE_0r(unit, rvp) \
	soc_reg32_get(unit, OP_EP_PORT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_EP_PORT_MAPPING_TABLE_0r(unit, rv) \
	soc_reg32_set(unit, OP_EP_PORT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_OP_EP_PORT_MAPPING_TABLE_1r(unit, rvp) \
	soc_reg32_get(unit, OP_EP_PORT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_EP_PORT_MAPPING_TABLE_1r(unit, rv) \
	soc_reg32_set(unit, OP_EP_PORT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_OP_EP_PORT_MAPPING_TABLE_2r(unit, rvp) \
	soc_reg32_get(unit, OP_EP_PORT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_EP_PORT_MAPPING_TABLE_2r(unit, rv) \
	soc_reg32_set(unit, OP_EP_PORT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_OP_EX_PORT_CONFIG_COS_MIN_0r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_COS_MIN_0r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_COS_MIN_0r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_COS_MIN_0r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_COS_MIN_1r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_COS_MIN_1r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_COS_MIN_1r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_COS_MIN_1r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_COS_MIN_2r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_COS_MIN_2r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_COS_MIN_2r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_COS_MIN_2r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_SPID_0r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_SPID_0r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_SPID_0r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_SPID_0r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_SPID_1r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_SPID_1r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_SPID_1r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_SPID_1r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_SPID_2r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_SPID_2r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_SPID_2r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_SPID_2r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_SPID_3r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_SPID_3r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_SPID_3r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_SPID_3r, port, 0, rv)

#define READ_OP_EX_PORT_CONFIG_SPID_4r(unit, port, rvp) \
	soc_reg32_get(unit, OP_EX_PORT_CONFIG_SPID_4r, port, 0, rvp)
#define WRITE_OP_EX_PORT_CONFIG_SPID_4r(unit, port, rv) \
	soc_reg32_set(unit, OP_EX_PORT_CONFIG_SPID_4r, port, 0, rv)

#define READ_OP_EX_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_EX_QUEUE_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_EX_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_EX_QUEUE_MIN_COUNT_CELLr, port, idx, rv)

#define READ_OP_EX_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_EX_QUEUE_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_OP_EX_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_EX_QUEUE_RESET_VALUE_CELLr, port, idx, rv)

#define READ_OP_EX_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_EX_QUEUE_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_EX_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_EX_QUEUE_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_OP_EX_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_EX_QUEUE_TOTAL_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_EX_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_EX_QUEUE_TOTAL_COUNT_CELLr, port, idx, rv)

#define READ_OP_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIGr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIGr, port, 0, rv)

#define READ_OP_PORT_CONFIG1_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIG1_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIG1_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIG1_CELLr, port, 0, rv)

#define READ_OP_PORT_CONFIGLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIGLr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIGLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIGLr, port, 0, rv)

#define READ_OP_PORT_CONFIGUr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIGUr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIGUr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIGUr, port, 0, rv)

#define READ_OP_PORT_CONFIG_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIG_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIG_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIG_CELLr, port, 0, rv)

#define READ_OP_PORT_CONFIG_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_CONFIG_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_CONFIG_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_CONFIG_PACKETr, port, 0, rv)

#define READ_OP_PORT_DROP_STATE_BMPr(unit, rvp) \
	soc_reg32_get(unit, OP_PORT_DROP_STATE_BMPr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_PORT_DROP_STATE_BMPr(unit, rv) \
	soc_reg32_set(unit, OP_PORT_DROP_STATE_BMPr, REG_PORT_ANY, 0, rv)

#define READ_OP_PORT_DROP_STATE_CELL_BMP0r(unit, rvp) \
	soc_reg32_get(unit, OP_PORT_DROP_STATE_CELL_BMP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_PORT_DROP_STATE_CELL_BMP0r(unit, rv) \
	soc_reg32_set(unit, OP_PORT_DROP_STATE_CELL_BMP0r, REG_PORT_ANY, 0, rv)

#define READ_OP_PORT_DROP_STATE_CELL_BMP1r(unit, rvp) \
	soc_reg32_get(unit, OP_PORT_DROP_STATE_CELL_BMP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_PORT_DROP_STATE_CELL_BMP1r(unit, rv) \
	soc_reg32_set(unit, OP_PORT_DROP_STATE_CELL_BMP1r, REG_PORT_ANY, 0, rv)

#define READ_OP_PORT_DROP_STATE_CELL_BMP0_64r(unit, idx, rvp) \
	soc_reg_get(unit, OP_PORT_DROP_STATE_CELL_BMP0_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_PORT_DROP_STATE_CELL_BMP0_64r(unit, idx, rv) \
	soc_reg_set(unit, OP_PORT_DROP_STATE_CELL_BMP0_64r, REG_PORT_ANY, idx, rv)

#define READ_OP_PORT_DROP_STATE_CELL_BMP1_64r(unit, idx, rvp) \
	soc_reg_get(unit, OP_PORT_DROP_STATE_CELL_BMP1_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_PORT_DROP_STATE_CELL_BMP1_64r(unit, idx, rv) \
	soc_reg_set(unit, OP_PORT_DROP_STATE_CELL_BMP1_64r, REG_PORT_ANY, idx, rv)

#define READ_OP_PORT_DROP_STATE_PACKET_BMP0r(unit, rvp) \
	soc_reg32_get(unit, OP_PORT_DROP_STATE_PACKET_BMP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_PORT_DROP_STATE_PACKET_BMP0r(unit, rv) \
	soc_reg32_set(unit, OP_PORT_DROP_STATE_PACKET_BMP0r, REG_PORT_ANY, 0, rv)

#define READ_OP_PORT_DROP_STATE_PACKET_BMP1r(unit, rvp) \
	soc_reg32_get(unit, OP_PORT_DROP_STATE_PACKET_BMP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_PORT_DROP_STATE_PACKET_BMP1r(unit, rv) \
	soc_reg32_set(unit, OP_PORT_DROP_STATE_PACKET_BMP1r, REG_PORT_ANY, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_COUNT_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_COUNT_CELLr, port, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr, port, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr, port, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr, port, 0, rv)

#define READ_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_LIMIT_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_PORT_LIMIT_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_COLOR_CELLr, port, idx, rv)

#define READ_OP_PORT_LIMIT_PRI0r(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_PRI0r, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_PRI0r(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_PRI0r, port, 0, rv)

#define READ_OP_PORT_LIMIT_REDr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_REDr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_REDr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_REDr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RED_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RED_CELLr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RED_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RED_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RED_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RED_PACKETr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RESUME_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_PORT_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RESUME_COLOR_CELLr, port, idx, rv)

#define READ_OP_PORT_LIMIT_RESUME_RED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RESUME_RED_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RESUME_RED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RESUME_RED_CELLr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RESUME_RED_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RESUME_RED_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RESUME_RED_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RESUME_RED_PACKETr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RESUME_YELLOW_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RESUME_YELLOW_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RESUME_YELLOW_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RESUME_YELLOW_CELLr, port, 0, rv)

#define READ_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_RESUME_YELLOW_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_RESUME_YELLOW_PACKETr, port, 0, rv)

#define READ_OP_PORT_LIMIT_YELLOWr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_YELLOWr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_YELLOWr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_YELLOWr, port, 0, rv)

#define READ_OP_PORT_LIMIT_YELLOW_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_YELLOW_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_YELLOW_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_YELLOW_CELLr, port, 0, rv)

#define READ_OP_PORT_LIMIT_YELLOW_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_LIMIT_YELLOW_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_LIMIT_YELLOW_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_LIMIT_YELLOW_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_COUNT_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_COUNT_CELLr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_COUNT_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_COUNT_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_DISC_SET_THD_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_DISC_SET_THD_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_DISC_SET_THD_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_DISC_SET_THD_CELLr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_DISC_SET_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_DISC_SET_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_XQ_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_XQ_COUNT_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_XQ_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_XQ_COUNT_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr, port, 0, rv)

#define READ_OP_PORT_SHARED_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_SHARED_COUNTr, port, 0, rvp)
#define WRITE_OP_PORT_SHARED_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_SHARED_COUNTr, port, 0, rv)

#define READ_OP_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_OP_PORT_SHARED_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_SHARED_COUNT_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_SHARED_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_SHARED_COUNT_PACKETr, port, 0, rv)

#define READ_OP_PORT_TOTAL_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_TOTAL_COUNTr, port, 0, rvp)
#define WRITE_OP_PORT_TOTAL_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_TOTAL_COUNTr, port, 0, rv)

#define READ_OP_PORT_TOTAL_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_TOTAL_COUNT_CELLr, port, 0, rvp)
#define WRITE_OP_PORT_TOTAL_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_TOTAL_COUNT_CELLr, port, 0, rv)

#define READ_OP_PORT_TOTAL_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, OP_PORT_TOTAL_COUNT_PACKETr, port, 0, rvp)
#define WRITE_OP_PORT_TOTAL_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, OP_PORT_TOTAL_COUNT_PACKETr, port, 0, rv)

#define READ_OP_QUEUE_CONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIGr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIGr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG1_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_CELLr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG1_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG1_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG1_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG1_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG1_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG1_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG1_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG1_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIGLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIGLr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIGLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIGLr, port, idx, rv)

#define READ_OP_QUEUE_CONFIGUr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIGUr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIGUr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIGUr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_CELLr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_CONFIG_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_CONFIG_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_CONFIG_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_CONFIG_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_CONFIG_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr, port, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr, port, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_COLOR_CELLr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_PRI0r(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_PRI0r, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_PRI0r(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_PRI0r, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_REDr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_REDr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_REDr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_REDr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_CELLr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_RED_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RED_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RED_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RED_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RESUME_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RESUME_COLOR_CELLr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOWr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOWr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOWr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOWr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_CELLr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_LIMIT_YELLOW_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_LIMIT_YELLOW_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_LIMIT_YELLOW_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_MIN_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNTr, port, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNTr, port, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_CELLr, port, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_MIN_COUNT_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_MIN_COUNT_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_MIN_COUNT_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_MIN_COUNT_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_REDIRECT_CONFIG_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_CONFIG_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_CONFIG_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_CONFIG_CELLr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_CONFIG_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_CONFIG_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_CONFIG_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_CONFIG_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_COUNT_CELLr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSETr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSETr, port, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_RED_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_RED_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_RED_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_VALUEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUEr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUEr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUEr, port, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_CELLr, port, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_RESET_VALUE_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_RESET_VALUE_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_RESET_VALUE_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_RESET_VALUE_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNTr, port, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNTr, port, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_SHARED_COUNT_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_SHARED_COUNT_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_SHARED_COUNT_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_SHARED_COUNT_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNTr, port, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNTr, port, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_CELLr, port, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_PACKETr, port, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_PACKETr, port, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_THDOEMAr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_THDOEMAr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_THDOEMAr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_THDOEMAr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_THDORQEEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_THDORQEEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_THDORQEEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_THDORQEEr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_THDORQEIr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_THDORQEIr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_THDORQEIr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_THDORQEIr, REG_PORT_ANY, idx, rv)

#define READ_OP_QUEUE_TOTAL_COUNT_THDORQEQr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_QUEUE_TOTAL_COUNT_THDORQEQr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_QUEUE_TOTAL_COUNT_THDORQEQr(unit, idx, rv) \
	soc_reg32_set(unit, OP_QUEUE_TOTAL_COUNT_THDORQEQr, REG_PORT_ANY, idx, rv)

#define READ_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_RESUME_OFFSET_COLOR_CELL_PROFILEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_RESUME_OFFSET_COLOR_CELL_PROFILEr, REG_PORT_ANY, idx, rv)

#define READ_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr(unit, idx, rvp) \
	soc_reg32_get(unit, OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr(unit, idx, rv) \
	soc_reg32_set(unit, OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr, REG_PORT_ANY, idx, rv)

#define READ_OP_THR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, OP_THR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_THR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, OP_THR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_OP_THR_CONFIG_PLUSr(unit, rvp) \
	soc_reg32_get(unit, OP_THR_CONFIG_PLUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_THR_CONFIG_PLUSr(unit, rv) \
	soc_reg32_set(unit, OP_THR_CONFIG_PLUSr, REG_PORT_ANY, 0, rv)

#define READ_OP_UC_PORT_CONFIG1_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, OP_UC_PORT_CONFIG1_CELLr, port, 0, rvp)
#define WRITE_OP_UC_PORT_CONFIG1_CELLr(unit, port, rv) \
	soc_reg32_set(unit, OP_UC_PORT_CONFIG1_CELLr, port, 0, rv)

#define READ_OP_UC_PORT_CONFIG_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_PORT_CONFIG_CELLr, port, idx, rvp)
#define WRITE_OP_UC_PORT_CONFIG_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_PORT_CONFIG_CELLr, port, idx, rv)

#define READ_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r(unit, idx, rvp) \
	soc_reg_get(unit, OP_UC_PORT_DROP_STATE_CELL_BMP0_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r(unit, idx, rv) \
	soc_reg_set(unit, OP_UC_PORT_DROP_STATE_CELL_BMP0_64r, REG_PORT_ANY, idx, rv)

#define READ_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r(unit, idx, rvp) \
	soc_reg_get(unit, OP_UC_PORT_DROP_STATE_CELL_BMP1_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r(unit, idx, rv) \
	soc_reg_set(unit, OP_UC_PORT_DROP_STATE_CELL_BMP1_64r, REG_PORT_ANY, idx, rv)

#define READ_OP_UC_PORT_LIMIT_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_PORT_LIMIT_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_UC_PORT_LIMIT_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_PORT_LIMIT_COLOR_CELLr, port, idx, rv)

#define READ_OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr, port, idx, rvp)
#define WRITE_OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr, port, idx, rv)

#define READ_OP_UC_PORT_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_PORT_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_UC_PORT_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_PORT_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_OP_UC_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_QUEUE_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_UC_QUEUE_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_QUEUE_MIN_COUNT_CELLr, port, idx, rv)

#define READ_OP_UC_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_QUEUE_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_OP_UC_QUEUE_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_QUEUE_RESET_VALUE_CELLr, port, idx, rv)

#define READ_OP_UC_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_QUEUE_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_UC_QUEUE_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_QUEUE_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_OP_UC_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OP_UC_QUEUE_TOTAL_COUNT_CELLr, port, idx, rvp)
#define WRITE_OP_UC_QUEUE_TOTAL_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, OP_UC_QUEUE_TOTAL_COUNT_CELLr, port, idx, rv)

#define READ_OP_VOQ_MOP1B_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, OP_VOQ_MOP1B_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_VOQ_MOP1B_CONFIGr(unit, rv) \
	soc_reg32_set(unit, OP_VOQ_MOP1B_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_OP_VOQ_PORT_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, OP_VOQ_PORT_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OP_VOQ_PORT_CONFIGr(unit, rv) \
	soc_reg32_set(unit, OP_VOQ_PORT_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_CNTRLr(unit, rvp) \
	soc_reg32_get(unit, OTPC_CNTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_CNTRLr(unit, rv) \
	soc_reg32_set(unit, OTPC_CNTRLr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_CPUADDR_REGr(unit, rvp) \
	soc_reg32_get(unit, OTPC_CPUADDR_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_CPUADDR_REGr(unit, rv) \
	soc_reg32_set(unit, OTPC_CPUADDR_REGr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_CPU_DATAr(unit, rvp) \
	soc_reg32_get(unit, OTPC_CPU_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_CPU_DATAr(unit, rv) \
	soc_reg32_set(unit, OTPC_CPU_DATAr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_CPU_STATUSr(unit, rvp) \
	soc_reg32_get(unit, OTPC_CPU_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_CPU_STATUSr(unit, rv) \
	soc_reg32_set(unit, OTPC_CPU_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_CPU_WRITE_REGr(unit, rvp) \
	soc_reg32_get(unit, OTPC_CPU_WRITE_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_CPU_WRITE_REGr(unit, rv) \
	soc_reg32_set(unit, OTPC_CPU_WRITE_REGr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_MODE_REGr(unit, rvp) \
	soc_reg32_get(unit, OTPC_MODE_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_MODE_REGr(unit, rv) \
	soc_reg32_set(unit, OTPC_MODE_REGr, REG_PORT_ANY, 0, rv)

#define READ_OTPC_SOFT_RESET_CNTRLr(unit, rvp) \
	soc_reg32_get(unit, OTPC_SOFT_RESET_CNTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_OTPC_SOFT_RESET_CNTRLr(unit, rv) \
	soc_reg32_set(unit, OTPC_SOFT_RESET_CNTRLr, REG_PORT_ANY, 0, rv)

#define READ_OUTPUT_PORT_RX_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, OUTPUT_PORT_RX_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OUTPUT_PORT_RX_ENABLEr(unit, rv) \
	soc_reg32_set(unit, OUTPUT_PORT_RX_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_OUTPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, OUTPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OUTPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, OUTPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_OUTPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, OUTPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OUTPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, OUTPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_OUTPUT_PORT_RX_ENABLE_64r(unit, rvp) \
	soc_reg_get(unit, OUTPUT_PORT_RX_ENABLE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_OUTPUT_PORT_RX_ENABLE_64r(unit, rv) \
	soc_reg_set(unit, OUTPUT_PORT_RX_ENABLE_64r, REG_PORT_ANY, 0, rv)

#define READ_OVERLAY_MODEr(unit, rvp) \
	soc_reg32_get(unit, OVERLAY_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVERLAY_MODEr(unit, rv) \
	soc_reg32_set(unit, OVERLAY_MODEr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_ADDRESS_RANGE_0r(unit, rvp) \
	soc_reg32_get(unit, OVQ_ADDRESS_RANGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_ADDRESS_RANGE_0r(unit, rv) \
	soc_reg32_set(unit, OVQ_ADDRESS_RANGE_0r, REG_PORT_ANY, 0, rv)

#define READ_OVQ_ADDRESS_RANGE_1r(unit, rvp) \
	soc_reg32_get(unit, OVQ_ADDRESS_RANGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_ADDRESS_RANGE_1r(unit, rv) \
	soc_reg32_set(unit, OVQ_ADDRESS_RANGE_1r, REG_PORT_ANY, 0, rv)

#define READ_OVQ_ADDRESS_RANGE_2r(unit, rvp) \
	soc_reg32_get(unit, OVQ_ADDRESS_RANGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_ADDRESS_RANGE_2r(unit, rv) \
	soc_reg32_set(unit, OVQ_ADDRESS_RANGE_2r, REG_PORT_ANY, 0, rv)

#define READ_OVQ_ADDRESS_RANGE_3r(unit, rvp) \
	soc_reg32_get(unit, OVQ_ADDRESS_RANGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_ADDRESS_RANGE_3r(unit, rv) \
	soc_reg32_set(unit, OVQ_ADDRESS_RANGE_3r, REG_PORT_ANY, 0, rv)

#define READ_OVQ_BLOCK_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, OVQ_BLOCK_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_BLOCK_COUNTERr(unit, rv) \
	soc_reg32_set(unit, OVQ_BLOCK_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_BUBBLE_SIZE_REGr(unit, rvp) \
	soc_reg32_get(unit, OVQ_BUBBLE_SIZE_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_BUBBLE_SIZE_REGr(unit, rv) \
	soc_reg32_set(unit, OVQ_BUBBLE_SIZE_REGr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_BUBBLE_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, OVQ_BUBBLE_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_BUBBLE_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, OVQ_BUBBLE_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_DFTr(unit, rvp) \
	soc_reg32_get(unit, OVQ_DFTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_DFTr(unit, rv) \
	soc_reg32_set(unit, OVQ_DFTr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_DISTRIBUTOR_DFTr(unit, rvp) \
	soc_reg32_get(unit, OVQ_DISTRIBUTOR_DFTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_DISTRIBUTOR_DFTr(unit, rv) \
	soc_reg32_set(unit, OVQ_DISTRIBUTOR_DFTr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_DROP_THRESHOLD0r(unit, rvp) \
	soc_reg32_get(unit, OVQ_DROP_THRESHOLD0r, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_DROP_THRESHOLD0r(unit, rv) \
	soc_reg32_set(unit, OVQ_DROP_THRESHOLD0r, REG_PORT_ANY, 0, rv)

#define READ_OVQ_DROP_THRESHOLD_REGr(unit, rvp) \
	soc_reg32_get(unit, OVQ_DROP_THRESHOLD_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_DROP_THRESHOLD_REGr(unit, rv) \
	soc_reg32_set(unit, OVQ_DROP_THRESHOLD_REGr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_DROP_THRESHOLD_RESET_LIMITr(unit, rvp) \
	soc_reg32_get(unit, OVQ_DROP_THRESHOLD_RESET_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_DROP_THRESHOLD_RESET_LIMITr(unit, rv) \
	soc_reg32_set(unit, OVQ_DROP_THRESHOLD_RESET_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_ECC_BITMAPr(unit, rvp) \
	soc_reg_get(unit, OVQ_ECC_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_ECC_BITMAPr(unit, rv) \
	soc_reg_set(unit, OVQ_ECC_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_FLOWCONTROL_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, OVQ_FLOWCONTROL_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_FLOWCONTROL_COUNTERr(unit, rv) \
	soc_reg32_set(unit, OVQ_FLOWCONTROL_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_FLOWCONTROL_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, OVQ_FLOWCONTROL_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_FLOWCONTROL_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, OVQ_FLOWCONTROL_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_LINKED_LIST_REGr(unit, rvp) \
	soc_reg32_get(unit, OVQ_LINKED_LIST_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_LINKED_LIST_REGr(unit, rv) \
	soc_reg32_set(unit, OVQ_LINKED_LIST_REGr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_LINKED_LIST_SELECTr(unit, rvp) \
	soc_reg32_get(unit, OVQ_LINKED_LIST_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_LINKED_LIST_SELECTr(unit, rv) \
	soc_reg32_set(unit, OVQ_LINKED_LIST_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_LINKED_NEXTPTRr(unit, rvp) \
	soc_reg32_get(unit, OVQ_LINKED_NEXTPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_LINKED_NEXTPTRr(unit, rv) \
	soc_reg32_set(unit, OVQ_LINKED_NEXTPTRr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_LINKED_REGr(unit, rvp) \
	soc_reg32_get(unit, OVQ_LINKED_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_LINKED_REGr(unit, rv) \
	soc_reg32_set(unit, OVQ_LINKED_REGr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_MCQ_CREDITSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OVQ_MCQ_CREDITSr, port, idx, rvp)
#define WRITE_OVQ_MCQ_CREDITSr(unit, port, idx, rv) \
	soc_reg32_set(unit, OVQ_MCQ_CREDITSr, port, idx, rv)

#define READ_OVQ_MCQ_STATEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, OVQ_MCQ_STATEr, port, idx, rvp)
#define WRITE_OVQ_MCQ_STATEr(unit, port, idx, rv) \
	soc_reg32_set(unit, OVQ_MCQ_STATEr, port, idx, rv)

#define READ_OVQ_SCANNER_MAX_POINTERr(unit, rvp) \
	soc_reg32_get(unit, OVQ_SCANNER_MAX_POINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_SCANNER_MAX_POINTERr(unit, rv) \
	soc_reg32_set(unit, OVQ_SCANNER_MAX_POINTERr, REG_PORT_ANY, 0, rv)

#define READ_OVQ_SCANNER_POINTERr(unit, rvp) \
	soc_reg32_get(unit, OVQ_SCANNER_POINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_OVQ_SCANNER_POINTERr(unit, rv) \
	soc_reg32_set(unit, OVQ_SCANNER_POINTERr, REG_PORT_ANY, 0, rv)

#define READ_PACKET_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, PACKET_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_PACKET_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, PACKET_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_PACKET_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, PACKET_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_PACKET_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, PACKET_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_PACKET_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, PACKET_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_PACKET_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, PACKET_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_PARITY_ERROR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PARITY_ERROR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_PARITY_ERROR_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PARITY_ERROR_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_PARITY_ERROR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PARITY_ERROR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_PARITY_ERR_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PARITY_ERR_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PARITY_ERR_ADDRr(unit, rv) \
	soc_reg32_set(unit, PARITY_ERR_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PARS_RAM_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, PARS_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PARS_RAM_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, PARS_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_EGR_VLAN_XLATEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_EGR_VLAN_XLATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_EGR_VLAN_XLATEr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_EGR_VLAN_XLATEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_IGR_VLAN_XLATEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_IGR_VLAN_XLATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_IGR_VLAN_XLATEr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_IGR_VLAN_XLATEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_IPMC_GROUP_V4r(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_IPMC_GROUP_V4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_IPMC_GROUP_V4r(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_IPMC_GROUP_V4r, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_IPMC_GROUP_V6r(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_IPMC_GROUP_V6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_IPMC_GROUP_V6r(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_IPMC_GROUP_V6r, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L2_ENTRYr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L2_ENTRYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L2_ENTRYr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L2_ENTRYr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L2_ENTRY_EXTr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L2_ENTRY_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L2_ENTRY_EXTr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L2_ENTRY_EXTr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_DEFIP_ALGr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_DEFIP_ALGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_DEFIP_ALGr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_DEFIP_ALGr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_DEFIP_ALG_EXTr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_DEFIP_ALG_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_DEFIP_ALG_EXTr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_DEFIP_ALG_EXTr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_ENTRY_V4r(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_ENTRY_V4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_ENTRY_V4r(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_ENTRY_V4r, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_ENTRY_V6r(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_ENTRY_V6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_ENTRY_V6r(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_ENTRY_V6r, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_INTF_TABLEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_INTF_TABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_INTF_TABLEr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_INTF_TABLEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_L3_LPM_HITBITr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_L3_LPM_HITBITr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_L3_LPM_HITBITr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_L3_LPM_HITBITr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_NEXT_HOP_EXTr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_NEXT_HOP_EXTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_NEXT_HOP_EXTr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_NEXT_HOP_EXTr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_NEXT_HOP_INTr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_NEXT_HOP_INTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_NEXT_HOP_INTr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_NEXT_HOP_INTr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ADR_VRF_VFI_INTFr(unit, rvp) \
	soc_reg32_get(unit, PAR_ADR_VRF_VFI_INTFr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ADR_VRF_VFI_INTFr(unit, rv) \
	soc_reg32_set(unit, PAR_ADR_VRF_VFI_INTFr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_MASK_BSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_MASK_BSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_MASK_BSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_MASK_BSEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_MASK_CSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_MASK_CSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_MASK_CSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_MASK_CSEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_MASK_HSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_MASK_HSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_MASK_HSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_MASK_HSEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_STATUS_BSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_STATUS_BSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_STATUS_BSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_STATUS_BSEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_STATUS_CSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_STATUS_CSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_STATUS_CSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_STATUS_CSEr, REG_PORT_ANY, 0, rv)

#define READ_PAR_ERR_STATUS_HSEr(unit, rvp) \
	soc_reg32_get(unit, PAR_ERR_STATUS_HSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PAR_ERR_STATUS_HSEr(unit, rv) \
	soc_reg32_set(unit, PAR_ERR_STATUS_HSEr, REG_PORT_ANY, 0, rv)

#define READ_PASS_CONTROL_FRAMEr(unit, rvp) \
	soc_reg32_get(unit, PASS_CONTROL_FRAMEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PASS_CONTROL_FRAMEr(unit, rv) \
	soc_reg32_set(unit, PASS_CONTROL_FRAMEr, REG_PORT_ANY, 0, rv)

#define READ_PAUSE_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, PAUSE_CONTROLr, port, 0, rvp)
#define WRITE_PAUSE_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, PAUSE_CONTROLr, port, 0, rv)

#define READ_PAUSE_QUANTr(unit, port, rvp) \
	soc_reg32_get(unit, PAUSE_QUANTr, port, 0, rvp)
#define WRITE_PAUSE_QUANTr(unit, port, rv) \
	soc_reg32_set(unit, PAUSE_QUANTr, port, 0, rv)

#define READ_PBCASCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PBCASCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PBCASCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCASCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PBCASCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PBCHCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PBCHCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBCHCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PBCHCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_FC_MAPPING_TABLE_0r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_FC_MAPPING_TABLE_0r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_FC_MAPPING_TABLE_1r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_FC_MAPPING_TABLE_1r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_FC_MAPPING_TABLE_2r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_FC_MAPPING_TABLE_2r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_FC_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_MAPPING_TABLE_0r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_MAPPING_TABLE_0r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_MAPPING_TABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_MAPPING_TABLE_1r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_MAPPING_TABLE_1r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_MAPPING_TABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_PBI_SRC_INPUT_MAPPING_TABLE_2r(unit, rvp) \
	soc_reg32_get(unit, PBI_SRC_INPUT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PBI_SRC_INPUT_MAPPING_TABLE_2r(unit, rv) \
	soc_reg32_set(unit, PBI_SRC_INPUT_MAPPING_TABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_PBM_ZEROr(unit, rvp) \
	soc_reg32_get(unit, PBM_ZEROr, REG_PORT_ANY, 0, rvp)
#define WRITE_PBM_ZEROr(unit, rv) \
	soc_reg32_set(unit, PBM_ZEROr, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_0r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_1r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_2r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_3r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_4r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_5r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_6r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_7r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_8r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_9r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_10r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_11r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_12r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_13r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_14r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, PCBRG1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG1_CID_15r(unit, rv) \
	soc_reg32_set(unit, PCBRG1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_0r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_1r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_2r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_3r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_4r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_5r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_6r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_7r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_8r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_9r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_10r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_11r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_12r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_13r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_14r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_PCBRG2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, PCBRG2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PCBRG2_CID_15r(unit, rv) \
	soc_reg32_set(unit, PCBRG2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_PCIE_RST_CONTROLr(unit, rvp) \
	soc_pci_getreg(unit, soc_reg_addr(unit, PCIE_RST_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_PCIE_RST_CONTROLr(unit, rv) \
	soc_pci_write(unit, soc_reg_addr(unit, PCIE_RST_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_PDTPMC_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_0r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_1r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_2r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_3r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_4r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_5r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_6r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_7r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_8r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_9r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_10r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_11r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_12r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_13r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_14r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_PDTPMC_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, PDTPMC_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PDTPMC_TCID_15r(unit, rv) \
	soc_reg32_set(unit, PDTPMC_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_PERR_PTR_CTRr(unit, rvp) \
	soc_reg32_get(unit, PERR_PTR_CTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PERR_PTR_CTRr(unit, rv) \
	soc_reg32_set(unit, PERR_PTR_CTRr, REG_PORT_ANY, 0, rv)

#define READ_PERR_PTR_EXPr(unit, rvp) \
	soc_reg32_get(unit, PERR_PTR_EXPr, REG_PORT_ANY, 0, rvp)
#define WRITE_PERR_PTR_EXPr(unit, rv) \
	soc_reg32_set(unit, PERR_PTR_EXPr, REG_PORT_ANY, 0, rv)

#define READ_PERR_STATr(unit, rvp) \
	soc_reg32_get(unit, PERR_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_PERR_STATr(unit, rv) \
	soc_reg32_set(unit, PERR_STATr, REG_PORT_ANY, 0, rv)

#define READ_PER_PORT_AGE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PER_PORT_AGE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PER_PORT_AGE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PER_PORT_AGE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PER_PORT_REPL_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PER_PORT_REPL_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PER_PORT_REPL_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PER_PORT_REPL_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PE_PARITY_ERRORSr(unit, rvp) \
	soc_reg32_get(unit, PE_PARITY_ERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PE_PARITY_ERRORSr(unit, rv) \
	soc_reg32_set(unit, PE_PARITY_ERRORSr, REG_PORT_ANY, 0, rv)

#define READ_PE_SOP_EOP_ERRORSr(unit, rvp) \
	soc_reg32_get(unit, PE_SOP_EOP_ERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PE_SOP_EOP_ERRORSr(unit, rv) \
	soc_reg32_set(unit, PE_SOP_EOP_ERRORSr, REG_PORT_ANY, 0, rv)

#define READ_PE_UNCORRECTABLE_ECC_ERRORSr(unit, rvp) \
	soc_reg32_get(unit, PE_UNCORRECTABLE_ECC_ERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PE_UNCORRECTABLE_ECC_ERRORSr(unit, rv) \
	soc_reg32_set(unit, PE_UNCORRECTABLE_ECC_ERRORSr, REG_PORT_ANY, 0, rv)

#define READ_PFAPCONFIGr(unit, rvp) \
	soc_reg32_get(unit, PFAPCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPCONFIGr(unit, rv) \
	soc_reg32_set(unit, PFAPCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_PFAPDEBUGSCR0r(unit, rvp) \
	soc_reg32_get(unit, PFAPDEBUGSCR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPDEBUGSCR0r(unit, rv) \
	soc_reg32_set(unit, PFAPDEBUGSCR0r, REG_PORT_ANY, 0, rv)

#define READ_PFAPDEBUGSCR1r(unit, rvp) \
	soc_reg32_get(unit, PFAPDEBUGSCR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPDEBUGSCR1r(unit, rv) \
	soc_reg32_set(unit, PFAPDEBUGSCR1r, REG_PORT_ANY, 0, rv)

#define READ_PFAPDEBUGSCR2r(unit, rvp) \
	soc_reg32_get(unit, PFAPDEBUGSCR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPDEBUGSCR2r(unit, rv) \
	soc_reg32_set(unit, PFAPDEBUGSCR2r, REG_PORT_ANY, 0, rv)

#define READ_PFAPFULLTHRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, PFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPFULLTHRESHOLDr(unit, rv) \
	soc_reg32_set(unit, PFAPFULLTHRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_PFAPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, PFAPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, PFAPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PFAPPARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, PFAPPARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPPARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, PFAPPARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_PFAPREADPOINTERr(unit, rvp) \
	soc_reg32_get(unit, PFAPREADPOINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PFAPREADPOINTERr(unit, rv) \
	soc_reg32_set(unit, PFAPREADPOINTERr, REG_PORT_ANY, 0, rv)

#define READ_PFC_COS0_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS0_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS0_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS0_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS10_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS10_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS10_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS10_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS11_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS11_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS11_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS11_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS12_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS12_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS12_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS12_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS13_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS13_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS13_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS13_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS14_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS14_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS14_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS14_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS15_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS15_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS15_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS15_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS1_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS1_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS1_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS1_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS2_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS2_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS2_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS2_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS3_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS3_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS3_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS3_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS4_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS4_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS4_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS4_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS5_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS5_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS5_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS5_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS6_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS6_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS6_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS6_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS7_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS7_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS7_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS7_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS8_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS8_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS8_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS8_XOFF_CNTr, port, 0, rv)

#define READ_PFC_COS9_XOFF_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_COS9_XOFF_CNTr, port, 0, rvp)
#define WRITE_PFC_COS9_XOFF_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PFC_COS9_XOFF_CNTr, port, 0, rv)

#define READ_PFC_XOFF_TIMERr(unit, port, rvp) \
	soc_reg32_get(unit, PFC_XOFF_TIMERr, port, 0, rvp)
#define WRITE_PFC_XOFF_TIMERr(unit, port, rv) \
	soc_reg32_set(unit, PFC_XOFF_TIMERr, port, 0, rv)

#define READ_PG0_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG0_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG0_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG0_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG1_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG1_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG1_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG1_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG2_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG2_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG2_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG2_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG3_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG3_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG3_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG3_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG4_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG4_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG4_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG4_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG4_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PG4_INTR_ENABLEr, port, 0, rvp)
#define WRITE_PG4_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PG4_INTR_ENABLEr, port, 0, rv)

#define READ_PG4_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PG4_INTR_STATUSr, port, 0, rvp)
#define WRITE_PG4_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PG4_INTR_STATUSr, port, 0, rv)

#define READ_PG5_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG5_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG5_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG5_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG5_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PG5_INTR_ENABLEr, port, 0, rvp)
#define WRITE_PG5_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PG5_INTR_ENABLEr, port, 0, rv)

#define READ_PG5_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PG5_INTR_STATUSr, port, 0, rvp)
#define WRITE_PG5_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PG5_INTR_STATUSr, port, 0, rv)

#define READ_PG6_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG6_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG6_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG6_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG7_HDRM_LIMIT_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PG7_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PG7_HDRM_LIMIT_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PG7_HDRM_LIMIT_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PG_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_COUNTr, port, idx, rvp)
#define WRITE_PG_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_COUNTr, port, idx, rv)

#define READ_PG_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_COUNT_CELLr, port, idx, rvp)
#define WRITE_PG_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_COUNT_CELLr, port, idx, rv)

#define READ_PG_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_COUNT_PACKETr, port, idx, rvp)
#define WRITE_PG_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_COUNT_PACKETr, port, idx, rv)

#define READ_PG_GBL_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_GBL_HDRM_COUNTr, port, idx, rvp)
#define WRITE_PG_GBL_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_GBL_HDRM_COUNTr, port, idx, rv)

#define READ_PG_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_COUNTr, port, idx, rvp)
#define WRITE_PG_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_COUNTr, port, idx, rv)

#define READ_PG_HDRM_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_COUNT_CELLr, port, idx, rvp)
#define WRITE_PG_HDRM_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_COUNT_CELLr, port, idx, rv)

#define READ_PG_HDRM_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_COUNT_PACKETr, port, idx, rvp)
#define WRITE_PG_HDRM_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_COUNT_PACKETr, port, idx, rv)

#define READ_PG_HDRM_LIMITr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_LIMITr, port, idx, rvp)
#define WRITE_PG_HDRM_LIMITr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_LIMITr, port, idx, rv)

#define READ_PG_HDRM_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_LIMIT_CELLr, port, idx, rvp)
#define WRITE_PG_HDRM_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_LIMIT_CELLr, port, idx, rv)

#define READ_PG_HDRM_LIMIT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_HDRM_LIMIT_PACKETr, port, idx, rvp)
#define WRITE_PG_HDRM_LIMIT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_HDRM_LIMIT_PACKETr, port, idx, rv)

#define READ_PG_MINr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MINr, port, idx, rvp)
#define WRITE_PG_MINr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MINr, port, idx, rv)

#define READ_PG_MIN_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MIN_CELLr, port, idx, rvp)
#define WRITE_PG_MIN_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MIN_CELLr, port, idx, rv)

#define READ_PG_MIN_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MIN_COUNTr, port, idx, rvp)
#define WRITE_PG_MIN_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MIN_COUNTr, port, idx, rv)

#define READ_PG_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_PG_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MIN_COUNT_CELLr, port, idx, rv)

#define READ_PG_MIN_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MIN_COUNT_PACKETr, port, idx, rvp)
#define WRITE_PG_MIN_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MIN_COUNT_PACKETr, port, idx, rv)

#define READ_PG_MIN_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_MIN_PACKETr, port, idx, rvp)
#define WRITE_PG_MIN_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_MIN_PACKETr, port, idx, rv)

#define READ_PG_PORT_MIN_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_PORT_MIN_COUNTr, port, idx, rvp)
#define WRITE_PG_PORT_MIN_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_PORT_MIN_COUNTr, port, idx, rv)

#define READ_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_PORT_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_PORT_MIN_COUNT_CELLr, port, idx, rv)

#define READ_PG_PORT_MIN_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_PORT_MIN_COUNT_PACKETr, port, idx, rvp)
#define WRITE_PG_PORT_MIN_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_PORT_MIN_COUNT_PACKETr, port, idx, rv)

#define READ_PG_RDE_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_MIN_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_MIN_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_MIN_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_MIN_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_MIN_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_MIN_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_MIN_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_MIN_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_RESET_OFFSET_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_RESET_OFFSET_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_RESET_OFFSET_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_RESET_OFFSET_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_RESET_VALUE_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_RESET_VALUE_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_RESET_VALUE_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_RESET_VALUE_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_SHARED_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_RDE_SHARED_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_RDE_SHARED_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_RDE_SHARED_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_RDE_THRESH_SEL2r(unit, rvp) \
	soc_reg32_get(unit, PG_RDE_THRESH_SEL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PG_RDE_THRESH_SEL2r(unit, rv) \
	soc_reg32_set(unit, PG_RDE_THRESH_SEL2r, REG_PORT_ANY, 0, rv)

#define READ_PG_RESET_FLOORr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_FLOORr, port, idx, rvp)
#define WRITE_PG_RESET_FLOORr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_FLOORr, port, idx, rv)

#define READ_PG_RESET_FLOOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_FLOOR_CELLr, port, idx, rvp)
#define WRITE_PG_RESET_FLOOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_FLOOR_CELLr, port, idx, rv)

#define READ_PG_RESET_OFFSETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_OFFSETr, port, idx, rvp)
#define WRITE_PG_RESET_OFFSETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_OFFSETr, port, idx, rv)

#define READ_PG_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_PG_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_PG_RESET_OFFSET_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_OFFSET_PACKETr, port, idx, rvp)
#define WRITE_PG_RESET_OFFSET_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_OFFSET_PACKETr, port, idx, rv)

#define READ_PG_RESET_SELr(unit, port, rvp) \
	soc_reg32_get(unit, PG_RESET_SELr, port, 0, rvp)
#define WRITE_PG_RESET_SELr(unit, port, rv) \
	soc_reg32_set(unit, PG_RESET_SELr, port, 0, rv)

#define READ_PG_RESET_VALUEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_VALUEr, port, idx, rvp)
#define WRITE_PG_RESET_VALUEr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_VALUEr, port, idx, rv)

#define READ_PG_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_PG_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_VALUE_CELLr, port, idx, rv)

#define READ_PG_RESET_VALUE_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_RESET_VALUE_PACKETr, port, idx, rvp)
#define WRITE_PG_RESET_VALUE_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_RESET_VALUE_PACKETr, port, idx, rv)

#define READ_PG_SHARED_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_SHARED_COUNTr, port, idx, rvp)
#define WRITE_PG_SHARED_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_SHARED_COUNTr, port, idx, rv)

#define READ_PG_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_PG_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_PG_SHARED_COUNT_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_SHARED_COUNT_PACKETr, port, idx, rvp)
#define WRITE_PG_SHARED_COUNT_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_SHARED_COUNT_PACKETr, port, idx, rv)

#define READ_PG_SHARED_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PG_SHARED_LIMIT_CELLr, port, idx, rvp)
#define WRITE_PG_SHARED_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, PG_SHARED_LIMIT_CELLr, port, idx, rv)

#define READ_PG_THRESH_SELr(unit, port, rvp) \
	soc_reg32_get(unit, PG_THRESH_SELr, port, 0, rvp)
#define WRITE_PG_THRESH_SELr(unit, port, rv) \
	soc_reg32_set(unit, PG_THRESH_SELr, port, 0, rv)

#define READ_PG_THRESH_SEL2r(unit, port, rvp) \
	soc_reg32_get(unit, PG_THRESH_SEL2r, port, 0, rvp)
#define WRITE_PG_THRESH_SEL2r(unit, port, rv) \
	soc_reg32_set(unit, PG_THRESH_SEL2r, port, 0, rv)

#define READ_PG_WL_COUNT_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_COUNT_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_COUNT_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_COUNT_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_MIN_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_MIN_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_MIN_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_MIN_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_MIN_COUNT_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_MIN_COUNT_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_MIN_COUNT_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_MIN_COUNT_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_MIN_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_MIN_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_MIN_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_MIN_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_MIN_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_MIN_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_MIN_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_MIN_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_RESET_FLOOR_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_RESET_FLOOR_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_RESET_FLOOR_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_RESET_FLOOR_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_RESET_OFFSET_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_RESET_OFFSET_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_RESET_OFFSET_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_RESET_OFFSET_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_RESET_OFFSET_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_RESET_OFFSET_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_RESET_OFFSET_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_RESET_OFFSET_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_RESET_VALUE_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_RESET_VALUE_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_RESET_VALUE_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_RESET_VALUE_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_RESET_VALUE_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_RESET_VALUE_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_RESET_VALUE_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_RESET_VALUE_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_SHARED_COUNT_CELLr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_SHARED_COUNT_CELLr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_SHARED_COUNT_CELLr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_SHARED_COUNT_CELLr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_SHARED_COUNT_PACKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PG_WL_SHARED_COUNT_PACKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PG_WL_SHARED_COUNT_PACKETr(unit, idx, rv) \
	soc_reg32_set(unit, PG_WL_SHARED_COUNT_PACKETr, REG_PORT_ANY, idx, rv)

#define READ_PG_WL_THRESH_SEL2r(unit, rvp) \
	soc_reg32_get(unit, PG_WL_THRESH_SEL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PG_WL_THRESH_SEL2r(unit, rv) \
	soc_reg32_set(unit, PG_WL_THRESH_SEL2r, REG_PORT_ANY, 0, rv)

#define READ_PHB2_COS_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PHB2_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PHB2_COS_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PHB2_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PHB2_COS_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PHB2_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PHB2_COS_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PHB2_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PHB2_COS_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PHB2_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PHB2_COS_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PHB2_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PIFCSRr(unit, rvp) \
	soc_reg32_get(unit, PIFCSRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PIFCSRr(unit, rv) \
	soc_reg32_set(unit, PIFCSRr, REG_PORT_ANY, 0, rv)

#define READ_PKTAGETIMERr(unit, rvp) \
	soc_reg32_get(unit, PKTAGETIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTAGETIMERr(unit, rv) \
	soc_reg32_set(unit, PKTAGETIMERr, REG_PORT_ANY, 0, rv)

#define READ_PKTAGINGLIMITr(unit, rvp) \
	soc_reg32_get(unit, PKTAGINGLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTAGINGLIMITr(unit, rv) \
	soc_reg32_set(unit, PKTAGINGLIMITr, REG_PORT_ANY, 0, rv)

#define READ_PKTAGINGLIMIT0r(unit, rvp) \
	soc_reg32_get(unit, PKTAGINGLIMIT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTAGINGLIMIT0r(unit, rv) \
	soc_reg32_set(unit, PKTAGINGLIMIT0r, REG_PORT_ANY, 0, rv)

#define READ_PKTAGINGLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, PKTAGINGLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTAGINGLIMIT1r(unit, rv) \
	soc_reg32_set(unit, PKTAGINGLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_PKTAGINGTIMERr(unit, rvp) \
	soc_reg32_get(unit, PKTAGINGTIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTAGINGTIMERr(unit, rv) \
	soc_reg32_set(unit, PKTAGINGTIMERr, REG_PORT_ANY, 0, rv)

#define READ_PKTBUF_ESM_DROPCNTr(unit, rvp) \
	soc_reg32_get(unit, PKTBUF_ESM_DROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTBUF_ESM_DROPCNTr(unit, rv) \
	soc_reg32_set(unit, PKTBUF_ESM_DROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_PKTBUF_ESM_OFFSETr(unit, rvp) \
	soc_reg32_get(unit, PKTBUF_ESM_OFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTBUF_ESM_OFFSETr(unit, rv) \
	soc_reg32_set(unit, PKTBUF_ESM_OFFSETr, REG_PORT_ANY, 0, rv)

#define READ_PKTEXTAGINGLIMIT0r(unit, rvp) \
	soc_reg32_get(unit, PKTEXTAGINGLIMIT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTEXTAGINGLIMIT0r(unit, rv) \
	soc_reg32_set(unit, PKTEXTAGINGLIMIT0r, REG_PORT_ANY, 0, rv)

#define READ_PKTEXTAGINGLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, PKTEXTAGINGLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTEXTAGINGLIMIT1r(unit, rv) \
	soc_reg32_set(unit, PKTEXTAGINGLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_PKTEXTAGINGTIMERr(unit, rvp) \
	soc_reg32_get(unit, PKTEXTAGINGTIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTEXTAGINGTIMERr(unit, rv) \
	soc_reg32_set(unit, PKTEXTAGINGTIMERr, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_0L_POWERDOWN_S0r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_0L_POWERDOWN_S0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_0L_POWERDOWN_S0r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_0L_POWERDOWN_S0r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_0L_POWERDOWN_S1r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_0L_POWERDOWN_S1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_0L_POWERDOWN_S1r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_0L_POWERDOWN_S1r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_0U_POWERDOWN_S2r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_0U_POWERDOWN_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_0U_POWERDOWN_S2r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_0U_POWERDOWN_S2r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_1_POWERDOWN_S0r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_1_POWERDOWN_S0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_1_POWERDOWN_S0r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_1_POWERDOWN_S0r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_1_POWERDOWN_S1r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_1_POWERDOWN_S1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_1_POWERDOWN_S1r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_1_POWERDOWN_S1r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDR0_1_POWERDOWN_S2r(unit, rvp) \
	soc_reg32_get(unit, PKTHDR0_1_POWERDOWN_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDR0_1_POWERDOWN_S2r(unit, rv) \
	soc_reg32_set(unit, PKTHDR0_1_POWERDOWN_S2r, REG_PORT_ANY, 0, rv)

#define READ_PKTHDRMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, PKTHDRMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTHDRMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, PKTHDRMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PKTINTAGINGLIMIT0r(unit, rvp) \
	soc_reg32_get(unit, PKTINTAGINGLIMIT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTINTAGINGLIMIT0r(unit, rv) \
	soc_reg32_set(unit, PKTINTAGINGLIMIT0r, REG_PORT_ANY, 0, rv)

#define READ_PKTINTAGINGLIMIT1r(unit, rvp) \
	soc_reg32_get(unit, PKTINTAGINGLIMIT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTINTAGINGLIMIT1r(unit, rv) \
	soc_reg32_set(unit, PKTINTAGINGLIMIT1r, REG_PORT_ANY, 0, rv)

#define READ_PKTINTAGINGTIMERr(unit, rvp) \
	soc_reg32_get(unit, PKTINTAGINGTIMERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTINTAGINGTIMERr(unit, rv) \
	soc_reg32_set(unit, PKTINTAGINGTIMERr, REG_PORT_ANY, 0, rv)

#define READ_PKTLENGTHMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, PKTLENGTHMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTLENGTHMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, PKTLENGTHMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PKTLENGTH_POWERDOWN_S0r(unit, rvp) \
	soc_reg32_get(unit, PKTLENGTH_POWERDOWN_S0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTLENGTH_POWERDOWN_S0r(unit, rv) \
	soc_reg32_set(unit, PKTLENGTH_POWERDOWN_S0r, REG_PORT_ANY, 0, rv)

#define READ_PKTLENGTH_POWERDOWN_S1r(unit, rvp) \
	soc_reg32_get(unit, PKTLENGTH_POWERDOWN_S1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTLENGTH_POWERDOWN_S1r(unit, rv) \
	soc_reg32_set(unit, PKTLENGTH_POWERDOWN_S1r, REG_PORT_ANY, 0, rv)

#define READ_PKTLENGTH_POWERDOWN_S2r(unit, rvp) \
	soc_reg32_get(unit, PKTLENGTH_POWERDOWN_S2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTLENGTH_POWERDOWN_S2r(unit, rv) \
	soc_reg32_set(unit, PKTLENGTH_POWERDOWN_S2r, REG_PORT_ANY, 0, rv)

#define READ_PKTLINKMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, PKTLINKMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_PKTLINKMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, PKTLINKMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_PKTMAXBUCKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PKTMAXBUCKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PKTMAXBUCKETr(unit, idx, rv) \
	soc_reg32_set(unit, PKTMAXBUCKETr, REG_PORT_ANY, idx, rv)

#define READ_PKTMAXBUCKETCONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, PKTMAXBUCKETCONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_PKTMAXBUCKETCONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, PKTMAXBUCKETCONFIGr, REG_PORT_ANY, idx, rv)

#define READ_PKTPORTMAXBUCKETr(unit, rvp) \
	soc_reg32_get(unit, PKTPORTMAXBUCKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTPORTMAXBUCKETr(unit, rv) \
	soc_reg32_set(unit, PKTPORTMAXBUCKETr, REG_PORT_ANY, 0, rv)

#define READ_PKTPORTMAXBUCKETCONFIGr(unit, rvp) \
	soc_reg32_get(unit, PKTPORTMAXBUCKETCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTPORTMAXBUCKETCONFIGr(unit, rv) \
	soc_reg32_set(unit, PKTPORTMAXBUCKETCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_PKTSIZEADJUSTr(unit, port, rvp) \
	soc_reg32_get(unit, PKTSIZEADJUSTr, port, 0, rvp)
#define WRITE_PKTSIZEADJUSTr(unit, port, rv) \
	soc_reg32_set(unit, PKTSIZEADJUSTr, port, 0, rv)

#define READ_PKTSIZECORRECTIONr(unit, port, rvp) \
	soc_reg32_get(unit, PKTSIZECORRECTIONr, port, 0, rvp)
#define WRITE_PKTSIZECORRECTIONr(unit, port, rv) \
	soc_reg32_set(unit, PKTSIZECORRECTIONr, port, 0, rv)

#define READ_PKTS_RECEIVED_LSBr(unit, rvp) \
	soc_reg32_get(unit, PKTS_RECEIVED_LSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTS_RECEIVED_LSBr(unit, rv) \
	soc_reg32_set(unit, PKTS_RECEIVED_LSBr, REG_PORT_ANY, 0, rv)

#define READ_PKTS_RECEIVED_MSBr(unit, rvp) \
	soc_reg32_get(unit, PKTS_RECEIVED_MSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTS_RECEIVED_MSBr(unit, rv) \
	soc_reg32_set(unit, PKTS_RECEIVED_MSBr, REG_PORT_ANY, 0, rv)

#define READ_PKTS_TRANSMITTED_LSBr(unit, rvp) \
	soc_reg32_get(unit, PKTS_TRANSMITTED_LSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTS_TRANSMITTED_LSBr(unit, rv) \
	soc_reg32_set(unit, PKTS_TRANSMITTED_LSBr, REG_PORT_ANY, 0, rv)

#define READ_PKTS_TRANSMITTED_MSBr(unit, rvp) \
	soc_reg32_get(unit, PKTS_TRANSMITTED_MSBr, REG_PORT_ANY, 0, rvp)
#define WRITE_PKTS_TRANSMITTED_MSBr(unit, rv) \
	soc_reg32_set(unit, PKTS_TRANSMITTED_MSBr, REG_PORT_ANY, 0, rv)

#define READ_PKT_DROP_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PKT_DROP_ENABLEr, port, 0, rvp)
#define WRITE_PKT_DROP_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PKT_DROP_ENABLEr, port, 0, rv)

#define READ_PLANE_CROSSOVERr(unit, rvp) \
	soc_reg32_get(unit, PLANE_CROSSOVERr, REG_PORT_ANY, 0, rvp)
#define WRITE_PLANE_CROSSOVERr(unit, rv) \
	soc_reg32_set(unit, PLANE_CROSSOVERr, REG_PORT_ANY, 0, rv)

#define READ_POL_START_OVRDr(unit, rvp) \
	soc_reg32_get(unit, POL_START_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_POL_START_OVRDr(unit, rv) \
	soc_reg32_set(unit, POL_START_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_POOL_DROP_STATEr(unit, rvp) \
	soc_reg32_get(unit, POOL_DROP_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_POOL_DROP_STATEr(unit, rv) \
	soc_reg32_set(unit, POOL_DROP_STATEr, REG_PORT_ANY, 0, rv)

#define READ_PORTARBITER_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, PORTARBITER_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORTARBITER_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, PORTARBITER_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_PORTCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, PORTCONFIGr, port, 0, rvp)
#define WRITE_PORTCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, PORTCONFIGr, port, 0, rv)

#define READ_PORTGRPMETERINGBUCKETr(unit, idx, rvp) \
	soc_reg32_get(unit, PORTGRPMETERINGBUCKETr, REG_PORT_ANY, idx, rvp)
#define WRITE_PORTGRPMETERINGBUCKETr(unit, idx, rv) \
	soc_reg32_set(unit, PORTGRPMETERINGBUCKETr, REG_PORT_ANY, idx, rv)

#define READ_PORTGRPMETERINGCONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, PORTGRPMETERINGCONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_PORTGRPMETERINGCONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, PORTGRPMETERINGCONFIGr, REG_PORT_ANY, idx, rv)

#define READ_PORTGRPMETERINGCONFIG1r(unit, idx, rvp) \
	soc_reg32_get(unit, PORTGRPMETERINGCONFIG1r, REG_PORT_ANY, idx, rvp)
#define WRITE_PORTGRPMETERINGCONFIG1r(unit, idx, rv) \
	soc_reg32_set(unit, PORTGRPMETERINGCONFIG1r, REG_PORT_ANY, idx, rv)

#define READ_PORTGRP_WDRRCOUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORTGRP_WDRRCOUNTr, port, 0, rvp)
#define WRITE_PORTGRP_WDRRCOUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORTGRP_WDRRCOUNTr, port, 0, rv)

#define READ_PORTGRP_WDRR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, PORTGRP_WDRR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORTGRP_WDRR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, PORTGRP_WDRR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_PORTSPEEDMOD0_P0_23r(unit, rvp) \
	soc_reg32_get(unit, PORTSPEEDMOD0_P0_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORTSPEEDMOD0_P0_23r(unit, rv) \
	soc_reg32_set(unit, PORTSPEEDMOD0_P0_23r, REG_PORT_ANY, 0, rv)

#define READ_PORTSPEEDMOD0_P24_28r(unit, rvp) \
	soc_reg32_get(unit, PORTSPEEDMOD0_P24_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORTSPEEDMOD0_P24_28r(unit, rv) \
	soc_reg32_set(unit, PORTSPEEDMOD0_P24_28r, REG_PORT_ANY, 0, rv)

#define READ_PORTSPEEDMOD1_P0_23r(unit, rvp) \
	soc_reg32_get(unit, PORTSPEEDMOD1_P0_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORTSPEEDMOD1_P0_23r(unit, rv) \
	soc_reg32_set(unit, PORTSPEEDMOD1_P0_23r, REG_PORT_ANY, 0, rv)

#define READ_PORT_BRIDGE_BMAPr(unit, rvp) \
	soc_reg32_get(unit, PORT_BRIDGE_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_BRIDGE_BMAPr(unit, rv) \
	soc_reg32_set(unit, PORT_BRIDGE_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_PORT_BRIDGE_BMAP_64r(unit, rvp) \
	soc_reg_get(unit, PORT_BRIDGE_BMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_BRIDGE_BMAP_64r(unit, rv) \
	soc_reg_set(unit, PORT_BRIDGE_BMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_PORT_BRIDGE_BMAP_HIr(unit, rvp) \
	soc_reg32_get(unit, PORT_BRIDGE_BMAP_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_BRIDGE_BMAP_HIr(unit, rv) \
	soc_reg32_set(unit, PORT_BRIDGE_BMAP_HIr, REG_PORT_ANY, 0, rv)

#define READ_PORT_BRIDGE_MIRROR_BMAPr(unit, rvp) \
	soc_reg32_get(unit, PORT_BRIDGE_MIRROR_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_BRIDGE_MIRROR_BMAPr(unit, rv) \
	soc_reg32_set(unit, PORT_BRIDGE_MIRROR_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_PORT_BRIDGE_MIRROR_BMAP_64r(unit, rvp) \
	soc_reg_get(unit, PORT_BRIDGE_MIRROR_BMAP_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_BRIDGE_MIRROR_BMAP_64r(unit, rv) \
	soc_reg_set(unit, PORT_BRIDGE_MIRROR_BMAP_64r, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CBL_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_CBL_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CBL_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_CBL_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, PORT_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, PORT_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_PORT_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, PORT_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, PORT_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_PORT_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, PORT_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, PORT_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_PORT_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, PORT_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, PORT_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_PORT_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_COUNTr, port, 0, rvp)
#define WRITE_PORT_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_COUNTr, port, 0, rv)

#define READ_PORT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_COUNT_CELLr, port, 0, rv)

#define READ_PORT_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_FC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_FC_STATUSr, port, 0, rvp)
#define WRITE_PORT_FC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PORT_FC_STATUSr, port, 0, rv)

#define READ_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_BOD_FIFO_ECC_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_BOD_FIFO_ECC_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr, port, 0, rvp)
#define WRITE_PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr, port, 0, rv)

#define READ_PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr, port, 0, rvp)
#define WRITE_PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr, port, 0, rv)

#define READ_PORT_GROUP4_ISO_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_ISO_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP4_ISO_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_ISO_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP4_TDM_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_CONTROLr, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_CONTROLr, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_0r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_0r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_0r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_0r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_1r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_1r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_1r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_1r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_2r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_2r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_2r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_2r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_3r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_3r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_3r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_3r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_4r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_4r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_4r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_4r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_5r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_5r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_5r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_5r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_6r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_6r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_6r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_6r, port, 0, rv)

#define READ_PORT_GROUP4_TDM_REG_7r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_TDM_REG_7r, port, 0, rvp)
#define WRITE_PORT_GROUP4_TDM_REG_7r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_TDM_REG_7r, port, 0, rv)

#define READ_PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP5_BOD_FIFO_ECC_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_BOD_FIFO_ECC_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP5_BOD_FIFO_ECC_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_BOD_FIFO_ECC_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr, port, 0, rvp)
#define WRITE_PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr, port, 0, rv)

#define READ_PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr, port, 0, rvp)
#define WRITE_PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr, port, 0, rv)

#define READ_PORT_GROUP5_ISO_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_ISO_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP5_ISO_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_ISO_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP5_QGPORT_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_QGPORT_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP5_QGPORT_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_QGPORT_ENABLEr, port, 0, rv)

#define READ_PORT_GROUP5_TDM_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_CONTROLr, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_CONTROLr, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_0r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_0r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_0r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_0r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_1r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_1r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_1r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_1r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_2r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_2r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_2r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_2r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_3r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_3r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_3r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_3r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_4r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_4r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_4r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_4r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_5r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_5r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_5r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_5r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_6r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_6r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_6r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_6r, port, 0, rv)

#define READ_PORT_GROUP5_TDM_REG_7r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_TDM_REG_7r, port, 0, rvp)
#define WRITE_PORT_GROUP5_TDM_REG_7r(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_TDM_REG_7r, port, 0, rv)

#define READ_PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr, port, 0, rv)

#define READ_PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr, port, 0, rvp)
#define WRITE_PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr, port, 0, rv)

#define READ_PORT_HDRM_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_HDRM_COUNTr, port, 0, rvp)
#define WRITE_PORT_HDRM_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_HDRM_COUNTr, port, 0, rv)

#define READ_PORT_HDRM_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, PORT_HDRM_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_HDRM_ENABLEr(unit, rv) \
	soc_reg32_set(unit, PORT_HDRM_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_LAG_FAILOVER_SET_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_LAG_FAILOVER_SET_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_LB_WREDAVGQSIZE_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_LB_WREDAVGQSIZE_CELLr, port, 0, rvp)
#define WRITE_PORT_LB_WREDAVGQSIZE_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_LB_WREDAVGQSIZE_CELLr, port, 0, rv)

#define READ_PORT_LIMIT_STATE_0r(unit, rvp) \
	soc_reg_get(unit, PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_LIMIT_STATE_0r(unit, rv) \
	soc_reg_set(unit, PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rv)

#define READ_PORT_LIMIT_STATE_1r(unit, rvp) \
	soc_reg_get(unit, PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_LIMIT_STATE_1r(unit, rv) \
	soc_reg_set(unit, PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_PORT_LLFC_CFGr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_LLFC_CFGr, port, 0, rvp)
#define WRITE_PORT_LLFC_CFGr(unit, port, rv) \
	soc_reg32_set(unit, PORT_LLFC_CFGr, port, 0, rv)

#define READ_PORT_MAX_PKT_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MAX_PKT_SIZEr, port, 0, rvp)
#define WRITE_PORT_MAX_PKT_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MAX_PKT_SIZEr, port, 0, rv)

#define READ_PORT_MAX_SHARED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MAX_SHARED_CELLr, port, 0, rvp)
#define WRITE_PORT_MAX_SHARED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MAX_SHARED_CELLr, port, 0, rv)

#define READ_PORT_MINr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MINr, port, 0, rvp)
#define WRITE_PORT_MINr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MINr, port, 0, rv)

#define READ_PORT_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_CELLr, port, 0, rvp)
#define WRITE_PORT_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_CELLr, port, 0, rv)

#define READ_PORT_MIN_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_COUNTr, port, 0, rvp)
#define WRITE_PORT_MIN_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_COUNTr, port, 0, rv)

#define READ_PORT_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_COUNT_CELLr, port, 0, rv)

#define READ_PORT_MIN_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_MIN_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_MIN_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_PACKETr, port, 0, rvp)
#define WRITE_PORT_MIN_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_PACKETr, port, 0, rv)

#define READ_PORT_MIN_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_MIN_PG_ENABLEr, port, 0, rvp)
#define WRITE_PORT_MIN_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_MIN_PG_ENABLEr, port, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_OVQ_PAUSE_ENABLE0r(unit, rvp) \
	soc_reg_get(unit, PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OVQ_PAUSE_ENABLE0r(unit, rv) \
	soc_reg_set(unit, PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rv)

#define READ_PORT_OVQ_PAUSE_ENABLE1r(unit, rvp) \
	soc_reg_get(unit, PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_OVQ_PAUSE_ENABLE1r(unit, rv) \
	soc_reg_set(unit, PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rv)

#define READ_PORT_PAUSE_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, PORT_PAUSE_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_PAUSE_ENABLEr(unit, rv) \
	soc_reg32_set(unit, PORT_PAUSE_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_PORT_PAUSE_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_PAUSE_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_PORT_PAUSE_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_PAUSE_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_PORT_PAUSE_ENABLE_64r(unit, rvp) \
	soc_reg_get(unit, PORT_PAUSE_ENABLE_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_PAUSE_ENABLE_64r(unit, rv) \
	soc_reg_set(unit, PORT_PAUSE_ENABLE_64r, REG_PORT_ANY, 0, rv)

#define READ_PORT_PG_SPIDr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PG_SPIDr, port, 0, rvp)
#define WRITE_PORT_PG_SPIDr(unit, port, rv) \
	soc_reg32_set(unit, PORT_PG_SPIDr, port, 0, rv)

#define READ_PORT_PRI_GRPr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PRI_GRPr, port, 0, rvp)
#define WRITE_PORT_PRI_GRPr(unit, port, rv) \
	soc_reg32_set(unit, PORT_PRI_GRPr, port, 0, rv)

#define READ_PORT_PRI_GRP0r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PRI_GRP0r, port, 0, rvp)
#define WRITE_PORT_PRI_GRP0r(unit, port, rv) \
	soc_reg32_set(unit, PORT_PRI_GRP0r, port, 0, rv)

#define READ_PORT_PRI_GRP1r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PRI_GRP1r, port, 0, rvp)
#define WRITE_PORT_PRI_GRP1r(unit, port, rv) \
	soc_reg32_set(unit, PORT_PRI_GRP1r, port, 0, rv)

#define READ_PORT_PRI_GRP2r(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PRI_GRP2r, port, 0, rvp)
#define WRITE_PORT_PRI_GRP2r(unit, port, rv) \
	soc_reg32_set(unit, PORT_PRI_GRP2r, port, 0, rv)

#define READ_PORT_PRI_XON_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_PRI_XON_ENABLEr, port, 0, rvp)
#define WRITE_PORT_PRI_XON_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_PRI_XON_ENABLEr, port, 0, rv)

#define READ_PORT_QM_MINr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MINr, port, 0, rvp)
#define WRITE_PORT_QM_MINr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MINr, port, 0, rv)

#define READ_PORT_QM_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MIN_CELLr, port, 0, rvp)
#define WRITE_PORT_QM_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MIN_CELLr, port, 0, rv)

#define READ_PORT_QM_MIN_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MIN_COUNTr, port, 0, rvp)
#define WRITE_PORT_QM_MIN_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MIN_COUNTr, port, 0, rv)

#define READ_PORT_QM_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_QM_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MIN_COUNT_CELLr, port, 0, rv)

#define READ_PORT_QM_MIN_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MIN_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_QM_MIN_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MIN_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_QM_MIN_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_MIN_PACKETr, port, 0, rvp)
#define WRITE_PORT_QM_MIN_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_MIN_PACKETr, port, 0, rv)

#define READ_PORT_QM_SHARED_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_SHARED_COUNTr, port, 0, rvp)
#define WRITE_PORT_QM_SHARED_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_SHARED_COUNTr, port, 0, rv)

#define READ_PORT_QM_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_QM_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_PORT_QM_SHARED_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_QM_SHARED_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_QM_SHARED_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_QM_SHARED_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_RESET_FLOORr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_RESET_FLOORr, port, 0, rvp)
#define WRITE_PORT_RESET_FLOORr(unit, port, rv) \
	soc_reg32_set(unit, PORT_RESET_FLOORr, port, 0, rv)

#define READ_PORT_RESET_OFFSETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_RESET_OFFSETr, port, 0, rvp)
#define WRITE_PORT_RESET_OFFSETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_RESET_OFFSETr, port, 0, rv)

#define READ_PORT_RESET_VALUEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_RESET_VALUEr, port, 0, rvp)
#define WRITE_PORT_RESET_VALUEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_RESET_VALUEr, port, 0, rv)

#define READ_PORT_RESUME_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_RESUME_LIMIT_CELLr, port, 0, rvp)
#define WRITE_PORT_RESUME_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_RESUME_LIMIT_CELLr, port, 0, rv)

#define READ_PORT_SCHEDULING_SPEEDr(unit, rvp) \
	soc_reg32_get(unit, PORT_SCHEDULING_SPEEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_SCHEDULING_SPEEDr(unit, rv) \
	soc_reg32_set(unit, PORT_SCHEDULING_SPEEDr, REG_PORT_ANY, 0, rv)

#define READ_PORT_SC_MINr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MINr, port, 0, rvp)
#define WRITE_PORT_SC_MINr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MINr, port, 0, rv)

#define READ_PORT_SC_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MIN_CELLr, port, 0, rvp)
#define WRITE_PORT_SC_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MIN_CELLr, port, 0, rv)

#define READ_PORT_SC_MIN_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MIN_COUNTr, port, 0, rvp)
#define WRITE_PORT_SC_MIN_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MIN_COUNTr, port, 0, rv)

#define READ_PORT_SC_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_SC_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MIN_COUNT_CELLr, port, 0, rv)

#define READ_PORT_SC_MIN_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MIN_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_SC_MIN_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MIN_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_SC_MIN_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_MIN_PACKETr, port, 0, rvp)
#define WRITE_PORT_SC_MIN_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_MIN_PACKETr, port, 0, rv)

#define READ_PORT_SC_SHARED_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_SHARED_COUNTr, port, 0, rvp)
#define WRITE_PORT_SC_SHARED_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_SHARED_COUNTr, port, 0, rv)

#define READ_PORT_SC_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_SC_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_PORT_SC_SHARED_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SC_SHARED_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_SC_SHARED_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SC_SHARED_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_SHARED_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_COUNTr, port, 0, rvp)
#define WRITE_PORT_SHARED_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_COUNTr, port, 0, rv)

#define READ_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_PORT_SHARED_COUNT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_COUNT_PACKETr, port, 0, rvp)
#define WRITE_PORT_SHARED_COUNT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_COUNT_PACKETr, port, 0, rv)

#define READ_PORT_SHARED_LIMITr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_LIMITr, port, 0, rvp)
#define WRITE_PORT_SHARED_LIMITr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_LIMITr, port, 0, rv)

#define READ_PORT_SHARED_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_LIMIT_CELLr, port, 0, rvp)
#define WRITE_PORT_SHARED_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_LIMIT_CELLr, port, 0, rv)

#define READ_PORT_SHARED_LIMIT_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_LIMIT_PACKETr, port, 0, rvp)
#define WRITE_PORT_SHARED_LIMIT_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_LIMIT_PACKETr, port, 0, rv)

#define READ_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_SHARED_MAX_PG_ENABLEr, port, 0, rvp)
#define WRITE_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, PORT_SHARED_MAX_PG_ENABLEr, port, 0, rv)

#define READ_PORT_SP_WRED_AVG_QSIZEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PORT_SP_WRED_AVG_QSIZEr, port, idx, rvp)
#define WRITE_PORT_SP_WRED_AVG_QSIZEr(unit, port, idx, rv) \
	soc_reg32_set(unit, PORT_SP_WRED_AVG_QSIZEr, port, idx, rv)

#define READ_PORT_SP_WRED_CONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, PORT_SP_WRED_CONFIGr, port, idx, rvp)
#define WRITE_PORT_SP_WRED_CONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, PORT_SP_WRED_CONFIGr, port, idx, rv)

#define READ_PORT_TABLE_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PORT_TABLE_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_TABLE_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PORT_TABLE_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PORT_TABLE_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, PORT_TABLE_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_TABLE_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, PORT_TABLE_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_PORT_TABLE_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, PORT_TABLE_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PORT_TABLE_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, PORT_TABLE_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_PORT_WREDAVGQSIZE_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDAVGQSIZE_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDAVGQSIZE_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDAVGQSIZE_CELLr, port, 0, rv)

#define READ_PORT_WREDAVGQSIZE_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDAVGQSIZE_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDAVGQSIZE_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDAVGQSIZE_PACKETr, port, 0, rv)

#define READ_PORT_WREDCONFIG_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDCONFIG_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDCONFIG_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDCONFIG_CELLr, port, 0, rv)

#define READ_PORT_WREDCONFIG_ECCPr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDCONFIG_ECCPr, port, 0, rvp)
#define WRITE_PORT_WREDCONFIG_ECCPr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDCONFIG_ECCPr, port, 0, rv)

#define READ_PORT_WREDCONFIG_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDCONFIG_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDCONFIG_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDCONFIG_PACKETr, port, 0, rv)

#define READ_PORT_WREDPARAM_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_END_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_END_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_END_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_END_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_NONTCP_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_NONTCP_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_NONTCP_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_NONTCP_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_NONTCP_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_NONTCP_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_NONTCP_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_NONTCP_PACKETr, port, 0, rv)

#define READ_PORT_WREDPARAM_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_PACKETr, port, 0, rv)

#define READ_PORT_WREDPARAM_PRI0_END_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_PRI0_END_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_PRI0_END_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_PRI0_END_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_PRI0_START_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_PRI0_START_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_PRI0_START_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_PRI0_START_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_RED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_RED_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_RED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_RED_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_RED_END_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_RED_END_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_RED_END_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_RED_END_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_RED_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_RED_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_RED_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_RED_PACKETr, port, 0, rv)

#define READ_PORT_WREDPARAM_RED_START_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_RED_START_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_RED_START_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_RED_START_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_START_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_START_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_START_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_START_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_YELLOW_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_YELLOW_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_YELLOW_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_YELLOW_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_YELLOW_END_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_YELLOW_END_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_YELLOW_END_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_YELLOW_END_CELLr, port, 0, rv)

#define READ_PORT_WREDPARAM_YELLOW_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_YELLOW_PACKETr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_YELLOW_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_YELLOW_PACKETr, port, 0, rv)

#define READ_PORT_WREDPARAM_YELLOW_START_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WREDPARAM_YELLOW_START_CELLr, port, 0, rvp)
#define WRITE_PORT_WREDPARAM_YELLOW_START_CELLr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WREDPARAM_YELLOW_START_CELLr, port, 0, rv)

#define READ_PORT_WRED_THD_0_ECCPr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WRED_THD_0_ECCPr, port, 0, rvp)
#define WRITE_PORT_WRED_THD_0_ECCPr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WRED_THD_0_ECCPr, port, 0, rv)

#define READ_PORT_WRED_THD_1_ECCPr(unit, port, rvp) \
	soc_reg32_get(unit, PORT_WRED_THD_1_ECCPr, port, 0, rvp)
#define WRITE_PORT_WRED_THD_1_ECCPr(unit, port, rv) \
	soc_reg32_set(unit, PORT_WRED_THD_1_ECCPr, port, 0, rv)

#define READ_PPFC_ENr(unit, port, rvp) \
	soc_reg32_get(unit, PPFC_ENr, port, 0, rvp)
#define WRITE_PPFC_ENr(unit, port, rv) \
	soc_reg32_set(unit, PPFC_ENr, port, 0, rv)

#define READ_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr(unit, port, rvp) \
	soc_reg32_get(unit, PPFC_TX_PKT_XOFF_TIMER_0_1_VALr, port, 0, rvp)
#define WRITE_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr(unit, port, rv) \
	soc_reg32_set(unit, PPFC_TX_PKT_XOFF_TIMER_0_1_VALr, port, 0, rv)

#define READ_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr(unit, port, rvp) \
	soc_reg32_get(unit, PPFC_TX_PKT_XOFF_TIMER_2_3_VALr, port, 0, rvp)
#define WRITE_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr(unit, port, rv) \
	soc_reg32_set(unit, PPFC_TX_PKT_XOFF_TIMER_2_3_VALr, port, 0, rv)

#define READ_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr(unit, port, rvp) \
	soc_reg32_get(unit, PPFC_TX_PKT_XOFF_TIMER_4_5_VALr, port, 0, rvp)
#define WRITE_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr(unit, port, rv) \
	soc_reg32_set(unit, PPFC_TX_PKT_XOFF_TIMER_4_5_VALr, port, 0, rv)

#define READ_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr(unit, port, rvp) \
	soc_reg32_get(unit, PPFC_TX_PKT_XOFF_TIMER_6_7_VALr, port, 0, rvp)
#define WRITE_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr(unit, port, rv) \
	soc_reg32_set(unit, PPFC_TX_PKT_XOFF_TIMER_6_7_VALr, port, 0, rv)

#define READ_PPPEMPTYr(unit, rvp) \
	soc_reg32_get(unit, PPPEMPTYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PPPEMPTYr(unit, rv) \
	soc_reg32_set(unit, PPPEMPTYr, REG_PORT_ANY, 0, rv)

#define READ_PPPEMPTYSTATUSr(unit, rvp) \
	soc_reg32_get(unit, PPPEMPTYSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PPPEMPTYSTATUSr(unit, rv) \
	soc_reg32_set(unit, PPPEMPTYSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_PPPEMPTYSTATUS_HIr(unit, rvp) \
	soc_reg32_get(unit, PPPEMPTYSTATUS_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_PPPEMPTYSTATUS_HIr(unit, rv) \
	soc_reg32_set(unit, PPPEMPTYSTATUS_HIr, REG_PORT_ANY, 0, rv)

#define READ_PPP_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, PPP_CTRLr, port, 0, rvp)
#define WRITE_PPP_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, PPP_CTRLr, port, 0, rv)

#define READ_PPP_REFRESH_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, PPP_REFRESH_CTRLr, port, 0, rvp)
#define WRITE_PPP_REFRESH_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, PPP_REFRESH_CTRLr, port, 0, rv)

#define READ_PP_C0_PORT_A_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C0_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C0_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C0_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C0_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C1_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C1_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C1_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C1_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C2_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C2_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C2_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C2_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_ADDRr(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_ADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_ADDRr(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_ADDRr, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PP_C3_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PP_C3_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_C3_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PP_C3_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PP_MODULE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PP_MODULE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_MODULE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PP_MODULE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PP_PROGRAM_GOr(unit, rvp) \
	soc_reg32_get(unit, PP_PROGRAM_GOr, REG_PORT_ANY, 0, rvp)
#define WRITE_PP_PROGRAM_GOr(unit, rv) \
	soc_reg32_set(unit, PP_PROGRAM_GOr, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOEMPTY0_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOEMPTY0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOEMPTY0_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOEMPTY0_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOEMPTY1_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOEMPTY1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOEMPTY1_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOEMPTY1_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOEMPTY_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOEMPTY_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOEMPTY_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOEMPTY_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOOVERFLOW0_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOOVERFLOW0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOOVERFLOW0_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOOVERFLOW0_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOOVERFLOW1_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOOVERFLOW1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOOVERFLOW1_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOOVERFLOW1_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOOVERFLOW_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOOVERFLOW_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOOVERFLOW_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOOVERFLOW_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOPTREQUAL0_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOPTREQUAL0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOPTREQUAL0_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOPTREQUAL0_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOPTREQUAL1_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOPTREQUAL1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOPTREQUAL1_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOPTREQUAL1_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEFIFOPTREQUAL_64r(unit, rvp) \
	soc_reg_get(unit, PQEFIFOPTREQUAL_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEFIFOPTREQUAL_64r(unit, rv) \
	soc_reg_set(unit, PQEFIFOPTREQUAL_64r, REG_PORT_ANY, 0, rv)

#define READ_PQEMEMCFGr(unit, rvp) \
	soc_reg32_get(unit, PQEMEMCFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEMEMCFGr(unit, rv) \
	soc_reg32_set(unit, PQEMEMCFGr, REG_PORT_ANY, 0, rv)

#define READ_PQEMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, PQEMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, PQEMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PQEPARITYERRORADRr(unit, rvp) \
	soc_reg32_get(unit, PQEPARITYERRORADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQEPARITYERRORADRr(unit, rv) \
	soc_reg32_set(unit, PQEPARITYERRORADRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_A_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_A_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_A_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_A_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C0_PORT_B_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C0_PORT_B_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C0_PORT_B_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C0_PORT_B_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_A_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_A_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_A_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_A_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C1_PORT_B_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C1_PORT_B_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C1_PORT_B_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C1_PORT_B_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_A_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_A_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_A_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_A_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C2_PORT_B_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C2_PORT_B_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C2_PORT_B_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C2_PORT_B_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_A_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_A_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_A_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_A_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_CMDr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_CMDr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_CMDr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_CMDr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_DATA_0r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_DATA_1r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_DATA_2r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_DATA_3r(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_RADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_RADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_RADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_RADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_C3_PORT_B_WADDRr(unit, rvp) \
	soc_reg32_get(unit, PQ_C3_PORT_B_WADDRr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_C3_PORT_B_WADDRr(unit, rv) \
	soc_reg32_set(unit, PQ_C3_PORT_B_WADDRr, REG_PORT_ANY, 0, rv)

#define READ_PQ_MODULE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PQ_MODULE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_MODULE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PQ_MODULE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PQ_PROGRAM_GOr(unit, rvp) \
	soc_reg32_get(unit, PQ_PROGRAM_GOr, REG_PORT_ANY, 0, rvp)
#define WRITE_PQ_PROGRAM_GOr(unit, rv) \
	soc_reg32_set(unit, PQ_PROGRAM_GOr, REG_PORT_ANY, 0, rv)

#define READ_PRBPATr(unit, rvp) \
	soc_reg32_get(unit, PRBPATr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRBPATr(unit, rv) \
	soc_reg32_set(unit, PRBPATr, REG_PORT_ANY, 0, rv)

#define READ_PRCNTSELr(unit, rvp) \
	soc_reg32_get(unit, PRCNTSELr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRCNTSELr(unit, rv) \
	soc_reg32_set(unit, PRCNTSELr, REG_PORT_ANY, 0, rv)

#define READ_PRI2COSr(unit, rvp) \
	soc_reg32_get(unit, PRI2COSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRI2COSr(unit, rv) \
	soc_reg32_set(unit, PRI2COSr, REG_PORT_ANY, 0, rv)

#define READ_PRI2COS_2r(unit, rvp) \
	soc_reg32_get(unit, PRI2COS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRI2COS_2r(unit, rv) \
	soc_reg32_set(unit, PRI2COS_2r, REG_PORT_ANY, 0, rv)

#define READ_PRILUT_ADDR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, PRILUT_ADDR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRILUT_ADDR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, PRILUT_ADDR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COSr(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COSr, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COSr(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COSr, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_0_PRI0r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI0r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI0r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI1r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI1r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI1r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI2r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI2r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI2r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI3r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI3r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI3r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI4r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI4r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI4r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI5r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI5r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI5r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI6r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI6r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI6r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI7r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI7r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI7r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI8r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI8r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI8r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI9r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI9r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI9r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI10r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI10r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI10r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI11r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI11r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI11r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI12r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI12r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI12r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI13r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI13r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI13r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI14r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI14r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI14r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_0_PRI15r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_0_PRI15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_0_PRI15r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_0_PRI15r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI0r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI0r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI0r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI1r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI1r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI1r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI2r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI2r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI2r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI3r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI3r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI3r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI4r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI4r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI4r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI5r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI5r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI5r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI6r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI6r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI6r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI7r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI7r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI7r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI8r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI8r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI8r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI9r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI9r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI9r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI10r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI10r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI10r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI11r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI11r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI11r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI12r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI12r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI12r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI13r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI13r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI13r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI14r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI14r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI14r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_1_PRI15r(unit, rvp) \
	soc_reg32_get(unit, PRIO2COS_1_PRI15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIO2COS_1_PRI15r(unit, rv) \
	soc_reg32_set(unit, PRIO2COS_1_PRI15r, REG_PORT_ANY, 0, rv)

#define READ_PRIO2COS_CBFCr(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_CBFCr, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_CBFCr(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_CBFCr, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_LLFCr(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_LLFCr, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_LLFCr(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_LLFCr, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_LLFC0r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_LLFC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_LLFC0r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_LLFC0r, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_LLFC1r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_LLFC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_LLFC1r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_LLFC1r, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_LLFC2r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_LLFC2r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_LLFC2r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_LLFC2r, REG_PORT_ANY, idx, rv)

#define READ_PRIO2COS_LLFC3r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2COS_LLFC3r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2COS_LLFC3r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2COS_LLFC3r, REG_PORT_ANY, idx, rv)

#define READ_PRIO2EXTQ_LLFCr(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2EXTQ_LLFCr, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2EXTQ_LLFCr(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2EXTQ_LLFCr, REG_PORT_ANY, idx, rv)

#define READ_PRIO2EXTQ_LLFC0r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2EXTQ_LLFC0r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2EXTQ_LLFC0r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2EXTQ_LLFC0r, REG_PORT_ANY, idx, rv)

#define READ_PRIO2EXTQ_LLFC1r(unit, idx, rvp) \
	soc_reg32_get(unit, PRIO2EXTQ_LLFC1r, REG_PORT_ANY, idx, rvp)
#define WRITE_PRIO2EXTQ_LLFC1r(unit, idx, rv) \
	soc_reg32_set(unit, PRIO2EXTQ_LLFC1r, REG_PORT_ANY, idx, rv)

#define READ_PRIORITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, PRIORITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRIORITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, PRIORITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_PRIORITY_MAPPING_SELECTr(unit, port, rvp) \
	soc_reg32_get(unit, PRIORITY_MAPPING_SELECTr, port, 0, rvp)
#define WRITE_PRIORITY_MAPPING_SELECTr(unit, port, rv) \
	soc_reg32_set(unit, PRIORITY_MAPPING_SELECTr, port, 0, rv)

#define READ_PROTOCOLERRORSr(unit, rvp) \
	soc_reg32_get(unit, PROTOCOLERRORSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PROTOCOLERRORSr(unit, rv) \
	soc_reg32_set(unit, PROTOCOLERRORSr, REG_PORT_ANY, 0, rv)

#define READ_PROTOCOL_PKT_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, PROTOCOL_PKT_CONTROLr, port, 0, rvp)
#define WRITE_PROTOCOL_PKT_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, PROTOCOL_PKT_CONTROLr, port, 0, rv)

#define READ_PROT_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, PROT_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PROT_DEBUGr(unit, rv) \
	soc_reg32_set(unit, PROT_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_PRPLCr(unit, rvp) \
	soc_reg32_get(unit, PRPLCr, REG_PORT_ANY, 0, rvp)
#define WRITE_PRPLCr(unit, rv) \
	soc_reg32_set(unit, PRPLCr, REG_PORT_ANY, 0, rv)

#define READ_PRTABLE_DEFAULTr(unit, port, rvp) \
	soc_reg_get(unit, PRTABLE_DEFAULTr, port, 0, rvp)
#define WRITE_PRTABLE_DEFAULTr(unit, port, rv) \
	soc_reg_set(unit, PRTABLE_DEFAULTr, port, 0, rv)

#define READ_PRTABLE_ENTRYr(unit, port, idx, rvp) \
	soc_reg_get(unit, PRTABLE_ENTRYr, port, idx, rvp)
#define WRITE_PRTABLE_ENTRYr(unit, port, idx, rv) \
	soc_reg_set(unit, PRTABLE_ENTRYr, port, idx, rv)

#define READ_PSINTEQr(unit, rvp) \
	soc_reg32_get(unit, PSINTEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_PSINTEQr(unit, rv) \
	soc_reg32_set(unit, PSINTEQr, REG_PORT_ANY, 0, rv)

#define READ_PSINTQSTr(unit, rvp) \
	soc_reg32_get(unit, PSINTQSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_PSINTQSTr(unit, rv) \
	soc_reg32_set(unit, PSINTQSTr, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_0r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_1r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_2r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_3r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_4r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_5r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_6r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_7r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_8r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_9r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_10r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_11r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_12r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_13r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_14r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_PSLPMC_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, PSLPMC_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLPMC_TCID_15r(unit, rv) \
	soc_reg32_set(unit, PSLPMC_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_0r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_1r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_2r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_3r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_4r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_5r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_6r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_7r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_8r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_9r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_10r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_11r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_12r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_13r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_14r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_PSLTH_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, PSLTH_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSLTH_TCID_15r(unit, rv) \
	soc_reg32_set(unit, PSLTH_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PSYSTAT_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PSYSTAT_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PSYSTAT_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PSYSTAT_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PTRCTRLCONFIGr(unit, rvp) \
	soc_reg32_get(unit, PTRCTRLCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_PTRCTRLCONFIGr(unit, rv) \
	soc_reg32_set(unit, PTRCTRLCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CG0_CH0r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CG0_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CG0_CH0r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CG0_CH0r, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CG0_CH1r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CG0_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CG0_CH1r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CG0_CH1r, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CG1_CH0r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CG1_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CG1_CH0r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CG1_CH0r, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CG1_CH1r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CG1_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CG1_CH1r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CG1_CH1r, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CH0r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CH0r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CH0r, REG_PORT_ANY, 0, rv)

#define READ_PTR_FIFO_PARITY_CH1r(unit, rvp) \
	soc_reg32_get(unit, PTR_FIFO_PARITY_CH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PTR_FIFO_PARITY_CH1r(unit, rv) \
	soc_reg32_set(unit, PTR_FIFO_PARITY_CH1r, REG_PORT_ANY, 0, rv)

#define READ_PT_DEBUGr(unit, port, rvp) \
	soc_reg_get(unit, PT_DEBUGr, port, 0, rvp)
#define WRITE_PT_DEBUGr(unit, port, rv) \
	soc_reg_set(unit, PT_DEBUGr, port, 0, rv)

#define READ_PUP_CTXT_HIT_ALLOWr(unit, rvp) \
	soc_reg32_get(unit, PUP_CTXT_HIT_ALLOWr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_CTXT_HIT_ALLOWr(unit, rv) \
	soc_reg32_set(unit, PUP_CTXT_HIT_ALLOWr, REG_PORT_ANY, 0, rv)

#define READ_PUP_DELAY_CALENDARr(unit, rvp) \
	soc_reg32_get(unit, PUP_DELAY_CALENDARr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_DELAY_CALENDARr(unit, rv) \
	soc_reg32_set(unit, PUP_DELAY_CALENDARr, REG_PORT_ANY, 0, rv)

#define READ_PUP_HI_PRI_EVENT_MSKr(unit, rvp) \
	soc_reg32_get(unit, PUP_HI_PRI_EVENT_MSKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_HI_PRI_EVENT_MSKr(unit, rv) \
	soc_reg32_set(unit, PUP_HI_PRI_EVENT_MSKr, REG_PORT_ANY, 0, rv)

#define READ_PUP_HI_PRI_QTYPE_MSKr(unit, rvp) \
	soc_reg32_get(unit, PUP_HI_PRI_QTYPE_MSKr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_HI_PRI_QTYPE_MSKr(unit, rv) \
	soc_reg32_set(unit, PUP_HI_PRI_QTYPE_MSKr, REG_PORT_ANY, 0, rv)

#define READ_PUP_MP_PRIORITYr(unit, rvp) \
	soc_reg32_get(unit, PUP_MP_PRIORITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_MP_PRIORITYr(unit, rv) \
	soc_reg32_set(unit, PUP_MP_PRIORITYr, REG_PORT_ANY, 0, rv)

#define READ_PUP_NMP_PRIORITYr(unit, rvp) \
	soc_reg32_get(unit, PUP_NMP_PRIORITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_NMP_PRIORITYr(unit, rv) \
	soc_reg32_set(unit, PUP_NMP_PRIORITYr, REG_PORT_ANY, 0, rv)

#define READ_PUP_PRI_UPDATES_PER_TSr(unit, rvp) \
	soc_reg32_get(unit, PUP_PRI_UPDATES_PER_TSr, REG_PORT_ANY, 0, rvp)
#define WRITE_PUP_PRI_UPDATES_PER_TSr(unit, rv) \
	soc_reg32_set(unit, PUP_PRI_UPDATES_PER_TSr, REG_PORT_ANY, 0, rv)

#define READ_PURGE_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, PURGE_PKT_CNTr, port, 0, rvp)
#define WRITE_PURGE_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, PURGE_PKT_CNTr, port, 0, rv)

#define READ_PWIBLPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PWIBLPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PWIBLPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIBLPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PWIBLPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PWIRPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PWIRPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWIRPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PWIRPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_PWOTPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, PWOTPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_PWOTPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, PWOTPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_PWR_WATCH_DOG_CONTROL_MBXr(unit, rvp) \
	soc_reg32_get(unit, PWR_WATCH_DOG_CONTROL_MBXr, REG_PORT_ANY, 0, rvp)
#define WRITE_PWR_WATCH_DOG_CONTROL_MBXr(unit, rv) \
	soc_reg32_set(unit, PWR_WATCH_DOG_CONTROL_MBXr, REG_PORT_ANY, 0, rv)

#define READ_PWR_WATCH_DOG_CONTROL_MBYr(unit, rvp) \
	soc_reg32_get(unit, PWR_WATCH_DOG_CONTROL_MBYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PWR_WATCH_DOG_CONTROL_MBYr(unit, rv) \
	soc_reg32_set(unit, PWR_WATCH_DOG_CONTROL_MBYr, REG_PORT_ANY, 0, rv)

#define READ_PWR_WATCH_DOG_STATUS_MBXr(unit, rvp) \
	soc_reg32_get(unit, PWR_WATCH_DOG_STATUS_MBXr, REG_PORT_ANY, 0, rvp)
#define WRITE_PWR_WATCH_DOG_STATUS_MBXr(unit, rv) \
	soc_reg32_set(unit, PWR_WATCH_DOG_STATUS_MBXr, REG_PORT_ANY, 0, rv)

#define READ_PWR_WATCH_DOG_STATUS_MBYr(unit, rvp) \
	soc_reg32_get(unit, PWR_WATCH_DOG_STATUS_MBYr, REG_PORT_ANY, 0, rvp)
#define WRITE_PWR_WATCH_DOG_STATUS_MBYr(unit, rv) \
	soc_reg32_set(unit, PWR_WATCH_DOG_STATUS_MBYr, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_3r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_3r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_4r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_4r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_5r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_5r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_6r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_6r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rv)

#define READ_QBLOCK_NEXT_MEM_ECC_STATUS_7r(unit, rvp) \
	soc_reg32_get(unit, QBLOCK_NEXT_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QBLOCK_NEXT_MEM_ECC_STATUS_7r(unit, rv) \
	soc_reg32_set(unit, QBLOCK_NEXT_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rv)

#define READ_QDR36_CONFIG_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, QDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_QDR36_CONFIG_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, QDR36_CONFIG_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_QDR36_CONFIG_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, QDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_QDR36_CONFIG_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, QDR36_CONFIG_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_QDR36_CONFIG_REG3_ISr(unit, rvp) \
	soc_reg32_get(unit, QDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_QDR36_CONFIG_REG3_ISr(unit, rv) \
	soc_reg32_set(unit, QDR36_CONFIG_REG3_ISr, REG_PORT_ANY, 0, rv)

#define READ_QDR36_STATUS_REG1_ISr(unit, rvp) \
	soc_reg32_get(unit, QDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_QDR36_STATUS_REG1_ISr(unit, rv) \
	soc_reg32_set(unit, QDR36_STATUS_REG1_ISr, REG_PORT_ANY, 0, rv)

#define READ_QDR36_STATUS_REG2_ISr(unit, rvp) \
	soc_reg32_get(unit, QDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rvp)
#define WRITE_QDR36_STATUS_REG2_ISr(unit, rv) \
	soc_reg32_set(unit, QDR36_STATUS_REG2_ISr, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEMDEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEMDEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEMDEBUG_0r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEMDEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEMDEBUG_1r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEMDEBUG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEMDEBUG_1r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEMDEBUG_1r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_3r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_3r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_4r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_4r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_5r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_5r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_6r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_6r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_LOWER_MEM_ECC_STATUS_7r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_LOWER_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_LOWER_MEM_ECC_STATUS_7r(unit, rv) \
	soc_reg32_set(unit, QENTRY_LOWER_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEMDEBUG_0r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEMDEBUG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEMDEBUG_0r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEMDEBUG_0r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEMDEBUG_1r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEMDEBUG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEMDEBUG_1r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEMDEBUG_1r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_3r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_3r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_4r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_4r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_4r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_5r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_5r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_5r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_6r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_6r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_6r, REG_PORT_ANY, 0, rv)

#define READ_QENTRY_UPPER_MEM_ECC_STATUS_7r(unit, rvp) \
	soc_reg32_get(unit, QENTRY_UPPER_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QENTRY_UPPER_MEM_ECC_STATUS_7r(unit, rv) \
	soc_reg32_set(unit, QENTRY_UPPER_MEM_ECC_STATUS_7r, REG_PORT_ANY, 0, rv)

#define READ_QE_INTEROP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, QE_INTEROP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_INTEROP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, QE_INTEROP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A0_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A0_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A0_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A0_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A0_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A0_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A0_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A0_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A1_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A1_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A1_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A1_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A1_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A1_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A1_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A1_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A2_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A2_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A2_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A2_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A2_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A2_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A2_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A2_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A3_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A3_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A3_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A3_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_A3_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_A3_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_A3_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_A3_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B0_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B0_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B0_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B0_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B0_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B0_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B0_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B0_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B1_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B1_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B1_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B1_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B1_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B1_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B1_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B1_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B2_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B2_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B2_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B2_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B2_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B2_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B2_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B2_LOr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B3_HIr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B3_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B3_HIr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B3_HIr, REG_PORT_ANY, 0, rv)

#define READ_QE_TYPE_CHANNEL_MASK_B3_LOr(unit, rvp) \
	soc_reg32_get(unit, QE_TYPE_CHANNEL_MASK_B3_LOr, REG_PORT_ANY, 0, rvp)
#define WRITE_QE_TYPE_CHANNEL_MASK_B3_LOr(unit, rv) \
	soc_reg32_set(unit, QE_TYPE_CHANNEL_MASK_B3_LOr, REG_PORT_ANY, 0, rv)

#define READ_QGPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_CONFIGr, port, 0, rvp)
#define WRITE_QGPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_CONFIGr, port, 0, rv)

#define READ_QGPORT_MAC_XGXS_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_MAC_XGXS_CTRLr, port, 0, rvp)
#define WRITE_QGPORT_MAC_XGXS_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_MAC_XGXS_CTRLr, port, 0, rv)

#define READ_QGPORT_MAC_XGXS_STAT_GS0r(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_MAC_XGXS_STAT_GS0r, port, 0, rvp)
#define WRITE_QGPORT_MAC_XGXS_STAT_GS0r(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_MAC_XGXS_STAT_GS0r, port, 0, rv)

#define READ_QGPORT_MAC_XGXS_STAT_GS1r(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_MAC_XGXS_STAT_GS1r, port, 0, rvp)
#define WRITE_QGPORT_MAC_XGXS_STAT_GS1r(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_MAC_XGXS_STAT_GS1r, port, 0, rv)

#define READ_QGPORT_MAC_XGXS_STAT_GS2r(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_MAC_XGXS_STAT_GS2r, port, 0, rvp)
#define WRITE_QGPORT_MAC_XGXS_STAT_GS2r(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_MAC_XGXS_STAT_GS2r, port, 0, rv)

#define READ_QGPORT_MAC_XGXS_STAT_GS3r(unit, port, rvp) \
	soc_reg32_get(unit, QGPORT_MAC_XGXS_STAT_GS3r, port, 0, rvp)
#define WRITE_QGPORT_MAC_XGXS_STAT_GS3r(unit, port, rv) \
	soc_reg32_set(unit, QGPORT_MAC_XGXS_STAT_GS3r, port, 0, rv)

#define READ_QMA_BP_SYNCr(unit, rvp) \
	soc_reg32_get(unit, QMA_BP_SYNCr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_BP_SYNCr(unit, rv) \
	soc_reg32_set(unit, QMA_BP_SYNCr, REG_PORT_ANY, 0, rv)

#define READ_QMA_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMA_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMA_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QMA_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QMA_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, QMA_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, QMA_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, QMA_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, QMA_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, QMA_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, QMA_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMA_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMA_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMA_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMA_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR1r(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR2r(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMA_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMA_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, QMA_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMA_HALT_CFGr(unit, rvp) \
	soc_reg32_get(unit, QMA_HALT_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_HALT_CFGr(unit, rv) \
	soc_reg32_set(unit, QMA_HALT_CFGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_IFENQR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_IFENQR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_IFENQR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_IFENQR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_LQ_WRED_PDROP0r(unit, rvp) \
	soc_reg32_get(unit, QMA_LQ_WRED_PDROP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_LQ_WRED_PDROP0r(unit, rv) \
	soc_reg32_set(unit, QMA_LQ_WRED_PDROP0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_LQ_WRED_PDROP1r(unit, rvp) \
	soc_reg32_get(unit, QMA_LQ_WRED_PDROP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_LQ_WRED_PDROP1r(unit, rv) \
	soc_reg32_set(unit, QMA_LQ_WRED_PDROP1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_QBUFFSPROFILE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_QBUFFSPROFILE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_QBUFFSPROFILE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_QBUFFSPROFILE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_QS_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_QS_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_QS_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_QS_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_Q_MAX_BUFFS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_Q_MAX_BUFFS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_Q_MAX_BUFFS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_Q_MAX_BUFFS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_Q_MIN_BUFFS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_Q_MIN_BUFFS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_Q_MIN_BUFFS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_Q_MIN_BUFFS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, QMA_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, QMA_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_RAM_TM1r(unit, rvp) \
	soc_reg32_get(unit, QMA_RAM_TM1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RAM_TM1r(unit, rv) \
	soc_reg32_set(unit, QMA_RAM_TM1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_RANDGEN_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_RANDGEN_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RANDGEN_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_RANDGEN_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_RAND_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_RAND_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RAND_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_RAND_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_RBENQR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_RBENQR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RBENQR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_RBENQR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_RBENQR_FIFO_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_RBENQR_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RBENQR_FIFO_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_RBENQR_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_RB_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_RB_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_RB_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_RB_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, QMA_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, QMA_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_QMA_TAG_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMA_TAG_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_TAG_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMA_TAG_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMA_VOQ_WRED_PDROP0r(unit, rvp) \
	soc_reg32_get(unit, QMA_VOQ_WRED_PDROP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_VOQ_WRED_PDROP0r(unit, rv) \
	soc_reg32_set(unit, QMA_VOQ_WRED_PDROP0r, REG_PORT_ANY, 0, rv)

#define READ_QMA_VOQ_WRED_PDROP1r(unit, rvp) \
	soc_reg32_get(unit, QMA_VOQ_WRED_PDROP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_VOQ_WRED_PDROP1r(unit, rv) \
	soc_reg32_set(unit, QMA_VOQ_WRED_PDROP1r, REG_PORT_ANY, 0, rv)

#define READ_QMA_VOQ_WRED_STATE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_VOQ_WRED_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_VOQ_WRED_STATE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_VOQ_WRED_STATE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_WREDCURVE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_WREDCURVE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_WREDCURVE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_WREDCURVE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMA_WRED_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, QMA_WRED_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMA_WRED_CONFIGr(unit, rv) \
	soc_reg32_set(unit, QMA_WRED_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ALLOCBUFFSCNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ALLOCBUFFSCNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ALLOCBUFFSCNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ALLOCBUFFSCNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ARB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMB_ARB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ARB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMB_ARB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_BUFFER_LIST_A_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_BUFFER_LIST_A_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_BUFFER_LIST_A_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_BUFFER_LIST_A_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_BUFFER_LIST_B_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_BUFFER_LIST_B_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_BUFFER_LIST_B_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_BUFFER_LIST_B_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_BUFFER_LIST_C_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_BUFFER_LIST_C_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_BUFFER_LIST_C_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_BUFFER_LIST_C_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_BUFFER_LIST_D_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_BUFFER_LIST_D_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_BUFFER_LIST_D_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_BUFFER_LIST_D_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMB_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMB_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QMB_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QMB_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, QMB_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, QMB_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, QMB_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, QMB_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT0r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT0r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT1r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT1r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT2r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT2r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT3r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT3r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT4r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT4r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT4r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT5r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT5r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT5r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT6r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT6r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT6r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEBUG_CNT7r(unit, rvp) \
	soc_reg32_get(unit, QMB_DEBUG_CNT7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEBUG_CNT7r(unit, rv) \
	soc_reg32_set(unit, QMB_DEBUG_CNT7r, REG_PORT_ANY, 0, rv)

#define READ_QMB_DEQD_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMB_DEQD_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_DEQD_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMB_DEQD_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, QMB_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, QMB_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMB_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMB_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, QMB_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, QMB_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_EMPTY_QUEUE_GRANTr(unit, rvp) \
	soc_reg32_get(unit, QMB_EMPTY_QUEUE_GRANTr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_EMPTY_QUEUE_GRANTr(unit, rv) \
	soc_reg32_set(unit, QMB_EMPTY_QUEUE_GRANTr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQD_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQD_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQD_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMB_ENQD_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQD_FIFO_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQD_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQD_FIFO_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ENQD_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQD_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQD_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQD_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMB_ENQD_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMB_ENQR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQR_FIFO_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQR_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQR_FIFO_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_ENQR_FIFO_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ENQ_REQ_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, QMB_ENQ_REQ_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ENQ_REQ_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, QMB_ENQ_REQ_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR1r(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR2r(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR3r(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR3r(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ERROR3_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_ERROR3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ERROR3_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_ERROR3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_ETAGS_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, QMB_ETAGS_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ETAGS_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, QMB_ETAGS_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_ETAGS_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, QMB_ETAGS_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_ETAGS_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, QMB_ETAGS_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_FLUSH_PENDING_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_FLUSH_PENDING_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FLUSH_PENDING_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_FLUSH_PENDING_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_FL_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, QMB_FL_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FL_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, QMB_FL_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_FL_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, QMB_FL_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FL_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, QMB_FL_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_FL_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, QMB_FL_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FL_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, QMB_FL_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_FL_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, QMB_FL_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FL_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, QMB_FL_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_FL_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, QMB_FL_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_FL_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, QMB_FL_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_QMB_HALT_CFGr(unit, rvp) \
	soc_reg32_get(unit, QMB_HALT_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_HALT_CFGr(unit, rv) \
	soc_reg32_set(unit, QMB_HALT_CFGr, REG_PORT_ANY, 0, rv)

#define READ_QMB_HEAD_LLA_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_HEAD_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_HEAD_LLA_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_HEAD_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_LLA_TRANS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_LLA_TRANS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_LLA_TRANS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_LLA_TRANS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS0_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS0_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS0_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS0_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS0_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS0_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS0_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS0_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS1_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS1_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS1_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS1_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS1_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS1_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS1_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS1_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS2_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS2_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS2_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS2_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS2_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS2_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS2_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS2_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS3_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS3_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS3_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS3_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS3_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS3_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS3_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS3_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS4_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS4_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS4_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS4_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS4_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS4_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS4_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS4_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS5_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS5_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS5_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS5_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS5_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS5_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS5_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS5_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS6_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS6_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS6_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS6_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS6_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS6_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS6_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS6_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS7_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS7_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS7_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS7_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_COS7_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_COS7_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_COS7_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_COS7_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_LINE_CNT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_LINE_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_LINE_CNT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_LINE_CNT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_LOSSLESS_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_LOSSLESS_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_LOSSLESS_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_LOSSLESS_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_PG_RESERVE_DROP_0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_PG_RESERVE_DROP_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_PG_RESERVE_DROP_0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_PG_RESERVE_DROP_0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_PG_RESERVE_DROP_1r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_PG_RESERVE_DROP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_PG_RESERVE_DROP_1r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_PG_RESERVE_DROP_1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_PG_TAIL_DROP_0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_PG_TAIL_DROP_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_PG_TAIL_DROP_0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_PG_TAIL_DROP_0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_PG_TAIL_DROP_1r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_PG_TAIL_DROP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_PG_TAIL_DROP_1r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_PG_TAIL_DROP_1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROPr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROPr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROPr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROPr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR1r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR2r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR3r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR3r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_XSTATE0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_XSTATE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_XSTATE0r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_XSTATE0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_XSTATE1r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_XSTATE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_XSTATE1r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_XSTATE1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_XSTATE2r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_XSTATE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_XSTATE2r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_XSTATE2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PFC_SP_PG_XSTATE3r(unit, rvp) \
	soc_reg32_get(unit, QMB_PFC_SP_PG_XSTATE3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PFC_SP_PG_XSTATE3r(unit, rv) \
	soc_reg32_set(unit, QMB_PFC_SP_PG_XSTATE3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PKT_HDR_ADJUST0r(unit, rvp) \
	soc_reg32_get(unit, QMB_PKT_HDR_ADJUST0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PKT_HDR_ADJUST0r(unit, rv) \
	soc_reg32_set(unit, QMB_PKT_HDR_ADJUST0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PKT_HDR_ADJUST1r(unit, rvp) \
	soc_reg32_get(unit, QMB_PKT_HDR_ADJUST1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PKT_HDR_ADJUST1r(unit, rv) \
	soc_reg32_set(unit, QMB_PKT_HDR_ADJUST1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PKT_HDR_ADJUST2r(unit, rvp) \
	soc_reg32_get(unit, QMB_PKT_HDR_ADJUST2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PKT_HDR_ADJUST2r(unit, rv) \
	soc_reg32_set(unit, QMB_PKT_HDR_ADJUST2r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PKT_HDR_ADJUST3r(unit, rvp) \
	soc_reg32_get(unit, QMB_PKT_HDR_ADJUST3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PKT_HDR_ADJUST3r(unit, rv) \
	soc_reg32_set(unit, QMB_PKT_HDR_ADJUST3r, REG_PORT_ANY, 0, rv)

#define READ_QMB_PKT_HDR_ADJUST4r(unit, rvp) \
	soc_reg32_get(unit, QMB_PKT_HDR_ADJUST4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_PKT_HDR_ADJUST4r(unit, rv) \
	soc_reg32_set(unit, QMB_PKT_HDR_ADJUST4r, REG_PORT_ANY, 0, rv)

#define READ_QMB_QUEUE_CONFIG_CTRLr(unit, rvp) \
	soc_reg32_get(unit, QMB_QUEUE_CONFIG_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_QUEUE_CONFIG_CTRLr(unit, rv) \
	soc_reg32_set(unit, QMB_QUEUE_CONFIG_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_QMB_QUEUE_CONFIG_DATAr(unit, rvp) \
	soc_reg32_get(unit, QMB_QUEUE_CONFIG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_QUEUE_CONFIG_DATAr(unit, rv) \
	soc_reg32_set(unit, QMB_QUEUE_CONFIG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_QMB_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, QMB_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, QMB_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_RAM_TM1r(unit, rvp) \
	soc_reg32_get(unit, QMB_RAM_TM1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_RAM_TM1r(unit, rv) \
	soc_reg32_set(unit, QMB_RAM_TM1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_SELECTED_Qr(unit, rvp) \
	soc_reg32_get(unit, QMB_SELECTED_Qr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SELECTED_Qr(unit, rv) \
	soc_reg32_set(unit, QMB_SELECTED_Qr, REG_PORT_ANY, 0, rv)

#define READ_QMB_SLQ_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, QMB_SLQ_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SLQ_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, QMB_SLQ_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_QMB_SLQ_COUNTER_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_SLQ_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SLQ_COUNTER_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_SLQ_COUNTER_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_SLQ_PKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, QMB_SLQ_PKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SLQ_PKT_CNTr(unit, rv) \
	soc_reg32_set(unit, QMB_SLQ_PKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_QMB_SLQ_PTRr(unit, rvp) \
	soc_reg32_get(unit, QMB_SLQ_PTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SLQ_PTRr(unit, rv) \
	soc_reg32_set(unit, QMB_SLQ_PTRr, REG_PORT_ANY, 0, rv)

#define READ_QMB_STATSCFG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_STATSCFG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_STATSCFG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_STATSCFG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMB_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMB_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMB_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, QMB_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_STATUS1r(unit, rv) \
	soc_reg32_set(unit, QMB_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_QMB_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, QMB_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, QMB_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_QMB_TAIL_LLA_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_TAIL_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_TAIL_LLA_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_TAIL_LLA_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_TC_FP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_TC_FP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_TC_FP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_TC_FP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMB_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMB_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, QMB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMC_AGER_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMC_AGER_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_AGER_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMC_AGER_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_AGER_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QMC_AGER_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_AGER_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QMC_AGER_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QMC_BUFFER_AGE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMC_BUFFER_AGE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_BUFFER_AGE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMC_BUFFER_AGE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_DC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMC_DC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_DC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMC_DC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_DC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QMC_DC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_DC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QMC_DC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QMC_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QMC_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QMC_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QMC_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QMC_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QMC_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QMC_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QMC_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, QMC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, QMC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, QMC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, QMC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QMC_QAVG_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QMC_QAVG_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_QAVG_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QMC_QAVG_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, QMC_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, QMC_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_RATE_DELTA_MAX_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMC_RATE_DELTA_MAX_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_RATE_DELTA_MAX_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMC_RATE_DELTA_MAX_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, QMC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, QMC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_QMC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, QMC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, QMC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_QMC_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, QMC_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, QMC_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_QMC_VOQ_ARRIVALS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMC_VOQ_ARRIVALS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_VOQ_ARRIVALS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMC_VOQ_ARRIVALS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QMC_VOQ_CONFIG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QMC_VOQ_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QMC_VOQ_CONFIG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QMC_VOQ_CONFIG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QM_CS_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QM_CS_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_CS_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QM_CS_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QM_CS_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QM_CS_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_CS_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QM_CS_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QM_CS_QSTATSLKUP0r(unit, rvp) \
	soc_reg32_get(unit, QM_CS_QSTATSLKUP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_CS_QSTATSLKUP0r(unit, rv) \
	soc_reg32_set(unit, QM_CS_QSTATSLKUP0r, REG_PORT_ANY, 0, rv)

#define READ_QM_CS_QSTATSLKUP1r(unit, rvp) \
	soc_reg32_get(unit, QM_CS_QSTATSLKUP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_CS_QSTATSLKUP1r(unit, rv) \
	soc_reg32_set(unit, QM_CS_QSTATSLKUP1r, REG_PORT_ANY, 0, rv)

#define READ_QM_HCFC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QM_HCFC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_HCFC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QM_HCFC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QM_HCFC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QM_HCFC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_HCFC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QM_HCFC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QM_LLFC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, QM_LLFC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_LLFC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, QM_LLFC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_QM_LLFC_COS_TO_PG_MAP0r(unit, rvp) \
	soc_reg32_get(unit, QM_LLFC_COS_TO_PG_MAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_LLFC_COS_TO_PG_MAP0r(unit, rv) \
	soc_reg32_set(unit, QM_LLFC_COS_TO_PG_MAP0r, REG_PORT_ANY, 0, rv)

#define READ_QM_LLFC_COS_TO_PG_MAP1r(unit, rvp) \
	soc_reg32_get(unit, QM_LLFC_COS_TO_PG_MAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_LLFC_COS_TO_PG_MAP1r(unit, rv) \
	soc_reg32_set(unit, QM_LLFC_COS_TO_PG_MAP1r, REG_PORT_ANY, 0, rv)

#define READ_QM_LLFC_COS_TO_PG_MAP2r(unit, rvp) \
	soc_reg32_get(unit, QM_LLFC_COS_TO_PG_MAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_LLFC_COS_TO_PG_MAP2r(unit, rv) \
	soc_reg32_set(unit, QM_LLFC_COS_TO_PG_MAP2r, REG_PORT_ANY, 0, rv)

#define READ_QM_LLFC_COS_TO_PG_MAP3r(unit, rvp) \
	soc_reg32_get(unit, QM_LLFC_COS_TO_PG_MAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_LLFC_COS_TO_PG_MAP3r(unit, rv) \
	soc_reg32_set(unit, QM_LLFC_COS_TO_PG_MAP3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QM_PFC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_ENQ_SRC_PORT_LKUP_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr(unit, rv) \
	soc_reg32_set(unit, QM_PFC_ENQ_SRC_PORT_LKUP_CFGr, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_MAX_THRESHOLD_COS7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_MAX_THRESHOLD_COS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_MAX_THRESHOLD_COS7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_MAX_THRESHOLD_COS7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_PG_BUF_XON_THRESHOLD_7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_PG_BUF_XON_THRESHOLD_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_PG_BUF_XON_THRESHOLD_7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_PG_BUF_XON_THRESHOLD_7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_RSVD_THRESHOLD_7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_RSVD_THRESHOLD_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_RSVD_THRESHOLD_7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_RSVD_THRESHOLD_7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS0r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS0r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS0r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS1r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS1r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS1r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS2r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS2r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS2r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS3r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS3r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS3r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS4r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS4r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS4r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS5r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS5r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS5r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS6r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS6r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS6r, REG_PORT_ANY, 0, rv)

#define READ_QM_PFC_THRESHOLD_COS7r(unit, rvp) \
	soc_reg32_get(unit, QM_PFC_THRESHOLD_COS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_PFC_THRESHOLD_COS7r(unit, rv) \
	soc_reg32_set(unit, QM_PFC_THRESHOLD_COS7r, REG_PORT_ANY, 0, rv)

#define READ_QM_QSB_RAND_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QM_QSB_RAND_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_QSB_RAND_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QM_QSB_RAND_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QM_QSB_RATE_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QM_QSB_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_QSB_RATE_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QM_QSB_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QM_TAIL_DROP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, QM_TAIL_DROP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_TAIL_DROP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, QM_TAIL_DROP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_QM_TX_DEQREQ_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QM_TX_DEQREQ_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QM_TX_DEQREQ_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QM_TX_DEQREQ_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QPORT_CNTMAXSIZEr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_CNTMAXSIZEr, port, 0, rvp)
#define WRITE_QPORT_CNTMAXSIZEr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_CNTMAXSIZEr, port, 0, rv)

#define READ_QPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_CONFIGr, port, 0, rvp)
#define WRITE_QPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_CONFIGr, port, 0, rv)

#define READ_QPORT_RSV_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_RSV_MASKr, port, 0, rvp)
#define WRITE_QPORT_RSV_MASKr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_RSV_MASKr, port, 0, rv)

#define READ_QPORT_SGNDET_EARLYCRSr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_SGNDET_EARLYCRSr, port, 0, rvp)
#define WRITE_QPORT_SGNDET_EARLYCRSr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_SGNDET_EARLYCRSr, port, 0, rv)

#define READ_QPORT_STAT_UPDATE_MASKr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_STAT_UPDATE_MASKr, port, 0, rvp)
#define WRITE_QPORT_STAT_UPDATE_MASKr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_STAT_UPDATE_MASKr, port, 0, rv)

#define READ_QPORT_TPIDr(unit, port, rvp) \
	soc_reg32_get(unit, QPORT_TPIDr, port, 0, rvp)
#define WRITE_QPORT_TPIDr(unit, port, rv) \
	soc_reg32_set(unit, QPORT_TPIDr, port, 0, rv)

#define READ_QPP_BP_MONITOR_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QPP_BP_MONITOR_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QPP_BP_MONITOR_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QPP_BP_MONITOR_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSA_AGEEVENT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_AGEEVENT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_AGEEVENT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_AGEEVENT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_AGEFLAGS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_AGEFLAGS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_AGEFLAGS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_AGEFLAGS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_AGEH_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_AGEH_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_AGEH_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_AGEH_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_AGEL_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_AGEL_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_AGEL_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_AGEL_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_AGETHRESH_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_AGETHRESH_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_AGETHRESH_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_AGETHRESH_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_BSE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_BSE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_BSE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_BSE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_BSN_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_BSN_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_BSN_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_BSN_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_CALENDAR_AGER_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSA_CALENDAR_AGER_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_CALENDAR_AGER_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSA_CALENDAR_AGER_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSA_CALENDAR_AGER_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSA_CALENDAR_AGER_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_CALENDAR_AGER_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSA_CALENDAR_AGER_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSA_CALENDAR_AGER_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSA_CALENDAR_AGER_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_CALENDAR_AGER_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSA_CALENDAR_AGER_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSA_CALENDAR_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_CALENDAR_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_CALENDAR_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_CALENDAR_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_E2NT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_E2NT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_E2NT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_E2NT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_ENQDEQD_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSA_ENQDEQD_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_ENQDEQD_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSA_ENQDEQD_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSA_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSA_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSA_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSA_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSA_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSA_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSA_HALT_CFGr(unit, rvp) \
	soc_reg32_get(unit, QSA_HALT_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_HALT_CFGr(unit, rv) \
	soc_reg32_set(unit, QSA_HALT_CFGr, REG_PORT_ANY, 0, rv)

#define READ_QSA_INITr(unit, rvp) \
	soc_reg32_get(unit, QSA_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_INITr(unit, rv) \
	soc_reg32_set(unit, QSA_INITr, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_AGEFLAGSr(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_AGEFLAGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_AGEFLAGSr(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_AGEFLAGSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_AGEHr(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_AGEHr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_AGEHr(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_AGEHr, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_AGELr(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_AGELr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_AGELr(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_AGELr, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_ASSORTED0r(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_ASSORTED0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_ASSORTED0r(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_ASSORTED0r, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_ASSORTED1r(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_ASSORTED1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_ASSORTED1r(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_ASSORTED1r, REG_PORT_ANY, 0, rv)

#define READ_QSA_MEM_DEBUG_ASSORTED2r(unit, rvp) \
	soc_reg32_get(unit, QSA_MEM_DEBUG_ASSORTED2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_MEM_DEBUG_ASSORTED2r(unit, rv) \
	soc_reg32_set(unit, QSA_MEM_DEBUG_ASSORTED2r, REG_PORT_ANY, 0, rv)

#define READ_QSA_Q2SC0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_Q2SC0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_Q2SC0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_Q2SC0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_Q2SC1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_Q2SC1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_Q2SC1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_Q2SC1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QPARAMS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_QPARAMS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QPARAMS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_QPARAMS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QPP_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSA_QPP_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QPP_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSA_QPP_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QPP_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSA_QPP_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QPP_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSA_QPP_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QPP_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSA_QPP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QPP_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSA_QPP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QSTATE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_QSTATE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QSTATE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_QSTATE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_QTHRESH_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_QTHRESH_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_QTHRESH_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_QTHRESH_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_S2N_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_S2N_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_S2N_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_S2N_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_SOFT_RESETr(unit, rvp) \
	soc_reg32_get(unit, QSA_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_SOFT_RESETr(unit, rv) \
	soc_reg32_set(unit, QSA_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define READ_QSA_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSA_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSA_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, QSA_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSA_TREX2_DEBUG_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, QSA_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_TREX2_DEBUG_ENABLEr(unit, rv) \
	soc_reg32_set(unit, QSA_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_QSA_TSTB_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSA_TSTB_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSA_TSTB_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSA_TSTB_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA4_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA4_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA4_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA4_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA5_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA5_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA5_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA5_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA6_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA6_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA6_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA6_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSB_BAA_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_BAA_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_BAA_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_BAA_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, QSB_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_ENABLEr(unit, rv) \
	soc_reg32_set(unit, QSB_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_QSB_GEN_ERROR_FLAGSr(unit, rvp) \
	soc_reg32_get(unit, QSB_GEN_ERROR_FLAGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_GEN_ERROR_FLAGSr(unit, rv) \
	soc_reg32_set(unit, QSB_GEN_ERROR_FLAGSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_GEN_ERROR_FLAGS_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_GEN_ERROR_FLAGS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_GEN_ERROR_FLAGS_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_GEN_ERROR_FLAGS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_GGP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_GGP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_GGP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_GGP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_HALT_CFGr(unit, rvp) \
	soc_reg32_get(unit, QSB_HALT_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_HALT_CFGr(unit, rv) \
	soc_reg32_set(unit, QSB_HALT_CFGr, REG_PORT_ANY, 0, rv)

#define READ_QSB_INITr(unit, rvp) \
	soc_reg32_get(unit, QSB_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_INITr(unit, rv) \
	soc_reg32_set(unit, QSB_INITr, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_ASSORTED0r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_ASSORTED0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_ASSORTED0r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_ASSORTED0r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_ASSORTED1r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_ASSORTED1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_ASSORTED1r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_ASSORTED1r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_BAA0r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_BAA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_BAA0r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_BAA0r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_BAA1r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_BAA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_BAA1r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_BAA1r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_BAA2r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_BAA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_BAA2r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_BAA2r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_SHAPER0r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_SHAPER0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_SHAPER0r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_SHAPER0r, REG_PORT_ANY, 0, rv)

#define READ_QSB_MEM_DEBUG_SHAPER1r(unit, rvp) \
	soc_reg32_get(unit, QSB_MEM_DEBUG_SHAPER1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_MEM_DEBUG_SHAPER1r(unit, rv) \
	soc_reg32_set(unit, QSB_MEM_DEBUG_SHAPER1r, REG_PORT_ANY, 0, rv)

#define READ_QSB_PLUT_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_PLUT_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_PLUT_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_PLUT_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_PUP0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_PUP0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_PUP0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_PUP0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_PUP1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_PUP1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_PUP1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_PUP1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_PUP_ERROR_FLAGSr(unit, rvp) \
	soc_reg32_get(unit, QSB_PUP_ERROR_FLAGSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_PUP_ERROR_FLAGSr(unit, rv) \
	soc_reg32_set(unit, QSB_PUP_ERROR_FLAGSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_PUP_ERROR_FLAGS_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_PUP_ERROR_FLAGS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_PUP_ERROR_FLAGS_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_PUP_ERROR_FLAGS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER4_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER4_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER4_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER4_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SHAPER_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_SHAPER_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SHAPER_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_SHAPER_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SOFT_RESETr(unit, rvp) \
	soc_reg32_get(unit, QSB_SOFT_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SOFT_RESETr(unit, rv) \
	soc_reg32_set(unit, QSB_SOFT_RESETr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SPP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_SPP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SPP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_SPP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SPP_GGP_PUP_ECC_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSB_SPP_GGP_PUP_ECC_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SPP_GGP_PUP_ECC_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSB_SPP_GGP_PUP_ECC_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_SPP_GGP_PUP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_SPP_GGP_PUP_ECC_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_SPP_PUP_GGP_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSB_SPP_PUP_GGP_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_SPP_PUP_GGP_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSB_SPP_PUP_GGP_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSB_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, QSB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, QSB_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_QSB_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, QSB_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSB_TREX2_DEBUG_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, QSB_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSB_TREX2_DEBUG_ENABLEr(unit, rv) \
	soc_reg32_set(unit, QSB_TREX2_DEBUG_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP0_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP0_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP0_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP0_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP1_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP1_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP1_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP1_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP2_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP2_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP2_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP2_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP3_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP3_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP3_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP3_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPCONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPCONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPCONFIG_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPCONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPCONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPCONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPCONFIG_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPCONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPCONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPCONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPCONFIG_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPCONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPCONFIG_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPCONFIG_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPCONFIG_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPCONFIG_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLRESETPOINT_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLRESETPOINT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLRESETPOINT_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLRESETPOINT_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLRESETPOINT_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLRESETPOINT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLRESETPOINT_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLRESETPOINT_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLRESETPOINT_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLRESETPOINT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLRESETPOINT_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLRESETPOINT_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLRESETPOINT_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLRESETPOINT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLRESETPOINT_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLRESETPOINT_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLSETPOINT_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLSETPOINT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLSETPOINT_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLSETPOINT_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLSETPOINT_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLSETPOINT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLSETPOINT_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLSETPOINT_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLSETPOINT_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLSETPOINT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLSETPOINT_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLSETPOINT_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPFULLSETPOINT_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPFULLSETPOINT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPFULLSETPOINT_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPFULLSETPOINT_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPINIT_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPINIT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPINIT_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPINIT_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPINIT_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPINIT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPINIT_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPINIT_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPINIT_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPINIT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPINIT_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPINIT_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPINIT_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPINIT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPINIT_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPINIT_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPOTPCONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPOTPCONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPOTPCONFIG_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPOTPCONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPOTPCONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPOTPCONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPOTPCONFIG_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPOTPCONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPOTPCONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPOTPCONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPOTPCONFIG_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPOTPCONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPOTPCONFIG_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPOTPCONFIG_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPOTPCONFIG_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPOTPCONFIG_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPREADPOINTER_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPREADPOINTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPREADPOINTER_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPREADPOINTER_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPREADPOINTER_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPREADPOINTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPREADPOINTER_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPREADPOINTER_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPREADPOINTER_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPREADPOINTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPREADPOINTER_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPREADPOINTER_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPREADPOINTER_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPREADPOINTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPREADPOINTER_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPREADPOINTER_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPSTACKSTATUS_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPSTACKSTATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPSTACKSTATUS_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPSTACKSTATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPSTACKSTATUS_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPSTACKSTATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPSTACKSTATUS_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPSTACKSTATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPSTACKSTATUS_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPSTACKSTATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPSTACKSTATUS_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPSTACKSTATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAPSTACKSTATUS_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAPSTACKSTATUS_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAPSTACKSTATUS_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAPSTACKSTATUS_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_BITMAP_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_BITMAP_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_BITMAP_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_BITMAP_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ECC_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ECC_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ECC_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ECC_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ECC_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ECC_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ECC_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ECC_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ECC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ECC_STATUS_3r(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ECC_STATUS_3r(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ECC_STATUS_3r, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_MEM_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_MEM_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_MEM_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_MEM_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_FAP_STACK_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_FAP_STACK_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_FAP_STACK_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_FAP_STACK_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_INTERRUPTr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_INTERRUPTr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_INTERRUPTr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_INTERRUPTr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_INTERRUPT_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_INTERRUPT_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_INTERRUPT_MASKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_INTERRUPT_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QBLOCK_NEXT_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QBLOCK_NEXT_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QBLOCK_NEXT_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QBLOCK_NEXT_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QBLOCK_NEXT_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QBLOCK_NEXT_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_LOWER_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_LOWER_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_LOWER_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_LOWER_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_LOWER_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_LOWER_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_LOWER_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_LOWER_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_LOWER_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_LOWER_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_UPPER_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_UPPER_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_UPPER_ERRORr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_UPPER_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_UPPER_ERRORr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_UPPER_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_QSTRUCT_QENTRY_UPPER_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, QSTRUCT_QENTRY_UPPER_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QSTRUCT_QENTRY_UPPER_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, QSTRUCT_QENTRY_UPPER_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_QS_CALENDAR_TYPE_DECODEr(unit, rvp) \
	soc_reg32_get(unit, QS_CALENDAR_TYPE_DECODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_CALENDAR_TYPE_DECODEr(unit, rv) \
	soc_reg32_set(unit, QS_CALENDAR_TYPE_DECODEr, REG_PORT_ANY, 0, rv)

#define READ_QS_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, QS_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, QS_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_QS_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, QS_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, QS_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_QS_RATE_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QS_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_RATE_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QS_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QS_TS_HI_PRI_MSKr(unit, rvp) \
	soc_reg32_get(unit, QS_TS_HI_PRI_MSKr, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_TS_HI_PRI_MSKr(unit, rv) \
	soc_reg32_set(unit, QS_TS_HI_PRI_MSKr, REG_PORT_ANY, 0, rv)

#define READ_QS_TX_GRANT_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QS_TX_GRANT_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QS_TX_GRANT_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QS_TX_GRANT_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_QUAD0_SERDES_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, QUAD0_SERDES_CTRLr, port, 0, rvp)
#define WRITE_QUAD0_SERDES_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, QUAD0_SERDES_CTRLr, port, 0, rv)

#define READ_QUAD0_SERDES_STATUS0r(unit, port, rvp) \
	soc_reg32_get(unit, QUAD0_SERDES_STATUS0r, port, 0, rvp)
#define WRITE_QUAD0_SERDES_STATUS0r(unit, port, rv) \
	soc_reg32_set(unit, QUAD0_SERDES_STATUS0r, port, 0, rv)

#define READ_QUAD0_SERDES_STATUS1r(unit, port, rvp) \
	soc_reg32_get(unit, QUAD0_SERDES_STATUS1r, port, 0, rvp)
#define WRITE_QUAD0_SERDES_STATUS1r(unit, port, rv) \
	soc_reg32_set(unit, QUAD0_SERDES_STATUS1r, port, 0, rv)

#define READ_QUAD1_SERDES_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, QUAD1_SERDES_CTRLr, port, 0, rvp)
#define WRITE_QUAD1_SERDES_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, QUAD1_SERDES_CTRLr, port, 0, rv)

#define READ_QUAD1_SERDES_STATUS0r(unit, port, rvp) \
	soc_reg32_get(unit, QUAD1_SERDES_STATUS0r, port, 0, rvp)
#define WRITE_QUAD1_SERDES_STATUS0r(unit, port, rv) \
	soc_reg32_set(unit, QUAD1_SERDES_STATUS0r, port, 0, rv)

#define READ_QUAD1_SERDES_STATUS1r(unit, port, rvp) \
	soc_reg32_get(unit, QUAD1_SERDES_STATUS1r, port, 0, rvp)
#define WRITE_QUAD1_SERDES_STATUS1r(unit, port, rv) \
	soc_reg32_set(unit, QUAD1_SERDES_STATUS1r, port, 0, rv)

#define READ_QUEUE_SRC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, QUEUE_SRC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_QUEUE_SRC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, QUEUE_SRC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH0r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH0r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH0r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH1r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH1r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH1r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH2r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH2r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH2r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH2r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH3r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH3r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH3r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH3r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH4r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH4r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH4r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH4r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH5r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH5r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH5r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH5r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH6r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH6r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH6r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH6r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH7r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH7r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH7r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH7r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH8r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH8r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH8r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH8r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH9r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH9r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH9r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH9r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH10r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH10r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH10r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH10r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH11r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH11r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH11r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH11r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH12r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH12r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH12r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH12r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH13r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH13r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH13r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH13r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH14r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH14r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH14r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH14r, REG_PORT_ANY, 0, rv)

#define READ_Q_DEPTH_THRESH15r(unit, rvp) \
	soc_reg32_get(unit, Q_DEPTH_THRESH15r, REG_PORT_ANY, 0, rvp)
#define WRITE_Q_DEPTH_THRESH15r(unit, rv) \
	soc_reg32_set(unit, Q_DEPTH_THRESH15r, REG_PORT_ANY, 0, rv)

#define READ_R64r(unit, port, rvp) \
	soc_reg_get(unit, R64r, port, 0, rvp)
#define WRITE_R64r(unit, port, rv) \
	soc_reg_set(unit, R64r, port, 0, rv)

#define READ_R127r(unit, port, rvp) \
	soc_reg_get(unit, R127r, port, 0, rvp)
#define WRITE_R127r(unit, port, rv) \
	soc_reg_set(unit, R127r, port, 0, rv)

#define READ_R255r(unit, port, rvp) \
	soc_reg_get(unit, R255r, port, 0, rvp)
#define WRITE_R255r(unit, port, rv) \
	soc_reg_set(unit, R255r, port, 0, rv)

#define READ_R511r(unit, port, rvp) \
	soc_reg_get(unit, R511r, port, 0, rvp)
#define WRITE_R511r(unit, port, rv) \
	soc_reg_set(unit, R511r, port, 0, rv)

#define READ_R1023r(unit, port, rvp) \
	soc_reg_get(unit, R1023r, port, 0, rvp)
#define WRITE_R1023r(unit, port, rv) \
	soc_reg_set(unit, R1023r, port, 0, rv)

#define READ_R1518r(unit, port, rvp) \
	soc_reg_get(unit, R1518r, port, 0, rvp)
#define WRITE_R1518r(unit, port, rv) \
	soc_reg_set(unit, R1518r, port, 0, rv)

#define READ_R2047r(unit, port, rvp) \
	soc_reg_get(unit, R2047r, port, 0, rvp)
#define WRITE_R2047r(unit, port, rv) \
	soc_reg_set(unit, R2047r, port, 0, rv)

#define READ_R4095r(unit, port, rvp) \
	soc_reg_get(unit, R4095r, port, 0, rvp)
#define WRITE_R4095r(unit, port, rv) \
	soc_reg_set(unit, R4095r, port, 0, rv)

#define READ_R9216r(unit, port, rvp) \
	soc_reg_get(unit, R9216r, port, 0, rvp)
#define WRITE_R9216r(unit, port, rv) \
	soc_reg_set(unit, R9216r, port, 0, rv)

#define READ_R16383r(unit, port, rvp) \
	soc_reg_get(unit, R16383r, port, 0, rvp)
#define WRITE_R16383r(unit, port, rv) \
	soc_reg_set(unit, R16383r, port, 0, rv)

#define READ_RAICFGr(unit, rvp) \
	soc_reg32_get(unit, RAICFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RAICFGr(unit, rv) \
	soc_reg32_set(unit, RAICFGr, REG_PORT_ANY, 0, rv)

#define READ_RALNr(unit, port, rvp) \
	soc_reg_get(unit, RALNr, port, 0, rvp)
#define WRITE_RALNr(unit, port, rv) \
	soc_reg_set(unit, RALNr, port, 0, rv)

#define READ_RAW_LINK_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RAW_LINK_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RAW_LINK_STATUSr(unit, rv) \
	soc_reg32_set(unit, RAW_LINK_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RAW_LINK_STATUS_CHANGEr(unit, rvp) \
	soc_reg32_get(unit, RAW_LINK_STATUS_CHANGEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RAW_LINK_STATUS_CHANGEr(unit, rv) \
	soc_reg32_set(unit, RAW_LINK_STATUS_CHANGEr, REG_PORT_ANY, 0, rv)

#define READ_RAW_LINK_STATUS_CHANGE_MASKr(unit, rvp) \
	soc_reg32_get(unit, RAW_LINK_STATUS_CHANGE_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RAW_LINK_STATUS_CHANGE_MASKr(unit, rv) \
	soc_reg32_set(unit, RAW_LINK_STATUS_CHANGE_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RAW_LINK_STATUS_STICKYr(unit, rvp) \
	soc_reg32_get(unit, RAW_LINK_STATUS_STICKYr, REG_PORT_ANY, 0, rvp)
#define WRITE_RAW_LINK_STATUS_STICKYr(unit, rv) \
	soc_reg32_set(unit, RAW_LINK_STATUS_STICKYr, REG_PORT_ANY, 0, rv)

#define READ_RBCr(unit, port, rvp) \
	soc_reg_get(unit, RBCr, port, 0, rvp)
#define WRITE_RBCr(unit, port, rv) \
	soc_reg_set(unit, RBCr, port, 0, rv)

#define READ_RBCAr(unit, port, rvp) \
	soc_reg_get(unit, RBCAr, port, 0, rvp)
#define WRITE_RBCAr(unit, port, rv) \
	soc_reg_set(unit, RBCAr, port, 0, rv)

#define READ_RBC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RBC_BYTEr, port, 0, rvp)
#define WRITE_RBC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RBC_BYTEr, port, 0, rv)

#define READ_RBYTr(unit, port, rvp) \
	soc_reg_get(unit, RBYTr, port, 0, rvp)
#define WRITE_RBYTr(unit, port, rv) \
	soc_reg_set(unit, RBYTr, port, 0, rv)

#define READ_RB_CI_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_CI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_CI_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_CI_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_0r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_1r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_2r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_3r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_4r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_4r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_4r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_5r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_5r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_5r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_6r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_6r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_6r, REG_PORT_ANY, 0, rv)

#define READ_RB_COS_MAP_TABLE_7r(unit, rvp) \
	soc_reg32_get(unit, RB_COS_MAP_TABLE_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_COS_MAP_TABLE_7r(unit, rv) \
	soc_reg32_set(unit, RB_COS_MAP_TABLE_7r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_BAD_Q_IFH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_BAD_Q_IFH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_BAD_Q_IFH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_BAD_Q_IFH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_BAD_Q_IFH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_BAD_Q_IFH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_BAD_Q_IFH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_BAD_Q_IFH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_BAD_Q_IFH_2r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_BAD_Q_IFH_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_BAD_Q_IFH_2r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_BAD_Q_IFH_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_BAD_Q_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_BAD_Q_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_BAD_Q_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_BAD_Q_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_BAD_Q_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_BAD_Q_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_BAD_Q_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_BAD_Q_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_EDC_LINE_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_EDC_LINE_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_EDC_LINE_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_EDC_LINE_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_MESSAGE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_MESSAGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_MESSAGE_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_MESSAGE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_MESSAGE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_MESSAGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_MESSAGE_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_MESSAGE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_MESSAGE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_MESSAGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_MESSAGE_2r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_MESSAGE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_MESSAGE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_MESSAGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_MESSAGE_3r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_MESSAGE_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT2r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT2r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT2r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT3r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT3r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT3r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT4r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT4r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT4r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT5r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT5r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT5r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT6r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT6r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT6r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT7r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT7r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT7r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_ERROR_INJECT8r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_ERROR_INJECT8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_ERROR_INJECT8r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_ERROR_INJECT8r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_DROP_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_DROP_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_DROP_COUNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_DROP_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_TEST_IRH_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_TEST_IRH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_TEST_IRH_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_TEST_IRH_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_TEST_IRH_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_TEST_IRH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_TEST_IRH_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_TEST_IRH_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEBUG_TEST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_DEBUG_TEST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEBUG_TEST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_DEBUG_TEST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_DEF_Q_IX_0r(unit, rvp) \
	soc_reg32_get(unit, RB_DEF_Q_IX_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEF_Q_IX_0r(unit, rv) \
	soc_reg32_set(unit, RB_DEF_Q_IX_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEF_Q_IX_1r(unit, rvp) \
	soc_reg32_get(unit, RB_DEF_Q_IX_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEF_Q_IX_1r(unit, rv) \
	soc_reg32_set(unit, RB_DEF_Q_IX_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEF_Q_IX_2r(unit, rvp) \
	soc_reg32_get(unit, RB_DEF_Q_IX_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEF_Q_IX_2r(unit, rv) \
	soc_reg32_set(unit, RB_DEF_Q_IX_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_DEF_Q_IX_3r(unit, rvp) \
	soc_reg32_get(unit, RB_DEF_Q_IX_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DEF_Q_IX_3r(unit, rv) \
	soc_reg32_set(unit, RB_DEF_Q_IX_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_DRR_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, RB_DRR_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DRR_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, RB_DRR_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_RB_DRR_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, RB_DRR_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DRR_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, RB_DRR_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_RB_DRR_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, RB_DRR_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_DRR_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, RB_DRR_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, RB_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_ERROR_1r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_ERROR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_ERROR_1r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_ERROR_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, RB_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_ERROR_1_MASKr(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_ERROR_1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_ERROR_1_MASKr(unit, rv) \
	soc_reg32_set(unit, RB_ECC_ERROR_1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS2r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS3r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS4r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS5r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS6r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_RB_ECC_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, RB_ECC_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ECC_STATUS7r(unit, rv) \
	soc_reg32_set(unit, RB_ECC_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_RB_ENQRESP_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, RB_ENQRESP_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ENQRESP_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, RB_ENQRESP_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_1r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_1r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_2r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_2r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_1_MASKr(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_1_MASKr(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_2_MASKr(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_2_MASKr(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_HALT_MASK_0r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_HALT_MASK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_HALT_MASK_0r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_HALT_MASK_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_HALT_MASK_1r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_HALT_MASK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_HALT_MASK_1r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_HALT_MASK_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_ERROR_HALT_MASK_2r(unit, rvp) \
	soc_reg32_get(unit, RB_ERROR_HALT_MASK_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_ERROR_HALT_MASK_2r(unit, rv) \
	soc_reg32_set(unit, RB_ERROR_HALT_MASK_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_FC_E2ECC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_FC_E2ECC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FC_E2ECC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_FC_E2ECC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_FC_E2ECC_HCFC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_FC_E2ECC_HCFC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FC_E2ECC_HCFC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_FC_E2ECC_HCFC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_FC_FORCE_MESSAGEr(unit, rvp) \
	soc_reg32_get(unit, RB_FC_FORCE_MESSAGEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FC_FORCE_MESSAGEr(unit, rv) \
	soc_reg32_set(unit, RB_FC_FORCE_MESSAGEr, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP0r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP0r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP0r, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP1r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP1r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP1r, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP2r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP2r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP2r, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP3r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP3r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP3r, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP4r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP4r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP4r, REG_PORT_ANY, 0, rv)

#define READ_RB_FIRST_CI_LOOKUP5r(unit, rvp) \
	soc_reg32_get(unit, RB_FIRST_CI_LOOKUP5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_FIRST_CI_LOOKUP5r(unit, rv) \
	soc_reg32_set(unit, RB_FIRST_CI_LOOKUP5r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF0_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF0_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF0_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF0_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF0_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF0_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF1_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF1_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF1_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF1_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF1_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF1_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF2_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF2_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF2_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF2_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF2_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF2_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF3_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF3_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF3_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF3_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF3_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF3_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF4_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF4_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF4_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF4_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF4_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF4_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF5_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF5_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF5_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF5_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF5_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF5_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_BP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_BP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_BP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_BP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_DATA_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_DATA_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_DATA_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_DFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_DFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_DFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_DFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_EREQFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_EREQFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_EREQFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_EREQ_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_EREQ_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_EREQ_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_ERESPFIFO_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_ERESPFIFO_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_ERESPFIFO_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_ERESP_FIFO_RESOURCEr(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_ERESP_FIFO_RESOURCEr(unit, rv) \
	soc_reg32_set(unit, RB_IF6_ERESP_FIFO_RESOURCEr, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_NOHEAD_FIELDS_0r(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_NOHEAD_FIELDS_0r(unit, rv) \
	soc_reg32_set(unit, RB_IF6_NOHEAD_FIELDS_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_IF6_NOHEAD_FIELDS_1r(unit, rvp) \
	soc_reg32_get(unit, RB_IF6_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_IF6_NOHEAD_FIELDS_1r(unit, rv) \
	soc_reg32_set(unit, RB_IF6_NOHEAD_FIELDS_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG7r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG7r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG7r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG8r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG8r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG8r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG9r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG9r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG9r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG10r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG10r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG10r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG11r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG11r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG11r, REG_PORT_ANY, 0, rv)

#define READ_RB_PRED_CONFIG12r(unit, rvp) \
	soc_reg32_get(unit, RB_PRED_CONFIG12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_PRED_CONFIG12r(unit, rv) \
	soc_reg32_set(unit, RB_PRED_CONFIG12r, REG_PORT_ANY, 0, rv)

#define READ_RB_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, RB_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, RB_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_RB_SEG_BASE_7r(unit, rvp) \
	soc_reg32_get(unit, RB_SEG_BASE_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_SEG_BASE_7r(unit, rv) \
	soc_reg32_set(unit, RB_SEG_BASE_7r, REG_PORT_ANY, 0, rv)

#define READ_RB_SEG_BASE_1_2r(unit, rvp) \
	soc_reg32_get(unit, RB_SEG_BASE_1_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_SEG_BASE_1_2r(unit, rv) \
	soc_reg32_set(unit, RB_SEG_BASE_1_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_SEG_BASE_3_4r(unit, rvp) \
	soc_reg32_get(unit, RB_SEG_BASE_3_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_SEG_BASE_3_4r(unit, rv) \
	soc_reg32_set(unit, RB_SEG_BASE_3_4r, REG_PORT_ANY, 0, rv)

#define READ_RB_SEG_BASE_5_6r(unit, rvp) \
	soc_reg32_get(unit, RB_SEG_BASE_5_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_SEG_BASE_5_6r(unit, rv) \
	soc_reg32_set(unit, RB_SEG_BASE_5_6r, REG_PORT_ANY, 0, rv)

#define READ_RB_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, RB_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, RB_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_RB_TWO_BYTE_DROP_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, RB_TWO_BYTE_DROP_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_TWO_BYTE_DROP_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, RB_TWO_BYTE_DROP_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_RB_TWO_BYTE_DROP_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, RB_TWO_BYTE_DROP_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_TWO_BYTE_DROP_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, RB_TWO_BYTE_DROP_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP0_FC_HCFC_MESSAGE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_XP0_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP0_FC_HCFC_MESSAGE_0r(unit, rv) \
	soc_reg32_set(unit, RB_XP0_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP0_FC_HCFC_MESSAGE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_XP0_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP0_FC_HCFC_MESSAGE_1r(unit, rv) \
	soc_reg32_set(unit, RB_XP0_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP0_FC_HCFC_MESSAGE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_XP0_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP0_FC_HCFC_MESSAGE_2r(unit, rv) \
	soc_reg32_set(unit, RB_XP0_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP0_FC_HCFC_MESSAGE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_XP0_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP0_FC_HCFC_MESSAGE_3r(unit, rv) \
	soc_reg32_set(unit, RB_XP0_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP1_FC_HCFC_MESSAGE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_XP1_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP1_FC_HCFC_MESSAGE_0r(unit, rv) \
	soc_reg32_set(unit, RB_XP1_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP1_FC_HCFC_MESSAGE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_XP1_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP1_FC_HCFC_MESSAGE_1r(unit, rv) \
	soc_reg32_set(unit, RB_XP1_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP1_FC_HCFC_MESSAGE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_XP1_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP1_FC_HCFC_MESSAGE_2r(unit, rv) \
	soc_reg32_set(unit, RB_XP1_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP1_FC_HCFC_MESSAGE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_XP1_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP1_FC_HCFC_MESSAGE_3r(unit, rv) \
	soc_reg32_set(unit, RB_XP1_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP2_FC_HCFC_MESSAGE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_XP2_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP2_FC_HCFC_MESSAGE_0r(unit, rv) \
	soc_reg32_set(unit, RB_XP2_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP2_FC_HCFC_MESSAGE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_XP2_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP2_FC_HCFC_MESSAGE_1r(unit, rv) \
	soc_reg32_set(unit, RB_XP2_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP2_FC_HCFC_MESSAGE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_XP2_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP2_FC_HCFC_MESSAGE_2r(unit, rv) \
	soc_reg32_set(unit, RB_XP2_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP2_FC_HCFC_MESSAGE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_XP2_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP2_FC_HCFC_MESSAGE_3r(unit, rv) \
	soc_reg32_set(unit, RB_XP2_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP3_FC_HCFC_MESSAGE_0r(unit, rvp) \
	soc_reg32_get(unit, RB_XP3_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP3_FC_HCFC_MESSAGE_0r(unit, rv) \
	soc_reg32_set(unit, RB_XP3_FC_HCFC_MESSAGE_0r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP3_FC_HCFC_MESSAGE_1r(unit, rvp) \
	soc_reg32_get(unit, RB_XP3_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP3_FC_HCFC_MESSAGE_1r(unit, rv) \
	soc_reg32_set(unit, RB_XP3_FC_HCFC_MESSAGE_1r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP3_FC_HCFC_MESSAGE_2r(unit, rvp) \
	soc_reg32_get(unit, RB_XP3_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP3_FC_HCFC_MESSAGE_2r(unit, rv) \
	soc_reg32_set(unit, RB_XP3_FC_HCFC_MESSAGE_2r, REG_PORT_ANY, 0, rv)

#define READ_RB_XP3_FC_HCFC_MESSAGE_3r(unit, rvp) \
	soc_reg32_get(unit, RB_XP3_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RB_XP3_FC_HCFC_MESSAGE_3r(unit, rv) \
	soc_reg32_set(unit, RB_XP3_FC_HCFC_MESSAGE_3r, REG_PORT_ANY, 0, rv)

#define READ_RCDEr(unit, port, rvp) \
	soc_reg_get(unit, RCDEr, port, 0, rvp)
#define WRITE_RCDEr(unit, port, rv) \
	soc_reg_set(unit, RCDEr, port, 0, rv)

#define READ_RCHCFG_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_0r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_1r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_2r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_3r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_4r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_5r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_6r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_7r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_8r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_9r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_10r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_11r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_12r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_13r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_14r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_RCHCFG_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, RCHCFG_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCHCFG_TCID_15r(unit, rv) \
	soc_reg32_set(unit, RCHCFG_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_RCOS0r(unit, port, rvp) \
	soc_reg_get(unit, RCOS0r, port, 0, rvp)
#define WRITE_RCOS0r(unit, port, rv) \
	soc_reg_set(unit, RCOS0r, port, 0, rv)

#define READ_RCOS1r(unit, port, rvp) \
	soc_reg_get(unit, RCOS1r, port, 0, rvp)
#define WRITE_RCOS1r(unit, port, rv) \
	soc_reg_set(unit, RCOS1r, port, 0, rv)

#define READ_RCOS2r(unit, port, rvp) \
	soc_reg_get(unit, RCOS2r, port, 0, rvp)
#define WRITE_RCOS2r(unit, port, rv) \
	soc_reg_set(unit, RCOS2r, port, 0, rv)

#define READ_RCOS3r(unit, port, rvp) \
	soc_reg_get(unit, RCOS3r, port, 0, rvp)
#define WRITE_RCOS3r(unit, port, rv) \
	soc_reg_set(unit, RCOS3r, port, 0, rv)

#define READ_RCOS4r(unit, port, rvp) \
	soc_reg_get(unit, RCOS4r, port, 0, rvp)
#define WRITE_RCOS4r(unit, port, rv) \
	soc_reg_set(unit, RCOS4r, port, 0, rv)

#define READ_RCOS5r(unit, port, rvp) \
	soc_reg_get(unit, RCOS5r, port, 0, rvp)
#define WRITE_RCOS5r(unit, port, rv) \
	soc_reg_set(unit, RCOS5r, port, 0, rv)

#define READ_RCOS6r(unit, port, rvp) \
	soc_reg_get(unit, RCOS6r, port, 0, rvp)
#define WRITE_RCOS6r(unit, port, rv) \
	soc_reg_set(unit, RCOS6r, port, 0, rv)

#define READ_RCOS7r(unit, port, rvp) \
	soc_reg_get(unit, RCOS7r, port, 0, rvp)
#define WRITE_RCOS7r(unit, port, rv) \
	soc_reg_set(unit, RCOS7r, port, 0, rv)

#define READ_RCOS14r(unit, port, rvp) \
	soc_reg_get(unit, RCOS14r, port, 0, rvp)
#define WRITE_RCOS14r(unit, port, rv) \
	soc_reg_set(unit, RCOS14r, port, 0, rv)

#define READ_RCOS15r(unit, port, rvp) \
	soc_reg_get(unit, RCOS15r, port, 0, rvp)
#define WRITE_RCOS15r(unit, port, rv) \
	soc_reg_set(unit, RCOS15r, port, 0, rv)

#define READ_RCOS0_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS0_BYTEr, port, 0, rvp)
#define WRITE_RCOS0_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS0_BYTEr, port, 0, rv)

#define READ_RCOS14_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS14_BYTEr, port, 0, rvp)
#define WRITE_RCOS14_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS14_BYTEr, port, 0, rv)

#define READ_RCOS15_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS15_BYTEr, port, 0, rvp)
#define WRITE_RCOS15_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS15_BYTEr, port, 0, rv)

#define READ_RCOS1_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS1_BYTEr, port, 0, rvp)
#define WRITE_RCOS1_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS1_BYTEr, port, 0, rv)

#define READ_RCOS2_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS2_BYTEr, port, 0, rvp)
#define WRITE_RCOS2_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS2_BYTEr, port, 0, rv)

#define READ_RCOS3_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS3_BYTEr, port, 0, rvp)
#define WRITE_RCOS3_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS3_BYTEr, port, 0, rv)

#define READ_RCOS4_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS4_BYTEr, port, 0, rvp)
#define WRITE_RCOS4_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS4_BYTEr, port, 0, rv)

#define READ_RCOS5_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS5_BYTEr, port, 0, rvp)
#define WRITE_RCOS5_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS5_BYTEr, port, 0, rv)

#define READ_RCOS6_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS6_BYTEr, port, 0, rvp)
#define WRITE_RCOS6_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS6_BYTEr, port, 0, rv)

#define READ_RCOS7_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RCOS7_BYTEr, port, 0, rvp)
#define WRITE_RCOS7_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RCOS7_BYTEr, port, 0, rv)

#define READ_RCVDTSO1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_0r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_1r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_2r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_3r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_4r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_5r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_6r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_7r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_8r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_9r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_10r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_11r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_12r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_13r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_14r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO1_CID_15r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_0r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_1r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_2r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_3r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_4r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_5r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_6r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_7r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_8r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_9r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_10r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_11r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_12r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_13r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_14r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_RCVDTSO2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, RCVDTSO2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RCVDTSO2_CID_15r(unit, rv) \
	soc_reg32_set(unit, RCVDTSO2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_RCV_COS_BYTES_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_COS_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_COS_BYTES_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_COS_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_COS_PKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_COS_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_COS_PKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_COS_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_DROP_AGG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_DROP_AGG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_DROP_AGG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_DROP_AGG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_DROP_BYTES_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_DROP_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_DROP_BYTES_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_DROP_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_DROP_PKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_DROP_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_DROP_PKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_DROP_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_HIGIG_CMD_STATS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_HIGIG_CMD_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_HIGIG_CMD_STATS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_HIGIG_CMD_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_IP_STATS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_IP_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_IP_STATS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_IP_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_L2_BYTES_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_L2_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_L2_BYTES_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_L2_BYTES_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_L2_PKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_L2_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_L2_PKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_L2_PKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RCV_VLAN_STATS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RCV_VLAN_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RCV_VLAN_STATS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RCV_VLAN_STATS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC0r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC0r, port, 0, rvp)
#define WRITE_RDBGC0r(unit, port, rv) \
	soc_reg_set(unit, RDBGC0r, port, 0, rv)

#define READ_RDBGC1r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC1r, port, 0, rvp)
#define WRITE_RDBGC1r(unit, port, rv) \
	soc_reg_set(unit, RDBGC1r, port, 0, rv)

#define READ_RDBGC2r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC2r, port, 0, rvp)
#define WRITE_RDBGC2r(unit, port, rv) \
	soc_reg_set(unit, RDBGC2r, port, 0, rv)

#define READ_RDBGC3r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC3r, port, 0, rvp)
#define WRITE_RDBGC3r(unit, port, rv) \
	soc_reg_set(unit, RDBGC3r, port, 0, rv)

#define READ_RDBGC4r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC4r, port, 0, rvp)
#define WRITE_RDBGC4r(unit, port, rv) \
	soc_reg_set(unit, RDBGC4r, port, 0, rv)

#define READ_RDBGC5r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC5r, port, 0, rvp)
#define WRITE_RDBGC5r(unit, port, rv) \
	soc_reg_set(unit, RDBGC5r, port, 0, rv)

#define READ_RDBGC6r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC6r, port, 0, rvp)
#define WRITE_RDBGC6r(unit, port, rv) \
	soc_reg_set(unit, RDBGC6r, port, 0, rv)

#define READ_RDBGC7r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC7r, port, 0, rvp)
#define WRITE_RDBGC7r(unit, port, rv) \
	soc_reg_set(unit, RDBGC7r, port, 0, rv)

#define READ_RDBGC8r(unit, port, rvp) \
	soc_reg_get(unit, RDBGC8r, port, 0, rvp)
#define WRITE_RDBGC8r(unit, port, rv) \
	soc_reg_set(unit, RDBGC8r, port, 0, rv)

#define READ_RDBGC0_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC0_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC0_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC0_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC0_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC0_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC0_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC0_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC1_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC1_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC1_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC1_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC2_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC2_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC2_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC2_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC3_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC3_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC3_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC3_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC3_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC3_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC3_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC3_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC4_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC4_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC4_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC4_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC4_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC4_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC4_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC4_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC5_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC5_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC5_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC5_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC5_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC5_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC5_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC5_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC6_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC6_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC6_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC6_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC6_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC6_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC6_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC6_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC7_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC7_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC7_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC7_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC7_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC7_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC7_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC7_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC8_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RDBGC8_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC8_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RDBGC8_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC8_SELECTr(unit, rvp) \
	soc_reg32_get(unit, RDBGC8_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC8_SELECTr(unit, rv) \
	soc_reg32_set(unit, RDBGC8_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST0_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST0_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST0_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST0_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST0_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST0_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST0_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST0_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST0_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST0_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST0_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST0_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST2_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST2_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST2_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST2_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_MEM_INST2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, RDBGC_MEM_INST2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDBGC_MEM_INST2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, RDBGC_MEM_INST2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_RDBGC_SELECT_2r(unit, idx, rvp) \
	soc_reg32_get(unit, RDBGC_SELECT_2r, REG_PORT_ANY, idx, rvp)
#define WRITE_RDBGC_SELECT_2r(unit, idx, rv) \
	soc_reg32_set(unit, RDBGC_SELECT_2r, REG_PORT_ANY, idx, rv)

#define READ_RDEECCPDROPCNTr(unit, rvp) \
	soc_reg32_get(unit, RDEECCPDROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEECCPDROPCNTr(unit, rv) \
	soc_reg32_set(unit, RDEECCPDROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDEERRORCODEr(unit, rvp) \
	soc_reg32_get(unit, RDEERRORCODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEERRORCODEr(unit, rv) \
	soc_reg32_set(unit, RDEERRORCODEr, REG_PORT_ANY, 0, rv)

#define READ_RDEHDRMEMDEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, RDEHDRMEMDEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_RDEHDRMEMDEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, RDEHDRMEMDEBUGr, REG_PORT_ANY, idx, rv)

#define READ_RDEMEMDEBUGr(unit, rvp) \
	soc_reg_get(unit, RDEMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEMEMDEBUGr(unit, rv) \
	soc_reg_set(unit, RDEMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_RDEOVERLIMITDROPCNTr(unit, rvp) \
	soc_reg32_get(unit, RDEOVERLIMITDROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEOVERLIMITDROPCNTr(unit, rv) \
	soc_reg32_set(unit, RDEOVERLIMITDROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDEPARITYERRORPTRr(unit, rvp) \
	soc_reg32_get(unit, RDEPARITYERRORPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEPARITYERRORPTRr(unit, rv) \
	soc_reg32_set(unit, RDEPARITYERRORPTRr, REG_PORT_ANY, 0, rv)

#define READ_RDEPGMAPPINGr(unit, rvp) \
	soc_reg32_get(unit, RDEPGMAPPINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEPGMAPPINGr(unit, rv) \
	soc_reg32_set(unit, RDEPGMAPPINGr, REG_PORT_ANY, 0, rv)

#define READ_RDEQEMPTYr(unit, rvp) \
	soc_reg32_get(unit, RDEQEMPTYr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEQEMPTYr(unit, rv) \
	soc_reg32_set(unit, RDEQEMPTYr, REG_PORT_ANY, 0, rv)

#define READ_RDEQFULLDROPCNTr(unit, rvp) \
	soc_reg32_get(unit, RDEQFULLDROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEQFULLDROPCNTr(unit, rv) \
	soc_reg32_set(unit, RDEQFULLDROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDEQPKTCNTr(unit, rvp) \
	soc_reg32_get(unit, RDEQPKTCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEQPKTCNTr(unit, rv) \
	soc_reg32_set(unit, RDEQPKTCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDEQRSTr(unit, rvp) \
	soc_reg32_get(unit, RDEQRSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDEQRSTr(unit, rv) \
	soc_reg32_set(unit, RDEQRSTr, REG_PORT_ANY, 0, rv)

#define READ_RDERDLIMITr(unit, rvp) \
	soc_reg32_get(unit, RDERDLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDERDLIMITr(unit, rv) \
	soc_reg32_set(unit, RDERDLIMITr, REG_PORT_ANY, 0, rv)

#define READ_RDETHDIDROPCNTr(unit, rvp) \
	soc_reg32_get(unit, RDETHDIDROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDETHDIDROPCNTr(unit, rv) \
	soc_reg32_set(unit, RDETHDIDROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDETHDODROPCNTr(unit, rvp) \
	soc_reg32_get(unit, RDETHDODROPCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDETHDODROPCNTr(unit, rv) \
	soc_reg32_set(unit, RDETHDODROPCNTr, REG_PORT_ANY, 0, rv)

#define READ_RDE_PORT_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, RDE_PORT_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDE_PORT_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, RDE_PORT_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_RDE_PORT_SHARED_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, RDE_PORT_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDE_PORT_SHARED_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, RDE_PORT_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_RDE_PORT_SHARED_LIMIT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, RDE_PORT_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_RDE_PORT_SHARED_LIMIT_PACKETr(unit, rv) \
	soc_reg32_set(unit, RDE_PORT_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_RDISCr(unit, port, rvp) \
	soc_reg_get(unit, RDISCr, port, 0, rvp)
#define WRITE_RDISCr(unit, port, rv) \
	soc_reg_set(unit, RDISCr, port, 0, rv)

#define READ_RDOS_DROPr(unit, port, rvp) \
	soc_reg_get(unit, RDOS_DROPr, port, 0, rvp)
#define WRITE_RDOS_DROPr(unit, port, rv) \
	soc_reg_set(unit, RDOS_DROPr, port, 0, rv)

#define READ_RDOT1Qr(unit, port, rvp) \
	soc_reg_get(unit, RDOT1Qr, port, 0, rvp)
#define WRITE_RDOT1Qr(unit, port, rv) \
	soc_reg_set(unit, RDOT1Qr, port, 0, rv)

#define READ_RDROPr(unit, port, rvp) \
	soc_reg_get(unit, RDROPr, port, 0, rvp)
#define WRITE_RDROPr(unit, port, rv) \
	soc_reg_set(unit, RDROPr, port, 0, rv)

#define READ_RDVLNr(unit, port, rvp) \
	soc_reg_get(unit, RDVLNr, port, 0, rvp)
#define WRITE_RDVLNr(unit, port, rv) \
	soc_reg_set(unit, RDVLNr, port, 0, rv)

#define READ_REDIRECT_DROP_STATE_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, REDIRECT_DROP_STATE_CELLr, port, 0, rvp)
#define WRITE_REDIRECT_DROP_STATE_CELLr(unit, port, rv) \
	soc_reg32_set(unit, REDIRECT_DROP_STATE_CELLr, port, 0, rv)

#define READ_REDIRECT_DROP_STATE_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, REDIRECT_DROP_STATE_PACKETr, port, 0, rvp)
#define WRITE_REDIRECT_DROP_STATE_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, REDIRECT_DROP_STATE_PACKETr, port, 0, rv)

#define READ_REDIRECT_XQ_DROP_STATE_PACKETr(unit, port, rvp) \
	soc_reg32_get(unit, REDIRECT_XQ_DROP_STATE_PACKETr, port, 0, rvp)
#define WRITE_REDIRECT_XQ_DROP_STATE_PACKETr(unit, port, rv) \
	soc_reg32_set(unit, REDIRECT_XQ_DROP_STATE_PACKETr, port, 0, rv)

#define READ_RED_CNG_DROP_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, RED_CNG_DROP_CNTr, port, 0, rvp)
#define WRITE_RED_CNG_DROP_CNTr(unit, port, rv) \
	soc_reg32_set(unit, RED_CNG_DROP_CNTr, port, 0, rv)

#define READ_REMOTE_CPU_DA_LSr(unit, rvp) \
	soc_reg32_get(unit, REMOTE_CPU_DA_LSr, REG_PORT_ANY, 0, rvp)
#define WRITE_REMOTE_CPU_DA_LSr(unit, rv) \
	soc_reg32_set(unit, REMOTE_CPU_DA_LSr, REG_PORT_ANY, 0, rv)

#define READ_REMOTE_CPU_DA_MSr(unit, rvp) \
	soc_reg32_get(unit, REMOTE_CPU_DA_MSr, REG_PORT_ANY, 0, rvp)
#define WRITE_REMOTE_CPU_DA_MSr(unit, rv) \
	soc_reg32_set(unit, REMOTE_CPU_DA_MSr, REG_PORT_ANY, 0, rv)

#define READ_REMOTE_CPU_LENGTH_TYPEr(unit, rvp) \
	soc_reg32_get(unit, REMOTE_CPU_LENGTH_TYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_REMOTE_CPU_LENGTH_TYPEr(unit, rv) \
	soc_reg32_set(unit, REMOTE_CPU_LENGTH_TYPEr, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_0r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_1r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_2r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_3r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_4r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_5r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_6r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_7r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_8r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_9r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_10r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_11r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_12r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_13r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_14r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_15r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_16r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_17r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_18r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_19r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_20r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_21r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_22r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_23r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_24r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_25r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_26r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_27r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_28r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_29r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_30r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_31r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_32r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_33r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_34r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_35r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_36r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_37r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_38r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_39r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_40r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_41r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_42r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_43r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_44r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_45r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_46r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_47r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_48r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_49r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_50r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_51r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_52r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_53r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_54r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_55r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_56r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_57r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_58r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_59r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_60r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_61r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_62r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_REORDPC_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, REORDPC_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_REORDPC_CHID_63r(unit, rv) \
	soc_reg32_set(unit, REORDPC_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_RERPKTr(unit, port, rvp) \
	soc_reg_get(unit, RERPKTr, port, 0, rvp)
#define WRITE_RERPKTr(unit, port, rv) \
	soc_reg_set(unit, RERPKTr, port, 0, rv)

#define READ_RESETLIMITSr(unit, port, rvp) \
	soc_reg32_get(unit, RESETLIMITSr, port, 0, rvp)
#define WRITE_RESETLIMITSr(unit, port, rv) \
	soc_reg32_set(unit, RESETLIMITSr, port, 0, rv)

#define READ_RESET_ON_EMPTY_MAX_64r(unit, port, rvp) \
	soc_reg_get(unit, RESET_ON_EMPTY_MAX_64r, port, 0, rvp)
#define WRITE_RESET_ON_EMPTY_MAX_64r(unit, port, rv) \
	soc_reg_set(unit, RESET_ON_EMPTY_MAX_64r, port, 0, rv)

#define READ_RESURRECTr(unit, rvp) \
	soc_reg32_get(unit, RESURRECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RESURRECTr(unit, rv) \
	soc_reg32_set(unit, RESURRECTr, REG_PORT_ANY, 0, rv)

#define READ_RESURRECTMOD0r(unit, rvp) \
	soc_reg32_get(unit, RESURRECTMOD0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RESURRECTMOD0r(unit, rv) \
	soc_reg32_set(unit, RESURRECTMOD0r, REG_PORT_ANY, 0, rv)

#define READ_RESURRECTMOD1r(unit, rvp) \
	soc_reg32_get(unit, RESURRECTMOD1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RESURRECTMOD1r(unit, rv) \
	soc_reg32_set(unit, RESURRECTMOD1r, REG_PORT_ANY, 0, rv)

#define READ_REVCDr(unit, port, rvp) \
	soc_reg_get(unit, REVCDr, port, 0, rvp)
#define WRITE_REVCDr(unit, port, rv) \
	soc_reg_set(unit, REVCDr, port, 0, rv)

#define READ_RFCRr(unit, port, rvp) \
	soc_reg_get(unit, RFCRr, port, 0, rvp)
#define WRITE_RFCRr(unit, port, rv) \
	soc_reg_set(unit, RFCRr, port, 0, rv)

#define READ_RFCSr(unit, port, rvp) \
	soc_reg_get(unit, RFCSr, port, 0, rvp)
#define WRITE_RFCSr(unit, port, rv) \
	soc_reg_set(unit, RFCSr, port, 0, rv)

#define READ_RFILDRr(unit, port, rvp) \
	soc_reg_get(unit, RFILDRr, port, 0, rvp)
#define WRITE_RFILDRr(unit, port, rv) \
	soc_reg_set(unit, RFILDRr, port, 0, rv)

#define READ_RFLRr(unit, port, rvp) \
	soc_reg_get(unit, RFLRr, port, 0, rvp)
#define WRITE_RFLRr(unit, port, rv) \
	soc_reg_set(unit, RFLRr, port, 0, rv)

#define READ_RFRGr(unit, port, rvp) \
	soc_reg_get(unit, RFRGr, port, 0, rvp)
#define WRITE_RFRGr(unit, port, rv) \
	soc_reg_set(unit, RFRGr, port, 0, rv)

#define READ_RHTLSDr(unit, port, rvp) \
	soc_reg_get(unit, RHTLSDr, port, 0, rvp)
#define WRITE_RHTLSDr(unit, port, rv) \
	soc_reg_set(unit, RHTLSDr, port, 0, rv)

#define READ_RILNRr(unit, port, rvp) \
	soc_reg_get(unit, RILNRr, port, 0, rvp)
#define WRITE_RILNRr(unit, port, rv) \
	soc_reg_set(unit, RILNRr, port, 0, rv)

#define READ_RILRTr(unit, port, rvp) \
	soc_reg_get(unit, RILRTr, port, 0, rvp)
#define WRITE_RILRTr(unit, port, rv) \
	soc_reg_set(unit, RILRTr, port, 0, rv)

#define READ_RIMDRr(unit, port, rvp) \
	soc_reg_get(unit, RIMDRr, port, 0, rvp)
#define WRITE_RIMDRr(unit, port, rv) \
	soc_reg_set(unit, RIMDRr, port, 0, rv)

#define READ_RIPCr(unit, port, rvp) \
	soc_reg_get(unit, RIPCr, port, 0, rvp)
#define WRITE_RIPCr(unit, port, rv) \
	soc_reg_set(unit, RIPCr, port, 0, rv)

#define READ_RIPC4r(unit, port, rvp) \
	soc_reg32_get(unit, RIPC4r, port, 0, rvp)
#define WRITE_RIPC4r(unit, port, rv) \
	soc_reg32_set(unit, RIPC4r, port, 0, rv)

#define READ_RIPC6r(unit, port, rvp) \
	soc_reg_get(unit, RIPC6r, port, 0, rvp)
#define WRITE_RIPC6r(unit, port, rv) \
	soc_reg_set(unit, RIPC6r, port, 0, rv)

#define READ_RIPC4_HDR_ERRr(unit, port, rvp) \
	soc_reg_get(unit, RIPC4_HDR_ERRr, port, 0, rvp)
#define WRITE_RIPC4_HDR_ERRr(unit, port, rv) \
	soc_reg_set(unit, RIPC4_HDR_ERRr, port, 0, rv)

#define READ_RIPC4_MACSEC_HDR_ERRr(unit, port, rvp) \
	soc_reg_get(unit, RIPC4_MACSEC_HDR_ERRr, port, 0, rvp)
#define WRITE_RIPC4_MACSEC_HDR_ERRr(unit, port, rv) \
	soc_reg_set(unit, RIPC4_MACSEC_HDR_ERRr, port, 0, rv)

#define READ_RIPC4_MACSEC_PLAINr(unit, port, rvp) \
	soc_reg_get(unit, RIPC4_MACSEC_PLAINr, port, 0, rvp)
#define WRITE_RIPC4_MACSEC_PLAINr(unit, port, rv) \
	soc_reg_set(unit, RIPC4_MACSEC_PLAINr, port, 0, rv)

#define READ_RIPC4_PLAINr(unit, port, rvp) \
	soc_reg_get(unit, RIPC4_PLAINr, port, 0, rvp)
#define WRITE_RIPC4_PLAINr(unit, port, rv) \
	soc_reg_set(unit, RIPC4_PLAINr, port, 0, rv)

#define READ_RIPDr(unit, port, rvp) \
	soc_reg_get(unit, RIPDr, port, 0, rvp)
#define WRITE_RIPDr(unit, port, rv) \
	soc_reg_set(unit, RIPDr, port, 0, rv)

#define READ_RIPD4r(unit, port, rvp) \
	soc_reg_get(unit, RIPD4r, port, 0, rvp)
#define WRITE_RIPD4r(unit, port, rv) \
	soc_reg_set(unit, RIPD4r, port, 0, rv)

#define READ_RIPD6r(unit, port, rvp) \
	soc_reg_get(unit, RIPD6r, port, 0, rvp)
#define WRITE_RIPD6r(unit, port, rv) \
	soc_reg_set(unit, RIPD6r, port, 0, rv)

#define READ_RIPHCKSr(unit, port, rvp) \
	soc_reg_get(unit, RIPHCKSr, port, 0, rvp)
#define WRITE_RIPHCKSr(unit, port, rv) \
	soc_reg_set(unit, RIPHCKSr, port, 0, rv)

#define READ_RIPHCKS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RIPHCKS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RIPHCKS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RIPHCKS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RIPHEr(unit, port, rvp) \
	soc_reg_get(unit, RIPHEr, port, 0, rvp)
#define WRITE_RIPHEr(unit, port, rv) \
	soc_reg_set(unit, RIPHEr, port, 0, rv)

#define READ_RIPHE4r(unit, port, rvp) \
	soc_reg32_get(unit, RIPHE4r, port, 0, rvp)
#define WRITE_RIPHE4r(unit, port, rv) \
	soc_reg32_set(unit, RIPHE4r, port, 0, rv)

#define READ_RIPHE6r(unit, port, rvp) \
	soc_reg_get(unit, RIPHE6r, port, 0, rvp)
#define WRITE_RIPHE6r(unit, port, rv) \
	soc_reg_set(unit, RIPHE6r, port, 0, rv)

#define READ_RJBRr(unit, port, rvp) \
	soc_reg_get(unit, RJBRr, port, 0, rvp)
#define WRITE_RJBRr(unit, port, rv) \
	soc_reg_set(unit, RJBRr, port, 0, rv)

#define READ_RMCr(unit, port, rvp) \
	soc_reg_get(unit, RMCr, port, 0, rvp)
#define WRITE_RMCr(unit, port, rv) \
	soc_reg_set(unit, RMCr, port, 0, rv)

#define READ_RMCAr(unit, port, rvp) \
	soc_reg_get(unit, RMCAr, port, 0, rvp)
#define WRITE_RMCAr(unit, port, rv) \
	soc_reg_set(unit, RMCAr, port, 0, rv)

#define READ_RMCRCr(unit, port, rvp) \
	soc_reg_get(unit, RMCRCr, port, 0, rvp)
#define WRITE_RMCRCr(unit, port, rv) \
	soc_reg_set(unit, RMCRCr, port, 0, rv)

#define READ_RMC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RMC_BYTEr, port, 0, rvp)
#define WRITE_RMC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RMC_BYTEr, port, 0, rv)

#define READ_RMEP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RMEP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RMEP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RMEP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RMEP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RMEP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RMEP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, RMEP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RMEP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, RMEP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RMEP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, RMEP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_RMEP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, RMEP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RMEP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, RMEP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_RMGVr(unit, port, rvp) \
	soc_reg_get(unit, RMGVr, port, 0, rvp)
#define WRITE_RMGVr(unit, port, rv) \
	soc_reg_set(unit, RMGVr, port, 0, rv)

#define READ_RMTUEr(unit, port, rvp) \
	soc_reg_get(unit, RMTUEr, port, 0, rvp)
#define WRITE_RMTUEr(unit, port, rv) \
	soc_reg_set(unit, RMTUEr, port, 0, rv)

#define READ_RM_START_OVRDr(unit, rvp) \
	soc_reg32_get(unit, RM_START_OVRDr, REG_PORT_ANY, 0, rvp)
#define WRITE_RM_START_OVRDr(unit, rv) \
	soc_reg32_set(unit, RM_START_OVRDr, REG_PORT_ANY, 0, rv)

#define READ_ROVRr(unit, port, rvp) \
	soc_reg_get(unit, ROVRr, port, 0, rvp)
#define WRITE_ROVRr(unit, port, rv) \
	soc_reg_set(unit, ROVRr, port, 0, rv)

#define READ_RPDISCr(unit, port, rvp) \
	soc_reg_get(unit, RPDISCr, port, 0, rvp)
#define WRITE_RPDISCr(unit, port, rv) \
	soc_reg_set(unit, RPDISCr, port, 0, rv)

#define READ_RPFC0r(unit, port, rvp) \
	soc_reg_get(unit, RPFC0r, port, 0, rvp)
#define WRITE_RPFC0r(unit, port, rv) \
	soc_reg_set(unit, RPFC0r, port, 0, rv)

#define READ_RPFC1r(unit, port, rvp) \
	soc_reg_get(unit, RPFC1r, port, 0, rvp)
#define WRITE_RPFC1r(unit, port, rv) \
	soc_reg_set(unit, RPFC1r, port, 0, rv)

#define READ_RPFC2r(unit, port, rvp) \
	soc_reg_get(unit, RPFC2r, port, 0, rvp)
#define WRITE_RPFC2r(unit, port, rv) \
	soc_reg_set(unit, RPFC2r, port, 0, rv)

#define READ_RPFC3r(unit, port, rvp) \
	soc_reg_get(unit, RPFC3r, port, 0, rvp)
#define WRITE_RPFC3r(unit, port, rv) \
	soc_reg_set(unit, RPFC3r, port, 0, rv)

#define READ_RPFC4r(unit, port, rvp) \
	soc_reg_get(unit, RPFC4r, port, 0, rvp)
#define WRITE_RPFC4r(unit, port, rv) \
	soc_reg_set(unit, RPFC4r, port, 0, rv)

#define READ_RPFC5r(unit, port, rvp) \
	soc_reg_get(unit, RPFC5r, port, 0, rvp)
#define WRITE_RPFC5r(unit, port, rv) \
	soc_reg_set(unit, RPFC5r, port, 0, rv)

#define READ_RPFC6r(unit, port, rvp) \
	soc_reg_get(unit, RPFC6r, port, 0, rvp)
#define WRITE_RPFC6r(unit, port, rv) \
	soc_reg_set(unit, RPFC6r, port, 0, rv)

#define READ_RPFC7r(unit, port, rvp) \
	soc_reg_get(unit, RPFC7r, port, 0, rvp)
#define WRITE_RPFC7r(unit, port, rv) \
	soc_reg_set(unit, RPFC7r, port, 0, rv)

#define READ_RPFCOFF0r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF0r, port, 0, rvp)
#define WRITE_RPFCOFF0r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF0r, port, 0, rv)

#define READ_RPFCOFF1r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF1r, port, 0, rvp)
#define WRITE_RPFCOFF1r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF1r, port, 0, rv)

#define READ_RPFCOFF2r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF2r, port, 0, rvp)
#define WRITE_RPFCOFF2r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF2r, port, 0, rv)

#define READ_RPFCOFF3r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF3r, port, 0, rvp)
#define WRITE_RPFCOFF3r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF3r, port, 0, rv)

#define READ_RPFCOFF4r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF4r, port, 0, rvp)
#define WRITE_RPFCOFF4r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF4r, port, 0, rv)

#define READ_RPFCOFF5r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF5r, port, 0, rvp)
#define WRITE_RPFCOFF5r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF5r, port, 0, rv)

#define READ_RPFCOFF6r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF6r, port, 0, rvp)
#define WRITE_RPFCOFF6r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF6r, port, 0, rv)

#define READ_RPFCOFF7r(unit, port, rvp) \
	soc_reg_get(unit, RPFCOFF7r, port, 0, rvp)
#define WRITE_RPFCOFF7r(unit, port, rv) \
	soc_reg_set(unit, RPFCOFF7r, port, 0, rv)

#define READ_RPKTr(unit, port, rvp) \
	soc_reg_get(unit, RPKTr, port, 0, rvp)
#define WRITE_RPKTr(unit, port, rv) \
	soc_reg_set(unit, RPKTr, port, 0, rv)

#define READ_RPOKr(unit, port, rvp) \
	soc_reg_get(unit, RPOKr, port, 0, rvp)
#define WRITE_RPOKr(unit, port, rv) \
	soc_reg_set(unit, RPOKr, port, 0, rv)

#define READ_RPORTDr(unit, port, rvp) \
	soc_reg_get(unit, RPORTDr, port, 0, rvp)
#define WRITE_RPORTDr(unit, port, rv) \
	soc_reg_set(unit, RPORTDr, port, 0, rv)

#define READ_RPRMr(unit, port, rvp) \
	soc_reg_get(unit, RPRMr, port, 0, rvp)
#define WRITE_RPRMr(unit, port, rv) \
	soc_reg_set(unit, RPRMr, port, 0, rv)

#define READ_RQE_DEBUG_TM_DCM1r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM1r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM1r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM2r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM2r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM2r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM3r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM3r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM3r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM4r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM4r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM4r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM5r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM5r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM5r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM6r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM6r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM6r, REG_PORT_ANY, 0, rv)

#define READ_RQE_DEBUG_TM_DCM7r(unit, rvp) \
	soc_reg32_get(unit, RQE_DEBUG_TM_DCM7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_DEBUG_TM_DCM7r(unit, rv) \
	soc_reg32_set(unit, RQE_DEBUG_TM_DCM7r, REG_PORT_ANY, 0, rv)

#define READ_RQE_EXTQ_REPLICATION_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RQE_EXTQ_REPLICATION_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_EXTQ_REPLICATION_COUNTr(unit, rv) \
	soc_reg32_set(unit, RQE_EXTQ_REPLICATION_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RQE_EXTQ_REPLICATION_LIMITr(unit, rvp) \
	soc_reg32_get(unit, RQE_EXTQ_REPLICATION_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_EXTQ_REPLICATION_LIMITr(unit, rv) \
	soc_reg32_set(unit, RQE_EXTQ_REPLICATION_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_RQE_GLOBAL_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RQE_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_GLOBAL_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RQE_GLOBAL_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RQE_GLOBAL_DEBUG_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RQE_GLOBAL_DEBUG_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_GLOBAL_DEBUG_STATUSr(unit, rv) \
	soc_reg32_set(unit, RQE_GLOBAL_DEBUG_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RQE_MIRROR_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, RQE_MIRROR_CONFIGr, port, 0, rvp)
#define WRITE_RQE_MIRROR_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, RQE_MIRROR_CONFIGr, port, 0, rv)

#define READ_RQE_PARITYERRORPOINTER1r(unit, rvp) \
	soc_reg32_get(unit, RQE_PARITYERRORPOINTER1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_PARITYERRORPOINTER1r(unit, rv) \
	soc_reg32_set(unit, RQE_PARITYERRORPOINTER1r, REG_PORT_ANY, 0, rv)

#define READ_RQE_PARITYERRORPOINTER2r(unit, rvp) \
	soc_reg32_get(unit, RQE_PARITYERRORPOINTER2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_PARITYERRORPOINTER2r(unit, rv) \
	soc_reg32_set(unit, RQE_PARITYERRORPOINTER2r, REG_PORT_ANY, 0, rv)

#define READ_RQE_PARITYERRORPOINTER3r(unit, rvp) \
	soc_reg32_get(unit, RQE_PARITYERRORPOINTER3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_PARITYERRORPOINTER3r(unit, rv) \
	soc_reg32_set(unit, RQE_PARITYERRORPOINTER3r, REG_PORT_ANY, 0, rv)

#define READ_RQE_PARITYERRORPOINTER4r(unit, rvp) \
	soc_reg32_get(unit, RQE_PARITYERRORPOINTER4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_PARITYERRORPOINTER4r(unit, rv) \
	soc_reg32_set(unit, RQE_PARITYERRORPOINTER4r, REG_PORT_ANY, 0, rv)

#define READ_RQE_PORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, RQE_PORT_CONFIGr, port, 0, rvp)
#define WRITE_RQE_PORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, RQE_PORT_CONFIGr, port, 0, rv)

#define READ_RQE_QUEUE_OFFSETr(unit, idx, rvp) \
	soc_reg32_get(unit, RQE_QUEUE_OFFSETr, REG_PORT_ANY, idx, rvp)
#define WRITE_RQE_QUEUE_OFFSETr(unit, idx, rv) \
	soc_reg32_set(unit, RQE_QUEUE_OFFSETr, REG_PORT_ANY, idx, rv)

#define READ_RQE_SCHEDULER_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, RQE_SCHEDULER_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_SCHEDULER_CONFIGr(unit, rv) \
	soc_reg32_set(unit, RQE_SCHEDULER_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_RQE_SCHEDULER_WEIGHT_L0_QUEUEr(unit, idx, rvp) \
	soc_reg32_get(unit, RQE_SCHEDULER_WEIGHT_L0_QUEUEr, REG_PORT_ANY, idx, rvp)
#define WRITE_RQE_SCHEDULER_WEIGHT_L0_QUEUEr(unit, idx, rv) \
	soc_reg32_set(unit, RQE_SCHEDULER_WEIGHT_L0_QUEUEr, REG_PORT_ANY, idx, rv)

#define READ_RQE_SCHEDULER_WEIGHT_L1_QUEUEr(unit, idx, rvp) \
	soc_reg32_get(unit, RQE_SCHEDULER_WEIGHT_L1_QUEUEr, REG_PORT_ANY, idx, rvp)
#define WRITE_RQE_SCHEDULER_WEIGHT_L1_QUEUEr(unit, idx, rv) \
	soc_reg32_set(unit, RQE_SCHEDULER_WEIGHT_L1_QUEUEr, REG_PORT_ANY, idx, rv)

#define READ_RQE_SER_COUNTr(unit, rvp) \
	soc_reg32_get(unit, RQE_SER_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_SER_COUNTr(unit, rv) \
	soc_reg32_set(unit, RQE_SER_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_RQE_SER_MASKr(unit, rvp) \
	soc_reg32_get(unit, RQE_SER_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_SER_MASKr(unit, rv) \
	soc_reg32_set(unit, RQE_SER_MASKr, REG_PORT_ANY, 0, rv)

#define READ_RQE_SER_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RQE_SER_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RQE_SER_STATUSr(unit, rv) \
	soc_reg32_set(unit, RQE_SER_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RQE_WORK_QUEUE_DEBUG_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, RQE_WORK_QUEUE_DEBUG_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_RQE_WORK_QUEUE_DEBUG_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, RQE_WORK_QUEUE_DEBUG_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_RQINQr(unit, port, rvp) \
	soc_reg_get(unit, RQINQr, port, 0, rvp)
#define WRITE_RQINQr(unit, port, rv) \
	soc_reg_set(unit, RQINQr, port, 0, rv)

#define READ_RRBYTr(unit, port, rvp) \
	soc_reg_get(unit, RRBYTr, port, 0, rvp)
#define WRITE_RRBYTr(unit, port, rv) \
	soc_reg_set(unit, RRBYTr, port, 0, rv)

#define READ_RRPKTr(unit, port, rvp) \
	soc_reg_get(unit, RRPKTr, port, 0, rvp)
#define WRITE_RRPKTr(unit, port, rv) \
	soc_reg_set(unit, RRPKTr, port, 0, rv)

#define READ_RSCHCRCr(unit, port, rvp) \
	soc_reg_get(unit, RSCHCRCr, port, 0, rvp)
#define WRITE_RSCHCRCr(unit, port, rv) \
	soc_reg_set(unit, RSCHCRCr, port, 0, rv)

#define READ_RSEL1_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RSEL1_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL1_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RSEL1_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RSEL1_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, RSEL1_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL1_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, RSEL1_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_RSEL1_RAM_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, RSEL1_RAM_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL1_RAM_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, RSEL1_RAM_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_RSEL1_RAM_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, RSEL1_RAM_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL1_RAM_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, RSEL1_RAM_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_RSEL1_RAM_DBGCTRL_4r(unit, rvp) \
	soc_reg32_get(unit, RSEL1_RAM_DBGCTRL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL1_RAM_DBGCTRL_4r(unit, rv) \
	soc_reg32_set(unit, RSEL1_RAM_DBGCTRL_4r, REG_PORT_ANY, 0, rv)

#define READ_RSEL2_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RSEL2_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL2_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RSEL2_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RSEL2_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, RSEL2_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL2_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, RSEL2_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_RSEL2_RAM_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, RSEL2_RAM_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL2_RAM_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, RSEL2_RAM_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_RSEL2_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, RSEL2_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RSEL2_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, RSEL2_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_RSTOP_DROPr(unit, port, rvp) \
	soc_reg_get(unit, RSTOP_DROPr, port, 0, rvp)
#define WRITE_RSTOP_DROPr(unit, port, rv) \
	soc_reg_set(unit, RSTOP_DROPr, port, 0, rv)

#define READ_RSTORM_BCr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_BCr, port, 0, rvp)
#define WRITE_RSTORM_BCr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_BCr, port, 0, rv)

#define READ_RSTORM_BC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_BC_BYTEr, port, 0, rvp)
#define WRITE_RSTORM_BC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_BC_BYTEr, port, 0, rv)

#define READ_RSTORM_MCr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_MCr, port, 0, rvp)
#define WRITE_RSTORM_MCr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_MCr, port, 0, rv)

#define READ_RSTORM_MC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_MC_BYTEr, port, 0, rvp)
#define WRITE_RSTORM_MC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_MC_BYTEr, port, 0, rv)

#define READ_RSTORM_UCr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_UCr, port, 0, rvp)
#define WRITE_RSTORM_UCr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_UCr, port, 0, rv)

#define READ_RSTORM_UC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RSTORM_UC_BYTEr, port, 0, rvp)
#define WRITE_RSTORM_UC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RSTORM_UC_BYTEr, port, 0, rv)

#define READ_RSV_MASKr(unit, port, rvp) \
	soc_reg_get(unit, RSV_MASKr, port, 0, rvp)
#define WRITE_RSV_MASKr(unit, port, rv) \
	soc_reg_set(unit, RSV_MASKr, port, 0, rv)

#define READ_RSV_READr(unit, port, rvp) \
	soc_reg_get(unit, RSV_READr, port, 0, rvp)
#define WRITE_RSV_READr(unit, port, rv) \
	soc_reg_set(unit, RSV_READr, port, 0, rv)

#define READ_RTAG7_FCOE_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_FCOE_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_FCOE_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_FCOE_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_CONTROLr(unit, rvp) \
	soc_reg_get(unit, RTAG7_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_CONTROLr(unit, rv) \
	soc_reg_set(unit, RTAG7_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_DLB_HGTr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_DLB_HGTr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_DLB_HGTr(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_DLB_HGTr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_ECMPr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_ECMPr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_ECMPr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_ECMPr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_ENTROPY_LABELr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_ENTROPY_LABELr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_ENTROPY_LABELr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_ENTROPY_LABELr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_FIELD_BMAP_1r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_FIELD_BMAP_1r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_FIELD_BMAP_2r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_FIELD_BMAP_2r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_FIELD_BMAP_3r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_FIELD_BMAP_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_FIELD_BMAP_3r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_FIELD_BMAP_3r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_FIELD_BMAP_4r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_FIELD_BMAP_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_FIELD_BMAP_4r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_FIELD_BMAP_4r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_FIELD_BMAP_5r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_FIELD_BMAP_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_FIELD_BMAP_5r(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_FIELD_BMAP_5r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_HG_TRUNKr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_HG_TRUNKr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_HG_TRUNKr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_HG_TRUNKr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_HG_TRUNK_FAILOVERr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_HG_TRUNK_FAILOVERr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_HG_TRUNK_FAILOVERr(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_HG_TRUNK_FAILOVERr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_LBIDr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_LBIDr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_LBIDr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_LBIDr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_MPLS_ECMPr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_MPLS_ECMPr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_MPLS_ECMPr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_MPLS_ECMPr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_PLFSr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_PLFSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_PLFSr(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_PLFSr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_SEED_Ar(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_SEED_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_SEED_Ar(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_SEED_Ar, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_SEED_Br(unit, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_SEED_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_HASH_SEED_Br(unit, rv) \
	soc_reg32_set(unit, RTAG7_HASH_SEED_Br, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_HASH_TRILL_ECMPr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_TRILL_ECMPr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_TRILL_ECMPr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_TRILL_ECMPr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_HASH_TRUNKr(unit, idx, rvp) \
	soc_reg32_get(unit, RTAG7_HASH_TRUNKr, REG_PORT_ANY, idx, rvp)
#define WRITE_RTAG7_HASH_TRUNKr(unit, idx, rv) \
	soc_reg32_set(unit, RTAG7_HASH_TRUNKr, REG_PORT_ANY, idx, rv)

#define READ_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r(unit, rv) \
	soc_reg32_set(unit, RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r(unit, rv) \
	soc_reg32_set(unit, RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r(unit, rv) \
	soc_reg32_set(unit, RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r(unit, rvp) \
	soc_reg32_get(unit, RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r(unit, rv) \
	soc_reg32_set(unit, RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_MIM_OUTER_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_MIM_OUTER_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr(unit, rvp) \
	soc_reg32_get(unit, RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr(unit, rv) \
	soc_reg32_set(unit, RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, RTPTSI1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSI2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, RTPTSI2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSI2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, RTPTSI2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSZ1r(unit, rvp) \
	soc_reg32_get(unit, RTPTSZ1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSZ1r(unit, rv) \
	soc_reg32_set(unit, RTPTSZ1r, REG_PORT_ANY, 0, rv)

#define READ_RTPTSZ2r(unit, rvp) \
	soc_reg32_get(unit, RTPTSZ2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RTPTSZ2r(unit, rv) \
	soc_reg32_set(unit, RTPTSZ2r, REG_PORT_ANY, 0, rv)

#define READ_RTRFUr(unit, port, rvp) \
	soc_reg_get(unit, RTRFUr, port, 0, rvp)
#define WRITE_RTRFUr(unit, port, rv) \
	soc_reg_set(unit, RTRFUr, port, 0, rv)

#define READ_RTSECPr(unit, rvp) \
	soc_reg32_get(unit, RTSECPr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTSECPr(unit, rv) \
	soc_reg32_set(unit, RTSECPr, REG_PORT_ANY, 0, rv)

#define READ_RTSFPHCr(unit, rvp) \
	soc_reg32_get(unit, RTSFPHCr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTSFPHCr(unit, rv) \
	soc_reg32_set(unit, RTSFPHCr, REG_PORT_ANY, 0, rv)

#define READ_RTSGCFGr(unit, rvp) \
	soc_reg32_get(unit, RTSGCFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_RTSGCFGr(unit, rv) \
	soc_reg32_set(unit, RTSGCFGr, REG_PORT_ANY, 0, rv)

#define READ_RUCr(unit, port, rvp) \
	soc_reg_get(unit, RUCr, port, 0, rvp)
#define WRITE_RUCr(unit, port, rv) \
	soc_reg_set(unit, RUCr, port, 0, rv)

#define READ_RUCAr(unit, port, rvp) \
	soc_reg_get(unit, RUCAr, port, 0, rvp)
#define WRITE_RUCAr(unit, port, rv) \
	soc_reg_set(unit, RUCAr, port, 0, rv)

#define READ_RUC_BYTEr(unit, port, rvp) \
	soc_reg_get(unit, RUC_BYTEr, port, 0, rvp)
#define WRITE_RUC_BYTEr(unit, port, rv) \
	soc_reg_set(unit, RUC_BYTEr, port, 0, rv)

#define READ_RUNDr(unit, port, rvp) \
	soc_reg_get(unit, RUNDr, port, 0, rvp)
#define WRITE_RUNDr(unit, port, rv) \
	soc_reg_set(unit, RUNDr, port, 0, rv)

#define READ_RU_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, RU_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RU_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, RU_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_RU_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, RU_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RU_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, RU_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_RVLNr(unit, port, rvp) \
	soc_reg_get(unit, RVLNr, port, 0, rvp)
#define WRITE_RVLNr(unit, port, rv) \
	soc_reg_set(unit, RVLNr, port, 0, rv)

#define READ_RVTAG3r(unit, port, rvp) \
	soc_reg_get(unit, RVTAG3r, port, 0, rvp)
#define WRITE_RVTAG3r(unit, port, rv) \
	soc_reg_set(unit, RVTAG3r, port, 0, rv)

#define READ_RXCESCW_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_0r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_1r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_2r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_3r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_4r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_5r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_6r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_7r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_8r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_9r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_10r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_11r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_12r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_13r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_14r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_15r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_16r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_17r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_18r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_19r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_20r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_21r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_22r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_23r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_24r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_25r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_26r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_27r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_28r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_29r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_30r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_31r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_32r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_33r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_34r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_35r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_36r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_37r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_38r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_39r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_40r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_41r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_42r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_43r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_44r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_45r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_46r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_47r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_48r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_49r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_50r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_51r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_52r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_53r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_54r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_55r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_56r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_57r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_58r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_59r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_60r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_61r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_62r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_RXCESCW_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, RXCESCW_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCESCW_CHID_63r(unit, rv) \
	soc_reg32_set(unit, RXCESCW_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_RXCFr(unit, port, rvp) \
	soc_reg_get(unit, RXCFr, port, 0, rvp)
#define WRITE_RXCFr(unit, port, rv) \
	soc_reg_set(unit, RXCFr, port, 0, rv)

#define READ_RXCHCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_RXCHCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, RXCHCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_RXCHCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, RXCHCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_RXE2EIBPBKPSTATUSr(unit, rvp) \
	soc_reg32_get(unit, RXE2EIBPBKPSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXE2EIBPBKPSTATUSr(unit, rv) \
	soc_reg32_set(unit, RXE2EIBPBKPSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXERRDSCRDSPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXERRDSCRDSPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXERRDSCRDSPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXERRDSCRDSPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXFIFO_STATr(unit, port, rvp) \
	soc_reg32_get(unit, RXFIFO_STATr, port, 0, rvp)
#define WRITE_RXFIFO_STATr(unit, port, rv) \
	soc_reg32_set(unit, RXFIFO_STATr, port, 0, rv)

#define READ_RXFILLTHr(unit, rvp) \
	soc_reg32_get(unit, RXFILLTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXFILLTHr(unit, rv) \
	soc_reg32_set(unit, RXFILLTHr, REG_PORT_ANY, 0, rv)

#define READ_RXPACKETTYPE_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXPACKETTYPE_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXPACKETTYPE_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXPACKETTYPE_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXPFr(unit, port, rvp) \
	soc_reg_get(unit, RXPFr, port, 0, rvp)
#define WRITE_RXPFr(unit, port, rv) \
	soc_reg_set(unit, RXPFr, port, 0, rv)

#define READ_RXPPr(unit, port, rvp) \
	soc_reg_get(unit, RXPPr, port, 0, rvp)
#define WRITE_RXPPr(unit, port, rv) \
	soc_reg_set(unit, RXPPr, port, 0, rv)

#define READ_RXSASTATSINVALIDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSASTATSINVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSASTATSINVALIDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSASTATSINVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSASTATSNOTVALIDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSASTATSNOTVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSASTATSNOTVALIDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSASTATSNOTVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSASTATSOKPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSASTATSOKPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSASTATSOKPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSASTATSOKPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSASTATSUNUSEDSAPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSASTATSUNUSEDSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSASTATSUNUSEDSAPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSASTATSUNUSEDSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCIUNKNOWNNONEPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCIUNKNOWNNONEPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCIUNKNOWNNONEPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCIUNKNOWNNONEPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSDELAYEDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSDELAYEDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSDELAYEDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSDELAYEDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSINVALIDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSINVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSINVALIDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSINVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSLATEPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSLATEPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSLATEPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSLATEPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSNOTVALIDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSNOTVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSNOTVALIDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSNOTVALIDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSOCTETSVALIDATED_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSOCTETSVALIDATED_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSOCTETSVALIDATED_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSOCTETSVALIDATED_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSOKPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSOKPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSOKPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSOKPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXTAGUNTAGNONEBAD_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, RXTAGUNTAGNONEBAD_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_RXTAGUNTAGNONEBAD_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, RXTAGUNTAGNONEBAD_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_RXUDAr(unit, port, rvp) \
	soc_reg_get(unit, RXUDAr, port, 0, rvp)
#define WRITE_RXUDAr(unit, port, rv) \
	soc_reg_set(unit, RXUDAr, port, 0, rv)

#define READ_RXUOr(unit, port, rvp) \
	soc_reg_get(unit, RXUOr, port, 0, rvp)
#define WRITE_RXUOr(unit, port, rv) \
	soc_reg_set(unit, RXUOr, port, 0, rv)

#define READ_RXWSAr(unit, port, rvp) \
	soc_reg_get(unit, RXWSAr, port, 0, rvp)
#define WRITE_RXWSAr(unit, port, rv) \
	soc_reg_set(unit, RXWSAr, port, 0, rv)

#define READ_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, RX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define WRITE_RX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, RX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define READ_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, RX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define WRITE_RX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, RX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define READ_RX_LLFC_CRC_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, RX_LLFC_CRC_COUNTERr, port, 0, rvp)
#define WRITE_RX_LLFC_CRC_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, RX_LLFC_CRC_COUNTERr, port, 0, rv)

#define READ_RX_LLFC_LOG_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, RX_LLFC_LOG_COUNTERr, port, 0, rvp)
#define WRITE_RX_LLFC_LOG_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, RX_LLFC_LOG_COUNTERr, port, 0, rv)

#define READ_RX_LLFC_PHY_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, RX_LLFC_PHY_COUNTERr, port, 0, rvp)
#define WRITE_RX_LLFC_PHY_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, RX_LLFC_PHY_COUNTERr, port, 0, rv)

#define READ_RX_PAUSE_QUANTA_SCALEr(unit, port, rvp) \
	soc_reg32_get(unit, RX_PAUSE_QUANTA_SCALEr, port, 0, rvp)
#define WRITE_RX_PAUSE_QUANTA_SCALEr(unit, port, rv) \
	soc_reg32_set(unit, RX_PAUSE_QUANTA_SCALEr, port, 0, rv)

#define READ_S1V_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, S1V_CONFIGr, port, 0, rvp)
#define WRITE_S1V_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, S1V_CONFIGr, port, 0, rv)

#define READ_S1V_COSMASKr(unit, port, rvp) \
	soc_reg32_get(unit, S1V_COSMASKr, port, 0, rvp)
#define WRITE_S1V_COSMASKr(unit, port, rv) \
	soc_reg32_set(unit, S1V_COSMASKr, port, 0, rv)

#define READ_S1V_COSWEIGHTSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S1V_COSWEIGHTSr, port, idx, rvp)
#define WRITE_S1V_COSWEIGHTSr(unit, port, idx, rv) \
	soc_reg32_set(unit, S1V_COSWEIGHTSr, port, idx, rv)

#define READ_S1V_MINSPCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, S1V_MINSPCONFIGr, port, 0, rvp)
#define WRITE_S1V_MINSPCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, S1V_MINSPCONFIGr, port, 0, rv)

#define READ_S1V_WDRRCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S1V_WDRRCOUNTr, port, idx, rvp)
#define WRITE_S1V_WDRRCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, S1V_WDRRCOUNTr, port, idx, rv)

#define READ_S2_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, S2_CONFIGr, port, 0, rvp)
#define WRITE_S2_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, S2_CONFIGr, port, 0, rv)

#define READ_S2_COSMASKr(unit, port, rvp) \
	soc_reg32_get(unit, S2_COSMASKr, port, 0, rvp)
#define WRITE_S2_COSMASKr(unit, port, rv) \
	soc_reg32_set(unit, S2_COSMASKr, port, 0, rv)

#define READ_S2_COSWEIGHTSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S2_COSWEIGHTSr, port, idx, rvp)
#define WRITE_S2_COSWEIGHTSr(unit, port, idx, rv) \
	soc_reg32_set(unit, S2_COSWEIGHTSr, port, idx, rv)

#define READ_S2_MAXBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S2_MAXBUCKETr, port, idx, rvp)
#define WRITE_S2_MAXBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, S2_MAXBUCKETr, port, idx, rv)

#define READ_S2_MAXBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, S2_MAXBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_S2_MAXBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, S2_MAXBUCKETCONFIG_64r, port, idx, rv)

#define READ_S2_MINBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S2_MINBUCKETr, port, idx, rvp)
#define WRITE_S2_MINBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, S2_MINBUCKETr, port, idx, rv)

#define READ_S2_MINBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, S2_MINBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_S2_MINBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, S2_MINBUCKETCONFIG_64r, port, idx, rv)

#define READ_S2_MINSPCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, S2_MINSPCONFIGr, port, 0, rvp)
#define WRITE_S2_MINSPCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, S2_MINSPCONFIGr, port, 0, rv)

#define READ_S2_S3_ROUTINGr(unit, port, idx, rvp) \
	soc_reg_get(unit, S2_S3_ROUTINGr, port, idx, rvp)
#define WRITE_S2_S3_ROUTINGr(unit, port, idx, rv) \
	soc_reg_set(unit, S2_S3_ROUTINGr, port, idx, rv)

#define READ_S2_WERRCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S2_WERRCOUNTr, port, idx, rvp)
#define WRITE_S2_WERRCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, S2_WERRCOUNTr, port, idx, rv)

#define READ_S3_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, S3_CONFIGr, port, 0, rvp)
#define WRITE_S3_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, S3_CONFIGr, port, 0, rv)

#define READ_S3_CONFIG_MCr(unit, port, rvp) \
	soc_reg32_get(unit, S3_CONFIG_MCr, port, 0, rvp)
#define WRITE_S3_CONFIG_MCr(unit, port, rv) \
	soc_reg32_set(unit, S3_CONFIG_MCr, port, 0, rv)

#define READ_S3_COSMASKr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_COSMASKr, port, idx, rvp)
#define WRITE_S3_COSMASKr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_COSMASKr, port, idx, rv)

#define READ_S3_COSMASK_MCr(unit, port, rvp) \
	soc_reg32_get(unit, S3_COSMASK_MCr, port, 0, rvp)
#define WRITE_S3_COSMASK_MCr(unit, port, rv) \
	soc_reg32_set(unit, S3_COSMASK_MCr, port, 0, rv)

#define READ_S3_COSWEIGHTSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_COSWEIGHTSr, port, idx, rvp)
#define WRITE_S3_COSWEIGHTSr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_COSWEIGHTSr, port, idx, rv)

#define READ_S3_MAXBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_MAXBUCKETr, port, idx, rvp)
#define WRITE_S3_MAXBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_MAXBUCKETr, port, idx, rv)

#define READ_S3_MAXBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, S3_MAXBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_S3_MAXBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, S3_MAXBUCKETCONFIG_64r, port, idx, rv)

#define READ_S3_MINBUCKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_MINBUCKETr, port, idx, rvp)
#define WRITE_S3_MINBUCKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_MINBUCKETr, port, idx, rv)

#define READ_S3_MINBUCKETCONFIG_64r(unit, port, idx, rvp) \
	soc_reg_get(unit, S3_MINBUCKETCONFIG_64r, port, idx, rvp)
#define WRITE_S3_MINBUCKETCONFIG_64r(unit, port, idx, rv) \
	soc_reg_set(unit, S3_MINBUCKETCONFIG_64r, port, idx, rv)

#define READ_S3_MINSPCONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_MINSPCONFIGr, port, idx, rvp)
#define WRITE_S3_MINSPCONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_MINSPCONFIGr, port, idx, rv)

#define READ_S3_MINSPCONFIG_MCr(unit, port, rvp) \
	soc_reg32_get(unit, S3_MINSPCONFIG_MCr, port, 0, rvp)
#define WRITE_S3_MINSPCONFIG_MCr(unit, port, rv) \
	soc_reg32_set(unit, S3_MINSPCONFIG_MCr, port, 0, rv)

#define READ_S3_WERRCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, S3_WERRCOUNTr, port, idx, rvp)
#define WRITE_S3_WERRCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, S3_WERRCOUNTr, port, idx, rv)

#define READ_SA1_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SA1_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SA1_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, SA1_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SA2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SA2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SA2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, SA2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SAFC_PRI2COS_MAPPING_1r(unit, rvp) \
	soc_reg32_get(unit, SAFC_PRI2COS_MAPPING_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_PRI2COS_MAPPING_1r(unit, rv) \
	soc_reg32_set(unit, SAFC_PRI2COS_MAPPING_1r, REG_PORT_ANY, 0, rv)

#define READ_SAFC_PRI2COS_MAPPING_2r(unit, rvp) \
	soc_reg32_get(unit, SAFC_PRI2COS_MAPPING_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_PRI2COS_MAPPING_2r(unit, rv) \
	soc_reg32_set(unit, SAFC_PRI2COS_MAPPING_2r, REG_PORT_ANY, 0, rv)

#define READ_SAFC_RX_CONFIG_XPORT0r(unit, rvp) \
	soc_reg32_get(unit, SAFC_RX_CONFIG_XPORT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_RX_CONFIG_XPORT0r(unit, rv) \
	soc_reg32_set(unit, SAFC_RX_CONFIG_XPORT0r, REG_PORT_ANY, 0, rv)

#define READ_SAFC_RX_CONFIG_XPORT1r(unit, rvp) \
	soc_reg32_get(unit, SAFC_RX_CONFIG_XPORT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_RX_CONFIG_XPORT1r(unit, rv) \
	soc_reg32_set(unit, SAFC_RX_CONFIG_XPORT1r, REG_PORT_ANY, 0, rv)

#define READ_SAFC_RX_CONFIG_XPORT2r(unit, rvp) \
	soc_reg32_get(unit, SAFC_RX_CONFIG_XPORT2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_RX_CONFIG_XPORT2r(unit, rv) \
	soc_reg32_set(unit, SAFC_RX_CONFIG_XPORT2r, REG_PORT_ANY, 0, rv)

#define READ_SAFC_RX_CONFIG_XPORT3r(unit, rvp) \
	soc_reg32_get(unit, SAFC_RX_CONFIG_XPORT3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SAFC_RX_CONFIG_XPORT3r(unit, rv) \
	soc_reg32_set(unit, SAFC_RX_CONFIG_XPORT3r, REG_PORT_ANY, 0, rv)

#define READ_SBS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SBS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SBS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SBS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SB_DEBUG_QS_CIr(unit, port, rvp) \
	soc_reg32_get(unit, SB_DEBUG_QS_CIr, port, 0, rvp)
#define WRITE_SB_DEBUG_QS_CIr(unit, port, rv) \
	soc_reg32_set(unit, SB_DEBUG_QS_CIr, port, 0, rv)

#define READ_SB_DEBUG_RB_CIr(unit, port, rvp) \
	soc_reg32_get(unit, SB_DEBUG_RB_CIr, port, 0, rvp)
#define WRITE_SB_DEBUG_RB_CIr(unit, port, rv) \
	soc_reg32_set(unit, SB_DEBUG_RB_CIr, port, 0, rv)

#define READ_SB_DEBUG_TX_CIr(unit, port, rvp) \
	soc_reg32_get(unit, SB_DEBUG_TX_CIr, port, 0, rvp)
#define WRITE_SB_DEBUG_TX_CIr(unit, port, rv) \
	soc_reg32_set(unit, SB_DEBUG_TX_CIr, port, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P24r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P24r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P24r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P24r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P25r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P25r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P25r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P25r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P26r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P26r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P26r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P26r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P27r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P27r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P27r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P27r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P28r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P28r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P28r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P28r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P0_7r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P0_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P0_7r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P0_7r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P16_23r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P16_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P16_23r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P16_23r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD0_P8_15r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD0_P8_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD0_P8_15r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD0_P8_15r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD1_P24r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD1_P24r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD1_P24r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD1_P24r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD1_P0_7r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD1_P0_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD1_P0_7r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD1_P0_7r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD1_P16_23r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD1_P16_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD1_P16_23r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD1_P16_23r, REG_PORT_ANY, 0, rv)

#define READ_SCHEDULERCONFIGMOD1_P8_15r(unit, rvp) \
	soc_reg32_get(unit, SCHEDULERCONFIGMOD1_P8_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_SCHEDULERCONFIGMOD1_P8_15r(unit, rv) \
	soc_reg32_set(unit, SCHEDULERCONFIGMOD1_P8_15r, REG_PORT_ANY, 0, rv)

#define READ_SC_BYTE_METER_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, SC_BYTE_METER_CONFIGr, port, 0, rvp)
#define WRITE_SC_BYTE_METER_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, SC_BYTE_METER_CONFIGr, port, 0, rv)

#define READ_SC_CMD_INJECT_CTRL0r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_CTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_CTRL0r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_CTRL0r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_CTRL1r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_CTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_CTRL1r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_CTRL1r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_CTRL2r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_CTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_CTRL2r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_CTRL2r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA0r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA0r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA0r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA1r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA1r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA1r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA2r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA2r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA2r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA3r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA3r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA3r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA4r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA4r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA4r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA4r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA5r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA5r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA5r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA5r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA6r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA6r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA6r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA6r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA7r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA7r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA7r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA8r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA8r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA8r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA8r, REG_PORT_ANY, 0, rv)

#define READ_SC_CMD_INJECT_DATA9r(unit, rvp) \
	soc_reg32_get(unit, SC_CMD_INJECT_DATA9r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CMD_INJECT_DATA9r(unit, rv) \
	soc_reg32_set(unit, SC_CMD_INJECT_DATA9r, REG_PORT_ANY, 0, rv)

#define READ_SC_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, SC_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, SC_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_SC_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, SC_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, SC_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_SC_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, SC_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, SC_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_SC_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, SC_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, SC_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_SC_CONFIG_TDMCALSWAPr(unit, rvp) \
	soc_reg32_get(unit, SC_CONFIG_TDMCALSWAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_CONFIG_TDMCALSWAPr(unit, rv) \
	soc_reg32_set(unit, SC_CONFIG_TDMCALSWAPr, REG_PORT_ANY, 0, rv)

#define READ_SC_DEBUG_CMD_CODE0r(unit, rvp) \
	soc_reg32_get(unit, SC_DEBUG_CMD_CODE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_DEBUG_CMD_CODE0r(unit, rv) \
	soc_reg32_set(unit, SC_DEBUG_CMD_CODE0r, REG_PORT_ANY, 0, rv)

#define READ_SC_DEBUG_CMD_CODE1r(unit, rvp) \
	soc_reg32_get(unit, SC_DEBUG_CMD_CODE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_DEBUG_CMD_CODE1r(unit, rv) \
	soc_reg32_set(unit, SC_DEBUG_CMD_CODE1r, REG_PORT_ANY, 0, rv)

#define READ_SC_DEBUG_CMD_CODE2r(unit, rvp) \
	soc_reg32_get(unit, SC_DEBUG_CMD_CODE2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_DEBUG_CMD_CODE2r(unit, rv) \
	soc_reg32_set(unit, SC_DEBUG_CMD_CODE2r, REG_PORT_ANY, 0, rv)

#define READ_SC_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, SC_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, SC_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_SC_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, SC_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, SC_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_SC_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, SC_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, SC_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SC_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, SC_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, SC_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, SC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, SC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR2r(unit, rv) \
	soc_reg32_set(unit, SC_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, SC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, SC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SC_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, SC_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, SC_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_ENABLE_REMAP0r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_ENABLE_REMAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_ENABLE_REMAP0r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_ENABLE_REMAP0r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_ENABLE_REMAP1r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_ENABLE_REMAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_ENABLE_REMAP1r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_ENABLE_REMAP1r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_ENABLE_REMAP2r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_ENABLE_REMAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_ENABLE_REMAP2r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_ENABLE_REMAP2r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_ENABLE_REMAP3r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_ENABLE_REMAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_ENABLE_REMAP3r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_ENABLE_REMAP3r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP0r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP0r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP0r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP1r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP1r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP1r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP2r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP2r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP2r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP3r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP3r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP3r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP4r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP4r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP4r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP4r, REG_PORT_ANY, 0, rv)

#define READ_SC_LINK_STATUS_REMAP5r(unit, rvp) \
	soc_reg32_get(unit, SC_LINK_STATUS_REMAP5r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_LINK_STATUS_REMAP5r(unit, rv) \
	soc_reg32_set(unit, SC_LINK_STATUS_REMAP5r, REG_PORT_ANY, 0, rv)

#define READ_SC_SFI_PAUSE_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, SC_SFI_PAUSE_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_SFI_PAUSE_STATUS0r(unit, rv) \
	soc_reg32_set(unit, SC_SFI_PAUSE_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_SC_SFI_PAUSE_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, SC_SFI_PAUSE_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_SFI_PAUSE_STATUS1r(unit, rv) \
	soc_reg32_set(unit, SC_SFI_PAUSE_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_SC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, SC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, SC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_SC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, SC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, SC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_SC_STATUS_TDMCALSWAP0r(unit, rvp) \
	soc_reg32_get(unit, SC_STATUS_TDMCALSWAP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_STATUS_TDMCALSWAP0r(unit, rv) \
	soc_reg32_set(unit, SC_STATUS_TDMCALSWAP0r, REG_PORT_ANY, 0, rv)

#define READ_SC_STATUS_TDMCALSWAP1r(unit, rvp) \
	soc_reg32_get(unit, SC_STATUS_TDMCALSWAP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_STATUS_TDMCALSWAP1r(unit, rv) \
	soc_reg32_set(unit, SC_STATUS_TDMCALSWAP1r, REG_PORT_ANY, 0, rv)

#define READ_SC_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, SC_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, SC_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_SC_TOP_SFI_ERROR0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_ERROR0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_ERROR0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_ERROR0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_ERROR0_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_ERROR0_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_ERROR0_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_ERROR0_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_NUM_REMAP0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_NUM_REMAP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_NUM_REMAP0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_NUM_REMAP0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_PORT_CONFIG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_PORT_CONFIG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_PORT_CONFIG0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_PORT_CONFIG0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_RX_SOT_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_RX_SOT_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_RX_SOT_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_RX_SOT_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_RX_TEST_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_RX_TEST_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_RX_TEST_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_RX_TEST_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SFI_TX_TEST_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SFI_TX_TEST_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SFI_TX_TEST_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SFI_TX_TEST_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_CONFIG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_CONFIG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_CONFIG0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_CONFIG0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_CONFIG1r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_CONFIG1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_CONFIG1r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_CONFIG1r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_CONFIG2r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_CONFIG2r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_CONFIG2r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_CONFIG2r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_CONFIG3r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_CONFIG3r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_CONFIG3r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_CONFIG3r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_DEBUG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_DEBUG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_DEBUG0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_DEBUG0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_DEBUG1r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_DEBUG1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_DEBUG1r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_DEBUG1r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ECC_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ECC_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ECC_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ECC_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ECC_ERRORr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ECC_ERRORr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ECC_ERRORr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ECC_ERRORr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ECC_ERROR_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ECC_ERROR_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ECC_ERROR_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ECC_ERROR_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ECC_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ECC_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ECC_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ECC_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ERROR0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ERROR0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ERROR0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ERROR0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ERROR1r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ERROR1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ERROR1r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ERROR1r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ERROR0_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ERROR0_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ERROR0_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ERROR0_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_ERROR1_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_ERROR1_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_ERROR1_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_ERROR1_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_MEM_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_MEM_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_MEM_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_MEM_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_PRBS_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_PRBS_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_PRBS_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_PRBS_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_SD_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_SD_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_SD_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_SD_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_SD_PLL_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_SD_PLL_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_SD_PLL_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_SD_PLL_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_SD_RESETr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_SD_RESETr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_SD_RESETr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_SD_RESETr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_SD_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_SD_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_SD_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_SD_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_STATEr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_STATEr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_STATEr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_STATEr, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_STATUS0r(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_STATUS0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_STATUS0r(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_STATUS0r, REG_PORT_ANY, idx, rv)

#define READ_SC_TOP_SI_STICKY_STATEr(unit, idx, rvp) \
	soc_reg32_get(unit, SC_TOP_SI_STICKY_STATEr, REG_PORT_ANY, idx, rvp)
#define WRITE_SC_TOP_SI_STICKY_STATEr(unit, idx, rv) \
	soc_reg32_set(unit, SC_TOP_SI_STICKY_STATEr, REG_PORT_ANY, idx, rv)

#define READ_SC_TRACE_IF_QS_SC_PU_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_QS_SC_PU_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_QS_SC_PU_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_QS_SC_PU_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_QS_SC_PU_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_QS_SC_PU_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_QS_SC_PU_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_QS_SC_PU_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_QS_SC_PU_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_QS_SC_PU_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_QS_SC_PU_COUNTERr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_QS_SC_PU_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SC_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, SC_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SC_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, SC_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SEER_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, SEER_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_SEER_CONFIGr(unit, rv) \
	soc_reg32_set(unit, SEER_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_SEER_HG_L2_LOOKUP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, SEER_HG_L2_LOOKUP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_SEER_HG_L2_LOOKUP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, SEER_HG_L2_LOOKUP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC1C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC1C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC1C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMC1C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC1C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC1C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC1C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMC1C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC2C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC2C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC2C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMC2C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC2C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC2C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC2C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMC2C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC3C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC3C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC3C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMC3C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC3C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC3C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC3C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMC3C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC4C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC4C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC4C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMC4C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMC4C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMC4C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMC4C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMC4C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMDH1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMDH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMDH1r(unit, rv) \
	soc_reg32_set(unit, SEVPMDH1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMDH2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMDH2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMDH2r(unit, rv) \
	soc_reg32_set(unit, SEVPMDH2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG1C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG1C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG1C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG1C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG1C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG1C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG1C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG1C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG2C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG2C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG2C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG2C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG2C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG2C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG2C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG2C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG3C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG3C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG3C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG3C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG3C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG3C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG3C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG3C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG4C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG4C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG4C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG4C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG4C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG4C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG4C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG4C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG5C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG5C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG5C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG5C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG5C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG5C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG5C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG5C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG6C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG6C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG6C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG6C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG6C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG6C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG6C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG6C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG7C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG7C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG7C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG7C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG7C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG7C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG7C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG7C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG8C1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG8C1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG8C1r(unit, rv) \
	soc_reg32_set(unit, SEVPMG8C1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMG8C2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMG8C2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMG8C2r(unit, rv) \
	soc_reg32_set(unit, SEVPMG8C2r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMSP1r(unit, rvp) \
	soc_reg32_get(unit, SEVPMSP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMSP1r(unit, rv) \
	soc_reg32_set(unit, SEVPMSP1r, REG_PORT_ANY, 0, rv)

#define READ_SEVPMSP2r(unit, rvp) \
	soc_reg32_get(unit, SEVPMSP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SEVPMSP2r(unit, rv) \
	soc_reg32_set(unit, SEVPMSP2r, REG_PORT_ANY, 0, rv)

#define READ_SFD_OFFSETr(unit, port, rvp) \
	soc_reg32_get(unit, SFD_OFFSETr, port, 0, rvp)
#define WRITE_SFD_OFFSETr(unit, port, rv) \
	soc_reg32_set(unit, SFD_OFFSETr, port, 0, rv)

#define READ_SFI_ERROR0r(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_ERROR0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_ERROR0r(unit, idx, rv) \
	soc_reg32_set(unit, SFI_ERROR0r, REG_PORT_ANY, idx, rv)

#define READ_SFI_ERROR0_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_ERROR0_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_ERROR0_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SFI_ERROR0_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SFI_NUM_REMAP0r(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_NUM_REMAP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_NUM_REMAP0r(unit, idx, rv) \
	soc_reg32_set(unit, SFI_NUM_REMAP0r, REG_PORT_ANY, idx, rv)

#define READ_SFI_PAUSE_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, SFI_PAUSE_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SFI_PAUSE_STATUS0r(unit, rv) \
	soc_reg32_set(unit, SFI_PAUSE_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_SFI_PAUSE_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, SFI_PAUSE_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SFI_PAUSE_STATUS1r(unit, rv) \
	soc_reg32_set(unit, SFI_PAUSE_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_SFI_PORT_CONFIG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_PORT_CONFIG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_PORT_CONFIG0r(unit, idx, rv) \
	soc_reg32_set(unit, SFI_PORT_CONFIG0r, REG_PORT_ANY, idx, rv)

#define READ_SFI_RX_SOT_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_RX_SOT_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_RX_SOT_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SFI_RX_SOT_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SFI_RX_TEST_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_RX_TEST_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_RX_TEST_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SFI_RX_TEST_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SFI_TOP_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, SFI_TOP_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SFI_TOP_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, SFI_TOP_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_SFI_TX_TEST_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, SFI_TX_TEST_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_SFI_TX_TEST_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, SFI_TX_TEST_CNTr, REG_PORT_ANY, idx, rv)

#define READ_SFLOW_EGR_RAND_SEEDr(unit, rvp) \
	soc_reg32_get(unit, SFLOW_EGR_RAND_SEEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SFLOW_EGR_RAND_SEEDr(unit, rv) \
	soc_reg32_set(unit, SFLOW_EGR_RAND_SEEDr, REG_PORT_ANY, 0, rv)

#define READ_SFLOW_EGR_THRESHOLDr(unit, port, rvp) \
	soc_reg32_get(unit, SFLOW_EGR_THRESHOLDr, port, 0, rvp)
#define WRITE_SFLOW_EGR_THRESHOLDr(unit, port, rv) \
	soc_reg32_set(unit, SFLOW_EGR_THRESHOLDr, port, 0, rv)

#define READ_SFLOW_ING_RAND_SEEDr(unit, rvp) \
	soc_reg32_get(unit, SFLOW_ING_RAND_SEEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SFLOW_ING_RAND_SEEDr(unit, rv) \
	soc_reg32_set(unit, SFLOW_ING_RAND_SEEDr, REG_PORT_ANY, 0, rv)

#define READ_SFLOW_ING_THRESHOLDr(unit, port, rvp) \
	soc_reg32_get(unit, SFLOW_ING_THRESHOLDr, port, 0, rvp)
#define WRITE_SFLOW_ING_THRESHOLDr(unit, port, rv) \
	soc_reg32_set(unit, SFLOW_ING_THRESHOLDr, port, 0, rv)

#define READ_SF_TRACE_IF_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_COUNTERr(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SF_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, SF_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SF_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, SF_TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_SHAPERMAXBWCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, SHAPERMAXBWCOSr, port, idx, rvp)
#define WRITE_SHAPERMAXBWCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, SHAPERMAXBWCOSr, port, idx, rv)

#define READ_SHAPERMAXBWPORTr(unit, port, rvp) \
	soc_reg32_get(unit, SHAPERMAXBWPORTr, port, 0, rvp)
#define WRITE_SHAPERMAXBWPORTr(unit, port, rv) \
	soc_reg32_set(unit, SHAPERMAXBWPORTr, port, 0, rv)

#define READ_SHAPER_EVENT_BLOCKr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_EVENT_BLOCKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_EVENT_BLOCKr(unit, rv) \
	soc_reg32_set(unit, SHAPER_EVENT_BLOCKr, REG_PORT_ANY, 0, rv)

#define READ_SHAPER_LOOP_SIZEr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_LOOP_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_LOOP_SIZEr(unit, rv) \
	soc_reg32_set(unit, SHAPER_LOOP_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_SHAPER_QUEUE_FABRIC_RANGE_ENDr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_QUEUE_FABRIC_RANGE_ENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_QUEUE_FABRIC_RANGE_ENDr(unit, rv) \
	soc_reg32_set(unit, SHAPER_QUEUE_FABRIC_RANGE_ENDr, REG_PORT_ANY, 0, rv)

#define READ_SHAPER_QUEUE_FABRIC_RANGE_STARTr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_QUEUE_FABRIC_RANGE_STARTr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_QUEUE_FABRIC_RANGE_STARTr(unit, rv) \
	soc_reg32_set(unit, SHAPER_QUEUE_FABRIC_RANGE_STARTr, REG_PORT_ANY, 0, rv)

#define READ_SHAPER_QUEUE_LOCAL_RANGE_ENDr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_QUEUE_LOCAL_RANGE_ENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_QUEUE_LOCAL_RANGE_ENDr(unit, rv) \
	soc_reg32_set(unit, SHAPER_QUEUE_LOCAL_RANGE_ENDr, REG_PORT_ANY, 0, rv)

#define READ_SHAPER_QUEUE_LOCAL_RANGE_STARTr(unit, rvp) \
	soc_reg32_get(unit, SHAPER_QUEUE_LOCAL_RANGE_STARTr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPER_QUEUE_LOCAL_RANGE_STARTr(unit, rv) \
	soc_reg32_set(unit, SHAPER_QUEUE_LOCAL_RANGE_STARTr, REG_PORT_ANY, 0, rv)

#define READ_SHAPING_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, SHAPING_CONTROLr, port, 0, rvp)
#define WRITE_SHAPING_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, SHAPING_CONTROLr, port, 0, rv)

#define READ_SHAPING_MODEr(unit, port, rvp) \
	soc_reg_get(unit, SHAPING_MODEr, port, 0, rvp)
#define WRITE_SHAPING_MODEr(unit, port, rv) \
	soc_reg_set(unit, SHAPING_MODEr, port, 0, rv)

#define READ_SHAPING_MODE_24Qr(unit, rvp) \
	soc_reg32_get(unit, SHAPING_MODE_24Qr, REG_PORT_ANY, 0, rvp)
#define WRITE_SHAPING_MODE_24Qr(unit, rv) \
	soc_reg32_set(unit, SHAPING_MODE_24Qr, REG_PORT_ANY, 0, rv)

#define READ_SIMPLEREDCONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, SIMPLEREDCONFIGr, port, 0, rvp)
#define WRITE_SIMPLEREDCONFIGr(unit, port, rv) \
	soc_reg32_set(unit, SIMPLEREDCONFIGr, port, 0, rv)

#define READ_SI_CONFIG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_CONFIG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_CONFIG0r(unit, idx, rv) \
	soc_reg32_set(unit, SI_CONFIG0r, REG_PORT_ANY, idx, rv)

#define READ_SI_CONFIG1r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_CONFIG1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_CONFIG1r(unit, idx, rv) \
	soc_reg32_set(unit, SI_CONFIG1r, REG_PORT_ANY, idx, rv)

#define READ_SI_CONFIG2r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_CONFIG2r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_CONFIG2r(unit, idx, rv) \
	soc_reg32_set(unit, SI_CONFIG2r, REG_PORT_ANY, idx, rv)

#define READ_SI_CONFIG3r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_CONFIG3r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_CONFIG3r(unit, idx, rv) \
	soc_reg32_set(unit, SI_CONFIG3r, REG_PORT_ANY, idx, rv)

#define READ_SI_DEBUG0r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_DEBUG0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_DEBUG0r(unit, idx, rv) \
	soc_reg32_set(unit, SI_DEBUG0r, REG_PORT_ANY, idx, rv)

#define READ_SI_DEBUG1r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_DEBUG1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_DEBUG1r(unit, idx, rv) \
	soc_reg32_set(unit, SI_DEBUG1r, REG_PORT_ANY, idx, rv)

#define READ_SI_ECC_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ECC_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ECC_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ECC_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_SI_ECC_ERRORr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ECC_ERRORr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ECC_ERRORr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ECC_ERRORr, REG_PORT_ANY, idx, rv)

#define READ_SI_ECC_ERROR_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ECC_ERROR_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ECC_ERROR_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ECC_ERROR_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SI_ECC_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ECC_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ECC_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ECC_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SI_ERROR0r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ERROR0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ERROR0r(unit, idx, rv) \
	soc_reg32_set(unit, SI_ERROR0r, REG_PORT_ANY, idx, rv)

#define READ_SI_ERROR1r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ERROR1r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ERROR1r(unit, idx, rv) \
	soc_reg32_set(unit, SI_ERROR1r, REG_PORT_ANY, idx, rv)

#define READ_SI_ERROR0_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ERROR0_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ERROR0_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ERROR0_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SI_ERROR1_MASKr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_ERROR1_MASKr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_ERROR1_MASKr(unit, idx, rv) \
	soc_reg32_set(unit, SI_ERROR1_MASKr, REG_PORT_ANY, idx, rv)

#define READ_SI_MEM_DEBUGr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_MEM_DEBUGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_MEM_DEBUGr(unit, idx, rv) \
	soc_reg32_set(unit, SI_MEM_DEBUGr, REG_PORT_ANY, idx, rv)

#define READ_SI_PRBS_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_PRBS_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_PRBS_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SI_PRBS_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SI_SD_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_SD_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_SD_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, SI_SD_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_SI_SD_PLL_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_SD_PLL_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_SD_PLL_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, SI_SD_PLL_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_SI_SD_RESETr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_SD_RESETr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_SD_RESETr(unit, idx, rv) \
	soc_reg32_set(unit, SI_SD_RESETr, REG_PORT_ANY, idx, rv)

#define READ_SI_SD_STATUSr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_SD_STATUSr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_SD_STATUSr(unit, idx, rv) \
	soc_reg32_set(unit, SI_SD_STATUSr, REG_PORT_ANY, idx, rv)

#define READ_SI_STATEr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_STATEr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_STATEr(unit, idx, rv) \
	soc_reg32_set(unit, SI_STATEr, REG_PORT_ANY, idx, rv)

#define READ_SI_STATUS0r(unit, idx, rvp) \
	soc_reg32_get(unit, SI_STATUS0r, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_STATUS0r(unit, idx, rv) \
	soc_reg32_set(unit, SI_STATUS0r, REG_PORT_ANY, idx, rv)

#define READ_SI_STICKY_STATEr(unit, idx, rvp) \
	soc_reg32_get(unit, SI_STICKY_STATEr, REG_PORT_ANY, idx, rvp)
#define WRITE_SI_STICKY_STATEr(unit, idx, rv) \
	soc_reg32_set(unit, SI_STICKY_STATEr, REG_PORT_ANY, idx, rv)

#define READ_SMALLINGBUFFERTHRESr(unit, rvp) \
	soc_reg32_get(unit, SMALLINGBUFFERTHRESr, REG_PORT_ANY, 0, rvp)
#define WRITE_SMALLINGBUFFERTHRESr(unit, rv) \
	soc_reg32_set(unit, SMALLINGBUFFERTHRESr, REG_PORT_ANY, 0, rv)

#define READ_SMII_DLL_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, SMII_DLL_CONTROLr, port, 0, rvp)
#define WRITE_SMII_DLL_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, SMII_DLL_CONTROLr, port, 0, rv)

#define READ_SOFTRESETPBMr(unit, rvp) \
	soc_reg32_get(unit, SOFTRESETPBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOFTRESETPBMr(unit, rv) \
	soc_reg32_set(unit, SOFTRESETPBMr, REG_PORT_ANY, 0, rv)

#define READ_SOFTRESETPBM_HIr(unit, rvp) \
	soc_reg32_get(unit, SOFTRESETPBM_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOFTRESETPBM_HIr(unit, rv) \
	soc_reg32_set(unit, SOFTRESETPBM_HIr, REG_PORT_ANY, 0, rv)

#define READ_SOME_RDI_DEFECT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SOME_RDI_DEFECT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOME_RDI_DEFECT_STATUSr(unit, rv) \
	soc_reg32_set(unit, SOME_RDI_DEFECT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SOME_RMEP_CCM_DEFECT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SOME_RMEP_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOME_RMEP_CCM_DEFECT_STATUSr(unit, rv) \
	soc_reg32_set(unit, SOME_RMEP_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_TRUNK_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_TRUNK_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_TRUNK_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SOURCE_TRUNK_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_TRUNK_MAP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_TRUNK_MAP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_TRUNK_MAP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, SOURCE_TRUNK_MAP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_VP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_VP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_VP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SOURCE_VP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_VP_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_VP_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_VP_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, SOURCE_VP_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_VP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_VP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_VP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SOURCE_VP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SOURCE_VP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SOURCE_VP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SOURCE_VP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SOURCE_VP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SP0_POOL_MODEr(unit, rvp) \
	soc_reg32_get(unit, SP0_POOL_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_SP0_POOL_MODEr(unit, rv) \
	soc_reg32_set(unit, SP0_POOL_MODEr, REG_PORT_ANY, 0, rv)

#define READ_SPORT_CTL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_CTL_REGr, port, 0, rvp)
#define WRITE_SPORT_CTL_REGr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_CTL_REGr, port, 0, rv)

#define READ_SPORT_ECC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_ECC_CONTROLr, port, 0, rvp)
#define WRITE_SPORT_ECC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_ECC_CONTROLr, port, 0, rv)

#define READ_SPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_SPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rv)

#define READ_SPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_SPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rv)

#define READ_SPORT_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_INTR_ENABLEr, port, 0, rvp)
#define WRITE_SPORT_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_INTR_ENABLEr, port, 0, rv)

#define READ_SPORT_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_INTR_STATUSr, port, 0, rvp)
#define WRITE_SPORT_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_INTR_STATUSr, port, 0, rv)

#define READ_SPORT_RX_FIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_RX_FIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_SPORT_RX_FIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_RX_FIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_SPORT_TX_FIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, SPORT_TX_FIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_SPORT_TX_FIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, SPORT_TX_FIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_SPP_CFG_FIFO_THRESHr(unit, rvp) \
	soc_reg32_get(unit, SPP_CFG_FIFO_THRESHr, REG_PORT_ANY, 0, rvp)
#define WRITE_SPP_CFG_FIFO_THRESHr(unit, rv) \
	soc_reg32_set(unit, SPP_CFG_FIFO_THRESHr, REG_PORT_ANY, 0, rv)

#define READ_SPP_CFG_NO_OVERRIDEr(unit, rvp) \
	soc_reg32_get(unit, SPP_CFG_NO_OVERRIDEr, REG_PORT_ANY, 0, rvp)
#define WRITE_SPP_CFG_NO_OVERRIDEr(unit, rv) \
	soc_reg32_set(unit, SPP_CFG_NO_OVERRIDEr, REG_PORT_ANY, 0, rv)

#define READ_SPP_PRIORITY0r(unit, rvp) \
	soc_reg32_get(unit, SPP_PRIORITY0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SPP_PRIORITY0r(unit, rv) \
	soc_reg32_set(unit, SPP_PRIORITY0r, REG_PORT_ANY, 0, rv)

#define READ_SPP_PRIORITY1r(unit, rvp) \
	soc_reg32_get(unit, SPP_PRIORITY1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SPP_PRIORITY1r(unit, rv) \
	soc_reg32_set(unit, SPP_PRIORITY1r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, SQFSUM1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_SQFSUM2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, SQFSUM2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_SQFSUM2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, SQFSUM2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_SRAM_0_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_0_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_0_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_0_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_0_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_0_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_0_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_0_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_1_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_1_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_1_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_1_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_1_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_1_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_1_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_1_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_2_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_2_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_2_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_2_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_2_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_2_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_2_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_2_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_3_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_3_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_3_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_3_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_3_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_3_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_3_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_3_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_4_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_4_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_4_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_4_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_4_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_4_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_4_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_4_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_5_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_5_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_5_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_5_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_5_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_5_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_5_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_5_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_6_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_6_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_6_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_6_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_6_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_6_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_6_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_6_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_7_ECC_ERROR_ADDRESSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_7_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_7_ECC_ERROR_ADDRESSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_7_ECC_ERROR_ADDRESSr, REG_PORT_ANY, 0), rv)

#define READ_SRAM_7_ECC_ERROR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, SRAM_7_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_SRAM_7_ECC_ERROR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, SRAM_7_ECC_ERROR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_SRCMOD2IBPr(unit, rvp) \
	soc_reg32_get(unit, SRCMOD2IBPr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRCMOD2IBPr(unit, rv) \
	soc_reg32_set(unit, SRCMOD2IBPr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_BLOCK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_BLOCK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_BLOCK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_BLOCK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_BLOCK_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_BLOCK_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_BLOCK_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_BLOCK_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_EGRESS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_EGRESS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_EGRESS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_EGRESS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_EGRESS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_EGRESS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_EGRESS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_EGRESS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_EGRESS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_EGRESS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_EGRESS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_EGRESS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_EGRESS_SELr(unit, port, rvp) \
	soc_reg32_get(unit, SRC_MODID_EGRESS_SELr, port, 0, rvp)
#define WRITE_SRC_MODID_EGRESS_SELr(unit, port, rv) \
	soc_reg32_set(unit, SRC_MODID_EGRESS_SELr, port, 0, rv)

#define READ_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SRC_TRUNK_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SRC_TRUNK_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_TRUNK_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SRC_TRUNK_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SRC_TRUNK_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SRC_TRUNK_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_TRUNK_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SRC_TRUNK_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SRC_TRUNK_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SRC_TRUNK_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_TRUNK_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SRC_TRUNK_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SRC_TRUNK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SRC_TRUNK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_TRUNK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SRC_TRUNK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SRC_TRUNK_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SRC_TRUNK_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SRC_TRUNK_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, SRC_TRUNK_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SRP_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, SRP_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SRP_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, SRP_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_SRP_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, SRP_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SRP_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, SRP_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_STAGE_INTRr(unit, rvp) \
	soc_reg32_get(unit, STAGE_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_STAGE_INTRr(unit, rv) \
	soc_reg32_set(unit, STAGE_INTRr, REG_PORT_ANY, 0, rv)

#define READ_START_BY_START_ERRORr(unit, rvp) \
	soc_reg32_get(unit, START_BY_START_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_START_BY_START_ERRORr(unit, rv) \
	soc_reg32_set(unit, START_BY_START_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_START_BY_START_ERROR0_64r(unit, rvp) \
	soc_reg_get(unit, START_BY_START_ERROR0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_START_BY_START_ERROR0_64r(unit, rv) \
	soc_reg_set(unit, START_BY_START_ERROR0_64r, REG_PORT_ANY, 0, rv)

#define READ_START_BY_START_ERROR1_64r(unit, rvp) \
	soc_reg_get(unit, START_BY_START_ERROR1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_START_BY_START_ERROR1_64r(unit, rv) \
	soc_reg_set(unit, START_BY_START_ERROR1_64r, REG_PORT_ANY, 0, rv)

#define READ_START_BY_START_ERROR_64r(unit, rvp) \
	soc_reg_get(unit, START_BY_START_ERROR_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_START_BY_START_ERROR_64r(unit, rv) \
	soc_reg_set(unit, START_BY_START_ERROR_64r, REG_PORT_ANY, 0, rv)

#define READ_START_BY_START_ERR_STATr(unit, rvp) \
	soc_reg32_get(unit, START_BY_START_ERR_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_START_BY_START_ERR_STATr(unit, rv) \
	soc_reg32_set(unit, START_BY_START_ERR_STATr, REG_PORT_ANY, 0, rv)

#define READ_STATUS_BSEr(unit, rvp) \
	soc_reg32_get(unit, STATUS_BSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_STATUS_BSEr(unit, rv) \
	soc_reg32_set(unit, STATUS_BSEr, REG_PORT_ANY, 0, rv)

#define READ_STATUS_CSEr(unit, rvp) \
	soc_reg32_get(unit, STATUS_CSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_STATUS_CSEr(unit, rv) \
	soc_reg32_set(unit, STATUS_CSEr, REG_PORT_ANY, 0, rv)

#define READ_STATUS_HSEr(unit, rvp) \
	soc_reg32_get(unit, STATUS_HSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_STATUS_HSEr(unit, rv) \
	soc_reg32_set(unit, STATUS_HSEr, REG_PORT_ANY, 0, rv)

#define READ_STAT_CAUSEr(unit, port, rvp) \
	soc_reg_get(unit, STAT_CAUSEr, port, 0, rvp)
#define WRITE_STAT_CAUSEr(unit, port, rv) \
	soc_reg_set(unit, STAT_CAUSEr, port, 0, rv)

#define READ_STORM_CONTROL_METER_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, STORM_CONTROL_METER_CONFIGr, port, 0, rvp)
#define WRITE_STORM_CONTROL_METER_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, STORM_CONTROL_METER_CONFIGr, port, 0, rv)

#define READ_STORM_CONTROL_METER_MAPPINGr(unit, rvp) \
	soc_reg32_get(unit, STORM_CONTROL_METER_MAPPINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_STORM_CONTROL_METER_MAPPINGr(unit, rv) \
	soc_reg32_set(unit, STORM_CONTROL_METER_MAPPINGr, REG_PORT_ANY, 0, rv)

#define READ_STSOSPER1_SI_0r(unit, rvp) \
	soc_reg32_get(unit, STSOSPER1_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_STSOSPER1_SI_0r(unit, rv) \
	soc_reg32_set(unit, STSOSPER1_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_STSOSPER1_SI_1r(unit, rvp) \
	soc_reg32_get(unit, STSOSPER1_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_STSOSPER1_SI_1r(unit, rv) \
	soc_reg32_set(unit, STSOSPER1_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_STSOSPER2_SI_0r(unit, rvp) \
	soc_reg32_get(unit, STSOSPER2_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_STSOSPER2_SI_0r(unit, rv) \
	soc_reg32_set(unit, STSOSPER2_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_STSOSPER2_SI_1r(unit, rvp) \
	soc_reg32_get(unit, STSOSPER2_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_STSOSPER2_SI_1r(unit, rv) \
	soc_reg32_set(unit, STSOSPER2_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_ENABLEr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_SUBNET_VLAN_SAMr(unit, rvp) \
	soc_reg32_get(unit, SUBNET_VLAN_SAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_SUBNET_VLAN_SAMr(unit, rv) \
	soc_reg32_set(unit, SUBNET_VLAN_SAMr, REG_PORT_ANY, 0, rv)

#define READ_SW1_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, SW1_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW1_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, SW1_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_SW1_RAM_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, SW1_RAM_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW1_RAM_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, SW1_RAM_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_A_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_A_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_A_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_A_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_B_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_B_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_B_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_B_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_C_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_C_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_C_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_C_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SW2_FP_DST_ACTION_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SW2_FP_DST_ACTION_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_FP_DST_ACTION_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SW2_FP_DST_ACTION_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SW2_HW_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SW2_HW_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_HW_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SW2_HW_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_0r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_0r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_6r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_6r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_6r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_7r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_7r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_7r, REG_PORT_ANY, 0, rv)

#define READ_SW2_RAM_CONTROL_8r(unit, rvp) \
	soc_reg32_get(unit, SW2_RAM_CONTROL_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_SW2_RAM_CONTROL_8r(unit, rv) \
	soc_reg32_set(unit, SW2_RAM_CONTROL_8r, REG_PORT_ANY, 0, rv)

#define READ_SYSBRG1_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSBRG1_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSBRG1_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSBRG1_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSBRG1_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSBRG1_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSBRG1_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSBRG1_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSBRG2_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSBRG2_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSBRG2_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSBRG2_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSBRG2_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSBRG2_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSBRG2_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSBRG2_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLKCFG1_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSCLKCFG1_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLKCFG1_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSCLKCFG1_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLKCFG1_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSCLKCFG1_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLKCFG1_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSCLKCFG1_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLKCFG2_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSCLKCFG2_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLKCFG2_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSCLKCFG2_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLKCFG2_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSCLKCFG2_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLKCFG2_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSCLKCFG2_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLTS1_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSCLTS1_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLTS1_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSCLTS1_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLTS1_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSCLTS1_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLTS1_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSCLTS1_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLTS2_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSCLTS2_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLTS2_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSCLTS2_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSCLTS2_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSCLTS2_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSCLTS2_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSCLTS2_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_SYSTEM_CONFIG_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, SYSTEM_CONFIG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTEM_CONFIG_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, SYSTEM_CONFIG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_SYSTSO1_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSTSO1_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSO1_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSTSO1_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSTSO1_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSTSO1_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSO1_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSTSO1_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSTSO2_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSTSO2_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSO2_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSTSO2_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSTSO2_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSTSO2_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSO2_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSTSO2_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYSTSOFPH_SI_0r(unit, rvp) \
	soc_reg32_get(unit, SYSTSOFPH_SI_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSOFPH_SI_0r(unit, rv) \
	soc_reg32_set(unit, SYSTSOFPH_SI_0r, REG_PORT_ANY, 0, rv)

#define READ_SYSTSOFPH_SI_1r(unit, rvp) \
	soc_reg32_get(unit, SYSTSOFPH_SI_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_SYSTSOFPH_SI_1r(unit, rv) \
	soc_reg32_set(unit, SYSTSOFPH_SI_1r, REG_PORT_ANY, 0, rv)

#define READ_SYS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SYS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SYS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_SYS_MAC_ACTIONr(unit, rvp) \
	soc_reg32_get(unit, SYS_MAC_ACTIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYS_MAC_ACTIONr(unit, rv) \
	soc_reg32_set(unit, SYS_MAC_ACTIONr, REG_PORT_ANY, 0, rv)

#define READ_SYS_MAC_COUNTr(unit, rvp) \
	soc_reg32_get(unit, SYS_MAC_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYS_MAC_COUNTr(unit, rv) \
	soc_reg32_set(unit, SYS_MAC_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_SYS_MAC_LIMITr(unit, rvp) \
	soc_reg32_get(unit, SYS_MAC_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYS_MAC_LIMITr(unit, rv) \
	soc_reg32_set(unit, SYS_MAC_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_SYS_MAC_LIMIT_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, SYS_MAC_LIMIT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_SYS_MAC_LIMIT_CONTROLr(unit, rv) \
	soc_reg32_set(unit, SYS_MAC_LIMIT_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_T64r(unit, port, rvp) \
	soc_reg_get(unit, T64r, port, 0, rvp)
#define WRITE_T64r(unit, port, rv) \
	soc_reg_set(unit, T64r, port, 0, rv)

#define READ_T127r(unit, port, rvp) \
	soc_reg_get(unit, T127r, port, 0, rvp)
#define WRITE_T127r(unit, port, rv) \
	soc_reg_set(unit, T127r, port, 0, rv)

#define READ_T255r(unit, port, rvp) \
	soc_reg_get(unit, T255r, port, 0, rvp)
#define WRITE_T255r(unit, port, rv) \
	soc_reg_set(unit, T255r, port, 0, rv)

#define READ_T511r(unit, port, rvp) \
	soc_reg_get(unit, T511r, port, 0, rvp)
#define WRITE_T511r(unit, port, rv) \
	soc_reg_set(unit, T511r, port, 0, rv)

#define READ_T1023r(unit, port, rvp) \
	soc_reg_get(unit, T1023r, port, 0, rvp)
#define WRITE_T1023r(unit, port, rv) \
	soc_reg_set(unit, T1023r, port, 0, rv)

#define READ_T1518r(unit, port, rvp) \
	soc_reg_get(unit, T1518r, port, 0, rvp)
#define WRITE_T1518r(unit, port, rv) \
	soc_reg_set(unit, T1518r, port, 0, rv)

#define READ_T2047r(unit, port, rvp) \
	soc_reg_get(unit, T2047r, port, 0, rvp)
#define WRITE_T2047r(unit, port, rv) \
	soc_reg_set(unit, T2047r, port, 0, rv)

#define READ_T4095r(unit, port, rvp) \
	soc_reg_get(unit, T4095r, port, 0, rvp)
#define WRITE_T4095r(unit, port, rv) \
	soc_reg_set(unit, T4095r, port, 0, rv)

#define READ_T9216r(unit, port, rvp) \
	soc_reg_get(unit, T9216r, port, 0, rvp)
#define WRITE_T9216r(unit, port, rv) \
	soc_reg_set(unit, T9216r, port, 0, rv)

#define READ_T16383r(unit, port, rvp) \
	soc_reg_get(unit, T16383r, port, 0, rvp)
#define WRITE_T16383r(unit, port, rv) \
	soc_reg_set(unit, T16383r, port, 0, rv)

#define READ_TABRTr(unit, port, rvp) \
	soc_reg_get(unit, TABRTr, port, 0, rvp)
#define WRITE_TABRTr(unit, port, rv) \
	soc_reg_set(unit, TABRTr, port, 0, rv)

#define READ_TAGEr(unit, port, rvp) \
	soc_reg_get(unit, TAGEr, port, 0, rvp)
#define WRITE_TAGEr(unit, port, rv) \
	soc_reg_set(unit, TAGEr, port, 0, rv)

#define READ_TAG_0r(unit, port, rvp) \
	soc_reg32_get(unit, TAG_0r, port, 0, rvp)
#define WRITE_TAG_0r(unit, port, rv) \
	soc_reg32_set(unit, TAG_0r, port, 0, rv)

#define READ_TAG_1r(unit, port, rvp) \
	soc_reg32_get(unit, TAG_1r, port, 0, rvp)
#define WRITE_TAG_1r(unit, port, rv) \
	soc_reg32_set(unit, TAG_1r, port, 0, rv)

#define READ_TBCAr(unit, port, rvp) \
	soc_reg_get(unit, TBCAr, port, 0, rvp)
#define WRITE_TBCAr(unit, port, rv) \
	soc_reg_set(unit, TBCAr, port, 0, rv)

#define READ_TBYTr(unit, port, rvp) \
	soc_reg_get(unit, TBYTr, port, 0, rvp)
#define WRITE_TBYTr(unit, port, rv) \
	soc_reg_set(unit, TBYTr, port, 0, rv)

#define READ_TCAM_TYPE1_IP_0r(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE1_IP_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE1_IP_0r(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE1_IP_0r, REG_PORT_ANY, 0, rv)

#define READ_TCAM_TYPE1_IP_1r(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE1_IP_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE1_IP_1r(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE1_IP_1r, REG_PORT_ANY, 0, rv)

#define READ_TCAM_TYPE1_IP_2r(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE1_IP_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE1_IP_2r(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE1_IP_2r, REG_PORT_ANY, 0, rv)

#define READ_TCAM_TYPE2_T144_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE2_T144_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE2_T144_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE2_T144_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TCAM_TYPE2_T72_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE2_T72_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE2_T72_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE2_T72_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TCAM_TYPE2_UD_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TCAM_TYPE2_UD_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TCAM_TYPE2_UD_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TCAM_TYPE2_UD_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TCEr(unit, port, rvp) \
	soc_reg_get(unit, TCEr, port, 0, rvp)
#define WRITE_TCEr(unit, port, rv) \
	soc_reg_set(unit, TCEr, port, 0, rv)

#define READ_TCFIDRr(unit, port, rvp) \
	soc_reg_get(unit, TCFIDRr, port, 0, rvp)
#define WRITE_TCFIDRr(unit, port, rv) \
	soc_reg_set(unit, TCFIDRr, port, 0, rv)

#define READ_TCPUDP_PROTOCOLr(unit, rvp) \
	soc_reg32_get(unit, TCPUDP_PROTOCOLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TCPUDP_PROTOCOLr(unit, rv) \
	soc_reg32_set(unit, TCPUDP_PROTOCOLr, REG_PORT_ANY, 0, rv)

#define READ_TCPUDP_PROTOCOL_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, TCPUDP_PROTOCOL_ENABLEr, port, 0, rvp)
#define WRITE_TCPUDP_PROTOCOL_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, TCPUDP_PROTOCOL_ENABLEr, port, 0, rv)

#define READ_TDACTr(unit, rvp) \
	soc_reg32_get(unit, TDACTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDACTr(unit, rv) \
	soc_reg32_set(unit, TDACTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC0r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC0r, port, 0, rvp)
#define WRITE_TDBGC0r(unit, port, rv) \
	soc_reg_set(unit, TDBGC0r, port, 0, rv)

#define READ_TDBGC1r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC1r, port, 0, rvp)
#define WRITE_TDBGC1r(unit, port, rv) \
	soc_reg_set(unit, TDBGC1r, port, 0, rv)

#define READ_TDBGC2r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC2r, port, 0, rvp)
#define WRITE_TDBGC2r(unit, port, rv) \
	soc_reg_set(unit, TDBGC2r, port, 0, rv)

#define READ_TDBGC3r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC3r, port, 0, rvp)
#define WRITE_TDBGC3r(unit, port, rv) \
	soc_reg_set(unit, TDBGC3r, port, 0, rv)

#define READ_TDBGC4r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC4r, port, 0, rvp)
#define WRITE_TDBGC4r(unit, port, rv) \
	soc_reg_set(unit, TDBGC4r, port, 0, rv)

#define READ_TDBGC5r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC5r, port, 0, rvp)
#define WRITE_TDBGC5r(unit, port, rv) \
	soc_reg_set(unit, TDBGC5r, port, 0, rv)

#define READ_TDBGC6r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC6r, port, 0, rvp)
#define WRITE_TDBGC6r(unit, port, rv) \
	soc_reg_set(unit, TDBGC6r, port, 0, rv)

#define READ_TDBGC7r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC7r, port, 0, rvp)
#define WRITE_TDBGC7r(unit, port, rv) \
	soc_reg_set(unit, TDBGC7r, port, 0, rv)

#define READ_TDBGC8r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC8r, port, 0, rvp)
#define WRITE_TDBGC8r(unit, port, rv) \
	soc_reg_set(unit, TDBGC8r, port, 0, rv)

#define READ_TDBGC9r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC9r, port, 0, rvp)
#define WRITE_TDBGC9r(unit, port, rv) \
	soc_reg_set(unit, TDBGC9r, port, 0, rv)

#define READ_TDBGC10r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC10r, port, 0, rvp)
#define WRITE_TDBGC10r(unit, port, rv) \
	soc_reg_set(unit, TDBGC10r, port, 0, rv)

#define READ_TDBGC11r(unit, port, rvp) \
	soc_reg_get(unit, TDBGC11r, port, 0, rvp)
#define WRITE_TDBGC11r(unit, port, rv) \
	soc_reg_set(unit, TDBGC11r, port, 0, rv)

#define READ_TDBGC12r(unit, port, rvp) \
	soc_reg32_get(unit, TDBGC12r, port, 0, rvp)
#define WRITE_TDBGC12r(unit, port, rv) \
	soc_reg32_set(unit, TDBGC12r, port, 0, rv)

#define READ_TDBGC13r(unit, port, rvp) \
	soc_reg32_get(unit, TDBGC13r, port, 0, rvp)
#define WRITE_TDBGC13r(unit, port, rv) \
	soc_reg32_set(unit, TDBGC13r, port, 0, rv)

#define READ_TDBGC14r(unit, port, rvp) \
	soc_reg32_get(unit, TDBGC14r, port, 0, rvp)
#define WRITE_TDBGC14r(unit, port, rv) \
	soc_reg32_set(unit, TDBGC14r, port, 0, rv)

#define READ_TDBGC0_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC0_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC0_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC0_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC10_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC10_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC10_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC10_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC11_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC11_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC11_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC11_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC1_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC1_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC1_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC1_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC2_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC2_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC2_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC2_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC3_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC3_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC3_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC3_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC4_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC4_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC4_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC4_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC5_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC5_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC5_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC5_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC6_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC6_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC6_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC6_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC7_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC7_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC7_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC7_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC8_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC8_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC8_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC8_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC9_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TDBGC9_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDBGC9_SELECTr(unit, rv) \
	soc_reg32_set(unit, TDBGC9_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TDBGC_SELECTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, TDBGC_SELECTr, port, idx, rvp)
#define WRITE_TDBGC_SELECTr(unit, port, idx, rv) \
	soc_reg32_set(unit, TDBGC_SELECTr, port, idx, rv)

#define READ_TDFRr(unit, port, rvp) \
	soc_reg_get(unit, TDFRr, port, 0, rvp)
#define WRITE_TDFRr(unit, port, rv) \
	soc_reg_set(unit, TDFRr, port, 0, rv)

#define READ_TDM_ENr(unit, rvp) \
	soc_reg32_get(unit, TDM_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDM_ENr(unit, rv) \
	soc_reg32_set(unit, TDM_ENr, REG_PORT_ANY, 0, rv)

#define READ_TDM_SYNCr(unit, rvp) \
	soc_reg32_get(unit, TDM_SYNCr, REG_PORT_ANY, 0, rvp)
#define WRITE_TDM_SYNCr(unit, rv) \
	soc_reg32_set(unit, TDM_SYNCr, REG_PORT_ANY, 0, rv)

#define READ_TDVLNr(unit, port, rvp) \
	soc_reg_get(unit, TDVLNr, port, 0, rvp)
#define WRITE_TDVLNr(unit, port, rv) \
	soc_reg_set(unit, TDVLNr, port, 0, rv)

#define READ_TECMUX1r(unit, rvp) \
	soc_reg32_get(unit, TECMUX1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TECMUX1r(unit, rv) \
	soc_reg32_set(unit, TECMUX1r, REG_PORT_ANY, 0, rv)

#define READ_TECMUX2r(unit, rvp) \
	soc_reg32_get(unit, TECMUX2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TECMUX2r(unit, rv) \
	soc_reg32_set(unit, TECMUX2r, REG_PORT_ANY, 0, rv)

#define READ_TEDFr(unit, port, rvp) \
	soc_reg_get(unit, TEDFr, port, 0, rvp)
#define WRITE_TEDFr(unit, port, rv) \
	soc_reg_set(unit, TEDFr, port, 0, rv)

#define READ_TEPCFG_CID_0r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_0r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_1r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_1r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_2r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_2r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_3r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_3r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_4r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_4r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_5r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_5r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_6r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_6r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_7r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_7r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_8r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_8r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_9r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_9r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_10r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_10r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_11r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_11r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_12r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_12r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_13r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_13r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_14r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_14r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_TEPCFG_CID_15r(unit, rvp) \
	soc_reg32_get(unit, TEPCFG_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TEPCFG_CID_15r(unit, rv) \
	soc_reg32_set(unit, TEPCFG_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_TERRr(unit, port, rvp) \
	soc_reg_get(unit, TERRr, port, 0, rvp)
#define WRITE_TERRr(unit, port, rv) \
	soc_reg_set(unit, TERRr, port, 0, rv)

#define READ_TEST2r(unit, port, rvp) \
	soc_reg_get(unit, TEST2r, port, 0, rvp)
#define WRITE_TEST2r(unit, port, rv) \
	soc_reg_set(unit, TEST2r, port, 0, rv)

#define READ_TFCSr(unit, port, rvp) \
	soc_reg_get(unit, TFCSr, port, 0, rvp)
#define WRITE_TFCSr(unit, port, rv) \
	soc_reg_set(unit, TFCSr, port, 0, rv)

#define READ_TFRGr(unit, port, rvp) \
	soc_reg_get(unit, TFRGr, port, 0, rvp)
#define WRITE_TFRGr(unit, port, rv) \
	soc_reg_set(unit, TFRGr, port, 0, rv)

#define READ_THDIEMA_BUFFER_CELL_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEMA_BUFFER_CELL_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEMA_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEMA_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEMA_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEMA_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEMA_COLOR_AWAREr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_COLOR_AWAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_COLOR_AWAREr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_COLOR_AWAREr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_FLOW_CONTROL_XOFF_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_FLOW_CONTROL_XOFF_STATEr, port, 0, rvp)
#define WRITE_THDIEMA_FLOW_CONTROL_XOFF_STATEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_FLOW_CONTROL_XOFF_STATEr, port, 0, rv)

#define READ_THDIEMA_GLOBAL_HDRM_COUNTr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_GLOBAL_HDRM_COUNTr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_GLOBAL_HDRM_LIMITr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_GLOBAL_HDRM_LIMITr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_INPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_INPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIEMA_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_INPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_INPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIEMA_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_MEMORY_TM_0r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_MEMORY_TM_0r(unit, rv) \
	soc_reg_set(unit, THDIEMA_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_MEMORY_TM_1r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_MEMORY_TM_1r(unit, rv) \
	soc_reg_set(unit, THDIEMA_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PARITY_ERROR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PARITY_ERROR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PARITY_ERROR_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PARITY_ERROR_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, THDIEMA_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PARITY_ERROR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PARITY_ERROR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, THDIEMA_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PG_GBL_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_GBL_HDRM_COUNTr, port, idx, rvp)
#define WRITE_THDIEMA_PG_GBL_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_GBL_HDRM_COUNTr, port, idx, rv)

#define READ_THDIEMA_PG_HDRM_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_HDRM_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_HDRM_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_HDRM_COUNT_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_HDRM_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_HDRM_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_HDRM_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_HDRM_LIMIT_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_MIN_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_MIN_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_MIN_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_MIN_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_PORT_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_PORT_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_RESET_FLOOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_RESET_FLOOR_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_RESET_FLOOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_RESET_FLOOR_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_RESET_VALUE_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_THDIEMA_PG_SHARED_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_PG_SHARED_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIEMA_PG_SHARED_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEMA_PG_SHARED_LIMIT_CELLr, port, idx, rv)

#define READ_THDIEMA_POOL_DROP_STATEr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_POOL_DROP_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_POOL_DROP_STATEr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_POOL_DROP_STATEr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_COUNT_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_FC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_FC_STATUSr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_FC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_FC_STATUSr, port, 0, rv)

#define READ_THDIEMA_PORT_LIMIT_STATE_0r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_LIMIT_STATE_0r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_LIMIT_STATE_1r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_LIMIT_STATE_1r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_MAX_PKT_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_MAX_PKT_SIZEr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_MAX_PKT_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_MAX_PKT_SIZEr, port, 0, rv)

#define READ_THDIEMA_PORT_MAX_SHARED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_MAX_SHARED_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_MAX_SHARED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_MAX_SHARED_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_MIN_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_MIN_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_MIN_COUNT_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_MIN_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_MIN_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_MIN_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_MIN_PG_ENABLEr, port, 0, rv)

#define READ_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_PAUSE_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_PAUSE_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_PAUSE_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIEMA_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_PORT_PAUSE_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIEMA_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_PORT_PG_SPIDr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_PG_SPIDr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_PG_SPIDr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_PG_SPIDr, port, 0, rv)

#define READ_THDIEMA_PORT_PRI_GRP0r(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_PRI_GRP0r, port, 0, rvp)
#define WRITE_THDIEMA_PORT_PRI_GRP0r(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_PRI_GRP0r, port, 0, rv)

#define READ_THDIEMA_PORT_PRI_GRP1r(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_PRI_GRP1r, port, 0, rvp)
#define WRITE_THDIEMA_PORT_PRI_GRP1r(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_PRI_GRP1r, port, 0, rv)

#define READ_THDIEMA_PORT_PRI_XON_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_PRI_XON_ENABLEr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_PRI_XON_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_PRI_XON_ENABLEr, port, 0, rv)

#define READ_THDIEMA_PORT_RESUME_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_RESUME_LIMIT_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_RESUME_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_RESUME_LIMIT_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEMA_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEMA_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rv)

#define READ_THDIEMA_THDI_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_THDI_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_THDI_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_THDI_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_TOTAL_BUFFER_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_TOTAL_BUFFER_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIEMA_USE_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEMA_USE_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEMA_USE_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEMA_USE_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_BUFFER_CELL_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEXT_BUFFER_CELL_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEXT_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEXT_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEXT_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEXT_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEXT_COLOR_AWAREr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_COLOR_AWAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_COLOR_AWAREr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_COLOR_AWAREr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_FLOW_CONTROL_XOFF_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_FLOW_CONTROL_XOFF_STATEr, port, 0, rvp)
#define WRITE_THDIEXT_FLOW_CONTROL_XOFF_STATEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_FLOW_CONTROL_XOFF_STATEr, port, 0, rv)

#define READ_THDIEXT_GLOBAL_HDRM_COUNTr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_GLOBAL_HDRM_COUNTr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_GLOBAL_HDRM_LIMITr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_GLOBAL_HDRM_LIMITr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_INPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_INPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIEXT_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_INPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_INPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIEXT_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_MEMORY_TM_0r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_MEMORY_TM_0r(unit, rv) \
	soc_reg_set(unit, THDIEXT_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_MEMORY_TM_1r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_MEMORY_TM_1r(unit, rv) \
	soc_reg_set(unit, THDIEXT_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PARITY_ERROR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PARITY_ERROR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PARITY_ERROR_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PARITY_ERROR_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, THDIEXT_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PARITY_ERROR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PARITY_ERROR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, THDIEXT_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PG_GBL_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_GBL_HDRM_COUNTr, port, idx, rvp)
#define WRITE_THDIEXT_PG_GBL_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_GBL_HDRM_COUNTr, port, idx, rv)

#define READ_THDIEXT_PG_HDRM_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_HDRM_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_HDRM_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_HDRM_COUNT_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_HDRM_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_HDRM_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_HDRM_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_HDRM_LIMIT_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_MIN_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_MIN_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_MIN_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_MIN_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_PORT_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_PORT_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_RESET_FLOOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_RESET_FLOOR_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_RESET_FLOOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_RESET_FLOOR_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_RESET_VALUE_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_THDIEXT_PG_SHARED_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_PG_SHARED_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIEXT_PG_SHARED_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIEXT_PG_SHARED_LIMIT_CELLr, port, idx, rv)

#define READ_THDIEXT_POOL_DROP_STATEr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_POOL_DROP_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_POOL_DROP_STATEr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_POOL_DROP_STATEr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_COUNT_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_FC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_FC_STATUSr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_FC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_FC_STATUSr, port, 0, rv)

#define READ_THDIEXT_PORT_LIMIT_STATE_0r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_LIMIT_STATE_0r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_LIMIT_STATE_1r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_LIMIT_STATE_1r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_MAX_PKT_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_MAX_PKT_SIZEr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_MAX_PKT_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_MAX_PKT_SIZEr, port, 0, rv)

#define READ_THDIEXT_PORT_MAX_SHARED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_MAX_SHARED_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_MAX_SHARED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_MAX_SHARED_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_MIN_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_MIN_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_MIN_COUNT_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_MIN_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_MIN_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_MIN_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_MIN_PG_ENABLEr, port, 0, rv)

#define READ_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_PAUSE_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_PAUSE_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_PAUSE_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIEXT_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_PORT_PAUSE_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIEXT_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_PORT_PG_SPIDr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_PG_SPIDr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_PG_SPIDr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_PG_SPIDr, port, 0, rv)

#define READ_THDIEXT_PORT_PRI_GRP0r(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_PRI_GRP0r, port, 0, rvp)
#define WRITE_THDIEXT_PORT_PRI_GRP0r(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_PRI_GRP0r, port, 0, rv)

#define READ_THDIEXT_PORT_PRI_GRP1r(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_PRI_GRP1r, port, 0, rvp)
#define WRITE_THDIEXT_PORT_PRI_GRP1r(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_PRI_GRP1r, port, 0, rv)

#define READ_THDIEXT_PORT_PRI_XON_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_PRI_XON_ENABLEr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_PRI_XON_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_PRI_XON_ENABLEr, port, 0, rv)

#define READ_THDIEXT_PORT_RESUME_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_RESUME_LIMIT_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_RESUME_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_RESUME_LIMIT_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIEXT_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIEXT_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rv)

#define READ_THDIEXT_THDI_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_THDI_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_THDI_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_THDI_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_TOTAL_BUFFER_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_TOTAL_BUFFER_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIEXT_USE_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIEXT_USE_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIEXT_USE_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIEXT_USE_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_BUFFER_CELL_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIQEN_BUFFER_CELL_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIQEN_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIQEN_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIQEN_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIQEN_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIQEN_COLOR_AWAREr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_COLOR_AWAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_COLOR_AWAREr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_COLOR_AWAREr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_FLOW_CONTROL_XOFF_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_FLOW_CONTROL_XOFF_STATEr, port, 0, rvp)
#define WRITE_THDIQEN_FLOW_CONTROL_XOFF_STATEr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_FLOW_CONTROL_XOFF_STATEr, port, 0, rv)

#define READ_THDIQEN_GLOBAL_HDRM_COUNTr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_GLOBAL_HDRM_COUNTr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_GLOBAL_HDRM_LIMITr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_GLOBAL_HDRM_LIMITr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_INPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_INPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIQEN_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_INPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_INPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIQEN_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_MEMORY_TM_0r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_MEMORY_TM_0r(unit, rv) \
	soc_reg_set(unit, THDIQEN_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_MEMORY_TM_1r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_MEMORY_TM_1r(unit, rv) \
	soc_reg_set(unit, THDIQEN_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PARITY_ERROR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PARITY_ERROR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PARITY_ERROR_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PARITY_ERROR_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, THDIQEN_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PARITY_ERROR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PARITY_ERROR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, THDIQEN_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PG_GBL_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_GBL_HDRM_COUNTr, port, idx, rvp)
#define WRITE_THDIQEN_PG_GBL_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_GBL_HDRM_COUNTr, port, idx, rv)

#define READ_THDIQEN_PG_HDRM_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_HDRM_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_HDRM_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_HDRM_COUNT_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_HDRM_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_HDRM_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_HDRM_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_HDRM_LIMIT_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_MIN_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_MIN_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_MIN_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_MIN_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_PORT_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_PORT_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_RESET_FLOOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_RESET_FLOOR_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_RESET_FLOOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_RESET_FLOOR_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_RESET_VALUE_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_THDIQEN_PG_SHARED_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_PG_SHARED_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIQEN_PG_SHARED_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIQEN_PG_SHARED_LIMIT_CELLr, port, idx, rv)

#define READ_THDIQEN_POOL_DROP_STATEr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_POOL_DROP_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_POOL_DROP_STATEr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_POOL_DROP_STATEr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_COUNT_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_FC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_FC_STATUSr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_FC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_FC_STATUSr, port, 0, rv)

#define READ_THDIQEN_PORT_LIMIT_STATE_0r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_LIMIT_STATE_0r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_LIMIT_STATE_1r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_LIMIT_STATE_1r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_MAX_PKT_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_MAX_PKT_SIZEr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_MAX_PKT_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_MAX_PKT_SIZEr, port, 0, rv)

#define READ_THDIQEN_PORT_MAX_SHARED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_MAX_SHARED_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_MAX_SHARED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_MAX_SHARED_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_MIN_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_MIN_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_MIN_COUNT_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_MIN_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_MIN_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_MIN_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_MIN_PG_ENABLEr, port, 0, rv)

#define READ_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_PAUSE_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_PAUSE_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_PAUSE_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIQEN_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_PORT_PAUSE_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIQEN_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_PORT_PG_SPIDr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_PG_SPIDr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_PG_SPIDr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_PG_SPIDr, port, 0, rv)

#define READ_THDIQEN_PORT_PRI_GRP0r(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_PRI_GRP0r, port, 0, rvp)
#define WRITE_THDIQEN_PORT_PRI_GRP0r(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_PRI_GRP0r, port, 0, rv)

#define READ_THDIQEN_PORT_PRI_GRP1r(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_PRI_GRP1r, port, 0, rvp)
#define WRITE_THDIQEN_PORT_PRI_GRP1r(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_PRI_GRP1r, port, 0, rv)

#define READ_THDIQEN_PORT_PRI_XON_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_PRI_XON_ENABLEr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_PRI_XON_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_PRI_XON_ENABLEr, port, 0, rv)

#define READ_THDIQEN_PORT_RESUME_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_RESUME_LIMIT_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_RESUME_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_RESUME_LIMIT_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIQEN_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIQEN_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rv)

#define READ_THDIQEN_THDI_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_THDI_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_THDI_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_THDI_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_TOTAL_BUFFER_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_TOTAL_BUFFER_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIQEN_USE_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIQEN_USE_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIQEN_USE_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIQEN_USE_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_BUFFER_CELL_LIMIT_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIRQE_BUFFER_CELL_LIMIT_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIRQE_BUFFER_CELL_LIMIT_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIRQE_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIRQE_CELL_SPAP_RED_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIRQE_CELL_SPAP_RED_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIRQE_COLOR_AWAREr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_COLOR_AWAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_COLOR_AWAREr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_COLOR_AWAREr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_FLOW_CONTROL_XOFF_STATEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_FLOW_CONTROL_XOFF_STATEr, port, 0, rvp)
#define WRITE_THDIRQE_FLOW_CONTROL_XOFF_STATEr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_FLOW_CONTROL_XOFF_STATEr, port, 0, rv)

#define READ_THDIRQE_GLOBAL_HDRM_COUNTr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_GLOBAL_HDRM_COUNTr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_GLOBAL_HDRM_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_GLOBAL_HDRM_LIMITr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_GLOBAL_HDRM_LIMITr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_GLOBAL_HDRM_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_INPUT_PORT_RX_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_INPUT_PORT_RX_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIRQE_INPUT_PORT_RX_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_INPUT_PORT_RX_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_INPUT_PORT_RX_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIRQE_INPUT_PORT_RX_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_MEMORY_TM_0r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_MEMORY_TM_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_MEMORY_TM_0r(unit, rv) \
	soc_reg_set(unit, THDIRQE_MEMORY_TM_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_MEMORY_TM_1r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_MEMORY_TM_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_MEMORY_TM_1r(unit, rv) \
	soc_reg_set(unit, THDIRQE_MEMORY_TM_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PARITY_ERROR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PARITY_ERROR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_PARITY_ERROR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PARITY_ERROR_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PARITY_ERROR_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, THDIRQE_PARITY_ERROR_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PARITY_ERROR_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PARITY_ERROR_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, THDIRQE_PARITY_ERROR_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PG_GBL_HDRM_COUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_GBL_HDRM_COUNTr, port, idx, rvp)
#define WRITE_THDIRQE_PG_GBL_HDRM_COUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_GBL_HDRM_COUNTr, port, idx, rv)

#define READ_THDIRQE_PG_HDRM_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_HDRM_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_HDRM_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_HDRM_COUNT_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_HDRM_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_HDRM_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_HDRM_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_HDRM_LIMIT_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_MIN_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_MIN_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_MIN_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_MIN_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_PORT_MIN_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_PORT_MIN_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_PORT_MIN_COUNT_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_RESET_FLOOR_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_RESET_FLOOR_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_RESET_FLOOR_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_RESET_FLOOR_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_RESET_OFFSET_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_RESET_OFFSET_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_RESET_OFFSET_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_RESET_OFFSET_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_RESET_VALUE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_RESET_VALUE_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_RESET_VALUE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_RESET_VALUE_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_SHARED_COUNT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_SHARED_COUNT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_SHARED_COUNT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_SHARED_COUNT_CELLr, port, idx, rv)

#define READ_THDIRQE_PG_SHARED_LIMIT_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_PG_SHARED_LIMIT_CELLr, port, idx, rvp)
#define WRITE_THDIRQE_PG_SHARED_LIMIT_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, THDIRQE_PG_SHARED_LIMIT_CELLr, port, idx, rv)

#define READ_THDIRQE_POOL_DROP_STATEr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_POOL_DROP_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_POOL_DROP_STATEr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_POOL_DROP_STATEr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_COUNT_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_FC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_FC_STATUSr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_FC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_FC_STATUSr, port, 0, rv)

#define READ_THDIRQE_PORT_LIMIT_STATE_0r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_LIMIT_STATE_0r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_LIMIT_STATE_0r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_LIMIT_STATE_1r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_LIMIT_STATE_1r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_LIMIT_STATE_1r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_MAX_PKT_SIZEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_MAX_PKT_SIZEr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_MAX_PKT_SIZEr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_MAX_PKT_SIZEr, port, 0, rv)

#define READ_THDIRQE_PORT_MAX_SHARED_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_MAX_SHARED_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_MAX_SHARED_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_MAX_SHARED_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_MIN_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_MIN_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_MIN_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_MIN_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_MIN_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_MIN_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_MIN_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_MIN_COUNT_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_MIN_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_MIN_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_MIN_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_MIN_PG_ENABLEr, port, 0, rv)

#define READ_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_OVQ_PAUSE_ENABLE0r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_OVQ_PAUSE_ENABLE1r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_PAUSE_ENABLE0_64r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_PAUSE_ENABLE0_64r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_PAUSE_ENABLE0_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_PAUSE_ENABLE1_64r(unit, rvp) \
	soc_reg_get(unit, THDIRQE_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_PORT_PAUSE_ENABLE1_64r(unit, rv) \
	soc_reg_set(unit, THDIRQE_PORT_PAUSE_ENABLE1_64r, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_PORT_PG_SPIDr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_PG_SPIDr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_PG_SPIDr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_PG_SPIDr, port, 0, rv)

#define READ_THDIRQE_PORT_PRI_GRP0r(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_PRI_GRP0r, port, 0, rvp)
#define WRITE_THDIRQE_PORT_PRI_GRP0r(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_PRI_GRP0r, port, 0, rv)

#define READ_THDIRQE_PORT_PRI_GRP1r(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_PRI_GRP1r, port, 0, rvp)
#define WRITE_THDIRQE_PORT_PRI_GRP1r(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_PRI_GRP1r, port, 0, rv)

#define READ_THDIRQE_PORT_PRI_XON_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_PRI_XON_ENABLEr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_PRI_XON_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_PRI_XON_ENABLEr, port, 0, rv)

#define READ_THDIRQE_PORT_RESUME_LIMIT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_RESUME_LIMIT_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_RESUME_LIMIT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_RESUME_LIMIT_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_SHARED_COUNT_CELLr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_SHARED_COUNT_CELLr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_SHARED_COUNT_CELLr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_SHARED_COUNT_CELLr, port, 0, rv)

#define READ_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, THDIRQE_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rvp)
#define WRITE_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, THDIRQE_PORT_SHARED_MAX_PG_ENABLEr, port, 0, rv)

#define READ_THDIRQE_THDI_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_THDI_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_THDI_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_THDI_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_TOTAL_BUFFER_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_TOTAL_BUFFER_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rv) \
	soc_reg32_set(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rv)

#define READ_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDIRQE_USE_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, THDIRQE_USE_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDIRQE_USE_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, THDIRQE_USE_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_THDI_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDI_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDI_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDI_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_BYPASSr(unit, rvp) \
	soc_reg32_get(unit, THDO_BYPASSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_BYPASSr(unit, rv) \
	soc_reg32_set(unit, THDO_BYPASSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUGr(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUG_DCM_PMr(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUG_DCM_PMr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUG_DCM_PMr(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUG_DCM_PMr, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUG_TM_UC0r(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUG_TM_UC0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUG_TM_UC0r(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUG_TM_UC0r, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUG_TM_UC1r(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUG_TM_UC1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUG_TM_UC1r(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUG_TM_UC1r, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUG_TM_UCSP0r(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUG_TM_UCSP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUG_TM_UCSP0r(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUG_TM_UCSP0r, REG_PORT_ANY, 0, rv)

#define READ_THDO_DEBUG_TM_UCSP1r(unit, rvp) \
	soc_reg32_get(unit, THDO_DEBUG_TM_UCSP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DEBUG_TM_UCSP1r(unit, rv) \
	soc_reg32_set(unit, THDO_DEBUG_TM_UCSP1r, REG_PORT_ANY, 0, rv)

#define READ_THDO_DROP_CTR_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, THDO_DROP_CTR_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_DROP_CTR_CONFIGr(unit, rv) \
	soc_reg32_set(unit, THDO_DROP_CTR_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_INTEROP_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, THDO_INTEROP_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_INTEROP_CONFIGr(unit, rv) \
	soc_reg32_set(unit, THDO_INTEROP_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_INTEROP_CONFIG_PLUSr(unit, rvp) \
	soc_reg32_get(unit, THDO_INTEROP_CONFIG_PLUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_INTEROP_CONFIG_PLUSr(unit, rv) \
	soc_reg32_set(unit, THDO_INTEROP_CONFIG_PLUSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_OPNCONFIGr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_OPNCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_OPNCONFIGr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_OPNCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_OPNCOUNTr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_OPNCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_OPNCOUNTr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_OPNCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_OPNOFFSETr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_OPNOFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_OPNOFFSETr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_OPNOFFSETr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_OPNSTATUSr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_OPNSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_OPNSTATUSr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_OPNSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_QCONFIGr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_QCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_QCONFIGr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_QCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_QCOUNTr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_QCOUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_QCOUNTr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_QCOUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_QOFFSETr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_QOFFSETr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_QOFFSETr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_QOFFSETr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_QRESETr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_QRESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_QRESETr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_QRESETr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MEMDEBUG_QSTATUSr(unit, rvp) \
	soc_reg32_get(unit, THDO_MEMDEBUG_QSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MEMDEBUG_QSTATUSr(unit, rv) \
	soc_reg32_set(unit, THDO_MEMDEBUG_QSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_MISCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, THDO_MISCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_MISCCONFIGr(unit, rv) \
	soc_reg32_set(unit, THDO_MISCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_ADDRESSr(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_ADDRESSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_ADDRESSr(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_ADDRESSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_COUNTr(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_COUNTr(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_MASK1r(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_MASK1r(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_MASK2r(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_MASK2r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_MASK2r(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_MASK2r, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_STATUS1r(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, THDO_PARITY_ERROR_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_STATUS2r(unit, rv) \
	soc_reg32_set(unit, THDO_PARITY_ERROR_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_THDO_PARITY_ERROR_STATUS_64r(unit, rvp) \
	soc_reg_get(unit, THDO_PARITY_ERROR_STATUS_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_PARITY_ERROR_STATUS_64r(unit, rv) \
	soc_reg_set(unit, THDO_PARITY_ERROR_STATUS_64r, REG_PORT_ANY, 0, rv)

#define READ_THDO_QUEUE_DISABLE_CFG1r(unit, rvp) \
	soc_reg32_get(unit, THDO_QUEUE_DISABLE_CFG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_QUEUE_DISABLE_CFG1r(unit, rv) \
	soc_reg32_set(unit, THDO_QUEUE_DISABLE_CFG1r, REG_PORT_ANY, 0, rv)

#define READ_THDO_QUEUE_DISABLE_CFG2r(unit, rvp) \
	soc_reg32_get(unit, THDO_QUEUE_DISABLE_CFG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_QUEUE_DISABLE_CFG2r(unit, rv) \
	soc_reg32_set(unit, THDO_QUEUE_DISABLE_CFG2r, REG_PORT_ANY, 0, rv)

#define READ_THDO_QUEUE_DISABLE_STATUSr(unit, rvp) \
	soc_reg32_get(unit, THDO_QUEUE_DISABLE_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_QUEUE_DISABLE_STATUSr(unit, rv) \
	soc_reg32_set(unit, THDO_QUEUE_DISABLE_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r(unit, idx, rvp) \
	soc_reg_get(unit, THDO_RQE_WORK_QUEUE_DROP_STATUS_64r, REG_PORT_ANY, idx, rvp)
#define WRITE_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r(unit, idx, rv) \
	soc_reg_set(unit, THDO_RQE_WORK_QUEUE_DROP_STATUS_64r, REG_PORT_ANY, idx, rv)

#define READ_THDO_UNICAST_DROP_EMIRROR_CNTr(unit, rvp) \
	soc_reg32_get(unit, THDO_UNICAST_DROP_EMIRROR_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_THDO_UNICAST_DROP_EMIRROR_CNTr(unit, rv) \
	soc_reg32_set(unit, THDO_UNICAST_DROP_EMIRROR_CNTr, REG_PORT_ANY, 0, rv)

#define READ_THRESHOLD_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, THRESHOLD_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_THRESHOLD_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, THRESHOLD_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_TICK_MODEr(unit, rvp) \
	soc_reg32_get(unit, TICK_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_TICK_MODEr(unit, rv) \
	soc_reg32_set(unit, TICK_MODEr, REG_PORT_ANY, 0, rv)

#define READ_TIMDRr(unit, port, rvp) \
	soc_reg_get(unit, TIMDRr, port, 0, rvp)
#define WRITE_TIMDRr(unit, port, rv) \
	soc_reg_set(unit, TIMDRr, port, 0, rv)

#define READ_TIMER_RAW_INTR_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, TIMER_RAW_INTR_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_TIMER_RAW_INTR_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, TIMER_RAW_INTR_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_TIME_DOMAINr(unit, rvp) \
	soc_reg32_get(unit, TIME_DOMAINr, REG_PORT_ANY, 0, rvp)
#define WRITE_TIME_DOMAINr(unit, rv) \
	soc_reg32_set(unit, TIME_DOMAINr, REG_PORT_ANY, 0, rv)

#define READ_TIME_DOMAIN_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TIME_DOMAIN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TIME_DOMAIN_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TIME_DOMAIN_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TIMTLDr(unit, port, rvp) \
	soc_reg_get(unit, TIMTLDr, port, 0, rvp)
#define WRITE_TIMTLDr(unit, port, rv) \
	soc_reg_set(unit, TIMTLDr, port, 0, rv)

#define READ_TIPr(unit, port, rvp) \
	soc_reg_get(unit, TIPr, port, 0, rvp)
#define WRITE_TIPr(unit, port, rv) \
	soc_reg_set(unit, TIPr, port, 0, rv)

#define READ_TIPAGEr(unit, port, rvp) \
	soc_reg_get(unit, TIPAGEr, port, 0, rvp)
#define WRITE_TIPAGEr(unit, port, rv) \
	soc_reg_set(unit, TIPAGEr, port, 0, rv)

#define READ_TIPDr(unit, port, rvp) \
	soc_reg_get(unit, TIPDr, port, 0, rvp)
#define WRITE_TIPDr(unit, port, rv) \
	soc_reg_set(unit, TIPDr, port, 0, rv)

#define READ_TJBDMAX1_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_0r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_1r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_2r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_3r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_4r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_5r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_6r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_7r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_8r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_9r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_10r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_11r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_12r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_13r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_14r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX1_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX1_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX1_TCID_15r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX1_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_0r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_0r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_0r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_1r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_1r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_1r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_2r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_2r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_2r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_3r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_3r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_3r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_4r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_4r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_4r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_5r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_5r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_5r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_6r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_6r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_6r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_7r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_7r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_7r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_8r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_8r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_8r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_9r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_9r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_9r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_10r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_10r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_10r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_11r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_11r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_11r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_12r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_12r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_12r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_13r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_13r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_13r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_14r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_14r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_14r, REG_PORT_ANY, 0, rv)

#define READ_TJBDMAX2_TCID_15r(unit, rvp) \
	soc_reg32_get(unit, TJBDMAX2_TCID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TJBDMAX2_TCID_15r(unit, rv) \
	soc_reg32_set(unit, TJBDMAX2_TCID_15r, REG_PORT_ANY, 0, rv)

#define READ_TJBRr(unit, port, rvp) \
	soc_reg_get(unit, TJBRr, port, 0, rvp)
#define WRITE_TJBRr(unit, port, rv) \
	soc_reg_set(unit, TJBRr, port, 0, rv)

#define READ_TLCLr(unit, port, rvp) \
	soc_reg_get(unit, TLCLr, port, 0, rvp)
#define WRITE_TLCLr(unit, port, rv) \
	soc_reg_set(unit, TLCLr, port, 0, rv)

#define READ_TMCAr(unit, port, rvp) \
	soc_reg_get(unit, TMCAr, port, 0, rvp)
#define WRITE_TMCAr(unit, port, rv) \
	soc_reg_set(unit, TMCAr, port, 0, rv)

#define READ_TMCLr(unit, port, rvp) \
	soc_reg_get(unit, TMCLr, port, 0, rvp)
#define WRITE_TMCLr(unit, port, rv) \
	soc_reg_set(unit, TMCLr, port, 0, rv)

#define READ_TMGVr(unit, port, rvp) \
	soc_reg_get(unit, TMGVr, port, 0, rvp)
#define WRITE_TMGVr(unit, port, rv) \
	soc_reg_set(unit, TMGVr, port, 0, rv)

#define READ_TNCLr(unit, port, rvp) \
	soc_reg_get(unit, TNCLr, port, 0, rvp)
#define WRITE_TNCLr(unit, port, rv) \
	soc_reg_set(unit, TNCLr, port, 0, rv)

#define READ_TNL_PROT_CHKr(unit, rvp) \
	soc_reg32_get(unit, TNL_PROT_CHKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TNL_PROT_CHKr(unit, rv) \
	soc_reg32_set(unit, TNL_PROT_CHKr, REG_PORT_ANY, 0, rv)

#define READ_TNL_PROT_VALr(unit, rvp) \
	soc_reg32_get(unit, TNL_PROT_VALr, REG_PORT_ANY, 0, rvp)
#define WRITE_TNL_PROT_VALr(unit, rv) \
	soc_reg32_set(unit, TNL_PROT_VALr, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_BROAD_SYNC_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_BROAD_SYNC_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_BROAD_SYNC_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_BROAD_SYNC_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_0r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_1r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_2r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_3r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_4r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_CTRL_REGISTER_5r(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_CTRL_REGISTER_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_CTRL_REGISTER_5r(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_CTRL_REGISTER_5r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CES_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_CES_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CES_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_CES_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_0r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_1r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_2r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_3r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_4r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_CTRL_REGISTER_5r(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_CTRL_REGISTER_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_CTRL_REGISTER_5r(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_CTRL_REGISTER_5r, REG_PORT_ANY, 0, rv)

#define READ_TOP_CORE_PLL0_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_CORE_PLL0_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_CORE_PLL0_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_CORE_PLL0_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_DEV_REV_IDr(unit, rvp) \
	soc_reg32_get(unit, TOP_DEV_REV_IDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_DEV_REV_IDr(unit, rv) \
	soc_reg32_set(unit, TOP_DEV_REV_IDr, REG_PORT_ANY, 0, rv)

#define READ_TOP_L1_SYNCE_CLK_LINK_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_L1_SYNCE_CLK_LINK_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_L1_SYNCE_CLK_LINK_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, TOP_L1_SYNCE_CLK_LINK_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_L1_SYNCE_CLK_LINK_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_L1_SYNCE_CLK_LINK_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_L1_SYNCE_CLK_LINK_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, TOP_L1_SYNCE_CLK_LINK_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MISC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TOP_MISC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MISC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TOP_MISC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MISC_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_MISC_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MISC_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, TOP_MISC_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MISC_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_MISC_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MISC_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, TOP_MISC_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MISC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_MISC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MISC_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_MISC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MISC_STATUS_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_MISC_STATUS_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MISC_STATUS_2r(unit, rv) \
	soc_reg32_set(unit, TOP_MISC_STATUS_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL1_CTRL0r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL1_CTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL1_CTRL0r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL1_CTRL0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL1_CTRL1r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL1_CTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL1_CTRL1r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL1_CTRL1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL1_CTRL2r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL1_CTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL1_CTRL2r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL1_CTRL2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL1_CTRL3r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL1_CTRL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL1_CTRL3r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL1_CTRL3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL1_SSC_CTRLr(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL1_SSC_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL1_SSC_CTRLr(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL1_SSC_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL2_CTRL0r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL2_CTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL2_CTRL0r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL2_CTRL0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL2_CTRL1r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL2_CTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL2_CTRL1r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL2_CTRL1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL2_CTRL2r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL2_CTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL2_CTRL2r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL2_CTRL2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL2_CTRL3r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL2_CTRL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL2_CTRL3r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL2_CTRL3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL2_SSC_CTRLr(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL2_SSC_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL2_SSC_CTRLr(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL2_SSC_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL3_CTRL0r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL3_CTRL0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL3_CTRL0r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL3_CTRL0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL3_CTRL1r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL3_CTRL1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL3_CTRL1r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL3_CTRL1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL3_CTRL2r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL3_CTRL2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL3_CTRL2r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL3_CTRL2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL3_CTRL3r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL3_CTRL3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL3_CTRL3r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL3_CTRL3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL3_SSC_CTRLr(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL3_SSC_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL3_SSC_CTRLr(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL3_SSC_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL_INITr(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL_INITr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL_INITr(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL_INITr, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL_STATUS0r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_MMU_PLL_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, TOP_MMU_PLL_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_MMU_PLL_STATUS1r(unit, rv) \
	soc_reg32_set(unit, TOP_MMU_PLL_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD0_MDIO_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD0_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD0_MDIO_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD0_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD0_MDIO_CONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD0_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD0_MDIO_CONFIG_1r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD0_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD0_MDIO_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD0_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD0_MDIO_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD0_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD1_MDIO_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD1_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD1_MDIO_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD1_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD1_MDIO_CONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD1_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD1_MDIO_CONFIG_1r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD1_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_QUAD1_MDIO_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_QUAD1_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_QUAD1_MDIO_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, TOP_QUAD1_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_SOFT_RESET_REGr(unit, rvp) \
	soc_reg32_get(unit, TOP_SOFT_RESET_REGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SOFT_RESET_REGr(unit, rv) \
	soc_reg32_set(unit, TOP_SOFT_RESET_REGr, REG_PORT_ANY, 0, rv)

#define READ_TOP_SOFT_RESET_REG_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_SOFT_RESET_REG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SOFT_RESET_REG_2r(unit, rv) \
	soc_reg32_set(unit, TOP_SOFT_RESET_REG_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_SWITCH_FEATURE_ENABLE_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_SWITCH_FEATURE_ENABLE_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SWITCH_FEATURE_ENABLE_1r(unit, rv) \
	soc_reg32_set(unit, TOP_SWITCH_FEATURE_ENABLE_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_SWITCH_FEATURE_ENABLE_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_SWITCH_FEATURE_ENABLE_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SWITCH_FEATURE_ENABLE_2r(unit, rv) \
	soc_reg32_set(unit, TOP_SWITCH_FEATURE_ENABLE_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_SWITCH_FEATURE_ENABLE_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_SWITCH_FEATURE_ENABLE_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SWITCH_FEATURE_ENABLE_3r(unit, rv) \
	soc_reg32_set(unit, TOP_SWITCH_FEATURE_ENABLE_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_SWITCH_FEATURE_ENABLE_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_SWITCH_FEATURE_ENABLE_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_SWITCH_FEATURE_ENABLE_4r(unit, rv) \
	soc_reg32_set(unit, TOP_SWITCH_FEATURE_ENABLE_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TAP_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TOP_TAP_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TAP_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TOP_TAP_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_CALIBRATIONr(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_CALIBRATIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_CALIBRATIONr(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_CALIBRATIONr, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_CTRLr(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_CTRLr(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_CTRL_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_CTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_CTRL_2r(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_CTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_RESULT_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_RESULT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_RESULT_0r(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_RESULT_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_RESULT_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_RESULT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_RESULT_1r(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_RESULT_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_RESULT_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_RESULT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_RESULT_2r(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_RESULT_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_THERMAL_PVTMON_RESULT_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_THERMAL_PVTMON_RESULT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_THERMAL_PVTMON_RESULT_3r(unit, rv) \
	soc_reg32_set(unit, TOP_THERMAL_PVTMON_RESULT_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_TIME_SYNC_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_TIME_SYNC_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_TIME_SYNC_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_TIME_SYNC_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS0_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS0_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS0_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS0_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_CONTROL_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_CONTROL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_CONTROL_3r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_CONTROL_3r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_CONTROL_4r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_CONTROL_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_CONTROL_4r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_CONTROL_4r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_CONTROL_5r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_CONTROL_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_CONTROL_5r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_CONTROL_5r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS1_PLL_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS1_PLL_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS1_PLL_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS1_PLL_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS_MDIO_CONFIG_0r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS_MDIO_CONFIG_0r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS_MDIO_CONFIG_0r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS_MDIO_CONFIG_1r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS_MDIO_CONFIG_1r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS_MDIO_CONFIG_1r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS_MDIO_CONFIG_2r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS_MDIO_CONFIG_2r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS_MDIO_CONFIG_2r, REG_PORT_ANY, 0, rv)

#define READ_TOP_XGXS_MDIO_CONFIG_3r(unit, rvp) \
	soc_reg32_get(unit, TOP_XGXS_MDIO_CONFIG_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOP_XGXS_MDIO_CONFIG_3r(unit, rv) \
	soc_reg32_set(unit, TOP_XGXS_MDIO_CONFIG_3r, REG_PORT_ANY, 0, rv)

#define READ_TOQEMPTYr(unit, port, rvp) \
	soc_reg32_get(unit, TOQEMPTYr, port, 0, rvp)
#define WRITE_TOQEMPTYr(unit, port, rv) \
	soc_reg32_set(unit, TOQEMPTYr, port, 0, rv)

#define READ_TOQEMPTY_64r(unit, port, rvp) \
	soc_reg_get(unit, TOQEMPTY_64r, port, 0, rvp)
#define WRITE_TOQEMPTY_64r(unit, port, rv) \
	soc_reg_set(unit, TOQEMPTY_64r, port, 0, rv)

#define READ_TOQEMPTY_CPU_PORT_0r(unit, rvp) \
	soc_reg32_get(unit, TOQEMPTY_CPU_PORT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQEMPTY_CPU_PORT_0r(unit, rv) \
	soc_reg32_set(unit, TOQEMPTY_CPU_PORT_0r, REG_PORT_ANY, 0, rv)

#define READ_TOQEMPTY_CPU_PORT_1r(unit, rvp) \
	soc_reg32_get(unit, TOQEMPTY_CPU_PORT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQEMPTY_CPU_PORT_1r(unit, rv) \
	soc_reg32_set(unit, TOQEMPTY_CPU_PORT_1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ACTIVATEQr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_ACTIVATEQr, port, 0, rvp)
#define WRITE_TOQ_ACTIVATEQr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_ACTIVATEQr, port, 0, rv)

#define READ_TOQ_ACTIVATEQ_64r(unit, port, rvp) \
	soc_reg_get(unit, TOQ_ACTIVATEQ_64r, port, 0, rvp)
#define WRITE_TOQ_ACTIVATEQ_64r(unit, port, rv) \
	soc_reg_set(unit, TOQ_ACTIVATEQ_64r, port, 0, rv)

#define READ_TOQ_ACTIVATEQ_CPU_PORT_0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ACTIVATEQ_CPU_PORT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ACTIVATEQ_CPU_PORT_0r(unit, rv) \
	soc_reg32_set(unit, TOQ_ACTIVATEQ_CPU_PORT_0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ACTIVATEQ_CPU_PORT_1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ACTIVATEQ_CPU_PORT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ACTIVATEQ_CPU_PORT_1r(unit, rv) \
	soc_reg32_set(unit, TOQ_ACTIVATEQ_CPU_PORT_1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_CELLHDRERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_CELLHDRERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_CELLHDRERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_CELLHDRERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_CELLLINKERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_CELLLINKERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_CELLLINKERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_CELLLINKERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TOQ_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_CONFIG_64r(unit, rvp) \
	soc_reg_get(unit, TOQ_CONFIG_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_CONFIG_64r(unit, rv) \
	soc_reg_set(unit, TOQ_CONFIG_64r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_COS_SWITCH_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOQ_COS_SWITCH_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_COS_SWITCH_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOQ_COS_SWITCH_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_CPQLINKERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_CPQLINKERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_CPQLINKERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_CPQLINKERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_DEBUG_EXT_PQE_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, TOQ_DEBUG_EXT_PQE_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_DEBUG_EXT_PQE_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, TOQ_DEBUG_EXT_PQE_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_DEBUG_INT_PQE_WATERMARKr(unit, rvp) \
	soc_reg32_get(unit, TOQ_DEBUG_INT_PQE_WATERMARKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_DEBUG_INT_PQE_WATERMARKr(unit, rv) \
	soc_reg32_set(unit, TOQ_DEBUG_INT_PQE_WATERMARKr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_DIS_IPMC_REPLICATIONr(unit, rvp) \
	soc_reg32_get(unit, TOQ_DIS_IPMC_REPLICATIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_DIS_IPMC_REPLICATIONr(unit, rv) \
	soc_reg32_set(unit, TOQ_DIS_IPMC_REPLICATIONr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_DIS_IPMC_REPLICATION_64r(unit, rvp) \
	soc_reg_get(unit, TOQ_DIS_IPMC_REPLICATION_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_DIS_IPMC_REPLICATION_64r(unit, rv) \
	soc_reg_set(unit, TOQ_DIS_IPMC_REPLICATION_64r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TOQ_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_EG_CREDITr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_EG_CREDITr, port, 0, rvp)
#define WRITE_TOQ_EG_CREDITr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_EG_CREDITr, port, 0, rv)

#define READ_TOQ_EMPTY_DEQ_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOQ_EMPTY_DEQ_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_EMPTY_DEQ_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOQ_EMPTY_DEQ_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ENQIPMCGRPERRPTR0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ENQIPMCGRPERRPTR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ENQIPMCGRPERRPTR0r(unit, rv) \
	soc_reg32_set(unit, TOQ_ENQIPMCGRPERRPTR0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ENQIPMCGRPERRPTR1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ENQIPMCGRPERRPTR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ENQIPMCGRPERRPTR1r(unit, rv) \
	soc_reg32_set(unit, TOQ_ENQIPMCGRPERRPTR1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ENQ_DROP_CNTr(unit, rvp) \
	soc_reg32_get(unit, TOQ_ENQ_DROP_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ENQ_DROP_CNTr(unit, rv) \
	soc_reg32_set(unit, TOQ_ENQ_DROP_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_EP_BP_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOQ_EP_BP_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_EP_BP_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOQ_EP_BP_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_EP_CREDITr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_EP_CREDITr, port, 0, rvp)
#define WRITE_TOQ_EP_CREDITr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_EP_CREDITr, port, 0, rv)

#define READ_TOQ_ERRINTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_ERRINTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERRINTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_ERRINTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ERRINTR0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ERRINTR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERRINTR0r(unit, rv) \
	soc_reg32_set(unit, TOQ_ERRINTR0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ERRINTR1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_ERRINTR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERRINTR1r(unit, rv) \
	soc_reg32_set(unit, TOQ_ERRINTR1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ERRINTR0_64r(unit, rvp) \
	soc_reg_get(unit, TOQ_ERRINTR0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERRINTR0_64r(unit, rv) \
	soc_reg_set(unit, TOQ_ERRINTR0_64r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ERRORr(unit, rvp) \
	soc_reg32_get(unit, TOQ_ERRORr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERRORr(unit, rv) \
	soc_reg32_set(unit, TOQ_ERRORr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, TOQ_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, TOQ_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_EXT_MEM_BW_MAP_TABLEr(unit, idx, rvp) \
	soc_reg32_get(unit, TOQ_EXT_MEM_BW_MAP_TABLEr, REG_PORT_ANY, idx, rvp)
#define WRITE_TOQ_EXT_MEM_BW_MAP_TABLEr(unit, idx, rv) \
	soc_reg32_set(unit, TOQ_EXT_MEM_BW_MAP_TABLEr, REG_PORT_ANY, idx, rv)

#define READ_TOQ_EXT_MEM_BW_TIMER_CFGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_EXT_MEM_BW_TIMER_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_EXT_MEM_BW_TIMER_CFGr(unit, rv) \
	soc_reg32_set(unit, TOQ_EXT_MEM_BW_TIMER_CFGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_FAST_FLUSHr(unit, rvp) \
	soc_reg32_get(unit, TOQ_FAST_FLUSHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_FAST_FLUSHr(unit, rv) \
	soc_reg32_set(unit, TOQ_FAST_FLUSHr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMCERRINTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMCERRINTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMCERRINTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMCERRINTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMCGRPERRPTR0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMCGRPERRPTR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMCGRPERRPTR0r(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMCGRPERRPTR0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMCGRPERRPTR1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMCGRPERRPTR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMCGRPERRPTR1r(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMCGRPERRPTR1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMCVLANERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMCVLANERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMCVLANERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMCVLANERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMC_FAST_FLUSHr(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMC_FAST_FLUSHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMC_FAST_FLUSHr(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMC_FAST_FLUSHr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMC_FAST_FLUSH_64r(unit, rvp) \
	soc_reg_get(unit, TOQ_IPMC_FAST_FLUSH_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMC_FAST_FLUSH_64r(unit, rv) \
	soc_reg_set(unit, TOQ_IPMC_FAST_FLUSH_64r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMC_REPLICATION_STATr(unit, rvp) \
	soc_reg32_get(unit, TOQ_IPMC_REPLICATION_STATr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMC_REPLICATION_STATr(unit, rv) \
	soc_reg32_set(unit, TOQ_IPMC_REPLICATION_STATr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_IPMC_REPLICATION_STAT_64r(unit, rvp) \
	soc_reg_get(unit, TOQ_IPMC_REPLICATION_STAT_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_IPMC_REPLICATION_STAT_64r(unit, rv) \
	soc_reg_set(unit, TOQ_IPMC_REPLICATION_STAT_64r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_MEM_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_MEM_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_MEM_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TOQ_MEM_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PKTHDR1ERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_PKTHDR1ERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PKTHDR1ERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_PKTHDR1ERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PKTLINKERRINTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_PKTLINKERRINTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PKTLINKERRINTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_PKTLINKERRINTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PKTLINKERRPTRr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_PKTLINKERRPTRr, port, 0, rvp)
#define WRITE_TOQ_PKTLINKERRPTRr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_PKTLINKERRPTRr, port, 0, rv)

#define READ_TOQ_PORT_ACTIVATE_PIPE0r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_ACTIVATE_PIPE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_ACTIVATE_PIPE0r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_ACTIVATE_PIPE0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_ACTIVATE_PIPE1r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_ACTIVATE_PIPE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_ACTIVATE_PIPE1r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_ACTIVATE_PIPE1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_BW_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_PORT_BW_CTRLr, port, 0, rvp)
#define WRITE_TOQ_PORT_BW_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_PORT_BW_CTRLr, port, 0, rv)

#define READ_TOQ_PORT_NOTEMPTY_PIPE0r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_NOTEMPTY_PIPE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_NOTEMPTY_PIPE0r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_NOTEMPTY_PIPE0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_NOTEMPTY_PIPE1r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_NOTEMPTY_PIPE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_NOTEMPTY_PIPE1r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_NOTEMPTY_PIPE1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TOQ_PORT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_STATUSr(unit, rv) \
	soc_reg32_set(unit, TOQ_PORT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TOQ_PORT_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TOQ_PORT_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_STATUS_PIPE0r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_STATUS_PIPE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_STATUS_PIPE0r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_STATUS_PIPE0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PORT_STATUS_PIPE1r(unit, rvp) \
	soc_reg_get(unit, TOQ_PORT_STATUS_PIPE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PORT_STATUS_PIPE1r(unit, rv) \
	soc_reg_set(unit, TOQ_PORT_STATUS_PIPE1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PTR_SEL_CFGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_PTR_SEL_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PTR_SEL_CFGr(unit, rv) \
	soc_reg32_set(unit, TOQ_PTR_SEL_CFGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PTR_SEL_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_PTR_SEL_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PTR_SEL_STATUS0r(unit, rv) \
	soc_reg32_set(unit, TOQ_PTR_SEL_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_PTR_SEL_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_PTR_SEL_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_PTR_SEL_STATUS1r(unit, rv) \
	soc_reg32_set(unit, TOQ_PTR_SEL_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QEN_ACCOUNT_CFGr(unit, rvp) \
	soc_reg32_get(unit, TOQ_QEN_ACCOUNT_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QEN_ACCOUNT_CFGr(unit, rv) \
	soc_reg32_set(unit, TOQ_QEN_ACCOUNT_CFGr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUESTATr(unit, port, rvp) \
	soc_reg32_get(unit, TOQ_QUEUESTATr, port, 0, rvp)
#define WRITE_TOQ_QUEUESTATr(unit, port, rv) \
	soc_reg32_set(unit, TOQ_QUEUESTATr, port, 0, rv)

#define READ_TOQ_QUEUESTAT_64r(unit, port, rvp) \
	soc_reg_get(unit, TOQ_QUEUESTAT_64r, port, 0, rvp)
#define WRITE_TOQ_QUEUESTAT_64r(unit, port, rv) \
	soc_reg_set(unit, TOQ_QUEUESTAT_64r, port, 0, rv)

#define READ_TOQ_QUEUESTAT_CPU_PORT_0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUESTAT_CPU_PORT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUESTAT_CPU_PORT_0r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUESTAT_CPU_PORT_0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUESTAT_CPU_PORT_1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUESTAT_CPU_PORT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUESTAT_CPU_PORT_1r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUESTAT_CPU_PORT_1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUE_FLUSH0r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUE_FLUSH0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUE_FLUSH0r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUE_FLUSH0r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUE_FLUSH1r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUE_FLUSH1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUE_FLUSH1r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUE_FLUSH1r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUE_FLUSH2r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUE_FLUSH2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUE_FLUSH2r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUE_FLUSH2r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_QUEUE_FLUSH3r(unit, rvp) \
	soc_reg32_get(unit, TOQ_QUEUE_FLUSH3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_QUEUE_FLUSH3r(unit, rv) \
	soc_reg32_set(unit, TOQ_QUEUE_FLUSH3r, REG_PORT_ANY, 0, rv)

#define READ_TOQ_RDEFIFOERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_RDEFIFOERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_RDEFIFOERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_RDEFIFOERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_RDE_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, TOQ_RDE_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_RDE_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, TOQ_RDE_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_SPAREr(unit, rvp) \
	soc_reg32_get(unit, TOQ_SPAREr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_SPAREr(unit, rv) \
	soc_reg32_set(unit, TOQ_SPAREr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_UCQRPERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_UCQRPERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_UCQRPERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_UCQRPERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_UCQWPERRPTRr(unit, rvp) \
	soc_reg32_get(unit, TOQ_UCQWPERRPTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_UCQWPERRPTRr(unit, rv) \
	soc_reg32_set(unit, TOQ_UCQWPERRPTRr, REG_PORT_ANY, 0, rv)

#define READ_TOQ_WLP_THROTTLEr(unit, rvp) \
	soc_reg32_get(unit, TOQ_WLP_THROTTLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOQ_WLP_THROTTLEr(unit, rv) \
	soc_reg32_set(unit, TOQ_WLP_THROTTLEr, REG_PORT_ANY, 0, rv)

#define READ_TOS_FN_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TOS_FN_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOS_FN_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TOS_FN_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TOS_FN_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TOS_FN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOS_FN_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TOS_FN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TOS_FN_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TOS_FN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOS_FN_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TOS_FN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TOTALDYNCELLLIMITr(unit, rvp) \
	soc_reg32_get(unit, TOTALDYNCELLLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTALDYNCELLLIMITr(unit, rv) \
	soc_reg32_set(unit, TOTALDYNCELLLIMITr, REG_PORT_ANY, 0, rv)

#define READ_TOTALDYNCELLRESETLIMITr(unit, rvp) \
	soc_reg32_get(unit, TOTALDYNCELLRESETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTALDYNCELLRESETLIMITr(unit, rv) \
	soc_reg32_set(unit, TOTALDYNCELLRESETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_TOTALDYNCELLSETLIMITr(unit, rvp) \
	soc_reg32_get(unit, TOTALDYNCELLSETLIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTALDYNCELLSETLIMITr(unit, rv) \
	soc_reg32_set(unit, TOTALDYNCELLSETLIMITr, REG_PORT_ANY, 0, rv)

#define READ_TOTALDYNCELLUSEDr(unit, rvp) \
	soc_reg32_get(unit, TOTALDYNCELLUSEDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTALDYNCELLUSEDr(unit, rv) \
	soc_reg32_set(unit, TOTALDYNCELLUSEDr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_BUFFER_COUNTr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_BUFFER_COUNTr(unit, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_BUFFER_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_CELL_SPr(unit, idx, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_CELL_SPr, REG_PORT_ANY, idx, rv)

#define READ_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_BUFFER_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_BUFFER_COUNT_PACKET_SPr(unit, idx, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_PACKET_SPr, REG_PORT_ANY, idx, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_PACKET_SPr(unit, idx, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_PACKET_SPr, REG_PORT_ANY, idx, rv)

#define READ_TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_LIMIT_STATEr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_LIMIT_STATEr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_LIMIT_STATEr(unit, rv) \
	soc_reg32_set(unit, TOTAL_LIMIT_STATEr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_AVAIL_THRESHr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_AVAIL_THRESHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_AVAIL_THRESHr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_AVAIL_THRESHr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_COUNTr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_COUNTr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_LIMITr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_LIMITr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_LIMITr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_LIMITr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_LIMIT_CELLr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_LIMIT_CELLr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_TOTAL_SHARED_LIMIT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, TOTAL_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_TOTAL_SHARED_LIMIT_PACKETr(unit, rv) \
	soc_reg32_set(unit, TOTAL_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_TOT_PKT_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, TOT_PKT_CNTr, port, 0, rvp)
#define WRITE_TOT_PKT_CNTr(unit, port, rv) \
	soc_reg32_set(unit, TOT_PKT_CNTr, port, 0, rv)

#define READ_TOVRr(unit, port, rvp) \
	soc_reg_get(unit, TOVRr, port, 0, rvp)
#define WRITE_TOVRr(unit, port, rv) \
	soc_reg_set(unit, TOVRr, port, 0, rv)

#define READ_TPCEr(unit, port, rvp) \
	soc_reg_get(unit, TPCEr, port, 0, rvp)
#define WRITE_TPCEr(unit, port, rv) \
	soc_reg_set(unit, TPCEr, port, 0, rv)

#define READ_TPCHSTr(unit, rvp) \
	soc_reg32_get(unit, TPCHSTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TPCHSTr(unit, rv) \
	soc_reg32_set(unit, TPCHSTr, REG_PORT_ANY, 0, rv)

#define READ_TPECFGr(unit, rvp) \
	soc_reg32_get(unit, TPECFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TPECFGr(unit, rv) \
	soc_reg32_set(unit, TPECFGr, REG_PORT_ANY, 0, rv)

#define READ_TPFC0r(unit, port, rvp) \
	soc_reg_get(unit, TPFC0r, port, 0, rvp)
#define WRITE_TPFC0r(unit, port, rv) \
	soc_reg_set(unit, TPFC0r, port, 0, rv)

#define READ_TPFC1r(unit, port, rvp) \
	soc_reg_get(unit, TPFC1r, port, 0, rvp)
#define WRITE_TPFC1r(unit, port, rv) \
	soc_reg_set(unit, TPFC1r, port, 0, rv)

#define READ_TPFC2r(unit, port, rvp) \
	soc_reg_get(unit, TPFC2r, port, 0, rvp)
#define WRITE_TPFC2r(unit, port, rv) \
	soc_reg_set(unit, TPFC2r, port, 0, rv)

#define READ_TPFC3r(unit, port, rvp) \
	soc_reg_get(unit, TPFC3r, port, 0, rvp)
#define WRITE_TPFC3r(unit, port, rv) \
	soc_reg_set(unit, TPFC3r, port, 0, rv)

#define READ_TPFC4r(unit, port, rvp) \
	soc_reg_get(unit, TPFC4r, port, 0, rvp)
#define WRITE_TPFC4r(unit, port, rv) \
	soc_reg_set(unit, TPFC4r, port, 0, rv)

#define READ_TPFC5r(unit, port, rvp) \
	soc_reg_get(unit, TPFC5r, port, 0, rvp)
#define WRITE_TPFC5r(unit, port, rv) \
	soc_reg_set(unit, TPFC5r, port, 0, rv)

#define READ_TPFC6r(unit, port, rvp) \
	soc_reg_get(unit, TPFC6r, port, 0, rvp)
#define WRITE_TPFC6r(unit, port, rv) \
	soc_reg_set(unit, TPFC6r, port, 0, rv)

#define READ_TPFC7r(unit, port, rvp) \
	soc_reg_get(unit, TPFC7r, port, 0, rvp)
#define WRITE_TPFC7r(unit, port, rv) \
	soc_reg_set(unit, TPFC7r, port, 0, rv)

#define READ_TPKTr(unit, port, rvp) \
	soc_reg_get(unit, TPKTr, port, 0, rvp)
#define WRITE_TPKTr(unit, port, rv) \
	soc_reg_set(unit, TPKTr, port, 0, rv)

#define READ_TPOKr(unit, port, rvp) \
	soc_reg_get(unit, TPOKr, port, 0, rvp)
#define WRITE_TPOKr(unit, port, rv) \
	soc_reg_set(unit, TPOKr, port, 0, rv)

#define READ_TPPCFGr(unit, rvp) \
	soc_reg32_get(unit, TPPCFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TPPCFGr(unit, rv) \
	soc_reg32_set(unit, TPPCFGr, REG_PORT_ANY, 0, rv)

#define READ_TR64r(unit, port, rvp) \
	soc_reg_get(unit, TR64r, port, 0, rvp)
#define WRITE_TR64r(unit, port, rv) \
	soc_reg_set(unit, TR64r, port, 0, rv)

#define READ_TR127r(unit, port, rvp) \
	soc_reg_get(unit, TR127r, port, 0, rvp)
#define WRITE_TR127r(unit, port, rv) \
	soc_reg_set(unit, TR127r, port, 0, rv)

#define READ_TR255r(unit, port, rvp) \
	soc_reg_get(unit, TR255r, port, 0, rvp)
#define WRITE_TR255r(unit, port, rv) \
	soc_reg_set(unit, TR255r, port, 0, rv)

#define READ_TR511r(unit, port, rvp) \
	soc_reg_get(unit, TR511r, port, 0, rvp)
#define WRITE_TR511r(unit, port, rv) \
	soc_reg_set(unit, TR511r, port, 0, rv)

#define READ_TR1023r(unit, port, rvp) \
	soc_reg_get(unit, TR1023r, port, 0, rvp)
#define WRITE_TR1023r(unit, port, rv) \
	soc_reg_set(unit, TR1023r, port, 0, rv)

#define READ_TR1518r(unit, port, rvp) \
	soc_reg_get(unit, TR1518r, port, 0, rvp)
#define WRITE_TR1518r(unit, port, rv) \
	soc_reg_set(unit, TR1518r, port, 0, rv)

#define READ_TR2047r(unit, port, rvp) \
	soc_reg_get(unit, TR2047r, port, 0, rvp)
#define WRITE_TR2047r(unit, port, rv) \
	soc_reg_set(unit, TR2047r, port, 0, rv)

#define READ_TR4095r(unit, port, rvp) \
	soc_reg_get(unit, TR4095r, port, 0, rvp)
#define WRITE_TR4095r(unit, port, rv) \
	soc_reg_set(unit, TR4095r, port, 0, rv)

#define READ_TR9216r(unit, port, rvp) \
	soc_reg_get(unit, TR9216r, port, 0, rvp)
#define WRITE_TR9216r(unit, port, rv) \
	soc_reg_set(unit, TR9216r, port, 0, rv)

#define READ_TRACE_IF_DEQDONE_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_MASK1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_MASK1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_MASK1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_MASK1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_MASK2_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_MASK2_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_MASK2_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_MASK2_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_VALUE1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_VALUE1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_VALUE1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_VALUE1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQDONE_VALUE2_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQDONE_VALUE2_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQDONE_VALUE2_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQDONE_VALUE2_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQD_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQD_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQD_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQD_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQR_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQR_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQR_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQR_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQR_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQR_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQR_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQR_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQR_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQR_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQR_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_DEQ_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_DEQ_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_DEQ_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_DEQ_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_MASK1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_MASK1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_MASK1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_MASK1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQDONE_VALUE1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQDONE_VALUE1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQDONE_VALUE1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQDONE_VALUE1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQD_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQD_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQD_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQD_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQD_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQD_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQD_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQD_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQD_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQD_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQD_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQD_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQD_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQD_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQD_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQR_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQR_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQR_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQR_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQR_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQR_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQR_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQR_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQR_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQR_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQR_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQR_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQR_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQR_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQR_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_ENQ_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_ENQ_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_ENQ_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_ENQ_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_LOCAL_GRANT_REQ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_LOCAL_GRANT_REQ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_LOCAL_GRANT_REQ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_LOCAL_GRANT_REQ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_LOCAL_GRANT_REQ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_LOCAL_GRANT_REQ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_LOCAL_GRANT_REQ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_LOCAL_GRANT_REQ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QM_QS_RATE_READ_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QM_QS_RATE_READ_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QM_QS_RATE_READ_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QM_QS_RATE_READ_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QM_QS_RATE_READ_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QM_QS_RATE_READ_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QM_QS_RATE_READ_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QM_QS_RATE_READ_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QM_QS_RATE_READ_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QM_QS_RATE_READ_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QM_QS_RATE_READ_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QM_QS_RATE_READ_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_QS_DEQR_CAPTr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_QS_DEQR_CAPTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_QS_DEQR_CAPTr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_QS_DEQR_CAPTr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_RB_ENQD_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_RB_ENQD_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_RB_ENQD_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_RB_ENQD_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_RB_ENQD_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_RB_ENQD_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_RB_ENQD_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_RB_ENQD_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_RB_ENQR_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_RB_ENQR_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_RB_ENQR_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_RB_ENQR_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_RB_ENQR_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_RB_ENQR_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_RB_ENQR_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_RB_ENQR_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_CAPT_0r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_CAPT_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_CAPT_0r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_CAPT_0r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_CAPT_1r(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_CAPT_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_CAPT_1r(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_CAPT_1r, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_MASK_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_MASK_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_MASK_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_MASK_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_SCPB_VALUE_FIELDr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_SCPB_VALUE_FIELDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_SCPB_VALUE_FIELDr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_SCPB_VALUE_FIELDr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_STATUSr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TRACE_IF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRACE_IF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TRACE_IF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_DROP_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRILL_DROP_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_DROP_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRILL_DROP_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RBRIDGE_NICKNAME_SELECTr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RBRIDGE_NICKNAME_SELECTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RBRIDGE_NICKNAME_SELECTr(unit, rv) \
	soc_reg32_set(unit, TRILL_RBRIDGE_NICKNAME_SELECTr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_PKTS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_PKTS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_PKTS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_PKTS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_PKTS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_PKTS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_PKTS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_PKTS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRILL_RX_PKTS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRILL_RX_PKTS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRILL_RX_PKTS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRILL_RX_PKTS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRMGVr(unit, port, rvp) \
	soc_reg_get(unit, TRMGVr, port, 0, rvp)
#define WRITE_TRMGVr(unit, port, rv) \
	soc_reg_set(unit, TRMGVr, port, 0, rv)

#define READ_TRPKTr(unit, port, rvp) \
	soc_reg_get(unit, TRPKTr, port, 0, rvp)
#define WRITE_TRPKTr(unit, port, rv) \
	soc_reg_set(unit, TRPKTr, port, 0, rv)

#define READ_TRUNK_BITMAP_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_BITMAP_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, TRUNK_BITMAP_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_BITMAP_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_BITMAP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_BITMAP_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRUNK_BITMAP_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_EGR_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_EGR_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_EGR_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRUNK_EGR_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_EGR_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_EGR_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_EGR_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRUNK_EGR_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_EGR_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_EGR_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_EGR_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRUNK_EGR_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_GROUP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_GROUP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRUNK_GROUP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_GROUP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_GROUP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRUNK_GROUP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_GROUP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_GROUP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRUNK_GROUP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_MEMBER_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_MEMBER_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_MEMBER_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TRUNK_MEMBER_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_MEMBER_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_MEMBER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_MEMBER_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TRUNK_MEMBER_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TRUNK_MEMBER_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TRUNK_MEMBER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TRUNK_MEMBER_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TRUNK_MEMBER_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TS125M1r(unit, rvp) \
	soc_reg32_get(unit, TS125M1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS125M1r(unit, rv) \
	soc_reg32_set(unit, TS125M1r, REG_PORT_ANY, 0, rv)

#define READ_TS125M2r(unit, rvp) \
	soc_reg32_get(unit, TS125M2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS125M2r(unit, rv) \
	soc_reg32_set(unit, TS125M2r, REG_PORT_ANY, 0, rv)

#define READ_TSCLr(unit, port, rvp) \
	soc_reg_get(unit, TSCLr, port, 0, rvp)
#define WRITE_TSCLr(unit, port, rv) \
	soc_reg_set(unit, TSCLr, port, 0, rv)

#define READ_TSOFPH_CID_0r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_0r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_1r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_1r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_2r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_2r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_3r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_3r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_4r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_4r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_5r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_5r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_6r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_6r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_7r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_7r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_8r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_8r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_9r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_9r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_10r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_10r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_11r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_11r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_12r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_12r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_13r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_13r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_14r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_14r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_TSOFPH_CID_15r(unit, rvp) \
	soc_reg32_get(unit, TSOFPH_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOFPH_CID_15r(unit, rv) \
	soc_reg32_set(unit, TSOFPH_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_0r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_0r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_1r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_1r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_2r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_2r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_3r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_3r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_4r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_4r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_5r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_5r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_6r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_6r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_7r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_7r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_8r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_8r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_9r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_9r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_10r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_10r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_11r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_11r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_12r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_12r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_13r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_13r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_14r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_14r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER1_CID_15r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER1_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER1_CID_15r(unit, rv) \
	soc_reg32_set(unit, TSOSPER1_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_0r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_0r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_0r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_1r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_1r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_1r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_2r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_2r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_2r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_3r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_3r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_3r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_4r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_4r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_4r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_5r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_5r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_5r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_6r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_6r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_6r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_7r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_7r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_7r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_8r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_8r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_8r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_9r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_9r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_9r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_10r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_10r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_10r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_11r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_11r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_11r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_12r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_12r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_12r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_13r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_13r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_13r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_14r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_14r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_14r, REG_PORT_ANY, 0, rv)

#define READ_TSOSPER2_CID_15r(unit, rvp) \
	soc_reg32_get(unit, TSOSPER2_CID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TSOSPER2_CID_15r(unit, rv) \
	soc_reg32_set(unit, TSOSPER2_CID_15r, REG_PORT_ANY, 0, rv)

#define READ_TSPDRr(unit, port, rvp) \
	soc_reg_get(unit, TSPDRr, port, 0, rvp)
#define WRITE_TSPDRr(unit, port, rv) \
	soc_reg_set(unit, TSPDRr, port, 0, rv)

#define READ_TS_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, TS_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, TS_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TS_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TS_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TS_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, TS_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, TS_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_TS_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, TS_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, TS_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_INFOr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_INFOr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_INFOr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L1_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L1_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L1_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L1_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L1_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L1_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L1_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L1_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L2_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L2_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L2_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L2_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L2_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L3_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L3_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L3_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L3_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L3_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L4_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L4_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L4_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L4_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L4_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L4_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L4_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L4_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L5_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L5_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L5_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L5_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L5_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L6_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L6_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L6_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L6_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L6_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L7_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L7_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L7_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L7_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_L7_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_L7_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_L7_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_L7_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_LEAF_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_LEAF_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_LEAF_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_LEAF_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_LEAF_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_LEAF_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_LEAF_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_LEAF_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_GRANT_CAPT0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_GRANT_CAPT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_GRANT_CAPT0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_GRANT_CAPT0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_GRANT_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_GRANT_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_GRANT_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_GRANT_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_GRANT_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_GRANT_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_GRANT_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_GRANT_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_GRANT_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_GRANT_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_CAPT0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_CAPT0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_CAPT0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_CAPT0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_CAPT1r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_CAPT1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_CAPT1r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_CAPT1r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_COUNTERr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_COUNTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_COUNTERr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_COUNTERr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_FIELD_MASK0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_FIELD_MASK0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_FIELD_MASK0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_FIELD_MASK0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_FIELD_MASK1r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_FIELD_MASK1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_FIELD_MASK1r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_FIELD_MASK1r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_FIELD_VALUE0r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_FIELD_VALUE0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_FIELD_VALUE0r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_FIELD_VALUE0r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_PRI_FIELD_VALUE1r(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_PRI_FIELD_VALUE1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_PRI_FIELD_VALUE1r(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_PRI_FIELD_VALUE1r, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_STATUSr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TS_DEBUG_TRACE_STATUS_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_DEBUG_TRACE_STATUS_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_DEBUG_TRACE_STATUS_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_DEBUG_TRACE_STATUS_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR0r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR0r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR0r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR1r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR1r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR1r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR2r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR2r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR2r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR0_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR0_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR1_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR1_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR1_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_ERROR2_MASKr(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_ERROR2_MASKr(unit, rv) \
	soc_reg32_set(unit, TS_ECC_ERROR2_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS1r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS1r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS1r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS2r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS2r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS2r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS3r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS3r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS3r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS4r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS4r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS4r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS5r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS5r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS5r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS6r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS6r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS6r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS7r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS7r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS7r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS8r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS8r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS8r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS9r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS9r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS9r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS10r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS10r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS10r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS11r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS11r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS11r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS12r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS12r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS12r, REG_PORT_ANY, 0, rv)

#define READ_TS_ECC_STATUS13r(unit, rvp) \
	soc_reg32_get(unit, TS_ECC_STATUS13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_ECC_STATUS13r(unit, rv) \
	soc_reg32_set(unit, TS_ECC_STATUS13r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL1_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL1_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL1_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL1_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL2_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL2_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL2_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL2_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL3_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL3_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL3_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL3_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL4_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL4_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL4_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL4_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL5_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL5_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL5_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL5_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL6_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL6_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL6_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL6_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_LEVEL7_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TS_LEVEL7_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_LEVEL7_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TS_LEVEL7_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_MEM_DEBUG0r(unit, rvp) \
	soc_reg32_get(unit, TS_MEM_DEBUG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_MEM_DEBUG0r(unit, rv) \
	soc_reg32_set(unit, TS_MEM_DEBUG0r, REG_PORT_ANY, 0, rv)

#define READ_TS_MEM_DEBUG1r(unit, rvp) \
	soc_reg32_get(unit, TS_MEM_DEBUG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_MEM_DEBUG1r(unit, rv) \
	soc_reg32_set(unit, TS_MEM_DEBUG1r, REG_PORT_ANY, 0, rv)

#define READ_TS_MEM_DEBUG2r(unit, rvp) \
	soc_reg32_get(unit, TS_MEM_DEBUG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_MEM_DEBUG2r(unit, rv) \
	soc_reg32_set(unit, TS_MEM_DEBUG2r, REG_PORT_ANY, 0, rv)

#define READ_TS_MEM_DEBUG3r(unit, rvp) \
	soc_reg32_get(unit, TS_MEM_DEBUG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_MEM_DEBUG3r(unit, rv) \
	soc_reg32_set(unit, TS_MEM_DEBUG3r, REG_PORT_ANY, 0, rv)

#define READ_TS_MEM_DEBUG4r(unit, rvp) \
	soc_reg32_get(unit, TS_MEM_DEBUG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_MEM_DEBUG4r(unit, rv) \
	soc_reg32_set(unit, TS_MEM_DEBUG4r, REG_PORT_ANY, 0, rv)

#define READ_TS_PRI_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TS_PRI_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_PRI_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TS_PRI_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TS_QSB_RATE_SB_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TS_QSB_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TS_QSB_RATE_SB_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TS_QSB_RATE_SB_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TS_STATUS_CNTRLr(unit, port, rvp) \
	soc_reg32_get(unit, TS_STATUS_CNTRLr, port, 0, rvp)
#define WRITE_TS_STATUS_CNTRLr(unit, port, rv) \
	soc_reg32_set(unit, TS_STATUS_CNTRLr, port, 0, rv)

#define READ_TTL_FN_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, TTL_FN_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_TTL_FN_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, TTL_FN_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_TTL_FN_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, TTL_FN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_TTL_FN_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, TTL_FN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_TTL_FN_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, TTL_FN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TTL_FN_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, TTL_FN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_TUCAr(unit, port, rvp) \
	soc_reg_get(unit, TUCAr, port, 0, rvp)
#define WRITE_TUCAr(unit, port, rv) \
	soc_reg_set(unit, TUCAr, port, 0, rv)

#define READ_TUFLr(unit, port, rvp) \
	soc_reg_get(unit, TUFLr, port, 0, rvp)
#define WRITE_TUFLr(unit, port, rv) \
	soc_reg_set(unit, TUFLr, port, 0, rv)

#define READ_TUNNEL_CAM_BIST_ENABLEr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_ENABLEr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_ENABLEr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_TUNNEL_SAMr(unit, rvp) \
	soc_reg32_get(unit, TUNNEL_SAMr, REG_PORT_ANY, 0, rvp)
#define WRITE_TUNNEL_SAMr(unit, rv) \
	soc_reg32_set(unit, TUNNEL_SAMr, REG_PORT_ANY, 0, rv)

#define READ_TVLANr(unit, port, rvp) \
	soc_reg_get(unit, TVLANr, port, 0, rvp)
#define WRITE_TVLANr(unit, port, rv) \
	soc_reg_set(unit, TVLANr, port, 0, rv)

#define READ_TVLNr(unit, port, rvp) \
	soc_reg_get(unit, TVLNr, port, 0, rvp)
#define WRITE_TVLNr(unit, port, rv) \
	soc_reg_set(unit, TVLNr, port, 0, rv)

#define READ_TXAEMPTHr(unit, rvp) \
	soc_reg32_get(unit, TXAEMPTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TXAEMPTHr(unit, rv) \
	soc_reg32_set(unit, TXAEMPTHr, REG_PORT_ANY, 0, rv)

#define READ_TXAFULLTHr(unit, rvp) \
	soc_reg32_get(unit, TXAFULLTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TXAFULLTHr(unit, rv) \
	soc_reg32_set(unit, TXAFULLTHr, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_TXCASCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, TXCASCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, TXCASCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_TXCASDELr(unit, rvp) \
	soc_reg32_get(unit, TXCASDELr, REG_PORT_ANY, 0, rvp)
#define WRITE_TXCASDELr(unit, rv) \
	soc_reg32_set(unit, TXCASDELr, REG_PORT_ANY, 0, rv)

#define READ_TXCFr(unit, port, rvp) \
	soc_reg_get(unit, TXCFr, port, 0, rvp)
#define WRITE_TXCFr(unit, port, rv) \
	soc_reg_set(unit, TXCFr, port, 0, rv)

#define READ_TXCLr(unit, port, rvp) \
	soc_reg_get(unit, TXCLr, port, 0, rvp)
#define WRITE_TXCLr(unit, port, rv) \
	soc_reg_set(unit, TXCLr, port, 0, rv)

#define READ_TXFIFO_STATr(unit, port, rvp) \
	soc_reg32_get(unit, TXFIFO_STATr, port, 0, rvp)
#define WRITE_TXFIFO_STATr(unit, port, rv) \
	soc_reg32_set(unit, TXFIFO_STATr, port, 0, rv)

#define READ_TXFILLTHr(unit, rvp) \
	soc_reg32_get(unit, TXFILLTHr, REG_PORT_ANY, 0, rvp)
#define WRITE_TXFILLTHr(unit, rv) \
	soc_reg32_set(unit, TXFILLTHr, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_0r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_1r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_2r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_3r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_4r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_5r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_6r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_7r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_8r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_9r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_10r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_11r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_12r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_13r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_14r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_15r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_16r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_17r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_18r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_19r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_20r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_21r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_22r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_23r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_24r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_25r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_26r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_27r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_28r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_29r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_30r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_31r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_32r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_33r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_34r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_35r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_36r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_37r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_38r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_39r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_40r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_41r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_42r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_43r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_44r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_45r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_46r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_47r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_48r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_49r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_50r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_51r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_52r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_53r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_54r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_55r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_56r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_57r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_58r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_59r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_60r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_61r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_62r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_TXHDRCFG_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, TXHDRCFG_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXHDRCFG_CHID_63r(unit, rv) \
	soc_reg32_set(unit, TXHDRCFG_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_TXLLFCMSGCNTr(unit, port, rvp) \
	soc_reg32_get(unit, TXLLFCMSGCNTr, port, 0, rvp)
#define WRITE_TXLLFCMSGCNTr(unit, port, rv) \
	soc_reg32_set(unit, TXLLFCMSGCNTr, port, 0, rv)

#define READ_TXPFr(unit, port, rvp) \
	soc_reg_get(unit, TXPFr, port, 0, rvp)
#define WRITE_TXPFr(unit, port, rv) \
	soc_reg_set(unit, TXPFr, port, 0, rv)

#define READ_TXPPr(unit, port, rvp) \
	soc_reg_get(unit, TXPPr, port, 0, rvp)
#define WRITE_TXPPr(unit, port, rv) \
	soc_reg_set(unit, TXPPr, port, 0, rv)

#define READ_TXPREAMBLEr(unit, rvp) \
	soc_reg32_get(unit, TXPREAMBLEr, REG_PORT_ANY, 0, rvp)
#define WRITE_TXPREAMBLEr(unit, rv) \
	soc_reg32_set(unit, TXPREAMBLEr, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_0r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_1r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_2r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_3r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_4r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_5r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_6r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_7r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_8r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_9r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_10r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_11r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_12r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_13r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_14r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_15r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_16r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_17r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_18r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_19r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_20r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_21r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_22r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_23r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_24r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_25r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_26r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_27r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_28r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_29r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_30r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_31r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_32r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_33r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_34r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_35r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_36r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_37r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_38r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_39r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_40r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_41r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_42r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_43r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_44r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_45r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_46r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_47r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_48r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_49r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_50r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_51r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_52r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_53r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_54r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_55r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_56r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_57r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_58r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_59r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_60r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_61r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_62r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS1_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS1_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS1_CHID_63r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS1_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_0r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_0r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_0r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_1r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_1r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_1r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_2r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_2r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_2r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_3r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_3r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_3r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_4r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_4r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_4r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_5r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_5r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_5r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_6r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_6r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_6r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_7r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_7r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_7r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_8r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_8r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_8r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_8r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_9r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_9r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_9r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_9r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_10r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_10r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_10r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_10r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_11r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_11r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_11r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_11r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_12r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_12r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_12r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_12r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_13r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_13r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_13r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_13r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_14r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_14r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_14r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_14r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_15r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_15r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_15r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_16r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_16r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_16r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_16r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_17r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_17r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_17r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_17r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_18r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_18r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_18r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_18r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_19r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_19r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_19r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_19r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_20r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_20r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_20r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_20r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_21r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_21r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_21r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_21r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_22r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_22r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_22r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_22r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_23r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_23r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_23r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_24r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_24r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_24r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_24r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_25r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_25r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_25r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_25r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_26r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_26r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_26r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_26r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_27r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_27r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_27r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_27r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_28r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_28r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_28r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_28r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_29r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_29r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_29r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_29r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_30r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_30r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_30r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_30r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_31r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_31r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_31r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_31r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_32r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_32r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_32r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_32r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_33r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_33r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_33r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_33r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_34r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_34r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_34r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_34r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_35r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_35r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_35r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_35r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_36r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_36r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_36r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_36r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_37r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_37r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_37r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_37r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_38r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_38r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_38r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_38r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_39r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_39r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_39r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_39r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_40r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_40r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_40r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_40r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_41r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_41r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_41r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_41r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_42r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_42r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_42r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_42r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_43r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_43r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_43r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_43r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_44r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_44r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_44r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_44r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_45r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_45r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_45r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_45r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_46r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_46r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_46r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_46r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_47r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_47r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_47r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_47r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_48r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_48r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_48r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_48r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_49r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_49r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_49r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_49r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_50r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_50r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_50r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_50r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_51r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_51r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_51r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_51r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_52r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_52r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_52r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_52r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_53r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_53r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_53r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_53r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_54r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_54r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_54r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_54r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_55r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_55r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_55r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_55r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_56r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_56r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_56r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_56r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_57r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_57r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_57r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_57r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_58r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_58r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_58r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_58r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_59r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_59r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_59r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_59r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_60r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_60r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_60r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_60r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_61r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_61r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_61r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_61r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_62r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_62r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_62r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_62r, REG_PORT_ANY, 0, rv)

#define READ_TXRTPTS2_CHID_63r(unit, rvp) \
	soc_reg32_get(unit, TXRTPTS2_CHID_63r, REG_PORT_ANY, 0, rvp)
#define WRITE_TXRTPTS2_CHID_63r(unit, rv) \
	soc_reg32_set(unit, TXRTPTS2_CHID_63r, REG_PORT_ANY, 0, rv)

#define READ_TX_CI_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TX_CI_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CI_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TX_CI_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TX_CNT_CONFIGr(unit, idx, rvp) \
	soc_reg32_get(unit, TX_CNT_CONFIGr, REG_PORT_ANY, idx, rvp)
#define WRITE_TX_CNT_CONFIGr(unit, idx, rv) \
	soc_reg32_set(unit, TX_CNT_CONFIGr, REG_PORT_ANY, idx, rv)

#define READ_TX_CONFIG0r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG0r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG0r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG1r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG1r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG1r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG2r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG2r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG2r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG3r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG3r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG3r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG4r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG4r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG4r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG5r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG5r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG5r, REG_PORT_ANY, 0, rv)

#define READ_TX_CONFIG6r(unit, rvp) \
	soc_reg32_get(unit, TX_CONFIG6r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_CONFIG6r(unit, rv) \
	soc_reg32_set(unit, TX_CONFIG6r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_CAPTURE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_CAPTURE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_CAPTURE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_CAPTURE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_CRC_ERROR_CNTr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_CRC_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_CRC_ERROR_CNTr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_CRC_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_0r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_0r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_1r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_1r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_1r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_2r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_2r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_2r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_3r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_3r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_3r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_4r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_4r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_4r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_DEQUEUE_REQUEST_5r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_DEQUEUE_REQUEST_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_DEQUEUE_REQUEST_5r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_DEQUEUE_REQUEST_5r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_GRANT_TO_DEQr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_GRANT_TO_DEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_GRANT_TO_DEQr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_GRANT_TO_DEQr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_HEC_CORR_ERROR_CNTr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_HEC_CORR_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_HEC_CORR_ERROR_CNTr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_HEC_CORR_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_HEC_UNCORR_ERROR_CNTr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_HEC_UNCORR_ERROR_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_HEC_UNCORR_ERROR_CNTr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_HEC_UNCORR_ERROR_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_INFO_0r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_INFO_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_INFO_0r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_INFO_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_INFO_1r(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_INFO_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_INFO_1r(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_INFO_1r, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_TEST_BYTE_CNTr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_TEST_BYTE_CNTr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_TEST_BYTE_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_TEST_PCKT_CNTr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_TEST_PCKT_CNTr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_TEST_PCKT_CNTr, REG_PORT_ANY, 0, rv)

#define READ_TX_DEBUG_TEST_PCKT_THRESHOLDr(unit, rvp) \
	soc_reg32_get(unit, TX_DEBUG_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_DEBUG_TEST_PCKT_THRESHOLDr(unit, rv) \
	soc_reg32_set(unit, TX_DEBUG_TEST_PCKT_THRESHOLDr, REG_PORT_ANY, 0, rv)

#define READ_TX_ECC_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TX_ECC_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ECC_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TX_ECC_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TX_ECC_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, TX_ECC_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ECC_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, TX_ECC_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_ECC_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, TX_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ECC_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, TX_ECC_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TX_ECC_STATUS0r(unit, rvp) \
	soc_reg32_get(unit, TX_ECC_STATUS0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ECC_STATUS0r(unit, rv) \
	soc_reg32_set(unit, TX_ECC_STATUS0r, REG_PORT_ANY, 0, rv)

#define READ_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, TX_EEE_LPI_DURATION_COUNTERr, port, 0, rvp)
#define WRITE_TX_EEE_LPI_DURATION_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, TX_EEE_LPI_DURATION_COUNTERr, port, 0, rv)

#define READ_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, TX_EEE_LPI_EVENT_COUNTERr, port, 0, rvp)
#define WRITE_TX_EEE_LPI_EVENT_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, TX_EEE_LPI_EVENT_COUNTERr, port, 0, rv)

#define READ_TX_ERROR_0r(unit, rvp) \
	soc_reg32_get(unit, TX_ERROR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ERROR_0r(unit, rv) \
	soc_reg32_set(unit, TX_ERROR_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_ERROR_0_MASKr(unit, rvp) \
	soc_reg32_get(unit, TX_ERROR_0_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ERROR_0_MASKr(unit, rv) \
	soc_reg32_set(unit, TX_ERROR_0_MASKr, REG_PORT_ANY, 0, rv)

#define READ_TX_ERROR_HALT_MASK_0r(unit, rvp) \
	soc_reg32_get(unit, TX_ERROR_HALT_MASK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_ERROR_HALT_MASK_0r(unit, rv) \
	soc_reg32_set(unit, TX_ERROR_HALT_MASK_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP0r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP0r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP0r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP1r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP1r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP1r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP2r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP2r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP2r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP3r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP3r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP3r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP4r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP4r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP4r, REG_PORT_ANY, 0, rv)

#define READ_TX_FIRST_CI_LOOKUP5r(unit, rvp) \
	soc_reg32_get(unit, TX_FIRST_CI_LOOKUP5r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_FIRST_CI_LOOKUP5r(unit, rv) \
	soc_reg32_set(unit, TX_FIRST_CI_LOOKUP5r, REG_PORT_ANY, 0, rv)

#define READ_TX_IPG_LENGTHr(unit, port, rvp) \
	soc_reg32_get(unit, TX_IPG_LENGTHr, port, 0, rvp)
#define WRITE_TX_IPG_LENGTHr(unit, port, rv) \
	soc_reg32_set(unit, TX_IPG_LENGTHr, port, 0, rv)

#define READ_TX_LLFC_LOG_COUNTERr(unit, port, rvp) \
	soc_reg_get(unit, TX_LLFC_LOG_COUNTERr, port, 0, rvp)
#define WRITE_TX_LLFC_LOG_COUNTERr(unit, port, rv) \
	soc_reg_set(unit, TX_LLFC_LOG_COUNTERr, port, 0, rv)

#define READ_TX_PFC_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, TX_PFC_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PFC_CONFIGr(unit, rv) \
	soc_reg32_set(unit, TX_PFC_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_TX_PFC_SRC_PORT_LKUP_CFGr(unit, rvp) \
	soc_reg32_get(unit, TX_PFC_SRC_PORT_LKUP_CFGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PFC_SRC_PORT_LKUP_CFGr(unit, rv) \
	soc_reg32_set(unit, TX_PFC_SRC_PORT_LKUP_CFGr, REG_PORT_ANY, 0, rv)

#define READ_TX_PFC_SRC_PORT_LKUP_DEBUGr(unit, rvp) \
	soc_reg32_get(unit, TX_PFC_SRC_PORT_LKUP_DEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PFC_SRC_PORT_LKUP_DEBUGr(unit, rv) \
	soc_reg32_set(unit, TX_PFC_SRC_PORT_LKUP_DEBUGr, REG_PORT_ANY, 0, rv)

#define READ_TX_PKT_CNTr(unit, idx, rvp) \
	soc_reg32_get(unit, TX_PKT_CNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_TX_PKT_CNTr(unit, idx, rv) \
	soc_reg32_set(unit, TX_PKT_CNTr, REG_PORT_ANY, idx, rv)

#define READ_TX_PKT_CNT_31_0r(unit, idx, rvp) \
	soc_reg32_get(unit, TX_PKT_CNT_31_0r, REG_PORT_ANY, idx, rvp)
#define WRITE_TX_PKT_CNT_31_0r(unit, idx, rv) \
	soc_reg32_set(unit, TX_PKT_CNT_31_0r, REG_PORT_ANY, idx, rv)

#define READ_TX_PKT_CNT_39_32r(unit, idx, rvp) \
	soc_reg32_get(unit, TX_PKT_CNT_39_32r, REG_PORT_ANY, idx, rvp)
#define WRITE_TX_PKT_CNT_39_32r(unit, idx, rv) \
	soc_reg32_set(unit, TX_PKT_CNT_39_32r, REG_PORT_ANY, idx, rv)

#define READ_TX_PKT_CNT_39_32_SNAPr(unit, idx, rvp) \
	soc_reg32_get(unit, TX_PKT_CNT_39_32_SNAPr, REG_PORT_ANY, idx, rvp)
#define WRITE_TX_PKT_CNT_39_32_SNAPr(unit, idx, rv) \
	soc_reg32_set(unit, TX_PKT_CNT_39_32_SNAPr, REG_PORT_ANY, idx, rv)

#define READ_TX_PKT_HDR_ADJUST0r(unit, rvp) \
	soc_reg32_get(unit, TX_PKT_HDR_ADJUST0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PKT_HDR_ADJUST0r(unit, rv) \
	soc_reg32_set(unit, TX_PKT_HDR_ADJUST0r, REG_PORT_ANY, 0, rv)

#define READ_TX_PKT_HDR_ADJUST1r(unit, rvp) \
	soc_reg32_get(unit, TX_PKT_HDR_ADJUST1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PKT_HDR_ADJUST1r(unit, rv) \
	soc_reg32_set(unit, TX_PKT_HDR_ADJUST1r, REG_PORT_ANY, 0, rv)

#define READ_TX_PKT_HDR_ADJUST2r(unit, rvp) \
	soc_reg32_get(unit, TX_PKT_HDR_ADJUST2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PKT_HDR_ADJUST2r(unit, rv) \
	soc_reg32_set(unit, TX_PKT_HDR_ADJUST2r, REG_PORT_ANY, 0, rv)

#define READ_TX_PKT_HDR_ADJUST3r(unit, rvp) \
	soc_reg32_get(unit, TX_PKT_HDR_ADJUST3r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PKT_HDR_ADJUST3r(unit, rv) \
	soc_reg32_set(unit, TX_PKT_HDR_ADJUST3r, REG_PORT_ANY, 0, rv)

#define READ_TX_PKT_HDR_ADJUST4r(unit, rvp) \
	soc_reg32_get(unit, TX_PKT_HDR_ADJUST4r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_PKT_HDR_ADJUST4r(unit, rv) \
	soc_reg32_set(unit, TX_PKT_HDR_ADJUST4r, REG_PORT_ANY, 0, rv)

#define READ_TX_PREAMBLEr(unit, port, rvp) \
	soc_reg32_get(unit, TX_PREAMBLEr, port, 0, rvp)
#define WRITE_TX_PREAMBLEr(unit, port, rv) \
	soc_reg32_set(unit, TX_PREAMBLEr, port, 0, rv)

#define READ_TX_RAM_TM0r(unit, rvp) \
	soc_reg32_get(unit, TX_RAM_TM0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_RAM_TM0r(unit, rv) \
	soc_reg32_set(unit, TX_RAM_TM0r, REG_PORT_ANY, 0, rv)

#define READ_TX_SW_RESETr(unit, rvp) \
	soc_reg32_get(unit, TX_SW_RESETr, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_SW_RESETr(unit, rv) \
	soc_reg32_set(unit, TX_SW_RESETr, REG_PORT_ANY, 0, rv)

#define READ_TX_TEST_IFH_0r(unit, rvp) \
	soc_reg32_get(unit, TX_TEST_IFH_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_TEST_IFH_0r(unit, rv) \
	soc_reg32_set(unit, TX_TEST_IFH_0r, REG_PORT_ANY, 0, rv)

#define READ_TX_TEST_IFH_1r(unit, rvp) \
	soc_reg32_get(unit, TX_TEST_IFH_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_TEST_IFH_1r(unit, rv) \
	soc_reg32_set(unit, TX_TEST_IFH_1r, REG_PORT_ANY, 0, rv)

#define READ_TX_TEST_IFH_2r(unit, rvp) \
	soc_reg32_get(unit, TX_TEST_IFH_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_TX_TEST_IFH_2r(unit, rv) \
	soc_reg32_set(unit, TX_TEST_IFH_2r, REG_PORT_ANY, 0, rv)

#define READ_TX_TS_DATAr(unit, port, rvp) \
	soc_reg32_get(unit, TX_TS_DATAr, port, 0, rvp)
#define WRITE_TX_TS_DATAr(unit, port, rv) \
	soc_reg32_set(unit, TX_TS_DATAr, port, 0, rv)

#define READ_TX_TS_SEQ_IDr(unit, port, rvp) \
	soc_reg32_get(unit, TX_TS_SEQ_IDr, port, 0, rvp)
#define WRITE_TX_TS_SEQ_IDr(unit, port, rv) \
	soc_reg32_set(unit, TX_TS_SEQ_IDr, port, 0, rv)

#define READ_UCQRPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, UCQRPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_UCQRPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, UCQRPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_UCQWPMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, UCQWPMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_UCQWPMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, UCQWPMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_UCQ_COS_EMPTY_REGr(unit, port, rvp) \
	soc_reg32_get(unit, UCQ_COS_EMPTY_REGr, port, 0, rvp)
#define WRITE_UCQ_COS_EMPTY_REGr(unit, port, rv) \
	soc_reg32_set(unit, UCQ_COS_EMPTY_REGr, port, 0, rv)

#define READ_UCQ_EXTCOS1_EMPTY_REGr(unit, port, rvp) \
	soc_reg_get(unit, UCQ_EXTCOS1_EMPTY_REGr, port, 0, rvp)
#define WRITE_UCQ_EXTCOS1_EMPTY_REGr(unit, port, rv) \
	soc_reg_set(unit, UCQ_EXTCOS1_EMPTY_REGr, port, 0, rv)

#define READ_UC_0_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_UC_0_DEBUG_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_DEBUG_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_DEBUG_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_DEBUG_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_UC_0_DEBUG_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_DEBUG_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_DEBUG_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_DEBUG_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_UC_0_RST_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_RST_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_RST_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_RST_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_UC_0_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_UC_0_TIMER_INTR_MASKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_0_TIMER_INTR_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_0_TIMER_INTR_MASKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_0_TIMER_INTR_MASKr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_DEBUG_CONFIGr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_DEBUG_CONFIGr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_DEBUG_CONFIGr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_DEBUG_CONFIGr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_DEBUG_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_DEBUG_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_DEBUG_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_DEBUG_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_RST_CONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_RST_CONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_RST_CONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_RST_CONTROLr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_STATUSr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_STATUSr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_STATUSr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_STATUSr, REG_PORT_ANY, 0), rv)

#define READ_UC_1_TIMER_INTR_MASKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, UC_1_TIMER_INTR_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_UC_1_TIMER_INTR_MASKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, UC_1_TIMER_INTR_MASKr, REG_PORT_ANY, 0), rv)

#define READ_UDF_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, UDF_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_UDF_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, UDF_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_UDF_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, UDF_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_UDF_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, UDF_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_UDF_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, UDF_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_UDF_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, UDF_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_UDF_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, UDF_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UDF_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, UDF_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_UDF_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, UDF_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_UDF_CONFIGr(unit, rv) \
	soc_reg32_set(unit, UDF_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_UDF_ETHERTYPE_MATCHr(unit, idx, rvp) \
	soc_reg32_get(unit, UDF_ETHERTYPE_MATCHr, REG_PORT_ANY, idx, rvp)
#define WRITE_UDF_ETHERTYPE_MATCHr(unit, idx, rv) \
	soc_reg32_set(unit, UDF_ETHERTYPE_MATCHr, REG_PORT_ANY, idx, rv)

#define READ_UDF_IPPROTO_MATCHr(unit, idx, rvp) \
	soc_reg32_get(unit, UDF_IPPROTO_MATCHr, REG_PORT_ANY, idx, rvp)
#define WRITE_UDF_IPPROTO_MATCHr(unit, idx, rv) \
	soc_reg32_set(unit, UDF_IPPROTO_MATCHr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_AGED_COUNTr(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_AGED_COUNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_AGED_COUNTr(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_AGED_COUNTr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_DEBUG_RANGEr(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_DEBUG_RANGEr, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_DEBUG_RANGEr(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_DEBUG_RANGEr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_HASH_CONTROL_RTAG7r(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_HASH_CONTROL_RTAG7r, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_HASH_CONTROL_RTAG7r(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_HASH_CONTROL_RTAG7r, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_INACTIVE_COUNTr(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_INACTIVE_COUNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_INACTIVE_COUNTr(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_INACTIVE_COUNTr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_LFSR_CONTROLr(unit, rvp) \
	soc_reg_get(unit, UFLOW_LFSR_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UFLOW_LFSR_CONTROLr(unit, rv) \
	soc_reg_set(unit, UFLOW_LFSR_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_UFLOW_PORT_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, UFLOW_PORT_CONTROLr, port, 0, rvp)
#define WRITE_UFLOW_PORT_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, UFLOW_PORT_CONTROLr, port, 0, rv)

#define READ_UFLOW_REBALANCE_COUNTr(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_REBALANCE_COUNTr, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_REBALANCE_COUNTr(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_REBALANCE_COUNTr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_TABLE_CONTROLr(unit, idx, rvp) \
	soc_reg32_get(unit, UFLOW_TABLE_CONTROLr, REG_PORT_ANY, idx, rvp)
#define WRITE_UFLOW_TABLE_CONTROLr(unit, idx, rv) \
	soc_reg32_set(unit, UFLOW_TABLE_CONTROLr, REG_PORT_ANY, idx, rv)

#define READ_UFLOW_TABLE_SIZEr(unit, rvp) \
	soc_reg32_get(unit, UFLOW_TABLE_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_UFLOW_TABLE_SIZEr(unit, rv) \
	soc_reg32_set(unit, UFLOW_TABLE_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_UFLOW_TIMER_CONTROLr(unit, rvp) \
	soc_reg_get(unit, UFLOW_TIMER_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UFLOW_TIMER_CONTROLr(unit, rv) \
	soc_reg_set(unit, UFLOW_TIMER_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_UFLOW_TIMER_STATUSr(unit, rvp) \
	soc_reg32_get(unit, UFLOW_TIMER_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_UFLOW_TIMER_STATUSr(unit, rv) \
	soc_reg32_set(unit, UFLOW_TIMER_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_UMAC_EEE_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, UMAC_EEE_CTRLr, port, 0, rvp)
#define WRITE_UMAC_EEE_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, UMAC_EEE_CTRLr, port, 0, rv)

#define READ_UMAC_EEE_REF_COUNTr(unit, port, rvp) \
	soc_reg32_get(unit, UMAC_EEE_REF_COUNTr, port, 0, rvp)
#define WRITE_UMAC_EEE_REF_COUNTr(unit, port, rv) \
	soc_reg32_set(unit, UMAC_EEE_REF_COUNTr, port, 0, rv)

#define READ_UMAC_RX_PKT_DROP_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, UMAC_RX_PKT_DROP_STATUSr, port, 0, rvp)
#define WRITE_UMAC_RX_PKT_DROP_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, UMAC_RX_PKT_DROP_STATUSr, port, 0, rv)

#define READ_UMAC_SYMMETRIC_IDLE_THRESHOLDr(unit, port, rvp) \
	soc_reg32_get(unit, UMAC_SYMMETRIC_IDLE_THRESHOLDr, port, 0, rvp)
#define WRITE_UMAC_SYMMETRIC_IDLE_THRESHOLDr(unit, port, rv) \
	soc_reg32_set(unit, UMAC_SYMMETRIC_IDLE_THRESHOLDr, port, 0, rv)

#define READ_UMAC_TIMESTAMP_ADJUSTr(unit, port, rvp) \
	soc_reg32_get(unit, UMAC_TIMESTAMP_ADJUSTr, port, 0, rvp)
#define WRITE_UMAC_TIMESTAMP_ADJUSTr(unit, port, rv) \
	soc_reg32_set(unit, UMAC_TIMESTAMP_ADJUSTr, port, 0, rv)

#define READ_UMAN_EP_FLSH_WAIT_CNTRr(unit, port, rvp) \
	soc_reg32_get(unit, UMAN_EP_FLSH_WAIT_CNTRr, port, 0, rvp)
#define WRITE_UMAN_EP_FLSH_WAIT_CNTRr(unit, port, rv) \
	soc_reg32_set(unit, UMAN_EP_FLSH_WAIT_CNTRr, port, 0, rv)

#define READ_UMAN_IP_FLSH_WAIT_CNTRr(unit, port, rvp) \
	soc_reg32_get(unit, UMAN_IP_FLSH_WAIT_CNTRr, port, 0, rvp)
#define WRITE_UMAN_IP_FLSH_WAIT_CNTRr(unit, port, rv) \
	soc_reg32_set(unit, UMAN_IP_FLSH_WAIT_CNTRr, port, 0, rv)

#define READ_UMAN_LINKUP_DLY_CNTRr(unit, port, rvp) \
	soc_reg32_get(unit, UMAN_LINKUP_DLY_CNTRr, port, 0, rvp)
#define WRITE_UMAN_LINKUP_DLY_CNTRr(unit, port, rv) \
	soc_reg32_set(unit, UMAN_LINKUP_DLY_CNTRr, port, 0, rv)

#define READ_UNIMAC_PFC_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, UNIMAC_PFC_CTRLr, port, 0, rvp)
#define WRITE_UNIMAC_PFC_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, UNIMAC_PFC_CTRLr, port, 0, rv)

#define READ_UNKNOWN_HGI_BITMAPr(unit, port, rvp) \
	soc_reg32_get(unit, UNKNOWN_HGI_BITMAPr, port, 0, rvp)
#define WRITE_UNKNOWN_HGI_BITMAPr(unit, port, rv) \
	soc_reg32_set(unit, UNKNOWN_HGI_BITMAPr, port, 0, rv)

#define READ_UNKNOWN_HGI_BITMAP_64r(unit, port, rvp) \
	soc_reg_get(unit, UNKNOWN_HGI_BITMAP_64r, port, 0, rvp)
#define WRITE_UNKNOWN_HGI_BITMAP_64r(unit, port, rv) \
	soc_reg_set(unit, UNKNOWN_HGI_BITMAP_64r, port, 0, rv)

#define READ_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_HGI_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_HGI_BITMAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, UNKNOWN_MCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, UNKNOWN_MCAST_BLOCK_MASKr, port, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, UNKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, UNKNOWN_MCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, UNKNOWN_MCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, UNKNOWN_MCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASKr(unit, port, rvp) \
	soc_reg_get(unit, UNKNOWN_UCAST_BLOCK_MASKr, port, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASKr(unit, port, rv) \
	soc_reg_set(unit, UNKNOWN_UCAST_BLOCK_MASKr, port, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASK_64r(unit, port, rvp) \
	soc_reg_get(unit, UNKNOWN_UCAST_BLOCK_MASK_64r, port, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASK_64r(unit, port, rv) \
	soc_reg_set(unit, UNKNOWN_UCAST_BLOCK_MASK_64r, port, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASK_HIr(unit, port, rvp) \
	soc_reg32_get(unit, UNKNOWN_UCAST_BLOCK_MASK_HIr, port, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASK_HIr(unit, port, rv) \
	soc_reg32_set(unit, UNKNOWN_UCAST_BLOCK_MASK_HIr, port, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_USER_TRUNK_HASH_SELECTr(unit, port, rvp) \
	soc_reg32_get(unit, USER_TRUNK_HASH_SELECTr, port, 0, rvp)
#define WRITE_USER_TRUNK_HASH_SELECTr(unit, port, rv) \
	soc_reg32_set(unit, USER_TRUNK_HASH_SELECTr, port, 0, rv)

#define READ_USE_EGRESS_PKT_SIZEr(unit, rvp) \
	soc_reg32_get(unit, USE_EGRESS_PKT_SIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_USE_EGRESS_PKT_SIZEr(unit, rv) \
	soc_reg32_set(unit, USE_EGRESS_PKT_SIZEr, REG_PORT_ANY, 0, rv)

#define READ_USE_SP_SHAREDr(unit, rvp) \
	soc_reg32_get(unit, USE_SP_SHAREDr, REG_PORT_ANY, 0, rvp)
#define WRITE_USE_SP_SHAREDr(unit, rv) \
	soc_reg32_set(unit, USE_SP_SHAREDr, REG_PORT_ANY, 0, rv)

#define READ_VFI_1_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFI_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_1_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFI_1_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFI_1_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VFI_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_1_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VFI_1_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VFI_1_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VFI_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_1_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VFI_1_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VFI_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFI_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFI_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFI_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VFI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VFI_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VFI_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VFI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFI_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VFI_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S12_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S12_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S12_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S14_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S14_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S14_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S15_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S15_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S15_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_CONTROL_3_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_CONTROL_3_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_CONTROL_3_THRU_0r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_CONTROL_3_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_CONTROL_SLICE_3_0r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_CONTROL_SLICE_3_0r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_CONTROL_SLICE_3_0r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_CONTROL_TM_7_THRU_0r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_CONTROL_TM_7_THRU_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_CONTROL_TM_7_THRU_0r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_CONTROL_TM_7_THRU_0r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_0r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_0r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_1r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_1r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_2r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_2r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_2r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_3r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_3r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_3r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_4r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_4r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_4r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_DATA_5r(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_DATA_5r(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_DATA_5r, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_GLOBAL_MASKr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_GLOBAL_MASKr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_GLOBAL_MASKr, REG_PORT_ANY, 0, rv)

#define READ_VFP_CAM_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, VFP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_CAM_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, VFP_CAM_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_VFP_KEY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_KEY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_KEY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_KEY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_KEY_CONTROL_2r(unit, rvp) \
	soc_reg32_get(unit, VFP_KEY_CONTROL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_KEY_CONTROL_2r(unit, rv) \
	soc_reg32_set(unit, VFP_KEY_CONTROL_2r, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_TABLE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_TABLE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_TABLE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_TABLE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_TABLE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_TABLE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VFP_POLICY_TABLE_RAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_POLICY_TABLE_RAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_POLICY_TABLE_RAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_POLICY_TABLE_RAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_SLICE_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VFP_SLICE_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_SLICE_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VFP_SLICE_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VFP_SLICE_MAPr(unit, rvp) \
	soc_reg32_get(unit, VFP_SLICE_MAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_VFP_SLICE_MAPr(unit, rv) \
	soc_reg32_set(unit, VFP_SLICE_MAPr, REG_PORT_ANY, 0, rv)

#define READ_VIRT_PORT_EGRPKTUSECOSr(unit, idx, rvp) \
	soc_reg32_get(unit, VIRT_PORT_EGRPKTUSECOSr, REG_PORT_ANY, idx, rvp)
#define WRITE_VIRT_PORT_EGRPKTUSECOSr(unit, idx, rv) \
	soc_reg32_set(unit, VIRT_PORT_EGRPKTUSECOSr, REG_PORT_ANY, idx, rv)

#define READ_VIRT_XQ_PARITYr(unit, rvp) \
	soc_reg32_get(unit, VIRT_XQ_PARITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_VIRT_XQ_PARITYr(unit, rv) \
	soc_reg32_set(unit, VIRT_XQ_PARITYr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_CONTROLr(unit, port, rvp) \
	soc_reg_get(unit, VLAN_CONTROLr, port, 0, rvp)
#define WRITE_VLAN_CONTROLr(unit, port, rv) \
	soc_reg_set(unit, VLAN_CONTROLr, port, 0, rv)

#define READ_VLAN_COS_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_COS_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_COS_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_COS_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_COS_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_COS_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_CTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_CTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_DEFAULTr(unit, idx, rvp) \
	soc_reg32_get(unit, VLAN_DEFAULTr, REG_PORT_ANY, idx, rvp)
#define WRITE_VLAN_DEFAULTr(unit, idx, rv) \
	soc_reg32_set(unit, VLAN_DEFAULTr, REG_PORT_ANY, idx, rv)

#define READ_VLAN_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_ING_PRI_CNG_MAP_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_ING_PRI_CNG_MAP_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_ING_PRI_CNG_MAP_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_ING_PRI_CNG_MAP_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MAC_AUX_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MAC_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MAC_AUX_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_MAC_AUX_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MAC_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MAC_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MAC_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_MAC_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MAC_OR_XLATE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MAC_OR_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MAC_OR_XLATE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_MAC_OR_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MAC_OR_XLATE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MAC_OR_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MAC_OR_XLATE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_MAC_OR_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MEMORY_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MEMORY_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MEMORY_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_MEMORY_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MPLS_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MPLS_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MPLS_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_MPLS_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MPLS_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MPLS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MPLS_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_MPLS_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_MPLS_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_MPLS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_MPLS_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_MPLS_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROFILE_2_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROFILE_2_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROFILE_2_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROFILE_2_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROFILE_2_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROFILE_2_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROFILE_2_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROFILE_2_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROFILE_2_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROFILE_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROFILE_2_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROFILE_2_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROFILE_2_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROFILE_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROFILE_2_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROFILE_2_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROTOCOLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, VLAN_PROTOCOLr, port, idx, rvp)
#define WRITE_VLAN_PROTOCOLr(unit, port, idx, rv) \
	soc_reg32_set(unit, VLAN_PROTOCOLr, port, idx, rv)

#define READ_VLAN_PROTOCOL_DATAr(unit, port, idx, rvp) \
	soc_reg32_get(unit, VLAN_PROTOCOL_DATAr, port, idx, rvp)
#define WRITE_VLAN_PROTOCOL_DATAr(unit, port, idx, rv) \
	soc_reg32_set(unit, VLAN_PROTOCOL_DATAr, port, idx, rv)

#define READ_VLAN_PROTOCOL_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROTOCOL_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROTOCOL_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROTOCOL_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROTOCOL_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROTOCOL_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROTOCOL_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROTOCOL_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROTOCOL_DATA_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROTOCOL_DATA_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROTOCOL_DATA_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROTOCOL_DATA_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROT_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROT_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROT_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROT_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROT_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROT_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROT_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_PROT_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_PROT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_PROT_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_PROT_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_RANGE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_RANGE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_RANGE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_RANGE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_RANGE_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_RANGE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_RANGE_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_RANGE_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_RANGE_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_RANGE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_RANGE_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_RANGE_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STACKING_MODEr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STACKING_MODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STACKING_MODEr(unit, rv) \
	soc_reg32_set(unit, VLAN_STACKING_MODEr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_ADDR_MASKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_ADDR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_ADDR_MASKr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_ADDR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_ECC_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_ECC_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_ECC_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_ECC_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_STG_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_STG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_STG_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_STG_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_DATA_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_DATA_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_DATA_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_DATA_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_DATA_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_DATA_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_DATA_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_SUBNET_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VLAN_SUBNET_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_SUBNET_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VLAN_SUBNET_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_CONFIGr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_DBG_DATAr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_DBG_DATAr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_DBG_DATAr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_DEBUG_SENDr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_DEBUG_SENDr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_DEBUG_SENDr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S10_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S10_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S10_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S2_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S2_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S2_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S3_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S3_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S3_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S5_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S5_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S5_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S6_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S6_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S6_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_S8_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_S8_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_S8_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_BIST_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_BIST_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_BIST_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_CAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_CAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_CAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_CAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DATA_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DATA_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DATA_DBGCTRL_0r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DATA_DBGCTRL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DATA_DBGCTRL_0r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DATA_DBGCTRL_0r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DATA_DBGCTRL_1r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DATA_DBGCTRL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DATA_DBGCTRL_1r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DATA_DBGCTRL_1r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DATA_DBGCTRL_2r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DATA_DBGCTRL_2r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DATA_DBGCTRL_2r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DATA_DBGCTRL_2r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DATA_DBGCTRL_3r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DATA_DBGCTRL_3r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DATA_DBGCTRL_3r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DATA_DBGCTRL_3r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DEBUG_DATA_0r(unit, rvp) \
	soc_reg_get(unit, VLAN_XLATE_DEBUG_DATA_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DEBUG_DATA_0r(unit, rv) \
	soc_reg_set(unit, VLAN_XLATE_DEBUG_DATA_0r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_DEBUG_DATA_1r(unit, rvp) \
	soc_reg_get(unit, VLAN_XLATE_DEBUG_DATA_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_DEBUG_DATA_1r(unit, rv) \
	soc_reg_set(unit, VLAN_XLATE_DEBUG_DATA_1r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_HASH_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_HASH_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_HASH_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_HASH_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUSr(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_0r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_0r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_0r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_1r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_1r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_1r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_INTR_0r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_INTR_0r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_INTR_0r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_INTR_1r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_INTR_1r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_INTR_1r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_NACK_0r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_NACK_0r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_NACK_0r, REG_PORT_ANY, 0, rv)

#define READ_VLAN_XLATE_PARITY_STATUS_NACK_1r(unit, rvp) \
	soc_reg32_get(unit, VLAN_XLATE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VLAN_XLATE_PARITY_STATUS_NACK_1r(unit, rv) \
	soc_reg32_set(unit, VLAN_XLATE_PARITY_STATUS_NACK_1r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_CNTr(unit, rvp) \
	soc_reg32_get(unit, VOQFC_CNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_CNTr(unit, rv) \
	soc_reg32_set(unit, VOQFC_CNTr, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_MSG_PORT_SEL0r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL0r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL0r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL0r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL1r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL1r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL1r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL1r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL2r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL2r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL2r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL2r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL3r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL3r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL3r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL3r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL4r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL4r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL4r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL4r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL5r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL5r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL5r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL5r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL6r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL6r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL6r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL6r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_MSG_PORT_SEL7r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_MSG_PORT_SEL7r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_MSG_PORT_SEL7r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_MSG_PORT_SEL7r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP0r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP0r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP0r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP0r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP1r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP1r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP1r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP1r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP2r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP2r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP2r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP2r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP3r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP3r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP3r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP3r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP4r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP4r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP4r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP4r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP5r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP5r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP5r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP5r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP6r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP6r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP6r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP6r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_MERGE_GRP7r(unit, idx, rvp) \
	soc_reg32_get(unit, VOQFC_STATE_MERGE_GRP7r, REG_PORT_ANY, idx, rvp)
#define WRITE_VOQFC_STATE_MERGE_GRP7r(unit, idx, rv) \
	soc_reg32_set(unit, VOQFC_STATE_MERGE_GRP7r, REG_PORT_ANY, idx, rv)

#define READ_VOQFC_STATE_PORT0_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT0_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT0_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT0_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT1_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT1_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT1_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT1_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT2_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT2_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT2_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT2_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT3_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT3_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT3_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT3_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT4_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT4_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT4_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT4_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT5_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT5_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT5_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT5_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT6_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT6_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT6_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT6_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQFC_STATE_PORT7_64r(unit, rvp) \
	soc_reg_get(unit, VOQFC_STATE_PORT7_64r, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQFC_STATE_PORT7_64r(unit, rv) \
	soc_reg_set(unit, VOQFC_STATE_PORT7_64r, REG_PORT_ANY, 0, rv)

#define READ_VOQ_COS_MAP_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VOQ_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQ_COS_MAP_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VOQ_COS_MAP_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VOQ_COS_MAP_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VOQ_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQ_COS_MAP_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VOQ_COS_MAP_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VOQ_COS_MAP_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VOQ_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VOQ_COS_MAP_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VOQ_COS_MAP_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VOQ_WRED_AVG_QSIZEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, VOQ_WRED_AVG_QSIZEr, port, idx, rvp)
#define WRITE_VOQ_WRED_AVG_QSIZEr(unit, port, idx, rv) \
	soc_reg32_set(unit, VOQ_WRED_AVG_QSIZEr, port, idx, rv)

#define READ_VRF_MASKr(unit, rvp) \
	soc_reg32_get(unit, VRF_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VRF_MASKr(unit, rv) \
	soc_reg32_set(unit, VRF_MASKr, REG_PORT_ANY, 0, rv)

#define READ_VRF_PARITY_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, VRF_PARITY_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VRF_PARITY_CONTROLr(unit, rv) \
	soc_reg32_set(unit, VRF_PARITY_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_VRF_PARITY_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, VRF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_VRF_PARITY_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, VRF_PARITY_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_VRF_PARITY_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, VRF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VRF_PARITY_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, VRF_PARITY_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_CONTROL_0r(unit, rvp) \
	soc_reg_get(unit, VXLT_DEBUG_CONTROL_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_CONTROL_0r(unit, rv) \
	soc_reg_set(unit, VXLT_DEBUG_CONTROL_0r, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_CONTROL_1r(unit, rvp) \
	soc_reg32_get(unit, VXLT_DEBUG_CONTROL_1r, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_CONTROL_1r(unit, rv) \
	soc_reg32_set(unit, VXLT_DEBUG_CONTROL_1r, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_EVENTr(unit, rvp) \
	soc_reg_get(unit, VXLT_DEBUG_EVENTr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_EVENTr(unit, rv) \
	soc_reg_set(unit, VXLT_DEBUG_EVENTr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_EVENT_MASKr(unit, rvp) \
	soc_reg_get(unit, VXLT_DEBUG_EVENT_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_EVENT_MASKr(unit, rv) \
	soc_reg_set(unit, VXLT_DEBUG_EVENT_MASKr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_STATUSr(unit, rvp) \
	soc_reg32_get(unit, VXLT_DEBUG_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_STATUSr(unit, rv) \
	soc_reg32_set(unit, VXLT_DEBUG_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_STATUS_XLATE_0_Ar(unit, rvp) \
	soc_reg_get(unit, VXLT_DEBUG_STATUS_XLATE_0_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_STATUS_XLATE_0_Ar(unit, rv) \
	soc_reg_set(unit, VXLT_DEBUG_STATUS_XLATE_0_Ar, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_STATUS_XLATE_0_Br(unit, rvp) \
	soc_reg_get(unit, VXLT_DEBUG_STATUS_XLATE_0_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_STATUS_XLATE_0_Br(unit, rv) \
	soc_reg_set(unit, VXLT_DEBUG_STATUS_XLATE_0_Br, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_STATUS_XLATE_1_Ar(unit, rvp) \
	soc_reg32_get(unit, VXLT_DEBUG_STATUS_XLATE_1_Ar, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_STATUS_XLATE_1_Ar(unit, rv) \
	soc_reg32_set(unit, VXLT_DEBUG_STATUS_XLATE_1_Ar, REG_PORT_ANY, 0, rv)

#define READ_VXLT_DEBUG_STATUS_XLATE_1_Br(unit, rvp) \
	soc_reg32_get(unit, VXLT_DEBUG_STATUS_XLATE_1_Br, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_DEBUG_STATUS_XLATE_1_Br(unit, rv) \
	soc_reg32_set(unit, VXLT_DEBUG_STATUS_XLATE_1_Br, REG_PORT_ANY, 0, rv)

#define READ_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, VXLT_PROTOCOL_INIT_DATA_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, VXLT_PROTOCOL_INIT_DATA_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_RAM_CONTROL_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, VXLT_RAM_CONTROL_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_RAM_CONTROL_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, VXLT_RAM_CONTROL_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_SUBNET_DATA_RAM_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, VXLT_SUBNET_DATA_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_SUBNET_DATA_RAM_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, VXLT_SUBNET_DATA_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_SUBNET_ECC_RAM_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VXLT_SUBNET_ECC_RAM_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_SUBNET_ECC_RAM_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VXLT_SUBNET_ECC_RAM_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_XLATE_INIT_DATA_0_DBGCTRLr(unit, rvp) \
	soc_reg_get(unit, VXLT_XLATE_INIT_DATA_0_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_XLATE_INIT_DATA_0_DBGCTRLr(unit, rv) \
	soc_reg_set(unit, VXLT_XLATE_INIT_DATA_0_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_VXLT_XLATE_INIT_DATA_1_DBGCTRLr(unit, rvp) \
	soc_reg32_get(unit, VXLT_XLATE_INIT_DATA_1_DBGCTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_VXLT_XLATE_INIT_DATA_1_DBGCTRLr(unit, rv) \
	soc_reg32_set(unit, VXLT_XLATE_INIT_DATA_1_DBGCTRLr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNT2BERRr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNT2BERRr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNT2BERRr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNT2BERRr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTAGINGr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTAGINGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTAGINGr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTAGINGr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTLENr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTLENr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTLENr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTLENr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTLENBYTEr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTLENBYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTLENBYTEr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTLENBYTEr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTLRUr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTLRUr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTLRUr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTLRUr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTNOLRUr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTNOLRUr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTNOLRUr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTNOLRUr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTNOLRUBYTEr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTNOLRUBYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTNOLRUBYTEr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTNOLRUBYTEr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTTHDr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTTHDr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTTHDr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTTHDr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTTHDBYTEr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTTHDBYTEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTTHDBYTEr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTTHDBYTEr, REG_PORT_ANY, 0, rv)

#define READ_WAMUDROPCNTTYPEr(unit, rvp) \
	soc_reg32_get(unit, WAMUDROPCNTTYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUDROPCNTTYPEr(unit, rv) \
	soc_reg32_set(unit, WAMUDROPCNTTYPEr, REG_PORT_ANY, 0, rv)

#define READ_WAMUMEMDEBUGr(unit, rvp) \
	soc_reg32_get(unit, WAMUMEMDEBUGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUMEMDEBUGr(unit, rv) \
	soc_reg32_set(unit, WAMUMEMDEBUGr, REG_PORT_ANY, 0, rv)

#define READ_WAMUNONFRAGMCNTr(unit, rvp) \
	soc_reg32_get(unit, WAMUNONFRAGMCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUNONFRAGMCNTr(unit, rv) \
	soc_reg32_set(unit, WAMUNONFRAGMCNTr, REG_PORT_ANY, 0, rv)

#define READ_WAMUPARITYERRADRr(unit, rvp) \
	soc_reg32_get(unit, WAMUPARITYERRADRr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUPARITYERRADRr(unit, rv) \
	soc_reg32_set(unit, WAMUPARITYERRADRr, REG_PORT_ANY, 0, rv)

#define READ_WAMUREASMBCNTr(unit, rvp) \
	soc_reg32_get(unit, WAMUREASMBCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUREASMBCNTr(unit, rv) \
	soc_reg32_set(unit, WAMUREASMBCNTr, REG_PORT_ANY, 0, rv)

#define READ_WAMUSTATUSr(unit, rvp) \
	soc_reg32_get(unit, WAMUSTATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUSTATUSr(unit, rv) \
	soc_reg32_set(unit, WAMUSTATUSr, REG_PORT_ANY, 0, rv)

#define READ_WAMUTBFRAGMCNTr(unit, rvp) \
	soc_reg32_get(unit, WAMUTBFRAGMCNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_WAMUTBFRAGMCNTr(unit, rv) \
	soc_reg32_set(unit, WAMUTBFRAGMCNTr, REG_PORT_ANY, 0, rv)

#define READ_WDRRCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WDRRCOUNTr, port, idx, rvp)
#define WRITE_WDRRCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, WDRRCOUNTr, port, idx, rv)

#define READ_WDT0_WDOGCONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGCONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGCONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGCONTROLr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGINTCLRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGINTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGINTCLRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGINTCLRr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGITCRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGITCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGITCRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGITCRr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGITOPr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGITOPr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGITOPr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGITOPr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGLOADr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGLOADr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGLOADr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGLOCKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGLOCKr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGLOCKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGLOCKr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGMISr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGMISr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGMISr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGMISr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPCELLID0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPCELLID0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID0r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPCELLID1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPCELLID1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID1r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPCELLID2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPCELLID2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID2r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPCELLID3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPCELLID3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPCELLID3r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPERIPHID0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPERIPHID0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID0r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPERIPHID1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPERIPHID1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID1r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPERIPHID2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPERIPHID2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID2r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGPERIPHID3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGPERIPHID3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGPERIPHID3r, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGRISr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGRISr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGRISr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGRISr, REG_PORT_ANY, 0), rv)

#define READ_WDT0_WDOGVALUEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT0_WDOGVALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT0_WDOGVALUEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT0_WDOGVALUEr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGCONTROLr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGCONTROLr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGCONTROLr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGCONTROLr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGINTCLRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGINTCLRr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGINTCLRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGINTCLRr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGITCRr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGITCRr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGITCRr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGITCRr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGITOPr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGITOPr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGITOPr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGITOPr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGLOADr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGLOADr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGLOADr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGLOADr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGLOCKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGLOCKr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGLOCKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGLOCKr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGMISr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGMISr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGMISr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGMISr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPCELLID0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPCELLID0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID0r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPCELLID1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPCELLID1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID1r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPCELLID2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPCELLID2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID2r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPCELLID3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPCELLID3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPCELLID3r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPERIPHID0r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID0r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPERIPHID0r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID0r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPERIPHID1r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID1r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPERIPHID1r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID1r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPERIPHID2r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID2r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPERIPHID2r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID2r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGPERIPHID3r(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID3r, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGPERIPHID3r(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGPERIPHID3r, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGRISr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGRISr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGRISr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGRISr, REG_PORT_ANY, 0), rv)

#define READ_WDT1_WDOGVALUEr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT1_WDOGVALUEr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT1_WDOGVALUEr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT1_WDOGVALUEr, REG_PORT_ANY, 0), rv)

#define READ_WDT_0_RESET_MASKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT_0_RESET_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT_0_RESET_MASKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT_0_RESET_MASKr, REG_PORT_ANY, 0), rv)

#define READ_WDT_1_RESET_MASKr(unit, rvp) \
	soc_pci_mcs_getreg(unit, soc_reg_addr(unit, WDT_1_RESET_MASKr, REG_PORT_ANY, 0), rvp)
#define WRITE_WDT_1_RESET_MASKr(unit, rv) \
	soc_pci_mcs_write(unit, soc_reg_addr(unit, WDT_1_RESET_MASKr, REG_PORT_ANY, 0), rv)

#define READ_WERRCOUNTr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WERRCOUNTr, port, idx, rvp)
#define WRITE_WERRCOUNTr(unit, port, idx, rv) \
	soc_reg32_set(unit, WERRCOUNTr, port, idx, rv)

#define READ_WFQCONFIGMOD0_P24r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P24r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P24r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P24r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P25r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P25r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P25r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P25r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P26r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P26r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P26r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P26r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P27r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P27r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P27r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P27r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P28r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P28r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P28r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P28r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P0_7r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P0_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P0_7r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P0_7r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P16_23r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P16_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P16_23r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P16_23r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD0_P8_15r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD0_P8_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD0_P8_15r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD0_P8_15r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD1_P24r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD1_P24r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD1_P24r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD1_P24r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD1_P0_7r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD1_P0_7r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD1_P0_7r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD1_P0_7r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD1_P16_23r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD1_P16_23r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD1_P16_23r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD1_P16_23r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIGMOD1_P8_15r(unit, rvp) \
	soc_reg32_get(unit, WFQCONFIGMOD1_P8_15r, REG_PORT_ANY, 0, rvp)
#define WRITE_WFQCONFIGMOD1_P8_15r(unit, rv) \
	soc_reg32_set(unit, WFQCONFIGMOD1_P8_15r, REG_PORT_ANY, 0, rv)

#define READ_WFQCONFIG_GENERALr(unit, port, rvp) \
	soc_reg32_get(unit, WFQCONFIG_GENERALr, port, 0, rvp)
#define WRITE_WFQCONFIG_GENERALr(unit, port, rv) \
	soc_reg32_set(unit, WFQCONFIG_GENERALr, port, 0, rv)

#define READ_WFQCONFIG_MASKSr(unit, port, rvp) \
	soc_reg32_get(unit, WFQCONFIG_MASKSr, port, 0, rvp)
#define WRITE_WFQCONFIG_MASKSr(unit, port, rv) \
	soc_reg32_set(unit, WFQCONFIG_MASKSr, port, 0, rv)

#define READ_WFQMINBWCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WFQMINBWCOSr, port, idx, rvp)
#define WRITE_WFQMINBWCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WFQMINBWCOSr, port, idx, rv)

#define READ_WFQWEIGHTSr(unit, port, rvp) \
	soc_reg32_get(unit, WFQWEIGHTSr, port, 0, rvp)
#define WRITE_WFQWEIGHTSr(unit, port, rv) \
	soc_reg32_set(unit, WFQWEIGHTSr, port, 0, rv)

#define READ_WLAN_SVP_ECC_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, WLAN_SVP_ECC_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WLAN_SVP_ECC_CONTROLr(unit, rv) \
	soc_reg32_set(unit, WLAN_SVP_ECC_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_WLAN_SVP_ECC_STATUS_INTRr(unit, rvp) \
	soc_reg32_get(unit, WLAN_SVP_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rvp)
#define WRITE_WLAN_SVP_ECC_STATUS_INTRr(unit, rv) \
	soc_reg32_set(unit, WLAN_SVP_ECC_STATUS_INTRr, REG_PORT_ANY, 0, rv)

#define READ_WLAN_SVP_ECC_STATUS_NACKr(unit, rvp) \
	soc_reg32_get(unit, WLAN_SVP_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rvp)
#define WRITE_WLAN_SVP_ECC_STATUS_NACKr(unit, rv) \
	soc_reg32_set(unit, WLAN_SVP_ECC_STATUS_NACKr, REG_PORT_ANY, 0, rv)

#define READ_WL_DROP_POLICYr(unit, rvp) \
	soc_reg32_get(unit, WL_DROP_POLICYr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_DROP_POLICYr(unit, rv) \
	soc_reg32_set(unit, WL_DROP_POLICYr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_SHARED_COUNT_CELLr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_SHARED_COUNT_CELLr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_SHARED_COUNT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_SHARED_COUNT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_SHARED_COUNT_PACKETr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_SHARED_COUNT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_SHARED_LIMIT_CELLr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_SHARED_LIMIT_CELLr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_SHARED_LIMIT_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WL_PORT_SHARED_LIMIT_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WL_PORT_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WL_PORT_SHARED_LIMIT_PACKETr(unit, rv) \
	soc_reg32_set(unit, WL_PORT_SHARED_LIMIT_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WREDAVERAGINGTIMEr(unit, port, rvp) \
	soc_reg32_get(unit, WREDAVERAGINGTIMEr, port, 0, rvp)
#define WRITE_WREDAVERAGINGTIMEr(unit, port, rv) \
	soc_reg32_set(unit, WREDAVERAGINGTIMEr, port, 0, rv)

#define READ_WREDAVGQSIZE_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDAVGQSIZE_CELLr, port, idx, rvp)
#define WRITE_WREDAVGQSIZE_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDAVGQSIZE_CELLr, port, idx, rv)

#define READ_WREDAVGQSIZE_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDAVGQSIZE_PACKETr, port, idx, rvp)
#define WRITE_WREDAVGQSIZE_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDAVGQSIZE_PACKETr, port, idx, rv)

#define READ_WREDCNGPARAMETERCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDCNGPARAMETERCOSr, port, idx, rvp)
#define WRITE_WREDCNGPARAMETERCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDCNGPARAMETERCOSr, port, idx, rv)

#define READ_WREDCONFIG_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDCONFIG_CELLr, port, idx, rvp)
#define WRITE_WREDCONFIG_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDCONFIG_CELLr, port, idx, rv)

#define READ_WREDCONFIG_ECCPr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDCONFIG_ECCPr, port, idx, rvp)
#define WRITE_WREDCONFIG_ECCPr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDCONFIG_ECCPr, port, idx, rv)

#define READ_WREDCONFIG_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDCONFIG_PACKETr, port, idx, rvp)
#define WRITE_WREDCONFIG_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDCONFIG_PACKETr, port, idx, rv)

#define READ_WREDFUNCTIONr(unit, rvp) \
	soc_reg32_get(unit, WREDFUNCTIONr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDFUNCTIONr(unit, rv) \
	soc_reg32_set(unit, WREDFUNCTIONr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_AVG_QSIZEr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_AVG_QSIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_AVG_QSIZEr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_AVG_QSIZEr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_CFG_CELLr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_CFG_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_CFG_CELLr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_CFG_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_CFG_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_CFG_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_CFG_PACKETr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_CFG_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_CONFIGr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_DROP_THD_UC_DEQ0r(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_DROP_THD_UC_DEQ0r, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_DROP_THD_UC_DEQ0r(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_DROP_THD_UC_DEQ0r, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_DROP_THD_UC_DEQ1r(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_DROP_THD_UC_DEQ1r, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_DROP_THD_UC_DEQ1r(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_DROP_THD_UC_DEQ1r, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_DROP_THD_UC_ENQ0r(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_DROP_THD_UC_ENQ0r, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_DROP_THD_UC_ENQ0r(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_DROP_THD_UC_ENQ0r, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_DROP_THD_UC_ENQ1r(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_DROP_THD_UC_ENQ1r, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_DROP_THD_UC_ENQ1r(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_DROP_THD_UC_ENQ1r, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_OPN_AVG_QSIZEr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_OPN_AVG_QSIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_OPN_AVG_QSIZEr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_OPN_AVG_QSIZEr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_OPN_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_OPN_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_OPN_CONFIGr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_OPN_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_OPN_DROP_THD_DEQr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_OPN_DROP_THD_DEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_OPN_DROP_THD_DEQr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_OPN_DROP_THD_DEQr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_OPN_DROP_THD_ENQr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_OPN_DROP_THD_ENQr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_OPN_DROP_THD_ENQr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_OPN_DROP_THD_ENQr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_PROFILEr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_PROFILEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_PROFILEr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_PROFILEr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_QUEUE_AVG_QSIZEr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_QUEUE_AVG_QSIZEr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_QUEUE_AVG_QSIZEr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_QUEUE_AVG_QSIZEr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_QUEUE_CONFIGr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_QUEUE_CONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_QUEUE_CONFIGr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_QUEUE_CONFIGr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_QUEUE_DROP_THD_DEQr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_QUEUE_DROP_THD_DEQr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_QUEUE_DROP_THD_ENQr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_QUEUE_DROP_THD_ENQr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_QUEUE_OPN_MAPr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_QUEUE_OPN_MAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_QUEUE_OPN_MAPr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_QUEUE_OPN_MAPr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_THD_0_CELLr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_THD_0_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_THD_0_CELLr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_THD_0_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_THD_0_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_THD_0_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_THD_0_PACKETr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_THD_0_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_THD_1_CELLr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_THD_1_CELLr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_THD_1_CELLr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_THD_1_CELLr, REG_PORT_ANY, 0, rv)

#define READ_WREDMEMDEBUG_THD_1_PACKETr(unit, rvp) \
	soc_reg32_get(unit, WREDMEMDEBUG_THD_1_PACKETr, REG_PORT_ANY, 0, rvp)
#define WRITE_WREDMEMDEBUG_THD_1_PACKETr(unit, rv) \
	soc_reg32_set(unit, WREDMEMDEBUG_THD_1_PACKETr, REG_PORT_ANY, 0, rv)

#define READ_WREDPARAMCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAMCOSr, port, idx, rvp)
#define WRITE_WREDPARAMCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAMCOSr, port, idx, rv)

#define READ_WREDPARAMETERCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAMETERCOSr, port, idx, rvp)
#define WRITE_WREDPARAMETERCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAMETERCOSr, port, idx, rv)

#define READ_WREDPARAMREDCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAMREDCOSr, port, idx, rvp)
#define WRITE_WREDPARAMREDCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAMREDCOSr, port, idx, rv)

#define READ_WREDPARAMYELCOSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAMYELCOSr, port, idx, rvp)
#define WRITE_WREDPARAMYELCOSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAMYELCOSr, port, idx, rv)

#define READ_WREDPARAM_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_CELLr, port, idx, rv)

#define READ_WREDPARAM_END_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_END_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_END_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_END_CELLr, port, idx, rv)

#define READ_WREDPARAM_NONTCP_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_NONTCP_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_NONTCP_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_NONTCP_CELLr, port, idx, rv)

#define READ_WREDPARAM_NONTCP_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_NONTCP_PACKETr, port, idx, rvp)
#define WRITE_WREDPARAM_NONTCP_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_NONTCP_PACKETr, port, idx, rv)

#define READ_WREDPARAM_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_PACKETr, port, idx, rvp)
#define WRITE_WREDPARAM_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_PACKETr, port, idx, rv)

#define READ_WREDPARAM_PRI0_END_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_PRI0_END_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_PRI0_END_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_PRI0_END_CELLr, port, idx, rv)

#define READ_WREDPARAM_PRI0_START_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_PRI0_START_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_PRI0_START_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_PRI0_START_CELLr, port, idx, rv)

#define READ_WREDPARAM_RED_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_RED_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_RED_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_RED_CELLr, port, idx, rv)

#define READ_WREDPARAM_RED_END_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_RED_END_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_RED_END_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_RED_END_CELLr, port, idx, rv)

#define READ_WREDPARAM_RED_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_RED_PACKETr, port, idx, rvp)
#define WRITE_WREDPARAM_RED_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_RED_PACKETr, port, idx, rv)

#define READ_WREDPARAM_RED_START_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_RED_START_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_RED_START_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_RED_START_CELLr, port, idx, rv)

#define READ_WREDPARAM_START_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_START_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_START_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_START_CELLr, port, idx, rv)

#define READ_WREDPARAM_YELLOW_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_YELLOW_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_YELLOW_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_YELLOW_CELLr, port, idx, rv)

#define READ_WREDPARAM_YELLOW_END_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_YELLOW_END_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_YELLOW_END_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_YELLOW_END_CELLr, port, idx, rv)

#define READ_WREDPARAM_YELLOW_PACKETr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_YELLOW_PACKETr, port, idx, rvp)
#define WRITE_WREDPARAM_YELLOW_PACKETr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_YELLOW_PACKETr, port, idx, rv)

#define READ_WREDPARAM_YELLOW_START_CELLr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WREDPARAM_YELLOW_START_CELLr, port, idx, rvp)
#define WRITE_WREDPARAM_YELLOW_START_CELLr(unit, port, idx, rv) \
	soc_reg32_set(unit, WREDPARAM_YELLOW_START_CELLr, port, idx, rv)

#define READ_WRED_AVG_QSIZEr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WRED_AVG_QSIZEr, port, idx, rvp)
#define WRITE_WRED_AVG_QSIZEr(unit, port, idx, rv) \
	soc_reg32_set(unit, WRED_AVG_QSIZEr, port, idx, rv)

#define READ_WRED_CONFIGr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WRED_CONFIGr, port, idx, rvp)
#define WRITE_WRED_CONFIGr(unit, port, idx, rv) \
	soc_reg32_set(unit, WRED_CONFIGr, port, idx, rv)

#define READ_WRED_DEBUG_ENQ_DROP_GLOBALr(unit, rvp) \
	soc_reg32_get(unit, WRED_DEBUG_ENQ_DROP_GLOBALr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_DEBUG_ENQ_DROP_GLOBALr(unit, rv) \
	soc_reg32_set(unit, WRED_DEBUG_ENQ_DROP_GLOBALr, REG_PORT_ANY, 0, rv)

#define READ_WRED_DEBUG_ENQ_DROP_PORTr(unit, port, rvp) \
	soc_reg32_get(unit, WRED_DEBUG_ENQ_DROP_PORTr, port, 0, rvp)
#define WRITE_WRED_DEBUG_ENQ_DROP_PORTr(unit, port, rv) \
	soc_reg32_set(unit, WRED_DEBUG_ENQ_DROP_PORTr, port, 0, rv)

#define READ_WRED_MISCCONFIGr(unit, rvp) \
	soc_reg32_get(unit, WRED_MISCCONFIGr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_MISCCONFIGr(unit, rv) \
	soc_reg32_set(unit, WRED_MISCCONFIGr, REG_PORT_ANY, 0, rv)

#define READ_WRED_PARITY_ERROR_BITMAPr(unit, rvp) \
	soc_reg32_get(unit, WRED_PARITY_ERROR_BITMAPr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_PARITY_ERROR_BITMAPr(unit, rv) \
	soc_reg32_set(unit, WRED_PARITY_ERROR_BITMAPr, REG_PORT_ANY, 0, rv)

#define READ_WRED_PARITY_ERROR_INFOr(unit, rvp) \
	soc_reg32_get(unit, WRED_PARITY_ERROR_INFOr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_PARITY_ERROR_INFOr(unit, rv) \
	soc_reg32_set(unit, WRED_PARITY_ERROR_INFOr, REG_PORT_ANY, 0, rv)

#define READ_WRED_PARITY_ERROR_MASKr(unit, rvp) \
	soc_reg32_get(unit, WRED_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_PARITY_ERROR_MASKr(unit, rv) \
	soc_reg32_set(unit, WRED_PARITY_ERROR_MASKr, REG_PORT_ANY, 0, rv)

#define READ_WRED_PARITY_ERROR_POINTERr(unit, rvp) \
	soc_reg32_get(unit, WRED_PARITY_ERROR_POINTERr, REG_PORT_ANY, 0, rvp)
#define WRITE_WRED_PARITY_ERROR_POINTERr(unit, rv) \
	soc_reg32_set(unit, WRED_PARITY_ERROR_POINTERr, REG_PORT_ANY, 0, rv)

#define READ_WRED_THD_0_ECCPr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WRED_THD_0_ECCPr, port, idx, rvp)
#define WRITE_WRED_THD_0_ECCPr(unit, port, idx, rv) \
	soc_reg32_set(unit, WRED_THD_0_ECCPr, port, idx, rv)

#define READ_WRED_THD_1_ECCPr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WRED_THD_1_ECCPr, port, idx, rvp)
#define WRITE_WRED_THD_1_ECCPr(unit, port, idx, rv) \
	soc_reg32_set(unit, WRED_THD_1_ECCPr, port, idx, rv)

#define READ_WRRWEIGHTSr(unit, port, rvp) \
	soc_reg32_get(unit, WRRWEIGHTSr, port, 0, rvp)
#define WRITE_WRRWEIGHTSr(unit, port, rv) \
	soc_reg32_set(unit, WRRWEIGHTSr, port, 0, rv)

#define READ_WRRWEIGHT_COSr(unit, port, idx, rvp) \
	soc_reg32_get(unit, WRRWEIGHT_COSr, port, idx, rvp)
#define WRITE_WRRWEIGHT_COSr(unit, port, idx, rv) \
	soc_reg32_set(unit, WRRWEIGHT_COSr, port, idx, rv)

#define READ_XBOD_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, XBOD_OVRFLWr, port, 0, rvp)
#define WRITE_XBOD_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, XBOD_OVRFLWr, port, 0, rv)

#define READ_XCON_CCM_DEFECT_STATUSr(unit, rvp) \
	soc_reg32_get(unit, XCON_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rvp)
#define WRITE_XCON_CCM_DEFECT_STATUSr(unit, rv) \
	soc_reg32_set(unit, XCON_CCM_DEFECT_STATUSr, REG_PORT_ANY, 0, rv)

#define READ_XEGR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XEGR_ENABLEr, port, 0, rvp)
#define WRITE_XEGR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XEGR_ENABLEr, port, 0, rv)

#define READ_XGPORT_EXTRA_XGXS_NEWCTL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_EXTRA_XGXS_NEWCTL_REGr, port, 0, rvp)
#define WRITE_XGPORT_EXTRA_XGXS_NEWCTL_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_EXTRA_XGXS_NEWCTL_REGr, port, 0, rv)

#define READ_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr, port, 0, rvp)
#define WRITE_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr, port, 0, rv)

#define READ_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr, port, 0, rvp)
#define WRITE_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr, port, 0, rv)

#define READ_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr, port, 0, rvp)
#define WRITE_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr, port, 0, rv)

#define READ_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr, port, 0, rvp)
#define WRITE_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr, port, 0, rv)

#define READ_XGPORT_MODE_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_MODE_REGr, port, 0, rvp)
#define WRITE_XGPORT_MODE_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_MODE_REGr, port, 0, rv)

#define READ_XGPORT_SERDES_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_SERDES_CTLr, port, 0, rvp)
#define WRITE_XGPORT_SERDES_CTLr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_SERDES_CTLr, port, 0, rv)

#define READ_XGPORT_XGXS_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_CTRLr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_CTRLr, port, 0, rv)

#define READ_XGPORT_XGXS_NEWCTL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_NEWCTL_REGr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_NEWCTL_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_NEWCTL_REGr, port, 0, rv)

#define READ_XGPORT_XGXS_NEWSTATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_NEWSTATUS0_REGr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_NEWSTATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_NEWSTATUS0_REGr, port, 0, rv)

#define READ_XGPORT_XGXS_NEWSTATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_NEWSTATUS1_REGr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_NEWSTATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_NEWSTATUS1_REGr, port, 0, rv)

#define READ_XGPORT_XGXS_NEWSTATUS2_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_NEWSTATUS2_REGr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_NEWSTATUS2_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_NEWSTATUS2_REGr, port, 0, rv)

#define READ_XGPORT_XGXS_NEWSTATUS3_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_NEWSTATUS3_REGr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_NEWSTATUS3_REGr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_NEWSTATUS3_REGr, port, 0, rv)

#define READ_XGPORT_XGXS_STATr(unit, port, rvp) \
	soc_reg32_get(unit, XGPORT_XGXS_STATr, port, 0, rvp)
#define WRITE_XGPORT_XGXS_STATr(unit, port, rv) \
	soc_reg32_set(unit, XGPORT_XGXS_STATr, port, 0, rv)

#define READ_XHBADE2Er(unit, rvp) \
	soc_reg32_get(unit, XHBADE2Er, REG_PORT_ANY, 0, rvp)
#define WRITE_XHBADE2Er(unit, rv) \
	soc_reg32_set(unit, XHBADE2Er, REG_PORT_ANY, 0, rv)

#define READ_XHOLD0r(unit, port, rvp) \
	soc_reg_get(unit, XHOLD0r, port, 0, rvp)
#define WRITE_XHOLD0r(unit, port, rv) \
	soc_reg_set(unit, XHOLD0r, port, 0, rv)

#define READ_XHOLD1r(unit, port, rvp) \
	soc_reg_get(unit, XHOLD1r, port, 0, rvp)
#define WRITE_XHOLD1r(unit, port, rv) \
	soc_reg_set(unit, XHOLD1r, port, 0, rv)

#define READ_XHOLD2r(unit, port, rvp) \
	soc_reg_get(unit, XHOLD2r, port, 0, rvp)
#define WRITE_XHOLD2r(unit, port, rv) \
	soc_reg_set(unit, XHOLD2r, port, 0, rv)

#define READ_XHOL_D0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_D0r, port, 0, rvp)
#define WRITE_XHOL_D0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_D0r, port, 0, rv)

#define READ_XHOL_D1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_D1r, port, 0, rvp)
#define WRITE_XHOL_D1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_D1r, port, 0, rv)

#define READ_XHOL_D2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_D2r, port, 0, rvp)
#define WRITE_XHOL_D2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_D2r, port, 0, rv)

#define READ_XHOL_D3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_D3r, port, 0, rvp)
#define WRITE_XHOL_D3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_D3r, port, 0, rv)

#define READ_XHOL_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_MH0r, port, 0, rvp)
#define WRITE_XHOL_MH0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_MH0r, port, 0, rv)

#define READ_XHOL_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_MH1r, port, 0, rvp)
#define WRITE_XHOL_MH1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_MH1r, port, 0, rv)

#define READ_XHOL_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_MH2r, port, 0, rvp)
#define WRITE_XHOL_MH2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_MH2r, port, 0, rv)

#define READ_XHOL_MH3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_MH3r, port, 0, rvp)
#define WRITE_XHOL_MH3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_MH3r, port, 0, rv)

#define READ_XHOL_RX_MH_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_DATA0r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_DATA0r, port, 0, rv)

#define READ_XHOL_RX_MH_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_DATA1r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_DATA1r, port, 0, rv)

#define READ_XHOL_RX_MH_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_DATA2r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_DATA2r, port, 0, rv)

#define READ_XHOL_RX_MH_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_DATA3r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_DATA3r, port, 0, rv)

#define READ_XHOL_RX_MH_MASK0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_MASK0r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_MASK0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_MASK0r, port, 0, rv)

#define READ_XHOL_RX_MH_MASK1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_MASK1r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_MASK1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_MASK1r, port, 0, rv)

#define READ_XHOL_RX_MH_MASK2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_MASK2r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_MASK2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_MASK2r, port, 0, rv)

#define READ_XHOL_RX_MH_MASK3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MH_MASK3r, port, 0, rvp)
#define WRITE_XHOL_RX_MH_MASK3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MH_MASK3r, port, 0, rv)

#define READ_XHOL_RX_MODID_DATAr(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MODID_DATAr, port, 0, rvp)
#define WRITE_XHOL_RX_MODID_DATAr(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MODID_DATAr, port, 0, rv)

#define READ_XHOL_RX_MODID_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_MODID_MODEr, port, 0, rvp)
#define WRITE_XHOL_RX_MODID_MODEr(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_MODID_MODEr, port, 0, rv)

#define READ_XHOL_RX_PKT_DATA0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_DATA0r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_DATA0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_DATA0r, port, 0, rv)

#define READ_XHOL_RX_PKT_DATA1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_DATA1r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_DATA1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_DATA1r, port, 0, rv)

#define READ_XHOL_RX_PKT_DATA2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_DATA2r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_DATA2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_DATA2r, port, 0, rv)

#define READ_XHOL_RX_PKT_DATA3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_DATA3r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_DATA3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_DATA3r, port, 0, rv)

#define READ_XHOL_RX_PKT_MASK0r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_MASK0r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_MASK0r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_MASK0r, port, 0, rv)

#define READ_XHOL_RX_PKT_MASK1r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_MASK1r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_MASK1r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_MASK1r, port, 0, rv)

#define READ_XHOL_RX_PKT_MASK2r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_MASK2r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_MASK2r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_MASK2r, port, 0, rv)

#define READ_XHOL_RX_PKT_MASK3r(unit, port, rvp) \
	soc_reg32_get(unit, XHOL_RX_PKT_MASK3r, port, 0, rvp)
#define WRITE_XHOL_RX_PKT_MASK3r(unit, port, rv) \
	soc_reg32_set(unit, XHOL_RX_PKT_MASK3r, port, 0, rv)

#define READ_XH_E2E_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, XH_E2E_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_XH_E2E_CONTROLr(unit, rv) \
	soc_reg32_set(unit, XH_E2E_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_XIBP_D0r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_D0r, port, 0, rvp)
#define WRITE_XIBP_D0r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_D0r, port, 0, rv)

#define READ_XIBP_D1r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_D1r, port, 0, rvp)
#define WRITE_XIBP_D1r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_D1r, port, 0, rv)

#define READ_XIBP_D2r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_D2r, port, 0, rvp)
#define WRITE_XIBP_D2r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_D2r, port, 0, rv)

#define READ_XIBP_D3r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_D3r, port, 0, rvp)
#define WRITE_XIBP_D3r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_D3r, port, 0, rv)

#define READ_XIBP_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_MH0r, port, 0, rvp)
#define WRITE_XIBP_MH0r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_MH0r, port, 0, rv)

#define READ_XIBP_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_MH1r, port, 0, rvp)
#define WRITE_XIBP_MH1r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_MH1r, port, 0, rv)

#define READ_XIBP_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_MH2r, port, 0, rvp)
#define WRITE_XIBP_MH2r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_MH2r, port, 0, rv)

#define READ_XIBP_MH3r(unit, port, rvp) \
	soc_reg32_get(unit, XIBP_MH3r, port, 0, rvp)
#define WRITE_XIBP_MH3r(unit, port, rv) \
	soc_reg32_set(unit, XIBP_MH3r, port, 0, rv)

#define READ_XIMBPr(unit, port, rvp) \
	soc_reg_get(unit, XIMBPr, port, 0, rvp)
#define WRITE_XIMBPr(unit, port, rv) \
	soc_reg_set(unit, XIMBPr, port, 0, rv)

#define READ_XIMRPr(unit, port, rvp) \
	soc_reg_get(unit, XIMRPr, port, 0, rvp)
#define WRITE_XIMRPr(unit, port, rv) \
	soc_reg_set(unit, XIMRPr, port, 0, rv)

#define READ_XLBADE2Er(unit, rvp) \
	soc_reg32_get(unit, XLBADE2Er, REG_PORT_ANY, 0, rvp)
#define WRITE_XLBADE2Er(unit, rv) \
	soc_reg32_set(unit, XLBADE2Er, REG_PORT_ANY, 0, rv)

#define READ_XLPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_CONFIGr, port, 0, rvp)
#define WRITE_XLPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_CONFIGr, port, 0, rv)

#define READ_XLPORT_ECC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_ECC_CONTROLr, port, 0, rvp)
#define WRITE_XLPORT_ECC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_ECC_CONTROLr, port, 0, rv)

#define READ_XLPORT_EEE_DURATION_TIMER_PULSEr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_EEE_DURATION_TIMER_PULSEr, port, 0, rvp)
#define WRITE_XLPORT_EEE_DURATION_TIMER_PULSEr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_EEE_DURATION_TIMER_PULSEr, port, 0, rv)

#define READ_XLPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XLPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rv)

#define READ_XLPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XLPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rv)

#define READ_XLPORT_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_INTR_ENABLEr, port, 0, rvp)
#define WRITE_XLPORT_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_INTR_ENABLEr, port, 0, rv)

#define READ_XLPORT_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_INTR_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_INTR_STATUSr, port, 0, rv)

#define READ_XLPORT_LINKSTATUS_DOWNr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_LINKSTATUS_DOWNr, port, 0, rvp)
#define WRITE_XLPORT_LINKSTATUS_DOWNr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_LINKSTATUS_DOWNr, port, 0, rv)

#define READ_XLPORT_LINKSTATUS_DOWN_CLEARr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_LINKSTATUS_DOWN_CLEARr, port, 0, rvp)
#define WRITE_XLPORT_LINKSTATUS_DOWN_CLEARr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_LINKSTATUS_DOWN_CLEARr, port, 0, rv)

#define READ_XLPORT_MEMORY_CONTROL0r(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MEMORY_CONTROL0r, port, 0, rvp)
#define WRITE_XLPORT_MEMORY_CONTROL0r(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MEMORY_CONTROL0r, port, 0, rv)

#define READ_XLPORT_MEMORY_CONTROL1r(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MEMORY_CONTROL1r, port, 0, rvp)
#define WRITE_XLPORT_MEMORY_CONTROL1r(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MEMORY_CONTROL1r, port, 0, rv)

#define READ_XLPORT_MEMORY_CONTROL2r(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MEMORY_CONTROL2r, port, 0, rvp)
#define WRITE_XLPORT_MEMORY_CONTROL2r(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MEMORY_CONTROL2r, port, 0, rv)

#define READ_XLPORT_MIB_RESETr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RESETr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RESETr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RESETr, port, 0, rv)

#define READ_XLPORT_MIB_RSC_MEM0_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RSC_MEM0_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RSC_MEM0_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RSC_MEM0_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_RSC_MEM1_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RSC_MEM1_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RSC_MEM1_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RSC_MEM1_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_RSC_MEM2_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RSC_MEM2_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RSC_MEM2_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RSC_MEM2_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_RSC_MEM3_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RSC_MEM3_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RSC_MEM3_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RSC_MEM3_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_RSC_MEM4_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_RSC_MEM4_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_RSC_MEM4_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_RSC_MEM4_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_TSC_MEM0_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_TSC_MEM0_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_TSC_MEM0_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_TSC_MEM0_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_TSC_MEM1_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_TSC_MEM1_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_TSC_MEM1_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_TSC_MEM1_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_TSC_MEM2_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_TSC_MEM2_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_TSC_MEM2_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_TSC_MEM2_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MIB_TSC_MEM3_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MIB_TSC_MEM3_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_MIB_TSC_MEM3_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MIB_TSC_MEM3_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_MODE_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_MODE_REGr, port, 0, rvp)
#define WRITE_XLPORT_MODE_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_MODE_REGr, port, 0, rv)

#define READ_XLPORT_PORT_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_PORT_ENABLEr, port, 0, rvp)
#define WRITE_XLPORT_PORT_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_PORT_ENABLEr, port, 0, rv)

#define READ_XLPORT_TXFIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_TXFIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_XLPORT_TXFIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_TXFIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_XLPORT_WC_UCMEM_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_WC_UCMEM_CTRLr, port, 0, rvp)
#define WRITE_XLPORT_WC_UCMEM_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_WC_UCMEM_CTRLr, port, 0, rv)

#define READ_XLPORT_XGXS0_STATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS0_STATUS0_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS0_STATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS0_STATUS0_REGr, port, 0, rv)

#define READ_XLPORT_XGXS0_STATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS0_STATUS1_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS0_STATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS0_STATUS1_REGr, port, 0, rv)

#define READ_XLPORT_XGXS1_STATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS1_STATUS0_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS1_STATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS1_STATUS0_REGr, port, 0, rv)

#define READ_XLPORT_XGXS1_STATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS1_STATUS1_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS1_STATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS1_STATUS1_REGr, port, 0, rv)

#define READ_XLPORT_XGXS2_STATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS2_STATUS0_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS2_STATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS2_STATUS0_REGr, port, 0, rv)

#define READ_XLPORT_XGXS2_STATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS2_STATUS1_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS2_STATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS2_STATUS1_REGr, port, 0, rv)

#define READ_XLPORT_XGXS3_STATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS3_STATUS0_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS3_STATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS3_STATUS0_REGr, port, 0, rv)

#define READ_XLPORT_XGXS3_STATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS3_STATUS1_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS3_STATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS3_STATUS1_REGr, port, 0, rv)

#define READ_XLPORT_XGXS_COUNTER_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS_COUNTER_MODEr, port, 0, rvp)
#define WRITE_XLPORT_XGXS_COUNTER_MODEr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS_COUNTER_MODEr, port, 0, rv)

#define READ_XLPORT_XGXS_CTRL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS_CTRL_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS_CTRL_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS_CTRL_REGr, port, 0, rv)

#define READ_XLPORT_XGXS_STATUS_GEN_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XGXS_STATUS_GEN_REGr, port, 0, rvp)
#define WRITE_XLPORT_XGXS_STATUS_GEN_REGr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XGXS_STATUS_GEN_REGr, port, 0, rv)

#define READ_XLPORT_XMAC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XLPORT_XMAC_CONTROLr, port, 0, rvp)
#define WRITE_XLPORT_XMAC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XLPORT_XMAC_CONTROLr, port, 0, rv)

#define READ_XLP_EEE_COUNTER_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_EEE_COUNTER_MODEr, port, 0, rvp)
#define WRITE_XLP_EEE_COUNTER_MODEr(unit, port, rv) \
	soc_reg32_set(unit, XLP_EEE_COUNTER_MODEr, port, 0, rv)

#define READ_XLP_TO_MMU_BKP_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_TO_MMU_BKP_STATUSr, port, 0, rvp)
#define WRITE_XLP_TO_MMU_BKP_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XLP_TO_MMU_BKP_STATUSr, port, 0, rv)

#define READ_XLP_TXFIFO_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_TXFIFO_CELL_CNTr, port, 0, rvp)
#define WRITE_XLP_TXFIFO_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XLP_TXFIFO_CELL_CNTr, port, 0, rv)

#define READ_XLP_TXFIFO_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_TXFIFO_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_XLP_TXFIFO_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XLP_TXFIFO_CELL_REQ_CNTr, port, 0, rv)

#define READ_XLP_TXFIFO_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_TXFIFO_OVRFLWr, port, 0, rvp)
#define WRITE_XLP_TXFIFO_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, XLP_TXFIFO_OVRFLWr, port, 0, rv)

#define READ_XLP_TXFIFO_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, XLP_TXFIFO_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_XLP_TXFIFO_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg32_set(unit, XLP_TXFIFO_PKT_DROP_CTLr, port, 0, rv)

#define READ_XL_E2E_CONTROLr(unit, rvp) \
	soc_reg32_get(unit, XL_E2E_CONTROLr, REG_PORT_ANY, 0, rvp)
#define WRITE_XL_E2E_CONTROLr(unit, rv) \
	soc_reg32_set(unit, XL_E2E_CONTROLr, REG_PORT_ANY, 0, rv)

#define READ_XMAC_CLEAR_FIFO_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_CLEAR_FIFO_STATUSr, port, 0, rvp)
#define WRITE_XMAC_CLEAR_FIFO_STATUSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_CLEAR_FIFO_STATUSr, port, 0, rv)

#define READ_XMAC_CLEAR_RX_LSS_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_CLEAR_RX_LSS_STATUSr, port, 0, rvp)
#define WRITE_XMAC_CLEAR_RX_LSS_STATUSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_CLEAR_RX_LSS_STATUSr, port, 0, rv)

#define READ_XMAC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_CTRLr, port, 0, rvp)
#define WRITE_XMAC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_CTRLr, port, 0, rv)

#define READ_XMAC_EEE_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_EEE_CTRLr, port, 0, rvp)
#define WRITE_XMAC_EEE_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_EEE_CTRLr, port, 0, rv)

#define READ_XMAC_EEE_TIMERSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_EEE_TIMERSr, port, 0, rvp)
#define WRITE_XMAC_EEE_TIMERSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_EEE_TIMERSr, port, 0, rv)

#define READ_XMAC_FIFO_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_FIFO_STATUSr, port, 0, rvp)
#define WRITE_XMAC_FIFO_STATUSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_FIFO_STATUSr, port, 0, rv)

#define READ_XMAC_GMII_EEE_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_GMII_EEE_CTRLr, port, 0, rvp)
#define WRITE_XMAC_GMII_EEE_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_GMII_EEE_CTRLr, port, 0, rv)

#define READ_XMAC_HCFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_HCFC_CTRLr, port, 0, rvp)
#define WRITE_XMAC_HCFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_HCFC_CTRLr, port, 0, rv)

#define READ_XMAC_LLFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_LLFC_CTRLr, port, 0, rvp)
#define WRITE_XMAC_LLFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_LLFC_CTRLr, port, 0, rv)

#define READ_XMAC_MACSEC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_MACSEC_CTRLr, port, 0, rvp)
#define WRITE_XMAC_MACSEC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_MACSEC_CTRLr, port, 0, rv)

#define READ_XMAC_MODEr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_MODEr, port, 0, rvp)
#define WRITE_XMAC_MODEr(unit, port, rv) \
	soc_reg_set(unit, XMAC_MODEr, port, 0, rv)

#define READ_XMAC_OSTS_TIMESTAMP_ADJUSTr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_OSTS_TIMESTAMP_ADJUSTr, port, 0, rvp)
#define WRITE_XMAC_OSTS_TIMESTAMP_ADJUSTr(unit, port, rv) \
	soc_reg_set(unit, XMAC_OSTS_TIMESTAMP_ADJUSTr, port, 0, rv)

#define READ_XMAC_PAUSE_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_PAUSE_CTRLr, port, 0, rvp)
#define WRITE_XMAC_PAUSE_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_PAUSE_CTRLr, port, 0, rv)

#define READ_XMAC_PFC_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_PFC_CTRLr, port, 0, rvp)
#define WRITE_XMAC_PFC_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_PFC_CTRLr, port, 0, rv)

#define READ_XMAC_PFC_DAr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_PFC_DAr, port, 0, rvp)
#define WRITE_XMAC_PFC_DAr(unit, port, rv) \
	soc_reg_set(unit, XMAC_PFC_DAr, port, 0, rv)

#define READ_XMAC_PFC_OPCODEr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_PFC_OPCODEr, port, 0, rvp)
#define WRITE_XMAC_PFC_OPCODEr(unit, port, rv) \
	soc_reg_set(unit, XMAC_PFC_OPCODEr, port, 0, rv)

#define READ_XMAC_PFC_TYPEr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_PFC_TYPEr, port, 0, rvp)
#define WRITE_XMAC_PFC_TYPEr(unit, port, rv) \
	soc_reg_set(unit, XMAC_PFC_TYPEr, port, 0, rv)

#define READ_XMAC_RX_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_CTRLr, port, 0, rvp)
#define WRITE_XMAC_RX_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_CTRLr, port, 0, rv)

#define READ_XMAC_RX_LLFC_MSG_FIELDSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_LLFC_MSG_FIELDSr, port, 0, rvp)
#define WRITE_XMAC_RX_LLFC_MSG_FIELDSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_LLFC_MSG_FIELDSr, port, 0, rv)

#define READ_XMAC_RX_LSS_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_LSS_CTRLr, port, 0, rvp)
#define WRITE_XMAC_RX_LSS_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_LSS_CTRLr, port, 0, rv)

#define READ_XMAC_RX_LSS_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_LSS_STATUSr, port, 0, rvp)
#define WRITE_XMAC_RX_LSS_STATUSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_LSS_STATUSr, port, 0, rv)

#define READ_XMAC_RX_MAC_SAr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_MAC_SAr, port, 0, rvp)
#define WRITE_XMAC_RX_MAC_SAr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_MAC_SAr, port, 0, rv)

#define READ_XMAC_RX_MAX_SIZEr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_MAX_SIZEr, port, 0, rvp)
#define WRITE_XMAC_RX_MAX_SIZEr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_MAX_SIZEr, port, 0, rv)

#define READ_XMAC_RX_VLAN_TAGr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_RX_VLAN_TAGr, port, 0, rvp)
#define WRITE_XMAC_RX_VLAN_TAGr(unit, port, rv) \
	soc_reg_set(unit, XMAC_RX_VLAN_TAGr, port, 0, rv)

#define READ_XMAC_SPARE0r(unit, port, rvp) \
	soc_reg_get(unit, XMAC_SPARE0r, port, 0, rvp)
#define WRITE_XMAC_SPARE0r(unit, port, rv) \
	soc_reg_set(unit, XMAC_SPARE0r, port, 0, rv)

#define READ_XMAC_SPARE1r(unit, port, rvp) \
	soc_reg_get(unit, XMAC_SPARE1r, port, 0, rvp)
#define WRITE_XMAC_SPARE1r(unit, port, rv) \
	soc_reg_set(unit, XMAC_SPARE1r, port, 0, rv)

#define READ_XMAC_TX_CTRLr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_CTRLr, port, 0, rvp)
#define WRITE_XMAC_TX_CTRLr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_CTRLr, port, 0, rv)

#define READ_XMAC_TX_FIFO_CREDITSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_FIFO_CREDITSr, port, 0, rvp)
#define WRITE_XMAC_TX_FIFO_CREDITSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_FIFO_CREDITSr, port, 0, rv)

#define READ_XMAC_TX_LLFC_MSG_FIELDSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_LLFC_MSG_FIELDSr, port, 0, rvp)
#define WRITE_XMAC_TX_LLFC_MSG_FIELDSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_LLFC_MSG_FIELDSr, port, 0, rv)

#define READ_XMAC_TX_MAC_SAr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_MAC_SAr, port, 0, rvp)
#define WRITE_XMAC_TX_MAC_SAr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_MAC_SAr, port, 0, rv)

#define READ_XMAC_TX_TIMESTAMP_FIFO_DATAr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_TIMESTAMP_FIFO_DATAr, port, 0, rvp)
#define WRITE_XMAC_TX_TIMESTAMP_FIFO_DATAr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_TIMESTAMP_FIFO_DATAr, port, 0, rv)

#define READ_XMAC_TX_TIMESTAMP_FIFO_STATUSr(unit, port, rvp) \
	soc_reg_get(unit, XMAC_TX_TIMESTAMP_FIFO_STATUSr, port, 0, rvp)
#define WRITE_XMAC_TX_TIMESTAMP_FIFO_STATUSr(unit, port, rv) \
	soc_reg_set(unit, XMAC_TX_TIMESTAMP_FIFO_STATUSr, port, 0, rv)

#define READ_XMODIDr(unit, port, rvp) \
	soc_reg32_get(unit, XMODIDr, port, 0, rvp)
#define WRITE_XMODIDr(unit, port, rv) \
	soc_reg32_set(unit, XMODIDr, port, 0, rv)

#define READ_XMODID_DUAL_ENr(unit, port, rvp) \
	soc_reg32_get(unit, XMODID_DUAL_ENr, port, 0, rvp)
#define WRITE_XMODID_DUAL_ENr(unit, port, rv) \
	soc_reg32_set(unit, XMODID_DUAL_ENr, port, 0, rv)

#define READ_XMODID_ENr(unit, port, rvp) \
	soc_reg32_get(unit, XMODID_ENr, port, 0, rvp)
#define WRITE_XMODID_ENr(unit, port, rv) \
	soc_reg32_set(unit, XMODID_ENr, port, 0, rv)

#define READ_XPAUSE_CTRL_RX_DA_LSr(unit, rvp) \
	soc_reg32_get(unit, XPAUSE_CTRL_RX_DA_LSr, REG_PORT_ANY, 0, rvp)
#define WRITE_XPAUSE_CTRL_RX_DA_LSr(unit, rv) \
	soc_reg32_set(unit, XPAUSE_CTRL_RX_DA_LSr, REG_PORT_ANY, 0, rv)

#define READ_XPAUSE_CTRL_RX_DA_MSr(unit, rvp) \
	soc_reg32_get(unit, XPAUSE_CTRL_RX_DA_MSr, REG_PORT_ANY, 0, rvp)
#define WRITE_XPAUSE_CTRL_RX_DA_MSr(unit, rv) \
	soc_reg32_set(unit, XPAUSE_CTRL_RX_DA_MSr, REG_PORT_ANY, 0, rv)

#define READ_XPAUSE_CTRL_RX_LENGTH_TYPEr(unit, rvp) \
	soc_reg32_get(unit, XPAUSE_CTRL_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rvp)
#define WRITE_XPAUSE_CTRL_RX_LENGTH_TYPEr(unit, rv) \
	soc_reg32_set(unit, XPAUSE_CTRL_RX_LENGTH_TYPEr, REG_PORT_ANY, 0, rv)

#define READ_XPAUSE_CTRL_RX_OPCODEr(unit, rvp) \
	soc_reg32_get(unit, XPAUSE_CTRL_RX_OPCODEr, REG_PORT_ANY, 0, rvp)
#define WRITE_XPAUSE_CTRL_RX_OPCODEr(unit, rv) \
	soc_reg32_set(unit, XPAUSE_CTRL_RX_OPCODEr, REG_PORT_ANY, 0, rv)

#define READ_XPAUSE_D0r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_D0r, port, 0, rvp)
#define WRITE_XPAUSE_D0r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_D0r, port, 0, rv)

#define READ_XPAUSE_D1r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_D1r, port, 0, rvp)
#define WRITE_XPAUSE_D1r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_D1r, port, 0, rv)

#define READ_XPAUSE_D2r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_D2r, port, 0, rvp)
#define WRITE_XPAUSE_D2r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_D2r, port, 0, rv)

#define READ_XPAUSE_D3r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_D3r, port, 0, rvp)
#define WRITE_XPAUSE_D3r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_D3r, port, 0, rv)

#define READ_XPAUSE_MH0r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_MH0r, port, 0, rvp)
#define WRITE_XPAUSE_MH0r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_MH0r, port, 0, rv)

#define READ_XPAUSE_MH1r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_MH1r, port, 0, rvp)
#define WRITE_XPAUSE_MH1r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_MH1r, port, 0, rv)

#define READ_XPAUSE_MH2r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_MH2r, port, 0, rvp)
#define WRITE_XPAUSE_MH2r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_MH2r, port, 0, rv)

#define READ_XPAUSE_MH3r(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_MH3r, port, 0, rvp)
#define WRITE_XPAUSE_MH3r(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_MH3r, port, 0, rv)

#define READ_XPAUSE_RX_DA_LSr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_RX_DA_LSr, port, 0, rvp)
#define WRITE_XPAUSE_RX_DA_LSr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_RX_DA_LSr, port, 0, rv)

#define READ_XPAUSE_RX_DA_MSr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_RX_DA_MSr, port, 0, rvp)
#define WRITE_XPAUSE_RX_DA_MSr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_RX_DA_MSr, port, 0, rv)

#define READ_XPAUSE_RX_LENGTH_TYPEr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_RX_LENGTH_TYPEr, port, 0, rvp)
#define WRITE_XPAUSE_RX_LENGTH_TYPEr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_RX_LENGTH_TYPEr, port, 0, rv)

#define READ_XPAUSE_RX_OPCODEr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_RX_OPCODEr, port, 0, rvp)
#define WRITE_XPAUSE_RX_OPCODEr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_RX_OPCODEr, port, 0, rv)

#define READ_XPAUSE_TX_PKT_XOFF_VALr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_TX_PKT_XOFF_VALr, port, 0, rvp)
#define WRITE_XPAUSE_TX_PKT_XOFF_VALr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_TX_PKT_XOFF_VALr, port, 0, rv)

#define READ_XPAUSE_WATCHDOG_INIT_VALr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_WATCHDOG_INIT_VALr, port, 0, rvp)
#define WRITE_XPAUSE_WATCHDOG_INIT_VALr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_WATCHDOG_INIT_VALr, port, 0, rv)

#define READ_XPAUSE_WATCHDOG_THRESHr(unit, port, rvp) \
	soc_reg32_get(unit, XPAUSE_WATCHDOG_THRESHr, port, 0, rvp)
#define WRITE_XPAUSE_WATCHDOG_THRESHr(unit, port, rv) \
	soc_reg32_set(unit, XPAUSE_WATCHDOG_THRESHr, port, 0, rv)

#define READ_XPC_PARERRr(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERRr, port, 0, rvp)
#define WRITE_XPC_PARERRr(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERRr, port, 0, rv)

#define READ_XPC_PARERR_ADDR0r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR0r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR0r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR0r, port, 0, rv)

#define READ_XPC_PARERR_ADDR1r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR1r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR1r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR1r, port, 0, rv)

#define READ_XPC_PARERR_ADDR2r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR2r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR2r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR2r, port, 0, rv)

#define READ_XPC_PARERR_ADDR3r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR3r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR3r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR3r, port, 0, rv)

#define READ_XPC_PARERR_ADDR4r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR4r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR4r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR4r, port, 0, rv)

#define READ_XPC_PARERR_ADDR5r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR5r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR5r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR5r, port, 0, rv)

#define READ_XPC_PARERR_ADDR6r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR6r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR6r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR6r, port, 0, rv)

#define READ_XPC_PARERR_ADDR7r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR7r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR7r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR7r, port, 0, rv)

#define READ_XPC_PARERR_ADDR8r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR8r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR8r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR8r, port, 0, rv)

#define READ_XPC_PARERR_ADDR9r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR9r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR9r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR9r, port, 0, rv)

#define READ_XPC_PARERR_ADDR10r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARERR_ADDR10r, port, 0, rvp)
#define WRITE_XPC_PARERR_ADDR10r(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARERR_ADDR10r, port, 0, rv)

#define READ_XPC_PARITY_DIAGr(unit, port, rvp) \
	soc_reg32_get(unit, XPC_PARITY_DIAGr, port, 0, rvp)
#define WRITE_XPC_PARITY_DIAGr(unit, port, rv) \
	soc_reg32_set(unit, XPC_PARITY_DIAGr, port, 0, rv)

#define READ_XPC_SPARE_REG0r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_SPARE_REG0r, port, 0, rvp)
#define WRITE_XPC_SPARE_REG0r(unit, port, rv) \
	soc_reg32_set(unit, XPC_SPARE_REG0r, port, 0, rv)

#define READ_XPC_SPARE_REG1r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_SPARE_REG1r, port, 0, rvp)
#define WRITE_XPC_SPARE_REG1r(unit, port, rv) \
	soc_reg32_set(unit, XPC_SPARE_REG1r, port, 0, rv)

#define READ_XPC_SPARE_REG2r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_SPARE_REG2r, port, 0, rvp)
#define WRITE_XPC_SPARE_REG2r(unit, port, rv) \
	soc_reg32_set(unit, XPC_SPARE_REG2r, port, 0, rv)

#define READ_XPC_SPARE_REG3r(unit, port, rvp) \
	soc_reg32_get(unit, XPC_SPARE_REG3r, port, 0, rvp)
#define WRITE_XPC_SPARE_REG3r(unit, port, rv) \
	soc_reg32_set(unit, XPC_SPARE_REG3r, port, 0, rv)

#define READ_XPDISCr(unit, port, rvp) \
	soc_reg_get(unit, XPDISCr, port, 0, rvp)
#define WRITE_XPDISCr(unit, port, rv) \
	soc_reg_set(unit, XPDISCr, port, 0, rv)

#define READ_XPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_CONFIGr, port, 0, rvp)
#define WRITE_XPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_CONFIGr, port, 0, rv)

#define READ_XPORT_ECC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_ECC_CONTROLr, port, 0, rvp)
#define WRITE_XPORT_ECC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_ECC_CONTROLr, port, 0, rv)

#define READ_XPORT_EEE_DURATION_TIMER_PULSEr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_EEE_DURATION_TIMER_PULSEr, port, 0, rvp)
#define WRITE_XPORT_EEE_DURATION_TIMER_PULSEr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_EEE_DURATION_TIMER_PULSEr, port, 0, rv)

#define READ_XPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rv)

#define READ_XPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rv)

#define READ_XPORT_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_INTR_ENABLEr, port, 0, rvp)
#define WRITE_XPORT_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_INTR_ENABLEr, port, 0, rv)

#define READ_XPORT_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_INTR_STATUSr, port, 0, rvp)
#define WRITE_XPORT_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_INTR_STATUSr, port, 0, rv)

#define READ_XPORT_LINKSTATUS_DOWNr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_LINKSTATUS_DOWNr, port, 0, rvp)
#define WRITE_XPORT_LINKSTATUS_DOWNr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_LINKSTATUS_DOWNr, port, 0, rv)

#define READ_XPORT_LINKSTATUS_DOWN_CLEARr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_LINKSTATUS_DOWN_CLEARr, port, 0, rvp)
#define WRITE_XPORT_LINKSTATUS_DOWN_CLEARr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_LINKSTATUS_DOWN_CLEARr, port, 0, rv)

#define READ_XPORT_MEMORY_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MEMORY_CONTROLr, port, 0, rvp)
#define WRITE_XPORT_MEMORY_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MEMORY_CONTROLr, port, 0, rv)

#define READ_XPORT_MEMORY_CONTROL0r(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MEMORY_CONTROL0r, port, 0, rvp)
#define WRITE_XPORT_MEMORY_CONTROL0r(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MEMORY_CONTROL0r, port, 0, rv)

#define READ_XPORT_MEMORY_CONTROL1r(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MEMORY_CONTROL1r, port, 0, rvp)
#define WRITE_XPORT_MEMORY_CONTROL1r(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MEMORY_CONTROL1r, port, 0, rv)

#define READ_XPORT_MEMORY_CONTROL2r(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MEMORY_CONTROL2r, port, 0, rvp)
#define WRITE_XPORT_MEMORY_CONTROL2r(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MEMORY_CONTROL2r, port, 0, rv)

#define READ_XPORT_MIB_RESETr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RESETr, port, 0, rvp)
#define WRITE_XPORT_MIB_RESETr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RESETr, port, 0, rv)

#define READ_XPORT_MIB_RSC_MEM0_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RSC_MEM0_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_RSC_MEM0_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RSC_MEM0_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_RSC_MEM1_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RSC_MEM1_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_RSC_MEM1_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RSC_MEM1_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_RSC_MEM2_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RSC_MEM2_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_RSC_MEM2_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RSC_MEM2_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_RSC_MEM3_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RSC_MEM3_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_RSC_MEM3_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RSC_MEM3_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_RSC_MEM4_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_RSC_MEM4_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_RSC_MEM4_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_RSC_MEM4_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_TSC_MEM0_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_TSC_MEM0_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_TSC_MEM0_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_TSC_MEM0_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_TSC_MEM1_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_TSC_MEM1_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_TSC_MEM1_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_TSC_MEM1_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_TSC_MEM2_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_TSC_MEM2_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_TSC_MEM2_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_TSC_MEM2_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MIB_TSC_MEM3_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MIB_TSC_MEM3_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_MIB_TSC_MEM3_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MIB_TSC_MEM3_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_MODE_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_MODE_REGr, port, 0, rvp)
#define WRITE_XPORT_MODE_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_MODE_REGr, port, 0, rv)

#define READ_XPORT_PORT_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_PORT_ENABLEr, port, 0, rvp)
#define WRITE_XPORT_PORT_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_PORT_ENABLEr, port, 0, rv)

#define READ_XPORT_RXFIFO_MEM0_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RXFIFO_MEM0_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RXFIFO_MEM0_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RXFIFO_MEM0_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_RXFIFO_MEM1_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RXFIFO_MEM1_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RXFIFO_MEM1_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RXFIFO_MEM1_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_RXFIFO_MEM2_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RXFIFO_MEM2_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RXFIFO_MEM2_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RXFIFO_MEM2_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_RXFIFO_MEM3_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RXFIFO_MEM3_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RXFIFO_MEM3_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RXFIFO_MEM3_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_RXFIFO_MEM4_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RXFIFO_MEM4_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RXFIFO_MEM4_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RXFIFO_MEM4_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_RX_FIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_RX_FIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_RX_FIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_RX_FIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_TO_MMU_BKPr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_TO_MMU_BKPr, port, 0, rvp)
#define WRITE_XPORT_TO_MMU_BKPr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_TO_MMU_BKPr, port, 0, rv)

#define READ_XPORT_TO_MMU_BKP_HGr(unit, idx, rvp) \
	soc_reg32_get(unit, XPORT_TO_MMU_BKP_HGr, REG_PORT_ANY, idx, rvp)
#define WRITE_XPORT_TO_MMU_BKP_HGr(unit, idx, rv) \
	soc_reg32_set(unit, XPORT_TO_MMU_BKP_HGr, REG_PORT_ANY, idx, rv)

#define READ_XPORT_TXFIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_TXFIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_TXFIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_TXFIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_TX_FIFO_MEM_ECC_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_TX_FIFO_MEM_ECC_STATUSr, port, 0, rvp)
#define WRITE_XPORT_TX_FIFO_MEM_ECC_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_TX_FIFO_MEM_ECC_STATUSr, port, 0, rv)

#define READ_XPORT_XGXS_COUNTER_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_COUNTER_MODEr, port, 0, rvp)
#define WRITE_XPORT_XGXS_COUNTER_MODEr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_COUNTER_MODEr, port, 0, rv)

#define READ_XPORT_XGXS_CTRLr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_CTRLr, port, 0, rvp)
#define WRITE_XPORT_XGXS_CTRLr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_CTRLr, port, 0, rv)

#define READ_XPORT_XGXS_NEWCTL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_NEWCTL_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_NEWCTL_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_NEWCTL_REGr, port, 0, rv)

#define READ_XPORT_XGXS_NEWSTATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_NEWSTATUS0_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_NEWSTATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_NEWSTATUS0_REGr, port, 0, rv)

#define READ_XPORT_XGXS_NEWSTATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_NEWSTATUS1_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_NEWSTATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_NEWSTATUS1_REGr, port, 0, rv)

#define READ_XPORT_XGXS_NEWSTATUS2_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_NEWSTATUS2_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_NEWSTATUS2_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_NEWSTATUS2_REGr, port, 0, rv)

#define READ_XPORT_XGXS_NEWSTATUS3_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_NEWSTATUS3_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_NEWSTATUS3_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_NEWSTATUS3_REGr, port, 0, rv)

#define READ_XPORT_XGXS_STATUS_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XGXS_STATUS_REGr, port, 0, rvp)
#define WRITE_XPORT_XGXS_STATUS_REGr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XGXS_STATUS_REGr, port, 0, rv)

#define READ_XPORT_XMAC_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XPORT_XMAC_CONTROLr, port, 0, rvp)
#define WRITE_XPORT_XMAC_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XPORT_XMAC_CONTROLr, port, 0, rv)

#define READ_XP_EEE_COUNTER_MODEr(unit, port, rvp) \
	soc_reg32_get(unit, XP_EEE_COUNTER_MODEr, port, 0, rvp)
#define WRITE_XP_EEE_COUNTER_MODEr(unit, port, rv) \
	soc_reg32_set(unit, XP_EEE_COUNTER_MODEr, port, 0, rv)

#define READ_XP_EGR_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, XP_EGR_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_XP_EGR_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg32_set(unit, XP_EGR_PKT_DROP_CTLr, port, 0, rv)

#define READ_XP_TXFIFO_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XP_TXFIFO_CELL_CNTr, port, 0, rvp)
#define WRITE_XP_TXFIFO_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XP_TXFIFO_CELL_CNTr, port, 0, rv)

#define READ_XP_TXFIFO_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XP_TXFIFO_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_XP_TXFIFO_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XP_TXFIFO_CELL_REQ_CNTr, port, 0, rv)

#define READ_XP_TXFIFO_OVRFLWr(unit, port, rvp) \
	soc_reg32_get(unit, XP_TXFIFO_OVRFLWr, port, 0, rvp)
#define WRITE_XP_TXFIFO_OVRFLWr(unit, port, rv) \
	soc_reg32_set(unit, XP_TXFIFO_OVRFLWr, port, 0, rv)

#define READ_XP_TXFIFO_PKT_DROP_CTLr(unit, port, rvp) \
	soc_reg32_get(unit, XP_TXFIFO_PKT_DROP_CTLr, port, 0, rvp)
#define WRITE_XP_TXFIFO_PKT_DROP_CTLr(unit, port, rv) \
	soc_reg32_set(unit, XP_TXFIFO_PKT_DROP_CTLr, port, 0, rv)

#define READ_XP_XBODE_CELL_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XP_XBODE_CELL_CNTr, port, 0, rvp)
#define WRITE_XP_XBODE_CELL_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XP_XBODE_CELL_CNTr, port, 0, rv)

#define READ_XP_XBODE_CELL_REQ_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, XP_XBODE_CELL_REQ_CNTr, port, 0, rvp)
#define WRITE_XP_XBODE_CELL_REQ_CNTr(unit, port, rv) \
	soc_reg32_set(unit, XP_XBODE_CELL_REQ_CNTr, port, 0, rv)

#define READ_XQCOSARBSELr(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSARBSELr, port, 0, rvp)
#define WRITE_XQCOSARBSELr(unit, port, rv) \
	soc_reg32_set(unit, XQCOSARBSELr, port, 0, rv)

#define READ_XQCOSENTRIES0_3r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSENTRIES0_3r, port, 0, rvp)
#define WRITE_XQCOSENTRIES0_3r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSENTRIES0_3r, port, 0, rv)

#define READ_XQCOSENTRIES4_7r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSENTRIES4_7r, port, 0, rvp)
#define WRITE_XQCOSENTRIES4_7r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSENTRIES4_7r, port, 0, rv)

#define READ_XQCOSPTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSPTRr, port, 0, rvp)
#define WRITE_XQCOSPTRr(unit, port, rv) \
	soc_reg32_set(unit, XQCOSPTRr, port, 0, rv)

#define READ_XQCOSRANGE1_0r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSRANGE1_0r, port, 0, rvp)
#define WRITE_XQCOSRANGE1_0r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSRANGE1_0r, port, 0, rv)

#define READ_XQCOSRANGE3_0r(unit, rvp) \
	soc_reg32_get(unit, XQCOSRANGE3_0r, REG_PORT_ANY, 0, rvp)
#define WRITE_XQCOSRANGE3_0r(unit, rv) \
	soc_reg32_set(unit, XQCOSRANGE3_0r, REG_PORT_ANY, 0, rv)

#define READ_XQCOSRANGE3_2r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSRANGE3_2r, port, 0, rvp)
#define WRITE_XQCOSRANGE3_2r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSRANGE3_2r, port, 0, rv)

#define READ_XQCOSRANGE5_4r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSRANGE5_4r, port, 0, rvp)
#define WRITE_XQCOSRANGE5_4r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSRANGE5_4r, port, 0, rv)

#define READ_XQCOSRANGE7_4r(unit, rvp) \
	soc_reg32_get(unit, XQCOSRANGE7_4r, REG_PORT_ANY, 0, rvp)
#define WRITE_XQCOSRANGE7_4r(unit, rv) \
	soc_reg32_set(unit, XQCOSRANGE7_4r, REG_PORT_ANY, 0, rv)

#define READ_XQCOSRANGE7_6r(unit, port, rvp) \
	soc_reg32_get(unit, XQCOSRANGE7_6r, port, 0, rvp)
#define WRITE_XQCOSRANGE7_6r(unit, port, rv) \
	soc_reg32_set(unit, XQCOSRANGE7_6r, port, 0, rv)

#define READ_XQEMPTYr(unit, port, rvp) \
	soc_reg32_get(unit, XQEMPTYr, port, 0, rvp)
#define WRITE_XQEMPTYr(unit, port, rv) \
	soc_reg32_set(unit, XQEMPTYr, port, 0, rv)

#define READ_XQFLLPARITYERRORPTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQFLLPARITYERRORPTRr, port, 0, rvp)
#define WRITE_XQFLLPARITYERRORPTRr(unit, port, rv) \
	soc_reg32_set(unit, XQFLLPARITYERRORPTRr, port, 0, rv)

#define READ_XQMEMDEBUGr(unit, port, rvp) \
	soc_reg32_get(unit, XQMEMDEBUGr, port, 0, rvp)
#define WRITE_XQMEMDEBUGr(unit, port, rv) \
	soc_reg32_set(unit, XQMEMDEBUGr, port, 0, rv)

#define READ_XQPARITYr(unit, rvp) \
	soc_reg32_get(unit, XQPARITYr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQPARITYr(unit, rv) \
	soc_reg32_set(unit, XQPARITYr, REG_PORT_ANY, 0, rv)

#define READ_XQPARITYERRORPBMr(unit, rvp) \
	soc_reg32_get(unit, XQPARITYERRORPBMr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQPARITYERRORPBMr(unit, rv) \
	soc_reg32_set(unit, XQPARITYERRORPBMr, REG_PORT_ANY, 0, rv)

#define READ_XQPARITYERRORPBM_HIr(unit, rvp) \
	soc_reg32_get(unit, XQPARITYERRORPBM_HIr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQPARITYERRORPBM_HIr(unit, rv) \
	soc_reg32_set(unit, XQPARITYERRORPBM_HIr, REG_PORT_ANY, 0, rv)

#define READ_XQPARITYERRORPTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPARITYERRORPTRr, port, 0, rvp)
#define WRITE_XQPARITYERRORPTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPARITYERRORPTRr, port, 0, rv)

#define READ_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr, port, 0, rvp)
#define WRITE_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr, port, 0, rv)

#define READ_XQPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XQPORT_FORCE_DOUBLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_FORCE_DOUBLE_BIT_ERRORr, port, 0, rv)

#define READ_XQPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rvp)
#define WRITE_XQPORT_FORCE_SINGLE_BIT_ERRORr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_FORCE_SINGLE_BIT_ERRORr, port, 0, rv)

#define READ_XQPORT_INTR_ENABLEr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_INTR_ENABLEr, port, 0, rvp)
#define WRITE_XQPORT_INTR_ENABLEr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_INTR_ENABLEr, port, 0, rv)

#define READ_XQPORT_INTR_STATUSr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_INTR_STATUSr, port, 0, rvp)
#define WRITE_XQPORT_INTR_STATUSr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_INTR_STATUSr, port, 0, rv)

#define READ_XQPORT_MODE_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_MODE_REGr, port, 0, rvp)
#define WRITE_XQPORT_MODE_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_MODE_REGr, port, 0, rv)

#define READ_XQPORT_PARITY_CONTROLr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_PARITY_CONTROLr, port, 0, rvp)
#define WRITE_XQPORT_PARITY_CONTROLr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_PARITY_CONTROLr, port, 0, rv)

#define READ_XQPORT_XGXS_NEWCTL_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XGXS_NEWCTL_REGr, port, 0, rvp)
#define WRITE_XQPORT_XGXS_NEWCTL_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XGXS_NEWCTL_REGr, port, 0, rv)

#define READ_XQPORT_XGXS_NEWSTATUS0_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XGXS_NEWSTATUS0_REGr, port, 0, rvp)
#define WRITE_XQPORT_XGXS_NEWSTATUS0_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XGXS_NEWSTATUS0_REGr, port, 0, rv)

#define READ_XQPORT_XGXS_NEWSTATUS1_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XGXS_NEWSTATUS1_REGr, port, 0, rvp)
#define WRITE_XQPORT_XGXS_NEWSTATUS1_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XGXS_NEWSTATUS1_REGr, port, 0, rv)

#define READ_XQPORT_XGXS_NEWSTATUS2_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XGXS_NEWSTATUS2_REGr, port, 0, rvp)
#define WRITE_XQPORT_XGXS_NEWSTATUS2_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XGXS_NEWSTATUS2_REGr, port, 0, rv)

#define READ_XQPORT_XGXS_NEWSTATUS3_REGr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XGXS_NEWSTATUS3_REGr, port, 0, rvp)
#define WRITE_XQPORT_XGXS_NEWSTATUS3_REGr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XGXS_NEWSTATUS3_REGr, port, 0, rv)

#define READ_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr(unit, port, rvp) \
	soc_reg32_get(unit, XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr, port, 0, rvp)
#define WRITE_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr(unit, port, rv) \
	soc_reg32_set(unit, XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr, port, 0, rv)

#define READ_XQREADPOINTERr(unit, port, rvp) \
	soc_reg32_get(unit, XQREADPOINTERr, port, 0, rvp)
#define WRITE_XQREADPOINTERr(unit, port, rv) \
	soc_reg32_set(unit, XQREADPOINTERr, port, 0, rv)

#define READ_XQ_CTRLr(unit, rvp) \
	soc_reg32_get(unit, XQ_CTRLr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQ_CTRLr(unit, rv) \
	soc_reg32_set(unit, XQ_CTRLr, REG_PORT_ANY, 0, rv)

#define READ_XQ_MEM_FUSEr(unit, rvp) \
	soc_reg32_get(unit, XQ_MEM_FUSEr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQ_MEM_FUSEr(unit, rv) \
	soc_reg32_set(unit, XQ_MEM_FUSEr, REG_PORT_ANY, 0, rv)

#define READ_XQ_MISCr(unit, rvp) \
	soc_reg32_get(unit, XQ_MISCr, REG_PORT_ANY, 0, rvp)
#define WRITE_XQ_MISCr(unit, rv) \
	soc_reg32_set(unit, XQ_MISCr, REG_PORT_ANY, 0, rv)

#define READ_XQ_PARITYr(unit, port, rvp) \
	soc_reg32_get(unit, XQ_PARITYr, port, 0, rvp)
#define WRITE_XQ_PARITYr(unit, port, rv) \
	soc_reg32_set(unit, XQ_PARITYr, port, 0, rv)

#define READ_XRDISCr(unit, port, rvp) \
	soc_reg_get(unit, XRDISCr, port, 0, rvp)
#define WRITE_XRDISCr(unit, port, rv) \
	soc_reg_set(unit, XRDISCr, port, 0, rv)

#define READ_XRDROPr(unit, port, rvp) \
	soc_reg_get(unit, XRDROPr, port, 0, rvp)
#define WRITE_XRDROPr(unit, port, rv) \
	soc_reg_set(unit, XRDROPr, port, 0, rv)

#define READ_XRFILDRr(unit, port, rvp) \
	soc_reg_get(unit, XRFILDRr, port, 0, rvp)
#define WRITE_XRFILDRr(unit, port, rv) \
	soc_reg_set(unit, XRFILDRr, port, 0, rv)

#define READ_XRIMDRr(unit, port, rvp) \
	soc_reg_get(unit, XRIMDRr, port, 0, rvp)
#define WRITE_XRIMDRr(unit, port, rv) \
	soc_reg_set(unit, XRIMDRr, port, 0, rv)

#define READ_XRIPCr(unit, port, rvp) \
	soc_reg_get(unit, XRIPCr, port, 0, rvp)
#define WRITE_XRIPCr(unit, port, rv) \
	soc_reg_set(unit, XRIPCr, port, 0, rv)

#define READ_XRIPDr(unit, port, rvp) \
	soc_reg_get(unit, XRIPDr, port, 0, rvp)
#define WRITE_XRIPDr(unit, port, rv) \
	soc_reg_set(unit, XRIPDr, port, 0, rv)

#define READ_XRIPHEr(unit, port, rvp) \
	soc_reg_get(unit, XRIPHEr, port, 0, rvp)
#define WRITE_XRIPHEr(unit, port, rv) \
	soc_reg_set(unit, XRIPHEr, port, 0, rv)

#define READ_XRITPIDr(unit, port, rvp) \
	soc_reg_get(unit, XRITPIDr, port, 0, rvp)
#define WRITE_XRITPIDr(unit, port, rv) \
	soc_reg_set(unit, XRITPIDr, port, 0, rv)

#define READ_XRPORTDr(unit, port, rvp) \
	soc_reg_get(unit, XRPORTDr, port, 0, rvp)
#define WRITE_XRPORTDr(unit, port, rv) \
	soc_reg_set(unit, XRPORTDr, port, 0, rv)

#define READ_XRSTPIDr(unit, port, rvp) \
	soc_reg_get(unit, XRSTPIDr, port, 0, rvp)
#define WRITE_XRSTPIDr(unit, port, rv) \
	soc_reg_set(unit, XRSTPIDr, port, 0, rv)

#define READ_XRTPIDr(unit, port, rvp) \
	soc_reg_get(unit, XRTPIDr, port, 0, rvp)
#define WRITE_XRTPIDr(unit, port, rv) \
	soc_reg_set(unit, XRTPIDr, port, 0, rv)

#define READ_XRUCr(unit, port, rvp) \
	soc_reg_get(unit, XRUCr, port, 0, rvp)
#define WRITE_XRUCr(unit, port, rv) \
	soc_reg_set(unit, XRUCr, port, 0, rv)

#define READ_XRV0r(unit, port, rvp) \
	soc_reg_get(unit, XRV0r, port, 0, rvp)
#define WRITE_XRV0r(unit, port, rv) \
	soc_reg_set(unit, XRV0r, port, 0, rv)

#define READ_XRV1r(unit, port, rvp) \
	soc_reg_get(unit, XRV1r, port, 0, rvp)
#define WRITE_XRV1r(unit, port, rv) \
	soc_reg_set(unit, XRV1r, port, 0, rv)

#define READ_XTABRTr(unit, port, rvp) \
	soc_reg_get(unit, XTABRTr, port, 0, rvp)
#define WRITE_XTABRTr(unit, port, rv) \
	soc_reg_set(unit, XTABRTr, port, 0, rv)

#define READ_XTAGEr(unit, port, rvp) \
	soc_reg_get(unit, XTAGEr, port, 0, rvp)
#define WRITE_XTAGEr(unit, port, rv) \
	soc_reg_set(unit, XTAGEr, port, 0, rv)

#define READ_XTCEr(unit, port, rvp) \
	soc_reg_get(unit, XTCEr, port, 0, rvp)
#define WRITE_XTCEr(unit, port, rv) \
	soc_reg_set(unit, XTCEr, port, 0, rv)

#define READ_XTCFIDRr(unit, port, rvp) \
	soc_reg_get(unit, XTCFIDRr, port, 0, rvp)
#define WRITE_XTCFIDRr(unit, port, rv) \
	soc_reg_set(unit, XTCFIDRr, port, 0, rv)

#define READ_XTHOLr(unit, port, rvp) \
	soc_reg32_get(unit, XTHOLr, port, 0, rvp)
#define WRITE_XTHOLr(unit, port, rv) \
	soc_reg32_set(unit, XTHOLr, port, 0, rv)

#define READ_XTIBPr(unit, port, rvp) \
	soc_reg32_get(unit, XTIBPr, port, 0, rvp)
#define WRITE_XTIBPr(unit, port, rv) \
	soc_reg32_set(unit, XTIBPr, port, 0, rv)

#define READ_XTIMDRr(unit, port, rvp) \
	soc_reg_get(unit, XTIMDRr, port, 0, rvp)
#define WRITE_XTIMDRr(unit, port, rv) \
	soc_reg_set(unit, XTIMDRr, port, 0, rv)

#define READ_XTIMTLDr(unit, port, rvp) \
	soc_reg_get(unit, XTIMTLDr, port, 0, rvp)
#define WRITE_XTIMTLDr(unit, port, rv) \
	soc_reg_set(unit, XTIMTLDr, port, 0, rv)

#define READ_XTIPr(unit, port, rvp) \
	soc_reg_get(unit, XTIPr, port, 0, rvp)
#define WRITE_XTIPr(unit, port, rv) \
	soc_reg_set(unit, XTIPr, port, 0, rv)

#define READ_XTIPAGEr(unit, port, rvp) \
	soc_reg_get(unit, XTIPAGEr, port, 0, rvp)
#define WRITE_XTIPAGEr(unit, port, rv) \
	soc_reg_set(unit, XTIPAGEr, port, 0, rv)

#define READ_XTIPDr(unit, port, rvp) \
	soc_reg_get(unit, XTIPDr, port, 0, rvp)
#define WRITE_XTIPDr(unit, port, rv) \
	soc_reg_set(unit, XTIPDr, port, 0, rv)

#define READ_XTIPREPr(unit, port, rvp) \
	soc_reg_get(unit, XTIPREPr, port, 0, rvp)
#define WRITE_XTIPREPr(unit, port, rv) \
	soc_reg_set(unit, XTIPREPr, port, 0, rv)

#define READ_XTMSTDRr(unit, port, rvp) \
	soc_reg_get(unit, XTMSTDRr, port, 0, rvp)
#define WRITE_XTMSTDRr(unit, port, rv) \
	soc_reg_set(unit, XTMSTDRr, port, 0, rv)

#define READ_XTPSEr(unit, port, rvp) \
	soc_reg32_get(unit, XTPSEr, port, 0, rvp)
#define WRITE_XTPSEr(unit, port, rv) \
	soc_reg32_set(unit, XTPSEr, port, 0, rv)

#define READ_XTSTPIDr(unit, port, rvp) \
	soc_reg_get(unit, XTSTPIDr, port, 0, rvp)
#define WRITE_XTSTPIDr(unit, port, rv) \
	soc_reg_set(unit, XTSTPIDr, port, 0, rv)

#define READ_XTV0r(unit, port, rvp) \
	soc_reg_get(unit, XTV0r, port, 0, rvp)
#define WRITE_XTV0r(unit, port, rv) \
	soc_reg_set(unit, XTV0r, port, 0, rv)

#define READ_XTV1r(unit, port, rvp) \
	soc_reg_get(unit, XTV1r, port, 0, rvp)
#define WRITE_XTV1r(unit, port, rv) \
	soc_reg_set(unit, XTV1r, port, 0, rv)

#define READ_XTVLANr(unit, port, rvp) \
	soc_reg_get(unit, XTVLANr, port, 0, rvp)
#define WRITE_XTVLANr(unit, port, rv) \
	soc_reg_set(unit, XTVLANr, port, 0, rv)

#define READ_X_CPU_SLOT_COUNTr(unit, rvp) \
	soc_reg32_get(unit, X_CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_X_CPU_SLOT_COUNTr(unit, rv) \
	soc_reg32_set(unit, X_CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_X_GPORT_CNTMAXSIZEr(unit, port, rvp) \
	soc_reg32_get(unit, X_GPORT_CNTMAXSIZEr, port, 0, rvp)
#define WRITE_X_GPORT_CNTMAXSIZEr(unit, port, rv) \
	soc_reg32_set(unit, X_GPORT_CNTMAXSIZEr, port, 0, rv)

#define READ_X_GPORT_CONFIGr(unit, port, rvp) \
	soc_reg32_get(unit, X_GPORT_CONFIGr, port, 0, rvp)
#define WRITE_X_GPORT_CONFIGr(unit, port, rv) \
	soc_reg32_set(unit, X_GPORT_CONFIGr, port, 0, rv)

#define READ_X_GPORT_SGNDET_EARLYCRSr(unit, port, rvp) \
	soc_reg32_get(unit, X_GPORT_SGNDET_EARLYCRSr, port, 0, rvp)
#define WRITE_X_GPORT_SGNDET_EARLYCRSr(unit, port, rv) \
	soc_reg32_set(unit, X_GPORT_SGNDET_EARLYCRSr, port, 0, rv)

#define READ_X_TDM_ENr(unit, rvp) \
	soc_reg32_get(unit, X_TDM_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_X_TDM_ENr(unit, rv) \
	soc_reg32_set(unit, X_TDM_ENr, REG_PORT_ANY, 0, rv)

#define READ_YELLOW_CNG_DROP_CNTr(unit, port, rvp) \
	soc_reg32_get(unit, YELLOW_CNG_DROP_CNTr, port, 0, rvp)
#define WRITE_YELLOW_CNG_DROP_CNTr(unit, port, rv) \
	soc_reg32_set(unit, YELLOW_CNG_DROP_CNTr, port, 0, rv)

#define READ_Y_CPU_SLOT_COUNTr(unit, rvp) \
	soc_reg32_get(unit, Y_CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rvp)
#define WRITE_Y_CPU_SLOT_COUNTr(unit, rv) \
	soc_reg32_set(unit, Y_CPU_SLOT_COUNTr, REG_PORT_ANY, 0, rv)

#define READ_Y_TDM_ENr(unit, rvp) \
	soc_reg32_get(unit, Y_TDM_ENr, REG_PORT_ANY, 0, rvp)
#define WRITE_Y_TDM_ENr(unit, rv) \
	soc_reg32_set(unit, Y_TDM_ENr, REG_PORT_ANY, 0, rv)



/*****************************************************************************
 **
 **	MEMORY READ and WRITE MACROS
 **
 *****************************************************************************/

#define READ_AGER_EVENTm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_EVENTm, blk, index, data)
#define WRITE_AGER_EVENTm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_EVENTm, blk, index, data)

#define READ_AGER_FLAGSm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_FLAGSm, blk, index, data)
#define WRITE_AGER_FLAGSm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_FLAGSm, blk, index, data)

#define READ_AGER_THRESHOLDm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_THRESHOLDm, blk, index, data)
#define WRITE_AGER_THRESHOLDm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_THRESHOLDm, blk, index, data)

#define READ_AGER_TS_0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_TS_0_HIm, blk, index, data)
#define WRITE_AGER_TS_0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_TS_0_HIm, blk, index, data)

#define READ_AGER_TS_0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_TS_0_LOm, blk, index, data)
#define WRITE_AGER_TS_0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_TS_0_LOm, blk, index, data)

#define READ_AGER_TS_1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_TS_1_HIm, blk, index, data)
#define WRITE_AGER_TS_1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_TS_1_HIm, blk, index, data)

#define READ_AGER_TS_1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, AGER_TS_1_LOm, blk, index, data)
#define WRITE_AGER_TS_1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, AGER_TS_1_LOm, blk, index, data)

#define READ_AGING_CTR_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, AGING_CTR_MEMm, blk, index, data)
#define WRITE_AGING_CTR_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, AGING_CTR_MEMm, blk, index, data)

#define READ_AGING_EXP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, AGING_EXP_MEMm, blk, index, data)
#define WRITE_AGING_EXP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, AGING_EXP_MEMm, blk, index, data)

#define READ_ALLOCBUFFSCNTm(unit, blk, index, data) \
	soc_mem_read(unit, ALLOCBUFFSCNTm, blk, index, data)
#define WRITE_ALLOCBUFFSCNTm(unit, blk, index, data) \
	soc_mem_write(unit, ALLOCBUFFSCNTm, blk, index, data)

#define READ_ALTERNATE_EMIRROR_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, ALTERNATE_EMIRROR_BITMAPm, blk, index, data)
#define WRITE_ALTERNATE_EMIRROR_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, ALTERNATE_EMIRROR_BITMAPm, blk, index, data)

#define READ_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ARB_TDM_TABLEm, blk, index, data)
#define WRITE_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ARB_TDM_TABLEm, blk, index, data)

#define READ_ARB_TDM_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, ARB_TDM_TABLE_0m, blk, index, data)
#define WRITE_ARB_TDM_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, ARB_TDM_TABLE_0m, blk, index, data)

#define READ_ARB_TDM_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, ARB_TDM_TABLE_1m, blk, index, data)
#define WRITE_ARB_TDM_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, ARB_TDM_TABLE_1m, blk, index, data)

#define READ_BAA_BUCKET_0m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_BUCKET_0m, blk, index, data)
#define WRITE_BAA_BUCKET_0m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_BUCKET_0m, blk, index, data)

#define READ_BAA_BUCKET_1m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_BUCKET_1m, blk, index, data)
#define WRITE_BAA_BUCKET_1m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_BUCKET_1m, blk, index, data)

#define READ_BAA_BUCKET_2m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_BUCKET_2m, blk, index, data)
#define WRITE_BAA_BUCKET_2m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_BUCKET_2m, blk, index, data)

#define READ_BAA_BUCKET_3m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_BUCKET_3m, blk, index, data)
#define WRITE_BAA_BUCKET_3m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_BUCKET_3m, blk, index, data)

#define READ_BAA_EVENTm(unit, blk, index, data) \
	soc_mem_read(unit, BAA_EVENTm, blk, index, data)
#define WRITE_BAA_EVENTm(unit, blk, index, data) \
	soc_mem_write(unit, BAA_EVENTm, blk, index, data)

#define READ_BAA_LEAK_A0m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_A0m, blk, index, data)
#define WRITE_BAA_LEAK_A0m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_A0m, blk, index, data)

#define READ_BAA_LEAK_A1m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_A1m, blk, index, data)
#define WRITE_BAA_LEAK_A1m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_A1m, blk, index, data)

#define READ_BAA_LEAK_A2m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_A2m, blk, index, data)
#define WRITE_BAA_LEAK_A2m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_A2m, blk, index, data)

#define READ_BAA_LEAK_A3m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_A3m, blk, index, data)
#define WRITE_BAA_LEAK_A3m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_A3m, blk, index, data)

#define READ_BAA_LEAK_B0m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_B0m, blk, index, data)
#define WRITE_BAA_LEAK_B0m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_B0m, blk, index, data)

#define READ_BAA_LEAK_B1m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_B1m, blk, index, data)
#define WRITE_BAA_LEAK_B1m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_B1m, blk, index, data)

#define READ_BAA_LEAK_B2m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_B2m, blk, index, data)
#define WRITE_BAA_LEAK_B2m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_B2m, blk, index, data)

#define READ_BAA_LEAK_B3m(unit, blk, index, data) \
	soc_mem_read(unit, BAA_LEAK_B3m, blk, index, data)
#define WRITE_BAA_LEAK_B3m(unit, blk, index, data) \
	soc_mem_write(unit, BAA_LEAK_B3m, blk, index, data)

#define READ_BAA_STATE_HUNGRYm(unit, blk, index, data) \
	soc_mem_read(unit, BAA_STATE_HUNGRYm, blk, index, data)
#define WRITE_BAA_STATE_HUNGRYm(unit, blk, index, data) \
	soc_mem_write(unit, BAA_STATE_HUNGRYm, blk, index, data)

#define READ_BAA_STATE_STARVINGm(unit, blk, index, data) \
	soc_mem_read(unit, BAA_STATE_STARVINGm, blk, index, data)
#define WRITE_BAA_STATE_STARVINGm(unit, blk, index, data) \
	soc_mem_write(unit, BAA_STATE_STARVINGm, blk, index, data)

#define READ_BCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, BCAST_BLOCK_MASKm, blk, index, data)
#define WRITE_BCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, BCAST_BLOCK_MASKm, blk, index, data)

#define READ_BSAFE_CMD_DATA_INm(unit, blk, index, data) \
	soc_mem_read(unit, BSAFE_CMD_DATA_INm, blk, index, data)
#define WRITE_BSAFE_CMD_DATA_INm(unit, blk, index, data) \
	soc_mem_write(unit, BSAFE_CMD_DATA_INm, blk, index, data)

#define READ_BSAFE_CMD_DATA_OUTm(unit, blk, index, data) \
	soc_mem_read(unit, BSAFE_CMD_DATA_OUTm, blk, index, data)
#define WRITE_BSAFE_CMD_DATA_OUTm(unit, blk, index, data) \
	soc_mem_write(unit, BSAFE_CMD_DATA_OUTm, blk, index, data)

#define READ_BUFFER_AGEm(unit, blk, index, data) \
	soc_mem_read(unit, BUFFER_AGEm, blk, index, data)
#define WRITE_BUFFER_AGEm(unit, blk, index, data) \
	soc_mem_write(unit, BUFFER_AGEm, blk, index, data)

#define READ_BUFFER_LISTm(unit, blk, index, data) \
	soc_mem_read(unit, BUFFER_LISTm, blk, index, data)
#define WRITE_BUFFER_LISTm(unit, blk, index, data) \
	soc_mem_write(unit, BUFFER_LISTm, blk, index, data)

#define READ_BURST_SIZE_PER_ESETm(unit, blk, index, data) \
	soc_mem_read(unit, BURST_SIZE_PER_ESETm, blk, index, data)
#define WRITE_BURST_SIZE_PER_ESETm(unit, blk, index, data) \
	soc_mem_write(unit, BURST_SIZE_PER_ESETm, blk, index, data)

#define READ_BURST_SIZE_PER_NODEm(unit, blk, index, data) \
	soc_mem_read(unit, BURST_SIZE_PER_NODEm, blk, index, data)
#define WRITE_BURST_SIZE_PER_NODEm(unit, blk, index, data) \
	soc_mem_write(unit, BURST_SIZE_PER_NODEm, blk, index, data)

#define READ_C0_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, C0_CELLm, blk, index, data)
#define WRITE_C0_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, C0_CELLm, blk, index, data)

#define READ_C0_CPU_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C0_CPU_RQm, blk, index, data)
#define WRITE_C0_CPU_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C0_CPU_RQm, blk, index, data)

#define READ_C0_CPU_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C0_CPU_WQm, blk, index, data)
#define WRITE_C0_CPU_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C0_CPU_WQm, blk, index, data)

#define READ_C0_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C0_RQm, blk, index, data)
#define WRITE_C0_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C0_RQm, blk, index, data)

#define READ_C0_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C0_WQm, blk, index, data)
#define WRITE_C0_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C0_WQm, blk, index, data)

#define READ_C1_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, C1_CELLm, blk, index, data)
#define WRITE_C1_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, C1_CELLm, blk, index, data)

#define READ_C1_CPU_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C1_CPU_RQm, blk, index, data)
#define WRITE_C1_CPU_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C1_CPU_RQm, blk, index, data)

#define READ_C1_CPU_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C1_CPU_WQm, blk, index, data)
#define WRITE_C1_CPU_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C1_CPU_WQm, blk, index, data)

#define READ_C1_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C1_RQm, blk, index, data)
#define WRITE_C1_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C1_RQm, blk, index, data)

#define READ_C1_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C1_WQm, blk, index, data)
#define WRITE_C1_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C1_WQm, blk, index, data)

#define READ_C2_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, C2_CELLm, blk, index, data)
#define WRITE_C2_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, C2_CELLm, blk, index, data)

#define READ_C2_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C2_RQm, blk, index, data)
#define WRITE_C2_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C2_RQm, blk, index, data)

#define READ_C2_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C2_WQm, blk, index, data)
#define WRITE_C2_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C2_WQm, blk, index, data)

#define READ_C3_RQm(unit, blk, index, data) \
	soc_mem_read(unit, C3_RQm, blk, index, data)
#define WRITE_C3_RQm(unit, blk, index, data) \
	soc_mem_write(unit, C3_RQm, blk, index, data)

#define READ_C3_WQm(unit, blk, index, data) \
	soc_mem_read(unit, C3_WQm, blk, index, data)
#define WRITE_C3_WQm(unit, blk, index, data) \
	soc_mem_write(unit, C3_WQm, blk, index, data)

#define READ_CALENDARm(unit, blk, index, data) \
	soc_mem_read(unit, CALENDARm, blk, index, data)
#define WRITE_CALENDARm(unit, blk, index, data) \
	soc_mem_write(unit, CALENDARm, blk, index, data)

#define READ_CALENDAR0m(unit, blk, index, data) \
	soc_mem_read(unit, CALENDAR0m, blk, index, data)
#define WRITE_CALENDAR0m(unit, blk, index, data) \
	soc_mem_write(unit, CALENDAR0m, blk, index, data)

#define READ_CALENDAR1m(unit, blk, index, data) \
	soc_mem_read(unit, CALENDAR1m, blk, index, data)
#define WRITE_CALENDAR1m(unit, blk, index, data) \
	soc_mem_write(unit, CALENDAR1m, blk, index, data)

#define READ_CBLOCK_MOD_LOOKUPm(unit, blk, index, data) \
	soc_mem_read(unit, CBLOCK_MOD_LOOKUPm, blk, index, data)
#define WRITE_CBLOCK_MOD_LOOKUPm(unit, blk, index, data) \
	soc_mem_write(unit, CBLOCK_MOD_LOOKUPm, blk, index, data)

#define READ_CCP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CCP_MEMm, blk, index, data)
#define WRITE_CCP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CCP_MEMm, blk, index, data)

#define READ_CELL_BUFm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_BUFm, blk, index, data)
#define WRITE_CELL_BUFm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_BUFm, blk, index, data)

#define READ_CELL_BUFFER0m(unit, blk, index, data) \
	soc_mem_read(unit, CELL_BUFFER0m, blk, index, data)
#define WRITE_CELL_BUFFER0m(unit, blk, index, data) \
	soc_mem_write(unit, CELL_BUFFER0m, blk, index, data)

#define READ_CELL_BUFFER1m(unit, blk, index, data) \
	soc_mem_read(unit, CELL_BUFFER1m, blk, index, data)
#define WRITE_CELL_BUFFER1m(unit, blk, index, data) \
	soc_mem_write(unit, CELL_BUFFER1m, blk, index, data)

#define READ_CELL_BUFFER2m(unit, blk, index, data) \
	soc_mem_read(unit, CELL_BUFFER2m, blk, index, data)
#define WRITE_CELL_BUFFER2m(unit, blk, index, data) \
	soc_mem_write(unit, CELL_BUFFER2m, blk, index, data)

#define READ_CELL_BUFFER3m(unit, blk, index, data) \
	soc_mem_read(unit, CELL_BUFFER3m, blk, index, data)
#define WRITE_CELL_BUFFER3m(unit, blk, index, data) \
	soc_mem_write(unit, CELL_BUFFER3m, blk, index, data)

#define READ_CELL_CHK_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_CHK_MEMm, blk, index, data)
#define WRITE_CELL_CHK_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_CHK_MEMm, blk, index, data)

#define READ_CELL_DATA0_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA0_MEMm, blk, index, data)
#define WRITE_CELL_DATA0_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA0_MEMm, blk, index, data)

#define READ_CELL_DATA10_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA10_MEMm, blk, index, data)
#define WRITE_CELL_DATA10_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA10_MEMm, blk, index, data)

#define READ_CELL_DATA11_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA11_MEMm, blk, index, data)
#define WRITE_CELL_DATA11_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA11_MEMm, blk, index, data)

#define READ_CELL_DATA12_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA12_MEMm, blk, index, data)
#define WRITE_CELL_DATA12_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA12_MEMm, blk, index, data)

#define READ_CELL_DATA13_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA13_MEMm, blk, index, data)
#define WRITE_CELL_DATA13_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA13_MEMm, blk, index, data)

#define READ_CELL_DATA14_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA14_MEMm, blk, index, data)
#define WRITE_CELL_DATA14_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA14_MEMm, blk, index, data)

#define READ_CELL_DATA15_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA15_MEMm, blk, index, data)
#define WRITE_CELL_DATA15_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA15_MEMm, blk, index, data)

#define READ_CELL_DATA1_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA1_MEMm, blk, index, data)
#define WRITE_CELL_DATA1_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA1_MEMm, blk, index, data)

#define READ_CELL_DATA2_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA2_MEMm, blk, index, data)
#define WRITE_CELL_DATA2_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA2_MEMm, blk, index, data)

#define READ_CELL_DATA3_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA3_MEMm, blk, index, data)
#define WRITE_CELL_DATA3_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA3_MEMm, blk, index, data)

#define READ_CELL_DATA4_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA4_MEMm, blk, index, data)
#define WRITE_CELL_DATA4_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA4_MEMm, blk, index, data)

#define READ_CELL_DATA5_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA5_MEMm, blk, index, data)
#define WRITE_CELL_DATA5_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA5_MEMm, blk, index, data)

#define READ_CELL_DATA6_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA6_MEMm, blk, index, data)
#define WRITE_CELL_DATA6_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA6_MEMm, blk, index, data)

#define READ_CELL_DATA7_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA7_MEMm, blk, index, data)
#define WRITE_CELL_DATA7_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA7_MEMm, blk, index, data)

#define READ_CELL_DATA8_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA8_MEMm, blk, index, data)
#define WRITE_CELL_DATA8_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA8_MEMm, blk, index, data)

#define READ_CELL_DATA9_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_DATA9_MEMm, blk, index, data)
#define WRITE_CELL_DATA9_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_DATA9_MEMm, blk, index, data)

#define READ_CELL_HDR_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CELL_HDR_MEMm, blk, index, data)
#define WRITE_CELL_HDR_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CELL_HDR_MEMm, blk, index, data)

#define READ_CFAP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CFAP_MEMm, blk, index, data)
#define WRITE_CFAP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CFAP_MEMm, blk, index, data)

#define READ_CHANNEL_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, CHANNEL_MAP_TABLEm, blk, index, data)
#define WRITE_CHANNEL_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, CHANNEL_MAP_TABLEm, blk, index, data)

#define READ_CHANNEL_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, CHANNEL_SHAPER_TABLEm, blk, index, data)
#define WRITE_CHANNEL_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, CHANNEL_SHAPER_TABLEm, blk, index, data)

#define READ_CHANNEL_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, CHANNEL_WERR_TABLEm, blk, index, data)
#define WRITE_CHANNEL_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, CHANNEL_WERR_TABLEm, blk, index, data)

#define READ_COMMAND_MEMORY_BSEm(unit, blk, index, data) \
	soc_mem_read(unit, COMMAND_MEMORY_BSEm, blk, index, data)
#define WRITE_COMMAND_MEMORY_BSEm(unit, blk, index, data) \
	soc_mem_write(unit, COMMAND_MEMORY_BSEm, blk, index, data)

#define READ_COMMAND_MEMORY_CSEm(unit, blk, index, data) \
	soc_mem_read(unit, COMMAND_MEMORY_CSEm, blk, index, data)
#define WRITE_COMMAND_MEMORY_CSEm(unit, blk, index, data) \
	soc_mem_write(unit, COMMAND_MEMORY_CSEm, blk, index, data)

#define READ_COMMAND_MEMORY_HSEm(unit, blk, index, data) \
	soc_mem_read(unit, COMMAND_MEMORY_HSEm, blk, index, data)
#define WRITE_COMMAND_MEMORY_HSEm(unit, blk, index, data) \
	soc_mem_write(unit, COMMAND_MEMORY_HSEm, blk, index, data)

#define READ_COS_MAP_SELm(unit, blk, index, data) \
	soc_mem_read(unit, COS_MAP_SELm, blk, index, data)
#define WRITE_COS_MAP_SELm(unit, blk, index, data) \
	soc_mem_write(unit, COS_MAP_SELm, blk, index, data)

#define READ_CPU_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, CPU_COS_MAPm, blk, index, data)
#define WRITE_CPU_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, CPU_COS_MAPm, blk, index, data)

#define READ_CPU_COS_MAP_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, CPU_COS_MAP_DATA_ONLYm, blk, index, data)
#define WRITE_CPU_COS_MAP_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, CPU_COS_MAP_DATA_ONLYm, blk, index, data)

#define READ_CPU_COS_MAP_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, CPU_COS_MAP_ONLYm, blk, index, data)
#define WRITE_CPU_COS_MAP_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, CPU_COS_MAP_ONLYm, blk, index, data)

#define READ_CPU_PBMm(unit, blk, index, data) \
	soc_mem_read(unit, CPU_PBMm, blk, index, data)
#define WRITE_CPU_PBMm(unit, blk, index, data) \
	soc_mem_write(unit, CPU_PBMm, blk, index, data)

#define READ_CPU_PBM_2m(unit, blk, index, data) \
	soc_mem_read(unit, CPU_PBM_2m, blk, index, data)
#define WRITE_CPU_PBM_2m(unit, blk, index, data) \
	soc_mem_write(unit, CPU_PBM_2m, blk, index, data)

#define READ_CPU_TS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, CPU_TS_MAPm, blk, index, data)
#define WRITE_CPU_TS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, CPU_TS_MAPm, blk, index, data)

#define READ_CS_BRICK_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, CS_BRICK_CONFIG_TABLEm, blk, index, data)
#define WRITE_CS_BRICK_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, CS_BRICK_CONFIG_TABLEm, blk, index, data)

#define READ_CS_EJECTION_MESSAGE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, CS_EJECTION_MESSAGE_TABLEm, blk, index, data)
#define WRITE_CS_EJECTION_MESSAGE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, CS_EJECTION_MESSAGE_TABLEm, blk, index, data)

#define READ_CTR_FLEX_COUNT_0m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_0m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_0m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_0m, blk, index, data)

#define READ_CTR_FLEX_COUNT_1m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_1m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_1m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_1m, blk, index, data)

#define READ_CTR_FLEX_COUNT_2m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_2m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_2m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_2m, blk, index, data)

#define READ_CTR_FLEX_COUNT_3m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_3m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_3m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_3m, blk, index, data)

#define READ_CTR_FLEX_COUNT_4m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_4m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_4m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_4m, blk, index, data)

#define READ_CTR_FLEX_COUNT_5m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_5m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_5m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_5m, blk, index, data)

#define READ_CTR_FLEX_COUNT_6m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_6m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_6m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_6m, blk, index, data)

#define READ_CTR_FLEX_COUNT_7m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_7m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_7m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_7m, blk, index, data)

#define READ_CTR_FLEX_COUNT_8m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_8m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_8m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_8m, blk, index, data)

#define READ_CTR_FLEX_COUNT_9m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_9m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_9m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_9m, blk, index, data)

#define READ_CTR_FLEX_COUNT_10m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_10m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_10m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_10m, blk, index, data)

#define READ_CTR_FLEX_COUNT_11m(unit, blk, index, data) \
	soc_mem_read(unit, CTR_FLEX_COUNT_11m, blk, index, data)
#define WRITE_CTR_FLEX_COUNT_11m(unit, blk, index, data) \
	soc_mem_write(unit, CTR_FLEX_COUNT_11m, blk, index, data)

#define READ_CTR_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, CTR_MEMm, blk, index, data)
#define WRITE_CTR_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, CTR_MEMm, blk, index, data)

#define READ_DC_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, DC_MEMm, blk, index, data)
#define WRITE_DC_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, DC_MEMm, blk, index, data)

#define READ_DEBUG_CAPTUREm(unit, blk, index, data) \
	soc_mem_read(unit, DEBUG_CAPTUREm, blk, index, data)
#define WRITE_DEBUG_CAPTUREm(unit, blk, index, data) \
	soc_mem_write(unit, DEBUG_CAPTUREm, blk, index, data)

#define READ_DEFIPm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIPm, blk, index, data)
#define WRITE_DEFIPm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIPm, blk, index, data)

#define READ_DEFIP_ALLm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_ALLm, blk, index, data)
#define WRITE_DEFIP_ALLm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_ALLm, blk, index, data)

#define READ_DEFIP_ENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_ENTRYm, blk, index, data)
#define WRITE_DEFIP_ENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_ENTRYm, blk, index, data)

#define READ_DEFIP_HIm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_HIm, blk, index, data)
#define WRITE_DEFIP_HIm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_HIm, blk, index, data)

#define READ_DEFIP_HITm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_HITm, blk, index, data)
#define WRITE_DEFIP_HITm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_HITm, blk, index, data)

#define READ_DEFIP_HIT_HIm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_HIT_HIm, blk, index, data)
#define WRITE_DEFIP_HIT_HIm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_HIT_HIm, blk, index, data)

#define READ_DEFIP_HIT_LOm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_HIT_LOm, blk, index, data)
#define WRITE_DEFIP_HIT_LOm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_HIT_LOm, blk, index, data)

#define READ_DEFIP_HI_ALLm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_HI_ALLm, blk, index, data)
#define WRITE_DEFIP_HI_ALLm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_HI_ALLm, blk, index, data)

#define READ_DEFIP_LOm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_LOm, blk, index, data)
#define WRITE_DEFIP_LOm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_LOm, blk, index, data)

#define READ_DEFIP_LO_ALLm(unit, blk, index, data) \
	soc_mem_read(unit, DEFIP_LO_ALLm, blk, index, data)
#define WRITE_DEFIP_LO_ALLm(unit, blk, index, data) \
	soc_mem_write(unit, DEFIP_LO_ALLm, blk, index, data)

#define READ_DISCARD_COUNTER_TABm(unit, blk, index, data) \
	soc_mem_read(unit, DISCARD_COUNTER_TABm, blk, index, data)
#define WRITE_DISCARD_COUNTER_TABm(unit, blk, index, data) \
	soc_mem_write(unit, DISCARD_COUNTER_TABm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_PORTm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_PORTm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_PORTm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_PORTm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_PORT_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_PORT_Xm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_PORT_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_PORT_Xm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_PORT_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_PORT_Ym, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_PORT_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_PORT_Ym, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMPm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMPm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMPm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMPm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGEm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGEm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMP_Xm, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMP_Xm, blk, index, data)

#define READ_DLB_HGT_FLOWSET_TIMESTAMP_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_FLOWSET_TIMESTAMP_Ym, blk, index, data)
#define WRITE_DLB_HGT_FLOWSET_TIMESTAMP_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_FLOWSET_TIMESTAMP_Ym, blk, index, data)

#define READ_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GLB_QUANTIZE_THRESHOLDSm, blk, index, data)
#define WRITE_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GLB_QUANTIZE_THRESHOLDSm, blk, index, data)

#define READ_DLB_HGT_GROUP_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_CONTROLm, blk, index, data)
#define WRITE_DLB_HGT_GROUP_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_CONTROLm, blk, index, data)

#define READ_DLB_HGT_GROUP_CONTROL_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_CONTROL_Xm, blk, index, data)
#define WRITE_DLB_HGT_GROUP_CONTROL_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_CONTROL_Xm, blk, index, data)

#define READ_DLB_HGT_GROUP_CONTROL_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_CONTROL_Ym, blk, index, data)
#define WRITE_DLB_HGT_GROUP_CONTROL_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_CONTROL_Ym, blk, index, data)

#define READ_DLB_HGT_GROUP_MEMBERSHIPm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_MEMBERSHIPm, blk, index, data)
#define WRITE_DLB_HGT_GROUP_MEMBERSHIPm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_MEMBERSHIPm, blk, index, data)

#define READ_DLB_HGT_GROUP_STATSm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_STATSm, blk, index, data)
#define WRITE_DLB_HGT_GROUP_STATSm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_STATSm, blk, index, data)

#define READ_DLB_HGT_GROUP_STATS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_STATS_Xm, blk, index, data)
#define WRITE_DLB_HGT_GROUP_STATS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_STATS_Xm, blk, index, data)

#define READ_DLB_HGT_GROUP_STATS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_GROUP_STATS_Ym, blk, index, data)
#define WRITE_DLB_HGT_GROUP_STATS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_GROUP_STATS_Ym, blk, index, data)

#define READ_DLB_HGT_LINK_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_LINK_CONTROLm, blk, index, data)
#define WRITE_DLB_HGT_LINK_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_LINK_CONTROLm, blk, index, data)

#define READ_DLB_HGT_OPTIMAL_CANDIDATEm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_OPTIMAL_CANDIDATEm, blk, index, data)
#define WRITE_DLB_HGT_OPTIMAL_CANDIDATEm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_OPTIMAL_CANDIDATEm, blk, index, data)

#define READ_DLB_HGT_OPTIMAL_CANDIDATE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_OPTIMAL_CANDIDATE_Xm, blk, index, data)
#define WRITE_DLB_HGT_OPTIMAL_CANDIDATE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_OPTIMAL_CANDIDATE_Xm, blk, index, data)

#define READ_DLB_HGT_OPTIMAL_CANDIDATE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_OPTIMAL_CANDIDATE_Ym, blk, index, data)
#define WRITE_DLB_HGT_OPTIMAL_CANDIDATE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_OPTIMAL_CANDIDATE_Ym, blk, index, data)

#define READ_DLB_HGT_PORT_QUALITY_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_PORT_QUALITY_MAPPINGm, blk, index, data)
#define WRITE_DLB_HGT_PORT_QUALITY_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_PORT_QUALITY_MAPPINGm, blk, index, data)

#define READ_DLB_HGT_PORT_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, DLB_HGT_PORT_STATEm, blk, index, data)
#define WRITE_DLB_HGT_PORT_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, DLB_HGT_PORT_STATEm, blk, index, data)

#define READ_DMT_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, DMT_MEMm, blk, index, data)
#define WRITE_DMT_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, DMT_MEMm, blk, index, data)

#define READ_DSCPm(unit, blk, index, data) \
	soc_mem_read(unit, DSCPm, blk, index, data)
#define WRITE_DSCPm(unit, blk, index, data) \
	soc_mem_write(unit, DSCPm, blk, index, data)

#define READ_DSCP_PRIORITY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, DSCP_PRIORITY_TABLEm, blk, index, data)
#define WRITE_DSCP_PRIORITY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, DSCP_PRIORITY_TABLEm, blk, index, data)

#define READ_DSCP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, DSCP_TABLEm, blk, index, data)
#define WRITE_DSCP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, DSCP_TABLEm, blk, index, data)

#define READ_DT_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, DT_MEMm, blk, index, data)
#define WRITE_DT_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, DT_MEMm, blk, index, data)

#define READ_E2E_HOL_STATUSm(unit, blk, index, data) \
	soc_mem_read(unit, E2E_HOL_STATUSm, blk, index, data)
#define WRITE_E2E_HOL_STATUSm(unit, blk, index, data) \
	soc_mem_write(unit, E2E_HOL_STATUSm, blk, index, data)

#define READ_E2E_HOL_STATUS_1m(unit, blk, index, data) \
	soc_mem_read(unit, E2E_HOL_STATUS_1m, blk, index, data)
#define WRITE_E2E_HOL_STATUS_1m(unit, blk, index, data) \
	soc_mem_write(unit, E2E_HOL_STATUS_1m, blk, index, data)

#define READ_ECONTEXT_ALLOCBUFFSCNTm(unit, blk, index, data) \
	soc_mem_read(unit, ECONTEXT_ALLOCBUFFSCNTm, blk, index, data)
#define WRITE_ECONTEXT_ALLOCBUFFSCNTm(unit, blk, index, data) \
	soc_mem_write(unit, ECONTEXT_ALLOCBUFFSCNTm, blk, index, data)

#define READ_ECONTEXT_INFLIGHTBUFFCNTm(unit, blk, index, data) \
	soc_mem_read(unit, ECONTEXT_INFLIGHTBUFFCNTm, blk, index, data)
#define WRITE_ECONTEXT_INFLIGHTBUFFCNTm(unit, blk, index, data) \
	soc_mem_write(unit, ECONTEXT_INFLIGHTBUFFCNTm, blk, index, data)

#define READ_ECONTEXT_TAIL_LLAm(unit, blk, index, data) \
	soc_mem_read(unit, ECONTEXT_TAIL_LLAm, blk, index, data)
#define WRITE_ECONTEXT_TAIL_LLAm(unit, blk, index, data) \
	soc_mem_write(unit, ECONTEXT_TAIL_LLAm, blk, index, data)

#define READ_EDC_LOOKUPm(unit, blk, index, data) \
	soc_mem_read(unit, EDC_LOOKUPm, blk, index, data)
#define WRITE_EDC_LOOKUPm(unit, blk, index, data) \
	soc_mem_write(unit, EDC_LOOKUPm, blk, index, data)

#define READ_EFP_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_COUNTER_TABLEm, blk, index, data)
#define WRITE_EFP_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_COUNTER_TABLEm, blk, index, data)

#define READ_EFP_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_EFP_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_COUNTER_TABLE_Xm, blk, index, data)

#define READ_EFP_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EFP_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_EFP_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EFP_COUNTER_TABLE_Ym, blk, index, data)

#define READ_EFP_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_METER_TABLEm, blk, index, data)
#define WRITE_EFP_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_METER_TABLEm, blk, index, data)

#define READ_EFP_METER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_METER_TABLE_Xm, blk, index, data)
#define WRITE_EFP_METER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_METER_TABLE_Xm, blk, index, data)

#define READ_EFP_METER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EFP_METER_TABLE_Ym, blk, index, data)
#define WRITE_EFP_METER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EFP_METER_TABLE_Ym, blk, index, data)

#define READ_EFP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_POLICY_TABLEm, blk, index, data)
#define WRITE_EFP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_POLICY_TABLEm, blk, index, data)

#define READ_EFP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EFP_TCAMm, blk, index, data)
#define WRITE_EFP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EFP_TCAMm, blk, index, data)

#define READ_EGRESS_ADJACENT_MACm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_ADJACENT_MACm, blk, index, data)
#define WRITE_EGRESS_ADJACENT_MACm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_ADJACENT_MACm, blk, index, data)

#define READ_EGRESS_DSCP_EXPm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_DSCP_EXPm, blk, index, data)
#define WRITE_EGRESS_DSCP_EXPm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_DSCP_EXPm, blk, index, data)

#define READ_EGRESS_IPMC_LSm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_IPMC_LSm, blk, index, data)
#define WRITE_EGRESS_IPMC_LSm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_IPMC_LSm, blk, index, data)

#define READ_EGRESS_IPMC_MSm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_IPMC_MSm, blk, index, data)
#define WRITE_EGRESS_IPMC_MSm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_IPMC_MSm, blk, index, data)

#define READ_EGRESS_IP_TUNNELm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_IP_TUNNELm, blk, index, data)
#define WRITE_EGRESS_IP_TUNNELm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_IP_TUNNELm, blk, index, data)

#define READ_EGRESS_SPVLAN_IDm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_SPVLAN_IDm, blk, index, data)
#define WRITE_EGRESS_SPVLAN_IDm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_SPVLAN_IDm, blk, index, data)

#define READ_EGRESS_VLAN_STGm(unit, blk, index, data) \
	soc_mem_read(unit, EGRESS_VLAN_STGm, blk, index, data)
#define WRITE_EGRESS_VLAN_STGm(unit, blk, index, data) \
	soc_mem_write(unit, EGRESS_VLAN_STGm, blk, index, data)

#define READ_EGR_1588_SAm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_1588_SAm, blk, index, data)
#define WRITE_EGR_1588_SAm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_1588_SAm, blk, index, data)

#define READ_EGR_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_COS_MAPm, blk, index, data)
#define WRITE_EGR_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_COS_MAPm, blk, index, data)

#define READ_EGR_CPU_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_CPU_COS_MAPm, blk, index, data)
#define WRITE_EGR_CPU_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_CPU_COS_MAPm, blk, index, data)

#define READ_EGR_DSCP_ECN_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_DSCP_ECN_MAPm, blk, index, data)
#define WRITE_EGR_DSCP_ECN_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_DSCP_ECN_MAPm, blk, index, data)

#define READ_EGR_DSCP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_DSCP_TABLEm, blk, index, data)
#define WRITE_EGR_DSCP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_DSCP_TABLEm, blk, index, data)

#define READ_EGR_DVP_ATTRIBUTEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_DVP_ATTRIBUTEm, blk, index, data)
#define WRITE_EGR_DVP_ATTRIBUTEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_DVP_ATTRIBUTEm, blk, index, data)

#define READ_EGR_EHG_QOS_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EHG_QOS_MAPPING_TABLEm, blk, index, data)
#define WRITE_EGR_EHG_QOS_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EHG_QOS_MAPPING_TABLEm, blk, index, data)

#define READ_EGR_EINITBUF_DATA_RAM_0m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EINITBUF_DATA_RAM_0m, blk, index, data)
#define WRITE_EGR_EINITBUF_DATA_RAM_0m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EINITBUF_DATA_RAM_0m, blk, index, data)

#define READ_EGR_EINITBUF_DATA_RAM_1m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EINITBUF_DATA_RAM_1m, blk, index, data)
#define WRITE_EGR_EINITBUF_DATA_RAM_1m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EINITBUF_DATA_RAM_1m, blk, index, data)

#define READ_EGR_EINITBUF_DATA_RAM_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EINITBUF_DATA_RAM_2m, blk, index, data)
#define WRITE_EGR_EINITBUF_DATA_RAM_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EINITBUF_DATA_RAM_2m, blk, index, data)

#define READ_EGR_EINITBUF_DATA_RAM_3m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EINITBUF_DATA_RAM_3m, blk, index, data)
#define WRITE_EGR_EINITBUF_DATA_RAM_3m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EINITBUF_DATA_RAM_3m, blk, index, data)

#define READ_EGR_EINITBUF_ECC_RAMm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EINITBUF_ECC_RAMm, blk, index, data)
#define WRITE_EGR_EINITBUF_ECC_RAMm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EINITBUF_ECC_RAMm, blk, index, data)

#define READ_EGR_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EM_MTP_INDEXm, blk, index, data)
#define WRITE_EGR_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EM_MTP_INDEXm, blk, index, data)

#define READ_EGR_ENABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_ENABLEm, blk, index, data)
#define WRITE_EGR_ENABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_ENABLEm, blk, index, data)

#define READ_EGR_EP_REDIRECT_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_EP_REDIRECT_EM_MTP_INDEXm, blk, index, data)
#define WRITE_EGR_EP_REDIRECT_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_EP_REDIRECT_EM_MTP_INDEXm, blk, index, data)

#define READ_EGR_ERSPANm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_ERSPANm, blk, index, data)
#define WRITE_EGR_ERSPANm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_ERSPANm, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_0m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_0m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_1m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_1m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_2m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_2m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_3m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_3m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_3m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_3m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_4m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_4m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_4m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_4m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_5m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_5m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_5m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_5m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_6m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_6m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_6m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_6m, blk, index, data)

#define READ_EGR_FLEX_CTR_COUNTER_TABLE_7m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_COUNTER_TABLE_7m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_COUNTER_TABLE_7m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_COUNTER_TABLE_7m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_0m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_0m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_1m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_1m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_2m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_2m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_3m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_3m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_3m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_3m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_4m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_4m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_4m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_4m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_5m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_5m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_5m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_5m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_6m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_6m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_6m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_6m, blk, index, data)

#define READ_EGR_FLEX_CTR_OFFSET_TABLE_7m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_OFFSET_TABLE_7m, blk, index, data)
#define WRITE_EGR_FLEX_CTR_OFFSET_TABLE_7m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_OFFSET_TABLE_7m, blk, index, data)

#define READ_EGR_FLEX_CTR_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_PKT_PRI_MAPm, blk, index, data)
#define WRITE_EGR_FLEX_CTR_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_PKT_PRI_MAPm, blk, index, data)

#define READ_EGR_FLEX_CTR_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_PKT_RES_MAPm, blk, index, data)
#define WRITE_EGR_FLEX_CTR_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_PKT_RES_MAPm, blk, index, data)

#define READ_EGR_FLEX_CTR_PORT_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_PORT_MAPm, blk, index, data)
#define WRITE_EGR_FLEX_CTR_PORT_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_PORT_MAPm, blk, index, data)

#define READ_EGR_FLEX_CTR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_PRI_CNG_MAPm, blk, index, data)
#define WRITE_EGR_FLEX_CTR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_PRI_CNG_MAPm, blk, index, data)

#define READ_EGR_FLEX_CTR_TOS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FLEX_CTR_TOS_MAPm, blk, index, data)
#define WRITE_EGR_FLEX_CTR_TOS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FLEX_CTR_TOS_MAPm, blk, index, data)

#define READ_EGR_FRAGMENT_ID_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FRAGMENT_ID_TABLEm, blk, index, data)
#define WRITE_EGR_FRAGMENT_ID_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FRAGMENT_ID_TABLEm, blk, index, data)

#define READ_EGR_FRAGMENT_ID_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FRAGMENT_ID_TABLE_Xm, blk, index, data)
#define WRITE_EGR_FRAGMENT_ID_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FRAGMENT_ID_TABLE_Xm, blk, index, data)

#define READ_EGR_FRAGMENT_ID_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_FRAGMENT_ID_TABLE_Ym, blk, index, data)
#define WRITE_EGR_FRAGMENT_ID_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_FRAGMENT_ID_TABLE_Ym, blk, index, data)

#define READ_EGR_GPP_ATTRIBUTESm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_GPP_ATTRIBUTESm, blk, index, data)
#define WRITE_EGR_GPP_ATTRIBUTESm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_GPP_ATTRIBUTESm, blk, index, data)

#define READ_EGR_GPP_ATTRIBUTES_MODBASEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_GPP_ATTRIBUTES_MODBASEm, blk, index, data)
#define WRITE_EGR_GPP_ATTRIBUTES_MODBASEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_GPP_ATTRIBUTES_MODBASEm, blk, index, data)

#define READ_EGR_IL_CHANNEL_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IL_CHANNEL_MAPm, blk, index, data)
#define WRITE_EGR_IL_CHANNEL_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IL_CHANNEL_MAPm, blk, index, data)

#define READ_EGR_IM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IM_MTP_INDEXm, blk, index, data)
#define WRITE_EGR_IM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IM_MTP_INDEXm, blk, index, data)

#define READ_EGR_ING_PORTm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_ING_PORTm, blk, index, data)
#define WRITE_EGR_ING_PORTm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_ING_PORTm, blk, index, data)

#define READ_EGR_IPFIX_DSCP_XLATE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_DSCP_XLATE_TABLEm, blk, index, data)
#define WRITE_EGR_IPFIX_DSCP_XLATE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_DSCP_XLATE_TABLEm, blk, index, data)

#define READ_EGR_IPFIX_EOP_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_EOP_BUFFERm, blk, index, data)
#define WRITE_EGR_IPFIX_EOP_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_EOP_BUFFERm, blk, index, data)

#define READ_EGR_IPFIX_EXPORT_FIFOm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_EXPORT_FIFOm, blk, index, data)
#define WRITE_EGR_IPFIX_EXPORT_FIFOm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_EXPORT_FIFOm, blk, index, data)

#define READ_EGR_IPFIX_IPV4_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_IPV4_MASK_SET_Am, blk, index, data)
#define WRITE_EGR_IPFIX_IPV4_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_IPV4_MASK_SET_Am, blk, index, data)

#define READ_EGR_IPFIX_IPV6_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_IPV6_MASK_SET_Am, blk, index, data)
#define WRITE_EGR_IPFIX_IPV6_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_IPV6_MASK_SET_Am, blk, index, data)

#define READ_EGR_IPFIX_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_PROFILEm, blk, index, data)
#define WRITE_EGR_IPFIX_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_PROFILEm, blk, index, data)

#define READ_EGR_IPFIX_SESSION_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPFIX_SESSION_TABLEm, blk, index, data)
#define WRITE_EGR_IPFIX_SESSION_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPFIX_SESSION_TABLEm, blk, index, data)

#define READ_EGR_IPMCm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IPMCm, blk, index, data)
#define WRITE_EGR_IPMCm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IPMCm, blk, index, data)

#define READ_EGR_IP_TUNNELm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IP_TUNNELm, blk, index, data)
#define WRITE_EGR_IP_TUNNELm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IP_TUNNELm, blk, index, data)

#define READ_EGR_IP_TUNNEL_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IP_TUNNEL_IPV6m, blk, index, data)
#define WRITE_EGR_IP_TUNNEL_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IP_TUNNEL_IPV6m, blk, index, data)

#define READ_EGR_IP_TUNNEL_MPLSm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_IP_TUNNEL_MPLSm, blk, index, data)
#define WRITE_EGR_IP_TUNNEL_MPLSm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_IP_TUNNEL_MPLSm, blk, index, data)

#define READ_EGR_L3_INTFm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_L3_INTFm, blk, index, data)
#define WRITE_EGR_L3_INTFm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_L3_INTFm, blk, index, data)

#define READ_EGR_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_L3_NEXT_HOPm, blk, index, data)
#define WRITE_EGR_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_L3_NEXT_HOPm, blk, index, data)

#define READ_EGR_MAC_DA_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MAC_DA_PROFILEm, blk, index, data)
#define WRITE_EGR_MAC_DA_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MAC_DA_PROFILEm, blk, index, data)

#define READ_EGR_MAP_MHm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MAP_MHm, blk, index, data)
#define WRITE_EGR_MAP_MHm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MAP_MHm, blk, index, data)

#define READ_EGR_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MASKm, blk, index, data)
#define WRITE_EGR_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MASKm, blk, index, data)

#define READ_EGR_MASK_MODBASEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MASK_MODBASEm, blk, index, data)
#define WRITE_EGR_MASK_MODBASEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MASK_MODBASEm, blk, index, data)

#define READ_EGR_MAX_USED_ENTRIESm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MAX_USED_ENTRIESm, blk, index, data)
#define WRITE_EGR_MAX_USED_ENTRIESm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MAX_USED_ENTRIESm, blk, index, data)

#define READ_EGR_MAX_USED_ENTRIES_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MAX_USED_ENTRIES_Xm, blk, index, data)
#define WRITE_EGR_MAX_USED_ENTRIES_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MAX_USED_ENTRIES_Xm, blk, index, data)

#define READ_EGR_MAX_USED_ENTRIES_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MAX_USED_ENTRIES_Ym, blk, index, data)
#define WRITE_EGR_MAX_USED_ENTRIES_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MAX_USED_ENTRIES_Ym, blk, index, data)

#define READ_EGR_MIRROR_ENCAP_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MIRROR_ENCAP_CONTROLm, blk, index, data)
#define WRITE_EGR_MIRROR_ENCAP_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MIRROR_ENCAP_CONTROLm, blk, index, data)

#define READ_EGR_MIRROR_ENCAP_DATA_1m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MIRROR_ENCAP_DATA_1m, blk, index, data)
#define WRITE_EGR_MIRROR_ENCAP_DATA_1m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MIRROR_ENCAP_DATA_1m, blk, index, data)

#define READ_EGR_MIRROR_ENCAP_DATA_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MIRROR_ENCAP_DATA_2m, blk, index, data)
#define WRITE_EGR_MIRROR_ENCAP_DATA_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MIRROR_ENCAP_DATA_2m, blk, index, data)

#define READ_EGR_MMU_REQUESTSm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MMU_REQUESTSm, blk, index, data)
#define WRITE_EGR_MMU_REQUESTSm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MMU_REQUESTSm, blk, index, data)

#define READ_EGR_MMU_REQUESTS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MMU_REQUESTS_Xm, blk, index, data)
#define WRITE_EGR_MMU_REQUESTS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MMU_REQUESTS_Xm, blk, index, data)

#define READ_EGR_MMU_REQUESTS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MMU_REQUESTS_Ym, blk, index, data)
#define WRITE_EGR_MMU_REQUESTS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MMU_REQUESTS_Ym, blk, index, data)

#define READ_EGR_MOD_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MOD_MAP_TABLEm, blk, index, data)
#define WRITE_EGR_MOD_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MOD_MAP_TABLEm, blk, index, data)

#define READ_EGR_MPLS_EXP_MAPPING_1m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MPLS_EXP_MAPPING_1m, blk, index, data)
#define WRITE_EGR_MPLS_EXP_MAPPING_1m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MPLS_EXP_MAPPING_1m, blk, index, data)

#define READ_EGR_MPLS_EXP_MAPPING_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MPLS_EXP_MAPPING_2m, blk, index, data)
#define WRITE_EGR_MPLS_EXP_MAPPING_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MPLS_EXP_MAPPING_2m, blk, index, data)

#define READ_EGR_MPLS_EXP_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MPLS_EXP_PRI_MAPPINGm, blk, index, data)
#define WRITE_EGR_MPLS_EXP_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MPLS_EXP_PRI_MAPPINGm, blk, index, data)

#define READ_EGR_MPLS_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MPLS_PRI_MAPPINGm, blk, index, data)
#define WRITE_EGR_MPLS_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MPLS_PRI_MAPPINGm, blk, index, data)

#define READ_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm, blk, index, data)
#define WRITE_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm, blk, index, data)

#define READ_EGR_PERQ_XMT_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PERQ_XMT_COUNTERSm, blk, index, data)
#define WRITE_EGR_PERQ_XMT_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PERQ_XMT_COUNTERSm, blk, index, data)

#define READ_EGR_PERQ_XMT_COUNTERS_BASE_ADDRm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDRm, blk, index, data)
#define WRITE_EGR_PERQ_XMT_COUNTERS_BASE_ADDRm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PERQ_XMT_COUNTERS_BASE_ADDRm, blk, index, data)

#define READ_EGR_PERQ_XMT_COUNTERS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PERQ_XMT_COUNTERS_Xm, blk, index, data)
#define WRITE_EGR_PERQ_XMT_COUNTERS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PERQ_XMT_COUNTERS_Xm, blk, index, data)

#define READ_EGR_PERQ_XMT_COUNTERS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PERQ_XMT_COUNTERS_Ym, blk, index, data)
#define WRITE_EGR_PERQ_XMT_COUNTERS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PERQ_XMT_COUNTERS_Ym, blk, index, data)

#define READ_EGR_PFC_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PFC_CONTROLm, blk, index, data)
#define WRITE_EGR_PFC_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PFC_CONTROLm, blk, index, data)

#define READ_EGR_PORTm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PORTm, blk, index, data)
#define WRITE_EGR_PORTm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PORTm, blk, index, data)

#define READ_EGR_PORT_REQUESTSm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PORT_REQUESTSm, blk, index, data)
#define WRITE_EGR_PORT_REQUESTSm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PORT_REQUESTSm, blk, index, data)

#define READ_EGR_PORT_REQUESTS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PORT_REQUESTS_Xm, blk, index, data)
#define WRITE_EGR_PORT_REQUESTS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PORT_REQUESTS_Xm, blk, index, data)

#define READ_EGR_PORT_REQUESTS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PORT_REQUESTS_Ym, blk, index, data)
#define WRITE_EGR_PORT_REQUESTS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PORT_REQUESTS_Ym, blk, index, data)

#define READ_EGR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PRI_CNG_MAPm, blk, index, data)
#define WRITE_EGR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PRI_CNG_MAPm, blk, index, data)

#define READ_EGR_PW_INIT_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PW_INIT_COUNTERSm, blk, index, data)
#define WRITE_EGR_PW_INIT_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PW_INIT_COUNTERSm, blk, index, data)

#define READ_EGR_PW_INIT_COUNTERS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PW_INIT_COUNTERS_Xm, blk, index, data)
#define WRITE_EGR_PW_INIT_COUNTERS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PW_INIT_COUNTERS_Xm, blk, index, data)

#define READ_EGR_PW_INIT_COUNTERS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_PW_INIT_COUNTERS_Ym, blk, index, data)
#define WRITE_EGR_PW_INIT_COUNTERS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_PW_INIT_COUNTERS_Ym, blk, index, data)

#define READ_EGR_QCN_CNM_CONTROL_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_QCN_CNM_CONTROL_TABLEm, blk, index, data)
#define WRITE_EGR_QCN_CNM_CONTROL_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_QCN_CNM_CONTROL_TABLEm, blk, index, data)

#define READ_EGR_SCI_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_SCI_TABLEm, blk, index, data)
#define WRITE_EGR_SCI_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_SCI_TABLEm, blk, index, data)

#define READ_EGR_SERVICE_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_SERVICE_COUNTER_TABLEm, blk, index, data)
#define WRITE_EGR_SERVICE_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_SERVICE_COUNTER_TABLEm, blk, index, data)

#define READ_EGR_SERVICE_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_SERVICE_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_SERVICE_COUNTER_TABLE_Xm, blk, index, data)

#define READ_EGR_SERVICE_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_SERVICE_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_EGR_SERVICE_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_SERVICE_COUNTER_TABLE_Ym, blk, index, data)

#define READ_EGR_TRILL_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_TRILL_PARSE_CONTROLm, blk, index, data)
#define WRITE_EGR_TRILL_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_TRILL_PARSE_CONTROLm, blk, index, data)

#define READ_EGR_TRILL_PARSE_CONTROL_2m(unit, blk, index, data) \
	soc_mem_read(unit, EGR_TRILL_PARSE_CONTROL_2m, blk, index, data)
#define WRITE_EGR_TRILL_PARSE_CONTROL_2m(unit, blk, index, data) \
	soc_mem_write(unit, EGR_TRILL_PARSE_CONTROL_2m, blk, index, data)

#define READ_EGR_TRILL_RBRIDGE_NICKNAMESm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_TRILL_RBRIDGE_NICKNAMESm, blk, index, data)
#define WRITE_EGR_TRILL_RBRIDGE_NICKNAMESm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_TRILL_RBRIDGE_NICKNAMESm, blk, index, data)

#define READ_EGR_TRILL_TREE_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_TRILL_TREE_PROFILEm, blk, index, data)
#define WRITE_EGR_TRILL_TREE_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_TRILL_TREE_PROFILEm, blk, index, data)

#define READ_EGR_VFIm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VFIm, blk, index, data)
#define WRITE_EGR_VFIm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VFIm, blk, index, data)

#define READ_EGR_VINTF_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VINTF_COUNTER_TABLEm, blk, index, data)
#define WRITE_EGR_VINTF_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VINTF_COUNTER_TABLEm, blk, index, data)

#define READ_EGR_VINTF_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VINTF_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_EGR_VINTF_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VINTF_COUNTER_TABLE_Xm, blk, index, data)

#define READ_EGR_VINTF_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VINTF_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_EGR_VINTF_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VINTF_COUNTER_TABLE_Ym, blk, index, data)

#define READ_EGR_VLANm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLANm, blk, index, data)
#define WRITE_EGR_VLANm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLANm, blk, index, data)

#define READ_EGR_VLAN_STGm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_STGm, blk, index, data)
#define WRITE_EGR_VLAN_STGm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_STGm, blk, index, data)

#define READ_EGR_VLAN_TAG_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_TAG_ACTION_PROFILEm, blk, index, data)
#define WRITE_EGR_VLAN_TAG_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_TAG_ACTION_PROFILEm, blk, index, data)

#define READ_EGR_VLAN_Xm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_Xm, blk, index, data)
#define WRITE_EGR_VLAN_Xm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_Xm, blk, index, data)

#define READ_EGR_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_XLATEm, blk, index, data)
#define WRITE_EGR_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_XLATEm, blk, index, data)

#define READ_EGR_VLAN_XLATE_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_XLATE_DATA_ONLYm, blk, index, data)
#define WRITE_EGR_VLAN_XLATE_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_XLATE_DATA_ONLYm, blk, index, data)

#define READ_EGR_VLAN_XLATE_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_XLATE_MASKm, blk, index, data)
#define WRITE_EGR_VLAN_XLATE_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_XLATE_MASKm, blk, index, data)

#define READ_EGR_VLAN_XLATE_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_XLATE_ONLYm, blk, index, data)
#define WRITE_EGR_VLAN_XLATE_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_XLATE_ONLYm, blk, index, data)

#define READ_EGR_VLAN_XLATE_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_XLATE_SCRATCHm, blk, index, data)
#define WRITE_EGR_VLAN_XLATE_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_XLATE_SCRATCHm, blk, index, data)

#define READ_EGR_VLAN_Ym(unit, blk, index, data) \
	soc_mem_read(unit, EGR_VLAN_Ym, blk, index, data)
#define WRITE_EGR_VLAN_Ym(unit, blk, index, data) \
	soc_mem_write(unit, EGR_VLAN_Ym, blk, index, data)

#define READ_EGR_WLAN_DVPm(unit, blk, index, data) \
	soc_mem_read(unit, EGR_WLAN_DVPm, blk, index, data)
#define WRITE_EGR_WLAN_DVPm(unit, blk, index, data) \
	soc_mem_write(unit, EGR_WLAN_DVPm, blk, index, data)

#define READ_EG_FDM_PORT_REGSm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FDM_PORT_REGSm, blk, index, data)
#define WRITE_EG_FDM_PORT_REGSm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FDM_PORT_REGSm, blk, index, data)

#define READ_EG_FD_FCTm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FCTm, blk, index, data)
#define WRITE_EG_FD_FCTm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FCTm, blk, index, data)

#define READ_EG_FD_FIFO_COUNTm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FIFO_COUNTm, blk, index, data)
#define WRITE_EG_FD_FIFO_COUNTm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FIFO_COUNTm, blk, index, data)

#define READ_EG_FD_FIFO_THRESHm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FIFO_THRESHm, blk, index, data)
#define WRITE_EG_FD_FIFO_THRESHm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FIFO_THRESHm, blk, index, data)

#define READ_EG_FD_FIFO_THRESH_OFFSET_REDm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FIFO_THRESH_OFFSET_REDm, blk, index, data)
#define WRITE_EG_FD_FIFO_THRESH_OFFSET_REDm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FIFO_THRESH_OFFSET_REDm, blk, index, data)

#define READ_EG_FD_FIFO_THRESH_OFFSET_YELLOWm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FIFO_THRESH_OFFSET_YELLOWm, blk, index, data)
#define WRITE_EG_FD_FIFO_THRESH_OFFSET_YELLOWm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FIFO_THRESH_OFFSET_YELLOWm, blk, index, data)

#define READ_EG_FD_FIFO_THRESH_RESET_OFFSETm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_FIFO_THRESH_RESET_OFFSETm, blk, index, data)
#define WRITE_EG_FD_FIFO_THRESH_RESET_OFFSETm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_FIFO_THRESH_RESET_OFFSETm, blk, index, data)

#define READ_EG_FD_GMTm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_GMTm, blk, index, data)
#define WRITE_EG_FD_GMTm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_GMTm, blk, index, data)

#define READ_EG_FD_MDBm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_MDBm, blk, index, data)
#define WRITE_EG_FD_MDBm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_MDBm, blk, index, data)

#define READ_EG_FD_PER_PORT_DROP_COUNT1m(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_PER_PORT_DROP_COUNT1m, blk, index, data)
#define WRITE_EG_FD_PER_PORT_DROP_COUNT1m(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_PER_PORT_DROP_COUNT1m, blk, index, data)

#define READ_EG_FD_PER_PORT_DROP_COUNT2m(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_PER_PORT_DROP_COUNT2m, blk, index, data)
#define WRITE_EG_FD_PER_PORT_DROP_COUNT2m(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_PER_PORT_DROP_COUNT2m, blk, index, data)

#define READ_EG_FD_SVTm(unit, blk, index, data) \
	soc_mem_read(unit, EG_FD_SVTm, blk, index, data)
#define WRITE_EG_FD_SVTm(unit, blk, index, data) \
	soc_mem_write(unit, EG_FD_SVTm, blk, index, data)

#define READ_EMIRROR_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, EMIRROR_CONTROLm, blk, index, data)
#define WRITE_EMIRROR_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, EMIRROR_CONTROLm, blk, index, data)

#define READ_EMIRROR_CONTROL1m(unit, blk, index, data) \
	soc_mem_read(unit, EMIRROR_CONTROL1m, blk, index, data)
#define WRITE_EMIRROR_CONTROL1m(unit, blk, index, data) \
	soc_mem_write(unit, EMIRROR_CONTROL1m, blk, index, data)

#define READ_EMIRROR_CONTROL2m(unit, blk, index, data) \
	soc_mem_read(unit, EMIRROR_CONTROL2m, blk, index, data)
#define WRITE_EMIRROR_CONTROL2m(unit, blk, index, data) \
	soc_mem_write(unit, EMIRROR_CONTROL2m, blk, index, data)

#define READ_EMIRROR_CONTROL3m(unit, blk, index, data) \
	soc_mem_read(unit, EMIRROR_CONTROL3m, blk, index, data)
#define WRITE_EMIRROR_CONTROL3m(unit, blk, index, data) \
	soc_mem_write(unit, EMIRROR_CONTROL3m, blk, index, data)

#define READ_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, EM_MTP_INDEXm, blk, index, data)
#define WRITE_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, EM_MTP_INDEXm, blk, index, data)

#define READ_EPC_LINK_BMAPm(unit, blk, index, data) \
	soc_mem_read(unit, EPC_LINK_BMAPm, blk, index, data)
#define WRITE_EPC_LINK_BMAPm(unit, blk, index, data) \
	soc_mem_write(unit, EPC_LINK_BMAPm, blk, index, data)

#define READ_EP_CLASS_RESOLUTIONm(unit, blk, index, data) \
	soc_mem_read(unit, EP_CLASS_RESOLUTIONm, blk, index, data)
#define WRITE_EP_CLASS_RESOLUTIONm(unit, blk, index, data) \
	soc_mem_write(unit, EP_CLASS_RESOLUTIONm, blk, index, data)

#define READ_EP_DEST_PORT_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EP_DEST_PORT_MAPm, blk, index, data)
#define WRITE_EP_DEST_PORT_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EP_DEST_PORT_MAPm, blk, index, data)

#define READ_EP_HDR_PARSING_CTRLm(unit, blk, index, data) \
	soc_mem_read(unit, EP_HDR_PARSING_CTRLm, blk, index, data)
#define WRITE_EP_HDR_PARSING_CTRLm(unit, blk, index, data) \
	soc_mem_write(unit, EP_HDR_PARSING_CTRLm, blk, index, data)

#define READ_EP_LENGTH_ADJ_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EP_LENGTH_ADJ_MAPm, blk, index, data)
#define WRITE_EP_LENGTH_ADJ_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EP_LENGTH_ADJ_MAPm, blk, index, data)

#define READ_EP_OI2QB_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, EP_OI2QB_MAPm, blk, index, data)
#define WRITE_EP_OI2QB_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, EP_OI2QB_MAPm, blk, index, data)

#define READ_EP_PREDICTIVE_RANGINGm(unit, blk, index, data) \
	soc_mem_read(unit, EP_PREDICTIVE_RANGINGm, blk, index, data)
#define WRITE_EP_PREDICTIVE_RANGINGm(unit, blk, index, data) \
	soc_mem_write(unit, EP_PREDICTIVE_RANGINGm, blk, index, data)

#define READ_EP_REDIRECT_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, EP_REDIRECT_EM_MTP_INDEXm, blk, index, data)
#define WRITE_EP_REDIRECT_EM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, EP_REDIRECT_EM_MTP_INDEXm, blk, index, data)

#define READ_EP_STATS_CTRLm(unit, blk, index, data) \
	soc_mem_read(unit, EP_STATS_CTRLm, blk, index, data)
#define WRITE_EP_STATS_CTRLm(unit, blk, index, data) \
	soc_mem_write(unit, EP_STATS_CTRLm, blk, index, data)

#define READ_ESBS_PORT_TO_PIPE_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, ESBS_PORT_TO_PIPE_MAPPINGm, blk, index, data)
#define WRITE_ESBS_PORT_TO_PIPE_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, ESBS_PORT_TO_PIPE_MAPPINGm, blk, index, data)

#define READ_ESEC_PKT_HEADER_CAPTURE_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, ESEC_PKT_HEADER_CAPTURE_BUFFERm, blk, index, data)
#define WRITE_ESEC_PKT_HEADER_CAPTURE_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, ESEC_PKT_HEADER_CAPTURE_BUFFERm, blk, index, data)

#define READ_ESEC_SA_KEY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ESEC_SA_KEY_TABLEm, blk, index, data)
#define WRITE_ESEC_SA_KEY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ESEC_SA_KEY_TABLEm, blk, index, data)

#define READ_ESEC_SA_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ESEC_SA_TABLEm, blk, index, data)
#define WRITE_ESEC_SA_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ESEC_SA_TABLEm, blk, index, data)

#define READ_ESEC_SC_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ESEC_SC_TABLEm, blk, index, data)
#define WRITE_ESEC_SC_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ESEC_SC_TABLEm, blk, index, data)

#define READ_ESET_TO_NODE_TYPEm(unit, blk, index, data) \
	soc_mem_read(unit, ESET_TO_NODE_TYPEm, blk, index, data)
#define WRITE_ESET_TO_NODE_TYPEm(unit, blk, index, data) \
	soc_mem_write(unit, ESET_TO_NODE_TYPEm, blk, index, data)

#define READ_ESET_TYPE_TABm(unit, blk, index, data) \
	soc_mem_read(unit, ESET_TYPE_TABm, blk, index, data)
#define WRITE_ESET_TYPE_TABm(unit, blk, index, data) \
	soc_mem_write(unit, ESET_TYPE_TABm, blk, index, data)

#define READ_ESM_RANGE_CHECKm(unit, blk, index, data) \
	soc_mem_read(unit, ESM_RANGE_CHECKm, blk, index, data)
#define WRITE_ESM_RANGE_CHECKm(unit, blk, index, data) \
	soc_mem_write(unit, ESM_RANGE_CHECKm, blk, index, data)

#define READ_ES_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ES_ARB_TDM_TABLEm, blk, index, data)
#define WRITE_ES_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ES_ARB_TDM_TABLEm, blk, index, data)

#define READ_ET_INST_OPC_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ET_INST_OPC_TABLEm, blk, index, data)
#define WRITE_ET_INST_OPC_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ET_INST_OPC_TABLEm, blk, index, data)

#define READ_ET_PA_XLATm(unit, blk, index, data) \
	soc_mem_read(unit, ET_PA_XLATm, blk, index, data)
#define WRITE_ET_PA_XLATm(unit, blk, index, data) \
	soc_mem_write(unit, ET_PA_XLATm, blk, index, data)

#define READ_ET_UINST_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, ET_UINST_MEMm, blk, index, data)
#define WRITE_ET_UINST_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, ET_UINST_MEMm, blk, index, data)

#define READ_EXP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, EXP_TABLEm, blk, index, data)
#define WRITE_EXP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, EXP_TABLEm, blk, index, data)

#define READ_EXT_ACL144_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL144_TCAMm, blk, index, data)
#define WRITE_EXT_ACL144_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL144_TCAMm, blk, index, data)

#define READ_EXT_ACL144_TCAM_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL144_TCAM_IPV4m, blk, index, data)
#define WRITE_EXT_ACL144_TCAM_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL144_TCAM_IPV4m, blk, index, data)

#define READ_EXT_ACL144_TCAM_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL144_TCAM_IPV6m, blk, index, data)
#define WRITE_EXT_ACL144_TCAM_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL144_TCAM_IPV6m, blk, index, data)

#define READ_EXT_ACL144_TCAM_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL144_TCAM_L2m, blk, index, data)
#define WRITE_EXT_ACL144_TCAM_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL144_TCAM_L2m, blk, index, data)

#define READ_EXT_ACL288_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL288_TCAMm, blk, index, data)
#define WRITE_EXT_ACL288_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL288_TCAMm, blk, index, data)

#define READ_EXT_ACL288_TCAM_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL288_TCAM_IPV4m, blk, index, data)
#define WRITE_EXT_ACL288_TCAM_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL288_TCAM_IPV4m, blk, index, data)

#define READ_EXT_ACL288_TCAM_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL288_TCAM_L2m, blk, index, data)
#define WRITE_EXT_ACL288_TCAM_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL288_TCAM_L2m, blk, index, data)

#define READ_EXT_ACL360_TCAM_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL360_TCAM_DATAm, blk, index, data)
#define WRITE_EXT_ACL360_TCAM_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL360_TCAM_DATAm, blk, index, data)

#define READ_EXT_ACL360_TCAM_DATA_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL360_TCAM_DATA_IPV6_SHORTm, blk, index, data)
#define WRITE_EXT_ACL360_TCAM_DATA_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL360_TCAM_DATA_IPV6_SHORTm, blk, index, data)

#define READ_EXT_ACL360_TCAM_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL360_TCAM_MASKm, blk, index, data)
#define WRITE_EXT_ACL360_TCAM_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL360_TCAM_MASKm, blk, index, data)

#define READ_EXT_ACL432_TCAM_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL432_TCAM_DATAm, blk, index, data)
#define WRITE_EXT_ACL432_TCAM_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL432_TCAM_DATAm, blk, index, data)

#define READ_EXT_ACL432_TCAM_DATA_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL432_TCAM_DATA_IPV6_LONGm, blk, index, data)
#define WRITE_EXT_ACL432_TCAM_DATA_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL432_TCAM_DATA_IPV6_LONGm, blk, index, data)

#define READ_EXT_ACL432_TCAM_DATA_L2_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL432_TCAM_DATA_L2_IPV4m, blk, index, data)
#define WRITE_EXT_ACL432_TCAM_DATA_L2_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL432_TCAM_DATA_L2_IPV4m, blk, index, data)

#define READ_EXT_ACL432_TCAM_DATA_L2_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL432_TCAM_DATA_L2_IPV6m, blk, index, data)
#define WRITE_EXT_ACL432_TCAM_DATA_L2_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL432_TCAM_DATA_L2_IPV6m, blk, index, data)

#define READ_EXT_ACL432_TCAM_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_ACL432_TCAM_MASKm, blk, index, data)
#define WRITE_EXT_ACL432_TCAM_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_ACL432_TCAM_MASKm, blk, index, data)

#define READ_EXT_DEFIP_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DEFIP_DATAm, blk, index, data)
#define WRITE_EXT_DEFIP_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DEFIP_DATAm, blk, index, data)

#define READ_EXT_DEFIP_DATA_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DEFIP_DATA_IPV4m, blk, index, data)
#define WRITE_EXT_DEFIP_DATA_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DEFIP_DATA_IPV4m, blk, index, data)

#define READ_EXT_DEFIP_DATA_IPV6_64m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DEFIP_DATA_IPV6_64m, blk, index, data)
#define WRITE_EXT_DEFIP_DATA_IPV6_64m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DEFIP_DATA_IPV6_64m, blk, index, data)

#define READ_EXT_DEFIP_DATA_IPV6_128m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DEFIP_DATA_IPV6_128m, blk, index, data)
#define WRITE_EXT_DEFIP_DATA_IPV6_128m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DEFIP_DATA_IPV6_128m, blk, index, data)

#define READ_EXT_DST_HIT_BITSm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DST_HIT_BITSm, blk, index, data)
#define WRITE_EXT_DST_HIT_BITSm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DST_HIT_BITSm, blk, index, data)

#define READ_EXT_DST_HIT_BITS_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DST_HIT_BITS_IPV4m, blk, index, data)
#define WRITE_EXT_DST_HIT_BITS_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DST_HIT_BITS_IPV4m, blk, index, data)

#define READ_EXT_DST_HIT_BITS_IPV6_64m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DST_HIT_BITS_IPV6_64m, blk, index, data)
#define WRITE_EXT_DST_HIT_BITS_IPV6_64m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DST_HIT_BITS_IPV6_64m, blk, index, data)

#define READ_EXT_DST_HIT_BITS_IPV6_128m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DST_HIT_BITS_IPV6_128m, blk, index, data)
#define WRITE_EXT_DST_HIT_BITS_IPV6_128m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DST_HIT_BITS_IPV6_128m, blk, index, data)

#define READ_EXT_DST_HIT_BITS_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_DST_HIT_BITS_L2m, blk, index, data)
#define WRITE_EXT_DST_HIT_BITS_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_DST_HIT_BITS_L2m, blk, index, data)

#define READ_EXT_FP_CNTRm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTRm, blk, index, data)
#define WRITE_EXT_FP_CNTRm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTRm, blk, index, data)

#define READ_EXT_FP_CNTR8m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8m, blk, index, data)
#define WRITE_EXT_FP_CNTR8m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL144_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL144_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL144_IPV6m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL144_IPV6m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL144_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL144_L2m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL144_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL144_L2m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL288_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL288_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL288_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL288_L2m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL288_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL288_L2m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL360_IPV6_SHORTm, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL360_IPV6_SHORTm, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL432_IPV6_LONGm, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL432_IPV6_LONGm, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL432_L2_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL432_L2_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR8_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR8_ACL432_L2_IPV6m, blk, index, data)
#define WRITE_EXT_FP_CNTR8_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR8_ACL432_L2_IPV6m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL144_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL144_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL144_IPV6m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL144_IPV6m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL144_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL144_L2m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL144_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL144_L2m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL288_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL288_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL288_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL288_L2m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL288_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL288_L2m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL360_IPV6_SHORTm, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL360_IPV6_SHORTm, blk, index, data)

#define READ_EXT_FP_CNTR_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL432_IPV6_LONGm, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL432_IPV6_LONGm, blk, index, data)

#define READ_EXT_FP_CNTR_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL432_L2_IPV4m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL432_L2_IPV4m, blk, index, data)

#define READ_EXT_FP_CNTR_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_CNTR_ACL432_L2_IPV6m, blk, index, data)
#define WRITE_EXT_FP_CNTR_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_CNTR_ACL432_L2_IPV6m, blk, index, data)

#define READ_EXT_FP_POLICYm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICYm, blk, index, data)
#define WRITE_EXT_FP_POLICYm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICYm, blk, index, data)

#define READ_EXT_FP_POLICY_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL144_IPV4m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL144_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL144_IPV4m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL144_IPV6m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL144_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL144_IPV6m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL144_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL144_L2m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL144_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL144_L2m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL288_IPV4m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL288_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL288_IPV4m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL288_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL288_L2m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL288_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL288_L2m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL360_IPV6_SHORTm, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL360_IPV6_SHORTm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL360_IPV6_SHORTm, blk, index, data)

#define READ_EXT_FP_POLICY_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL432_IPV6_LONGm, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL432_IPV6_LONGm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL432_IPV6_LONGm, blk, index, data)

#define READ_EXT_FP_POLICY_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL432_L2_IPV4m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL432_L2_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL432_L2_IPV4m, blk, index, data)

#define READ_EXT_FP_POLICY_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_FP_POLICY_ACL432_L2_IPV6m, blk, index, data)
#define WRITE_EXT_FP_POLICY_ACL432_L2_IPV6m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_FP_POLICY_ACL432_L2_IPV6m, blk, index, data)

#define READ_EXT_IFP_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IFP_ACTION_PROFILEm, blk, index, data)
#define WRITE_EXT_IFP_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IFP_ACTION_PROFILEm, blk, index, data)

#define READ_EXT_IPV4_DEFIPm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV4_DEFIPm, blk, index, data)
#define WRITE_EXT_IPV4_DEFIPm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV4_DEFIPm, blk, index, data)

#define READ_EXT_IPV4_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV4_DEFIP_TCAMm, blk, index, data)
#define WRITE_EXT_IPV4_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV4_DEFIP_TCAMm, blk, index, data)

#define READ_EXT_IPV6_128_DEFIPm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV6_128_DEFIPm, blk, index, data)
#define WRITE_EXT_IPV6_128_DEFIPm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV6_128_DEFIPm, blk, index, data)

#define READ_EXT_IPV6_128_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV6_128_DEFIP_TCAMm, blk, index, data)
#define WRITE_EXT_IPV6_128_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV6_128_DEFIP_TCAMm, blk, index, data)

#define READ_EXT_IPV6_64_DEFIPm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV6_64_DEFIPm, blk, index, data)
#define WRITE_EXT_IPV6_64_DEFIPm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV6_64_DEFIPm, blk, index, data)

#define READ_EXT_IPV6_64_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_IPV6_64_DEFIP_TCAMm, blk, index, data)
#define WRITE_EXT_IPV6_64_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_IPV6_64_DEFIP_TCAMm, blk, index, data)

#define READ_EXT_L2_ENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_L2_ENTRYm, blk, index, data)
#define WRITE_EXT_L2_ENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_L2_ENTRYm, blk, index, data)

#define READ_EXT_L2_ENTRY_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_L2_ENTRY_DATAm, blk, index, data)
#define WRITE_EXT_L2_ENTRY_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_L2_ENTRY_DATAm, blk, index, data)

#define READ_EXT_L2_ENTRY_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_L2_ENTRY_TCAMm, blk, index, data)
#define WRITE_EXT_L2_ENTRY_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_L2_ENTRY_TCAMm, blk, index, data)

#define READ_EXT_L2_MOD_FIFOm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_L2_MOD_FIFOm, blk, index, data)
#define WRITE_EXT_L2_MOD_FIFOm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_L2_MOD_FIFOm, blk, index, data)

#define READ_EXT_SRC_HIT_BITSm(unit, blk, index, data) \
	soc_mem_read(unit, EXT_SRC_HIT_BITSm, blk, index, data)
#define WRITE_EXT_SRC_HIT_BITSm(unit, blk, index, data) \
	soc_mem_write(unit, EXT_SRC_HIT_BITSm, blk, index, data)

#define READ_EXT_SRC_HIT_BITS_IPV4m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_SRC_HIT_BITS_IPV4m, blk, index, data)
#define WRITE_EXT_SRC_HIT_BITS_IPV4m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_SRC_HIT_BITS_IPV4m, blk, index, data)

#define READ_EXT_SRC_HIT_BITS_IPV6_64m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_SRC_HIT_BITS_IPV6_64m, blk, index, data)
#define WRITE_EXT_SRC_HIT_BITS_IPV6_64m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_SRC_HIT_BITS_IPV6_64m, blk, index, data)

#define READ_EXT_SRC_HIT_BITS_IPV6_128m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_SRC_HIT_BITS_IPV6_128m, blk, index, data)
#define WRITE_EXT_SRC_HIT_BITS_IPV6_128m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_SRC_HIT_BITS_IPV6_128m, blk, index, data)

#define READ_EXT_SRC_HIT_BITS_L2m(unit, blk, index, data) \
	soc_mem_read(unit, EXT_SRC_HIT_BITS_L2m, blk, index, data)
#define WRITE_EXT_SRC_HIT_BITS_L2m(unit, blk, index, data) \
	soc_mem_write(unit, EXT_SRC_HIT_BITS_L2m, blk, index, data)

#define READ_FC_CREDITSm(unit, blk, index, data) \
	soc_mem_read(unit, FC_CREDITSm, blk, index, data)
#define WRITE_FC_CREDITSm(unit, blk, index, data) \
	soc_mem_write(unit, FC_CREDITSm, blk, index, data)

#define READ_FC_HEADER_TYPEm(unit, blk, index, data) \
	soc_mem_read(unit, FC_HEADER_TYPEm, blk, index, data)
#define WRITE_FC_HEADER_TYPEm(unit, blk, index, data) \
	soc_mem_write(unit, FC_HEADER_TYPEm, blk, index, data)

#define READ_FE_IPMC_VECm(unit, blk, index, data) \
	soc_mem_read(unit, FE_IPMC_VECm, blk, index, data)
#define WRITE_FE_IPMC_VECm(unit, blk, index, data) \
	soc_mem_write(unit, FE_IPMC_VECm, blk, index, data)

#define READ_FE_IPMC_VLANm(unit, blk, index, data) \
	soc_mem_read(unit, FE_IPMC_VLANm, blk, index, data)
#define WRITE_FE_IPMC_VLANm(unit, blk, index, data) \
	soc_mem_write(unit, FE_IPMC_VLANm, blk, index, data)

#define READ_FF_FC_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, FF_FC_CONFIGm, blk, index, data)
#define WRITE_FF_FC_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, FF_FC_CONFIGm, blk, index, data)

#define READ_FF_FC_MEM_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, FF_FC_MEM_CONFIGm, blk, index, data)
#define WRITE_FF_FC_MEM_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, FF_FC_MEM_CONFIGm, blk, index, data)

#define READ_FIFO_GROUP_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_GROUP_MAP_TABLEm, blk, index, data)
#define WRITE_FIFO_GROUP_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_GROUP_MAP_TABLEm, blk, index, data)

#define READ_FIFO_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_MAP_TABLEm, blk, index, data)
#define WRITE_FIFO_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_MAP_TABLEm, blk, index, data)

#define READ_FIFO_SHAPER_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_SHAPER_TABLE_0m, blk, index, data)
#define WRITE_FIFO_SHAPER_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_SHAPER_TABLE_0m, blk, index, data)

#define READ_FIFO_SHAPER_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_SHAPER_TABLE_1m, blk, index, data)
#define WRITE_FIFO_SHAPER_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_SHAPER_TABLE_1m, blk, index, data)

#define READ_FIFO_SHAPER_TABLE_2m(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_SHAPER_TABLE_2m, blk, index, data)
#define WRITE_FIFO_SHAPER_TABLE_2m(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_SHAPER_TABLE_2m, blk, index, data)

#define READ_FIFO_SHAPER_TABLE_3m(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_SHAPER_TABLE_3m, blk, index, data)
#define WRITE_FIFO_SHAPER_TABLE_3m(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_SHAPER_TABLE_3m, blk, index, data)

#define READ_FIFO_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FIFO_WERR_TABLEm, blk, index, data)
#define WRITE_FIFO_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FIFO_WERR_TABLEm, blk, index, data)

#define READ_FILTERMATCHCOUNTm(unit, blk, index, data) \
	soc_mem_read(unit, FILTERMATCHCOUNTm, blk, index, data)
#define WRITE_FILTERMATCHCOUNTm(unit, blk, index, data) \
	soc_mem_write(unit, FILTERMATCHCOUNTm, blk, index, data)

#define READ_FILTER_IMASKm(unit, blk, index, data) \
	soc_mem_read(unit, FILTER_IMASKm, blk, index, data)
#define WRITE_FILTER_IMASKm(unit, blk, index, data) \
	soc_mem_write(unit, FILTER_IMASKm, blk, index, data)

#define READ_FILTER_IRULEm(unit, blk, index, data) \
	soc_mem_read(unit, FILTER_IRULEm, blk, index, data)
#define WRITE_FILTER_IRULEm(unit, blk, index, data) \
	soc_mem_write(unit, FILTER_IRULEm, blk, index, data)

#define READ_FLOW_CONTROL_BASE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FLOW_CONTROL_BASE_TABLEm, blk, index, data)
#define WRITE_FLOW_CONTROL_BASE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FLOW_CONTROL_BASE_TABLEm, blk, index, data)

#define READ_FLOW_CONTROL_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FLOW_CONTROL_MAP_TABLEm, blk, index, data)
#define WRITE_FLOW_CONTROL_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FLOW_CONTROL_MAP_TABLEm, blk, index, data)

#define READ_FLOW_CONTROL_STATE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FLOW_CONTROL_STATE_TABLEm, blk, index, data)
#define WRITE_FLOW_CONTROL_STATE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FLOW_CONTROL_STATE_TABLEm, blk, index, data)

#define READ_FLOW_CONTROL_TRANSLATE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FLOW_CONTROL_TRANSLATE_TABLEm, blk, index, data)
#define WRITE_FLOW_CONTROL_TRANSLATE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FLOW_CONTROL_TRANSLATE_TABLEm, blk, index, data)

#define READ_FLUSH_PENDINGm(unit, blk, index, data) \
	soc_mem_read(unit, FLUSH_PENDINGm, blk, index, data)
#define WRITE_FLUSH_PENDINGm(unit, blk, index, data) \
	soc_mem_write(unit, FLUSH_PENDINGm, blk, index, data)

#define READ_FP_COUNTER_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, FP_COUNTER_EXTm, blk, index, data)
#define WRITE_FP_COUNTER_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, FP_COUNTER_EXTm, blk, index, data)

#define READ_FP_COUNTER_INTm(unit, blk, index, data) \
	soc_mem_read(unit, FP_COUNTER_INTm, blk, index, data)
#define WRITE_FP_COUNTER_INTm(unit, blk, index, data) \
	soc_mem_write(unit, FP_COUNTER_INTm, blk, index, data)

#define READ_FP_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_COUNTER_TABLEm, blk, index, data)
#define WRITE_FP_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_COUNTER_TABLEm, blk, index, data)

#define READ_FP_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_FP_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_COUNTER_TABLE_Xm, blk, index, data)

#define READ_FP_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_FP_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_COUNTER_TABLE_Ym, blk, index, data)

#define READ_FP_EXTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_EXTERNALm, blk, index, data)
#define WRITE_FP_EXTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_EXTERNALm, blk, index, data)

#define READ_FP_GLOBAL_MASK_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, FP_GLOBAL_MASK_TCAMm, blk, index, data)
#define WRITE_FP_GLOBAL_MASK_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, FP_GLOBAL_MASK_TCAMm, blk, index, data)

#define READ_FP_GLOBAL_MASK_TCAM_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_GLOBAL_MASK_TCAM_Xm, blk, index, data)
#define WRITE_FP_GLOBAL_MASK_TCAM_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_GLOBAL_MASK_TCAM_Xm, blk, index, data)

#define READ_FP_GLOBAL_MASK_TCAM_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_GLOBAL_MASK_TCAM_Ym, blk, index, data)
#define WRITE_FP_GLOBAL_MASK_TCAM_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_GLOBAL_MASK_TCAM_Ym, blk, index, data)

#define READ_FP_GM_FIELDSm(unit, blk, index, data) \
	soc_mem_read(unit, FP_GM_FIELDSm, blk, index, data)
#define WRITE_FP_GM_FIELDSm(unit, blk, index, data) \
	soc_mem_write(unit, FP_GM_FIELDSm, blk, index, data)

#define READ_FP_GM_FIELDS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_GM_FIELDS_Xm, blk, index, data)
#define WRITE_FP_GM_FIELDS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_GM_FIELDS_Xm, blk, index, data)

#define READ_FP_GM_FIELDS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_GM_FIELDS_Ym, blk, index, data)
#define WRITE_FP_GM_FIELDS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_GM_FIELDS_Ym, blk, index, data)

#define READ_FP_INTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_INTERNALm, blk, index, data)
#define WRITE_FP_INTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_INTERNALm, blk, index, data)

#define READ_FP_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_METER_TABLEm, blk, index, data)
#define WRITE_FP_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_METER_TABLEm, blk, index, data)

#define READ_FP_METER_TABLE_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, FP_METER_TABLE_EXTm, blk, index, data)
#define WRITE_FP_METER_TABLE_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, FP_METER_TABLE_EXTm, blk, index, data)

#define READ_FP_METER_TABLE_INTm(unit, blk, index, data) \
	soc_mem_read(unit, FP_METER_TABLE_INTm, blk, index, data)
#define WRITE_FP_METER_TABLE_INTm(unit, blk, index, data) \
	soc_mem_write(unit, FP_METER_TABLE_INTm, blk, index, data)

#define READ_FP_METER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_METER_TABLE_Xm, blk, index, data)
#define WRITE_FP_METER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_METER_TABLE_Xm, blk, index, data)

#define READ_FP_METER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_METER_TABLE_Ym, blk, index, data)
#define WRITE_FP_METER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_METER_TABLE_Ym, blk, index, data)

#define READ_FP_POLICY_EXTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_POLICY_EXTERNALm, blk, index, data)
#define WRITE_FP_POLICY_EXTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_POLICY_EXTERNALm, blk, index, data)

#define READ_FP_POLICY_INTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_POLICY_INTERNALm, blk, index, data)
#define WRITE_FP_POLICY_INTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_POLICY_INTERNALm, blk, index, data)

#define READ_FP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_POLICY_TABLEm, blk, index, data)
#define WRITE_FP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_POLICY_TABLEm, blk, index, data)

#define READ_FP_PORT_FIELD_SELm(unit, blk, index, data) \
	soc_mem_read(unit, FP_PORT_FIELD_SELm, blk, index, data)
#define WRITE_FP_PORT_FIELD_SELm(unit, blk, index, data) \
	soc_mem_write(unit, FP_PORT_FIELD_SELm, blk, index, data)

#define READ_FP_PORT_METER_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, FP_PORT_METER_MAPm, blk, index, data)
#define WRITE_FP_PORT_METER_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, FP_PORT_METER_MAPm, blk, index, data)

#define READ_FP_RANGE_CHECKm(unit, blk, index, data) \
	soc_mem_read(unit, FP_RANGE_CHECKm, blk, index, data)
#define WRITE_FP_RANGE_CHECKm(unit, blk, index, data) \
	soc_mem_write(unit, FP_RANGE_CHECKm, blk, index, data)

#define READ_FP_SC_BCAST_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SC_BCAST_METER_TABLEm, blk, index, data)
#define WRITE_FP_SC_BCAST_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SC_BCAST_METER_TABLEm, blk, index, data)

#define READ_FP_SC_DLF_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SC_DLF_METER_TABLEm, blk, index, data)
#define WRITE_FP_SC_DLF_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SC_DLF_METER_TABLEm, blk, index, data)

#define READ_FP_SC_MCAST_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SC_MCAST_METER_TABLEm, blk, index, data)
#define WRITE_FP_SC_MCAST_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SC_MCAST_METER_TABLEm, blk, index, data)

#define READ_FP_SC_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SC_METER_TABLEm, blk, index, data)
#define WRITE_FP_SC_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SC_METER_TABLEm, blk, index, data)

#define READ_FP_SLICE_ENTRY_PORT_SELm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SLICE_ENTRY_PORT_SELm, blk, index, data)
#define WRITE_FP_SLICE_ENTRY_PORT_SELm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SLICE_ENTRY_PORT_SELm, blk, index, data)

#define READ_FP_SLICE_KEY_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SLICE_KEY_CONTROLm, blk, index, data)
#define WRITE_FP_SLICE_KEY_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SLICE_KEY_CONTROLm, blk, index, data)

#define READ_FP_SLICE_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, FP_SLICE_MAPm, blk, index, data)
#define WRITE_FP_SLICE_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, FP_SLICE_MAPm, blk, index, data)

#define READ_FP_STORM_CONTROL_METERSm(unit, blk, index, data) \
	soc_mem_read(unit, FP_STORM_CONTROL_METERSm, blk, index, data)
#define WRITE_FP_STORM_CONTROL_METERSm(unit, blk, index, data) \
	soc_mem_write(unit, FP_STORM_CONTROL_METERSm, blk, index, data)

#define READ_FP_STORM_CONTROL_METERS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_STORM_CONTROL_METERS_Xm, blk, index, data)
#define WRITE_FP_STORM_CONTROL_METERS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_STORM_CONTROL_METERS_Xm, blk, index, data)

#define READ_FP_STORM_CONTROL_METERS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_STORM_CONTROL_METERS_Ym, blk, index, data)
#define WRITE_FP_STORM_CONTROL_METERS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_STORM_CONTROL_METERS_Ym, blk, index, data)

#define READ_FP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAMm, blk, index, data)
#define WRITE_FP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAMm, blk, index, data)

#define READ_FP_TCAM_EXTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAM_EXTERNALm, blk, index, data)
#define WRITE_FP_TCAM_EXTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAM_EXTERNALm, blk, index, data)

#define READ_FP_TCAM_INTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAM_INTERNALm, blk, index, data)
#define WRITE_FP_TCAM_INTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAM_INTERNALm, blk, index, data)

#define READ_FP_TCAM_PLUS_POLICYm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAM_PLUS_POLICYm, blk, index, data)
#define WRITE_FP_TCAM_PLUS_POLICYm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAM_PLUS_POLICYm, blk, index, data)

#define READ_FP_TCAM_Xm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAM_Xm, blk, index, data)
#define WRITE_FP_TCAM_Xm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAM_Xm, blk, index, data)

#define READ_FP_TCAM_Ym(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCAM_Ym, blk, index, data)
#define WRITE_FP_TCAM_Ym(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCAM_Ym, blk, index, data)

#define READ_FP_TCP_UDP_PORT_RANGEm(unit, blk, index, data) \
	soc_mem_read(unit, FP_TCP_UDP_PORT_RANGEm, blk, index, data)
#define WRITE_FP_TCP_UDP_PORT_RANGEm(unit, blk, index, data) \
	soc_mem_write(unit, FP_TCP_UDP_PORT_RANGEm, blk, index, data)

#define READ_FP_UDF_OFFSETm(unit, blk, index, data) \
	soc_mem_read(unit, FP_UDF_OFFSETm, blk, index, data)
#define WRITE_FP_UDF_OFFSETm(unit, blk, index, data) \
	soc_mem_write(unit, FP_UDF_OFFSETm, blk, index, data)

#define READ_FP_UDF_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, FP_UDF_TCAMm, blk, index, data)
#define WRITE_FP_UDF_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, FP_UDF_TCAMm, blk, index, data)

#define READ_FRAME_PARSINGm(unit, blk, index, data) \
	soc_mem_read(unit, FRAME_PARSINGm, blk, index, data)
#define WRITE_FRAME_PARSINGm(unit, blk, index, data) \
	soc_mem_write(unit, FRAME_PARSINGm, blk, index, data)

#define READ_GE_IPMC_VECm(unit, blk, index, data) \
	soc_mem_read(unit, GE_IPMC_VECm, blk, index, data)
#define WRITE_GE_IPMC_VECm(unit, blk, index, data) \
	soc_mem_write(unit, GE_IPMC_VECm, blk, index, data)

#define READ_GE_IPMC_VLANm(unit, blk, index, data) \
	soc_mem_read(unit, GE_IPMC_VLANm, blk, index, data)
#define WRITE_GE_IPMC_VLANm(unit, blk, index, data) \
	soc_mem_write(unit, GE_IPMC_VLANm, blk, index, data)

#define READ_GFILTER_FFPCOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_FFPCOUNTERSm, blk, index, data)
#define WRITE_GFILTER_FFPCOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_FFPCOUNTERSm, blk, index, data)

#define READ_GFILTER_FFPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_FFPPACKETCOUNTERSm, blk, index, data)
#define WRITE_GFILTER_FFPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_FFPPACKETCOUNTERSm, blk, index, data)

#define READ_GFILTER_FFP_IN_PROFILE_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_FFP_IN_PROFILE_COUNTERSm, blk, index, data)
#define WRITE_GFILTER_FFP_IN_PROFILE_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_FFP_IN_PROFILE_COUNTERSm, blk, index, data)

#define READ_GFILTER_FFP_OUT_PROFILE_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_FFP_OUT_PROFILE_COUNTERSm, blk, index, data)
#define WRITE_GFILTER_FFP_OUT_PROFILE_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_FFP_OUT_PROFILE_COUNTERSm, blk, index, data)

#define READ_GFILTER_IMASKm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IMASKm, blk, index, data)
#define WRITE_GFILTER_IMASKm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IMASKm, blk, index, data)

#define READ_GFILTER_IRULEm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULEm, blk, index, data)
#define WRITE_GFILTER_IRULEm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULEm, blk, index, data)

#define READ_GFILTER_IRULELOOKUPm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULELOOKUPm, blk, index, data)
#define WRITE_GFILTER_IRULELOOKUPm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULELOOKUPm, blk, index, data)

#define READ_GFILTER_IRULE_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULE_TEST0m, blk, index, data)
#define WRITE_GFILTER_IRULE_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULE_TEST0m, blk, index, data)

#define READ_GFILTER_IRULE_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULE_TEST1m, blk, index, data)
#define WRITE_GFILTER_IRULE_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULE_TEST1m, blk, index, data)

#define READ_GFILTER_IRULE_TEST2m(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULE_TEST2m, blk, index, data)
#define WRITE_GFILTER_IRULE_TEST2m(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULE_TEST2m, blk, index, data)

#define READ_GFILTER_IRULE_TEST3m(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_IRULE_TEST3m, blk, index, data)
#define WRITE_GFILTER_IRULE_TEST3m(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_IRULE_TEST3m, blk, index, data)

#define READ_GFILTER_METERINGm(unit, blk, index, data) \
	soc_mem_read(unit, GFILTER_METERINGm, blk, index, data)
#define WRITE_GFILTER_METERINGm(unit, blk, index, data) \
	soc_mem_write(unit, GFILTER_METERINGm, blk, index, data)

#define READ_GLOBAL_STATSm(unit, blk, index, data) \
	soc_mem_read(unit, GLOBAL_STATSm, blk, index, data)
#define WRITE_GLOBAL_STATSm(unit, blk, index, data) \
	soc_mem_write(unit, GLOBAL_STATSm, blk, index, data)

#define READ_GPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, GPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)
#define WRITE_GPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, GPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)

#define READ_GPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, GPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)
#define WRITE_GPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, GPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)

#define READ_GPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, GPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)
#define WRITE_GPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, GPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)

#define READ_GROUP_MAX_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, GROUP_MAX_SHAPER_TABLEm, blk, index, data)
#define WRITE_GROUP_MAX_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, GROUP_MAX_SHAPER_TABLEm, blk, index, data)

#define READ_GROUP_MEMBER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, GROUP_MEMBER_TABLEm, blk, index, data)
#define WRITE_GROUP_MEMBER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, GROUP_MEMBER_TABLEm, blk, index, data)

#define READ_HASHINPUTm(unit, blk, index, data) \
	soc_mem_read(unit, HASHINPUTm, blk, index, data)
#define WRITE_HASHINPUTm(unit, blk, index, data) \
	soc_mem_write(unit, HASHINPUTm, blk, index, data)

#define READ_HASH_TRAP_INFOm(unit, blk, index, data) \
	soc_mem_read(unit, HASH_TRAP_INFOm, blk, index, data)
#define WRITE_HASH_TRAP_INFOm(unit, blk, index, data) \
	soc_mem_write(unit, HASH_TRAP_INFOm, blk, index, data)

#define READ_HEAD_LLAm(unit, blk, index, data) \
	soc_mem_read(unit, HEAD_LLAm, blk, index, data)
#define WRITE_HEAD_LLAm(unit, blk, index, data) \
	soc_mem_write(unit, HEAD_LLAm, blk, index, data)

#define READ_HGT_DLB_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, HGT_DLB_CONTROLm, blk, index, data)
#define WRITE_HGT_DLB_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, HGT_DLB_CONTROLm, blk, index, data)

#define READ_HG_PORT_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, HG_PORT_TABLEm, blk, index, data)
#define WRITE_HG_PORT_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, HG_PORT_TABLEm, blk, index, data)

#define READ_HG_TRUNK_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, HG_TRUNK_BITMAPm, blk, index, data)
#define WRITE_HG_TRUNK_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, HG_TRUNK_BITMAPm, blk, index, data)

#define READ_HG_TRUNK_FAILOVER_ENABLEm(unit, blk, index, data) \
	soc_mem_read(unit, HG_TRUNK_FAILOVER_ENABLEm, blk, index, data)
#define WRITE_HG_TRUNK_FAILOVER_ENABLEm(unit, blk, index, data) \
	soc_mem_write(unit, HG_TRUNK_FAILOVER_ENABLEm, blk, index, data)

#define READ_HG_TRUNK_FAILOVER_SETm(unit, blk, index, data) \
	soc_mem_read(unit, HG_TRUNK_FAILOVER_SETm, blk, index, data)
#define WRITE_HG_TRUNK_FAILOVER_SETm(unit, blk, index, data) \
	soc_mem_write(unit, HG_TRUNK_FAILOVER_SETm, blk, index, data)

#define READ_HG_TRUNK_GROUPm(unit, blk, index, data) \
	soc_mem_read(unit, HG_TRUNK_GROUPm, blk, index, data)
#define WRITE_HG_TRUNK_GROUPm(unit, blk, index, data) \
	soc_mem_write(unit, HG_TRUNK_GROUPm, blk, index, data)

#define READ_HG_TRUNK_MEMBERm(unit, blk, index, data) \
	soc_mem_read(unit, HG_TRUNK_MEMBERm, blk, index, data)
#define WRITE_HG_TRUNK_MEMBERm(unit, blk, index, data) \
	soc_mem_write(unit, HG_TRUNK_MEMBERm, blk, index, data)

#define READ_HIGIG_TRUNK_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, HIGIG_TRUNK_CONTROLm, blk, index, data)
#define WRITE_HIGIG_TRUNK_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, HIGIG_TRUNK_CONTROLm, blk, index, data)

#define READ_IARB_MAIN_TDMm(unit, blk, index, data) \
	soc_mem_read(unit, IARB_MAIN_TDMm, blk, index, data)
#define WRITE_IARB_MAIN_TDMm(unit, blk, index, data) \
	soc_mem_write(unit, IARB_MAIN_TDMm, blk, index, data)

#define READ_IARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, IARB_TDM_TABLEm, blk, index, data)
#define WRITE_IARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, IARB_TDM_TABLEm, blk, index, data)

#define READ_ICONTROL_OPCODE_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, ICONTROL_OPCODE_BITMAPm, blk, index, data)
#define WRITE_ICONTROL_OPCODE_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, ICONTROL_OPCODE_BITMAPm, blk, index, data)

#define READ_IDP0_DFIFO_0m(unit, blk, index, data) \
	soc_mem_read(unit, IDP0_DFIFO_0m, blk, index, data)
#define WRITE_IDP0_DFIFO_0m(unit, blk, index, data) \
	soc_mem_write(unit, IDP0_DFIFO_0m, blk, index, data)

#define READ_IDP0_DFIFO_1m(unit, blk, index, data) \
	soc_mem_read(unit, IDP0_DFIFO_1m, blk, index, data)
#define WRITE_IDP0_DFIFO_1m(unit, blk, index, data) \
	soc_mem_write(unit, IDP0_DFIFO_1m, blk, index, data)

#define READ_IDP0_EREQFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, IDP0_EREQFIFOm, blk, index, data)
#define WRITE_IDP0_EREQFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, IDP0_EREQFIFOm, blk, index, data)

#define READ_IDP0_ERESPFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, IDP0_ERESPFIFOm, blk, index, data)
#define WRITE_IDP0_ERESPFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, IDP0_ERESPFIFOm, blk, index, data)

#define READ_IDP1_DFIFO_0m(unit, blk, index, data) \
	soc_mem_read(unit, IDP1_DFIFO_0m, blk, index, data)
#define WRITE_IDP1_DFIFO_0m(unit, blk, index, data) \
	soc_mem_write(unit, IDP1_DFIFO_0m, blk, index, data)

#define READ_IDP1_DFIFO_1m(unit, blk, index, data) \
	soc_mem_read(unit, IDP1_DFIFO_1m, blk, index, data)
#define WRITE_IDP1_DFIFO_1m(unit, blk, index, data) \
	soc_mem_write(unit, IDP1_DFIFO_1m, blk, index, data)

#define READ_IDP1_EREQFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, IDP1_EREQFIFOm, blk, index, data)
#define WRITE_IDP1_EREQFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, IDP1_EREQFIFOm, blk, index, data)

#define READ_IDP1_ERESPFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, IDP1_ERESPFIFOm, blk, index, data)
#define WRITE_IDP1_ERESPFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, IDP1_ERESPFIFOm, blk, index, data)

#define READ_IFP_PORT_FIELD_SELm(unit, blk, index, data) \
	soc_mem_read(unit, IFP_PORT_FIELD_SELm, blk, index, data)
#define WRITE_IFP_PORT_FIELD_SELm(unit, blk, index, data) \
	soc_mem_write(unit, IFP_PORT_FIELD_SELm, blk, index, data)

#define READ_IFP_REDIRECTION_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, IFP_REDIRECTION_PROFILEm, blk, index, data)
#define WRITE_IFP_REDIRECTION_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, IFP_REDIRECTION_PROFILEm, blk, index, data)

#define READ_IGR_VLAN_RANGE_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, IGR_VLAN_RANGE_TBLm, blk, index, data)
#define WRITE_IGR_VLAN_RANGE_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, IGR_VLAN_RANGE_TBLm, blk, index, data)

#define READ_IGR_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_read(unit, IGR_VLAN_XLATEm, blk, index, data)
#define WRITE_IGR_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_write(unit, IGR_VLAN_XLATEm, blk, index, data)

#define READ_IL_CHANNEL_REMAP0m(unit, blk, index, data) \
	soc_mem_read(unit, IL_CHANNEL_REMAP0m, blk, index, data)
#define WRITE_IL_CHANNEL_REMAP0m(unit, blk, index, data) \
	soc_mem_write(unit, IL_CHANNEL_REMAP0m, blk, index, data)

#define READ_IL_CHANNEL_REMAP1m(unit, blk, index, data) \
	soc_mem_read(unit, IL_CHANNEL_REMAP1m, blk, index, data)
#define WRITE_IL_CHANNEL_REMAP1m(unit, blk, index, data) \
	soc_mem_write(unit, IL_CHANNEL_REMAP1m, blk, index, data)

#define READ_IL_STAT_MEM_0m(unit, blk, index, data) \
	soc_mem_read(unit, IL_STAT_MEM_0m, blk, index, data)
#define WRITE_IL_STAT_MEM_0m(unit, blk, index, data) \
	soc_mem_write(unit, IL_STAT_MEM_0m, blk, index, data)

#define READ_IL_STAT_MEM_1m(unit, blk, index, data) \
	soc_mem_read(unit, IL_STAT_MEM_1m, blk, index, data)
#define WRITE_IL_STAT_MEM_1m(unit, blk, index, data) \
	soc_mem_write(unit, IL_STAT_MEM_1m, blk, index, data)

#define READ_IL_STAT_MEM_2m(unit, blk, index, data) \
	soc_mem_read(unit, IL_STAT_MEM_2m, blk, index, data)
#define WRITE_IL_STAT_MEM_2m(unit, blk, index, data) \
	soc_mem_write(unit, IL_STAT_MEM_2m, blk, index, data)

#define READ_IL_STAT_MEM_3m(unit, blk, index, data) \
	soc_mem_read(unit, IL_STAT_MEM_3m, blk, index, data)
#define WRITE_IL_STAT_MEM_3m(unit, blk, index, data) \
	soc_mem_write(unit, IL_STAT_MEM_3m, blk, index, data)

#define READ_IL_STAT_MEM_4m(unit, blk, index, data) \
	soc_mem_read(unit, IL_STAT_MEM_4m, blk, index, data)
#define WRITE_IL_STAT_MEM_4m(unit, blk, index, data) \
	soc_mem_write(unit, IL_STAT_MEM_4m, blk, index, data)

#define READ_IMIRROR_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, IMIRROR_BITMAPm, blk, index, data)
#define WRITE_IMIRROR_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, IMIRROR_BITMAPm, blk, index, data)

#define READ_IM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, IM_MTP_INDEXm, blk, index, data)
#define WRITE_IM_MTP_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, IM_MTP_INDEXm, blk, index, data)

#define READ_INCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLBCASTPKTSm, blk, index, data)
#define WRITE_INCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLBCASTPKTSm, blk, index, data)

#define READ_INCTRLBYTm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLBYTm, blk, index, data)
#define WRITE_INCTRLBYTm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLBYTm, blk, index, data)

#define READ_INCTRLDISCPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLDISCPKTSm, blk, index, data)
#define WRITE_INCTRLDISCPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLDISCPKTSm, blk, index, data)

#define READ_INCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLERRPKTSm, blk, index, data)
#define WRITE_INCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLERRPKTSm, blk, index, data)

#define READ_INCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLMCASTPKTSm, blk, index, data)
#define WRITE_INCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLMCASTPKTSm, blk, index, data)

#define READ_INCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, INCTRLUCASTPKTSm, blk, index, data)
#define WRITE_INCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, INCTRLUCASTPKTSm, blk, index, data)

#define READ_ING_1588_TS_DISPOSITION_PROFILE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_1588_TS_DISPOSITION_PROFILE_TABLEm, blk, index, data)
#define WRITE_ING_1588_TS_DISPOSITION_PROFILE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_1588_TS_DISPOSITION_PROFILE_TABLEm, blk, index, data)

#define READ_ING_DVP_2_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_DVP_2_TABLEm, blk, index, data)
#define WRITE_ING_DVP_2_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_DVP_2_TABLEm, blk, index, data)

#define READ_ING_DVP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_DVP_TABLEm, blk, index, data)
#define WRITE_ING_DVP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_DVP_TABLEm, blk, index, data)

#define READ_ING_EGRMSKBMAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_EGRMSKBMAPm, blk, index, data)
#define WRITE_ING_EGRMSKBMAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_EGRMSKBMAPm, blk, index, data)

#define READ_ING_EN_EFILTER_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_EN_EFILTER_BITMAPm, blk, index, data)
#define WRITE_ING_EN_EFILTER_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_EN_EFILTER_BITMAPm, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_0m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_0m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_1m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_1m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_2m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_2m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_2m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_2m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_3m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_3m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_3m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_3m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_4m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_4m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_4m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_4m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_5m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_5m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_5m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_5m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_6m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_6m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_6m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_6m, blk, index, data)

#define READ_ING_FLEX_CTR_COUNTER_TABLE_7m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_COUNTER_TABLE_7m, blk, index, data)
#define WRITE_ING_FLEX_CTR_COUNTER_TABLE_7m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_COUNTER_TABLE_7m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_0m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_0m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_0m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_0m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_1m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_1m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_1m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_1m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_2m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_2m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_2m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_2m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_3m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_3m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_3m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_3m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_4m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_4m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_4m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_4m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_5m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_5m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_5m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_5m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_6m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_6m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_6m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_6m, blk, index, data)

#define READ_ING_FLEX_CTR_OFFSET_TABLE_7m(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_OFFSET_TABLE_7m, blk, index, data)
#define WRITE_ING_FLEX_CTR_OFFSET_TABLE_7m(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_OFFSET_TABLE_7m, blk, index, data)

#define READ_ING_FLEX_CTR_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_PKT_PRI_MAPm, blk, index, data)
#define WRITE_ING_FLEX_CTR_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_PKT_PRI_MAPm, blk, index, data)

#define READ_ING_FLEX_CTR_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_PKT_RES_MAPm, blk, index, data)
#define WRITE_ING_FLEX_CTR_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_PKT_RES_MAPm, blk, index, data)

#define READ_ING_FLEX_CTR_PORT_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_PORT_MAPm, blk, index, data)
#define WRITE_ING_FLEX_CTR_PORT_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_PORT_MAPm, blk, index, data)

#define READ_ING_FLEX_CTR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_PRI_CNG_MAPm, blk, index, data)
#define WRITE_ING_FLEX_CTR_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_PRI_CNG_MAPm, blk, index, data)

#define READ_ING_FLEX_CTR_TOS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_FLEX_CTR_TOS_MAPm, blk, index, data)
#define WRITE_ING_FLEX_CTR_TOS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_FLEX_CTR_TOS_MAPm, blk, index, data)

#define READ_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILEm, blk, index, data)
#define WRITE_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_HIGIG_TRUNK_OVERRIDE_PROFILEm, blk, index, data)

#define READ_ING_IPFIX_DSCP_XLATE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_DSCP_XLATE_TABLEm, blk, index, data)
#define WRITE_ING_IPFIX_DSCP_XLATE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_DSCP_XLATE_TABLEm, blk, index, data)

#define READ_ING_IPFIX_EOP_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_EOP_BUFFERm, blk, index, data)
#define WRITE_ING_IPFIX_EOP_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_EOP_BUFFERm, blk, index, data)

#define READ_ING_IPFIX_EXPORT_FIFOm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_EXPORT_FIFOm, blk, index, data)
#define WRITE_ING_IPFIX_EXPORT_FIFOm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_EXPORT_FIFOm, blk, index, data)

#define READ_ING_IPFIX_FLOW_RATE_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_FLOW_RATE_METER_TABLEm, blk, index, data)
#define WRITE_ING_IPFIX_FLOW_RATE_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_FLOW_RATE_METER_TABLEm, blk, index, data)

#define READ_ING_IPFIX_IPV4_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_IPV4_MASK_SET_Am, blk, index, data)
#define WRITE_ING_IPFIX_IPV4_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_IPV4_MASK_SET_Am, blk, index, data)

#define READ_ING_IPFIX_IPV4_MASK_SET_Bm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_IPV4_MASK_SET_Bm, blk, index, data)
#define WRITE_ING_IPFIX_IPV4_MASK_SET_Bm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_IPV4_MASK_SET_Bm, blk, index, data)

#define READ_ING_IPFIX_IPV6_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_IPV6_MASK_SET_Am, blk, index, data)
#define WRITE_ING_IPFIX_IPV6_MASK_SET_Am(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_IPV6_MASK_SET_Am, blk, index, data)

#define READ_ING_IPFIX_IPV6_MASK_SET_Bm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_IPV6_MASK_SET_Bm, blk, index, data)
#define WRITE_ING_IPFIX_IPV6_MASK_SET_Bm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_IPV6_MASK_SET_Bm, blk, index, data)

#define READ_ING_IPFIX_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_PROFILEm, blk, index, data)
#define WRITE_ING_IPFIX_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_PROFILEm, blk, index, data)

#define READ_ING_IPFIX_SESSION_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_IPFIX_SESSION_TABLEm, blk, index, data)
#define WRITE_ING_IPFIX_SESSION_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_IPFIX_SESSION_TABLEm, blk, index, data)

#define READ_ING_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_L3_NEXT_HOPm, blk, index, data)
#define WRITE_ING_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_L3_NEXT_HOPm, blk, index, data)

#define READ_ING_L3_NEXT_HOP_Am(unit, blk, index, data) \
	soc_mem_read(unit, ING_L3_NEXT_HOP_Am, blk, index, data)
#define WRITE_ING_L3_NEXT_HOP_Am(unit, blk, index, data) \
	soc_mem_write(unit, ING_L3_NEXT_HOP_Am, blk, index, data)

#define READ_ING_L3_NEXT_HOP_Bm(unit, blk, index, data) \
	soc_mem_read(unit, ING_L3_NEXT_HOP_Bm, blk, index, data)
#define WRITE_ING_L3_NEXT_HOP_Bm(unit, blk, index, data) \
	soc_mem_write(unit, ING_L3_NEXT_HOP_Bm, blk, index, data)

#define READ_ING_MOD_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_MOD_MAP_TABLEm, blk, index, data)
#define WRITE_ING_MOD_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_MOD_MAP_TABLEm, blk, index, data)

#define READ_ING_MPLS_EXP_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, ING_MPLS_EXP_MAPPINGm, blk, index, data)
#define WRITE_ING_MPLS_EXP_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, ING_MPLS_EXP_MAPPINGm, blk, index, data)

#define READ_ING_OUTER_DOT1P_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_OUTER_DOT1P_MAPPING_TABLEm, blk, index, data)
#define WRITE_ING_OUTER_DOT1P_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_OUTER_DOT1P_MAPPING_TABLEm, blk, index, data)

#define READ_ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm, blk, index, data)
#define WRITE_ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm, blk, index, data)

#define READ_ING_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_PRI_CNG_MAPm, blk, index, data)
#define WRITE_ING_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_PRI_CNG_MAPm, blk, index, data)

#define READ_ING_PW_TERM_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, ING_PW_TERM_COUNTERSm, blk, index, data)
#define WRITE_ING_PW_TERM_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, ING_PW_TERM_COUNTERSm, blk, index, data)

#define READ_ING_PW_TERM_SEQ_NUMm(unit, blk, index, data) \
	soc_mem_read(unit, ING_PW_TERM_SEQ_NUMm, blk, index, data)
#define WRITE_ING_PW_TERM_SEQ_NUMm(unit, blk, index, data) \
	soc_mem_write(unit, ING_PW_TERM_SEQ_NUMm, blk, index, data)

#define READ_ING_PW_TERM_SEQ_NUM_Xm(unit, blk, index, data) \
	soc_mem_read(unit, ING_PW_TERM_SEQ_NUM_Xm, blk, index, data)
#define WRITE_ING_PW_TERM_SEQ_NUM_Xm(unit, blk, index, data) \
	soc_mem_write(unit, ING_PW_TERM_SEQ_NUM_Xm, blk, index, data)

#define READ_ING_PW_TERM_SEQ_NUM_Ym(unit, blk, index, data) \
	soc_mem_read(unit, ING_PW_TERM_SEQ_NUM_Ym, blk, index, data)
#define WRITE_ING_PW_TERM_SEQ_NUM_Ym(unit, blk, index, data) \
	soc_mem_write(unit, ING_PW_TERM_SEQ_NUM_Ym, blk, index, data)

#define READ_ING_QUEUE_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_QUEUE_MAPm, blk, index, data)
#define WRITE_ING_QUEUE_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_QUEUE_MAPm, blk, index, data)

#define READ_ING_QUEUE_OFFSET_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_QUEUE_OFFSET_MAPPING_TABLEm, blk, index, data)
#define WRITE_ING_QUEUE_OFFSET_MAPPING_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_QUEUE_OFFSET_MAPPING_TABLEm, blk, index, data)

#define READ_ING_ROUTED_INT_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, ING_ROUTED_INT_PRI_MAPPINGm, blk, index, data)
#define WRITE_ING_ROUTED_INT_PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, ING_ROUTED_INT_PRI_MAPPINGm, blk, index, data)

#define READ_ING_SERVICE_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SERVICE_COUNTER_TABLEm, blk, index, data)
#define WRITE_ING_SERVICE_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SERVICE_COUNTER_TABLEm, blk, index, data)

#define READ_ING_SERVICE_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SERVICE_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_ING_SERVICE_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SERVICE_COUNTER_TABLE_Xm, blk, index, data)

#define READ_ING_SERVICE_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, ING_SERVICE_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_ING_SERVICE_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, ING_SERVICE_COUNTER_TABLE_Ym, blk, index, data)

#define READ_ING_SERVICE_PRI_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SERVICE_PRI_MAPm, blk, index, data)
#define WRITE_ING_SERVICE_PRI_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SERVICE_PRI_MAPm, blk, index, data)

#define READ_ING_SVM_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SVM_PKT_PRI_MAPm, blk, index, data)
#define WRITE_ING_SVM_PKT_PRI_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SVM_PKT_PRI_MAPm, blk, index, data)

#define READ_ING_SVM_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SVM_PKT_RES_MAPm, blk, index, data)
#define WRITE_ING_SVM_PKT_RES_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SVM_PKT_RES_MAPm, blk, index, data)

#define READ_ING_SVM_PORT_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SVM_PORT_MAPm, blk, index, data)
#define WRITE_ING_SVM_PORT_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SVM_PORT_MAPm, blk, index, data)

#define READ_ING_SVM_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SVM_PRI_CNG_MAPm, blk, index, data)
#define WRITE_ING_SVM_PRI_CNG_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SVM_PRI_CNG_MAPm, blk, index, data)

#define READ_ING_SVM_TOS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, ING_SVM_TOS_MAPm, blk, index, data)
#define WRITE_ING_SVM_TOS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, ING_SVM_TOS_MAPm, blk, index, data)

#define READ_ING_TRILL_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, ING_TRILL_PARSE_CONTROLm, blk, index, data)
#define WRITE_ING_TRILL_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, ING_TRILL_PARSE_CONTROLm, blk, index, data)

#define READ_ING_TRILL_PAYLOAD_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, ING_TRILL_PAYLOAD_PARSE_CONTROLm, blk, index, data)
#define WRITE_ING_TRILL_PAYLOAD_PARSE_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, ING_TRILL_PAYLOAD_PARSE_CONTROLm, blk, index, data)

#define READ_ING_UNTAGGED_PHBm(unit, blk, index, data) \
	soc_mem_read(unit, ING_UNTAGGED_PHBm, blk, index, data)
#define WRITE_ING_UNTAGGED_PHBm(unit, blk, index, data) \
	soc_mem_write(unit, ING_UNTAGGED_PHBm, blk, index, data)

#define READ_ING_VINTF_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_VINTF_COUNTER_TABLEm, blk, index, data)
#define WRITE_ING_VINTF_COUNTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_VINTF_COUNTER_TABLEm, blk, index, data)

#define READ_ING_VINTF_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_read(unit, ING_VINTF_COUNTER_TABLE_Xm, blk, index, data)
#define WRITE_ING_VINTF_COUNTER_TABLE_Xm(unit, blk, index, data) \
	soc_mem_write(unit, ING_VINTF_COUNTER_TABLE_Xm, blk, index, data)

#define READ_ING_VINTF_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_read(unit, ING_VINTF_COUNTER_TABLE_Ym, blk, index, data)
#define WRITE_ING_VINTF_COUNTER_TABLE_Ym(unit, blk, index, data) \
	soc_mem_write(unit, ING_VINTF_COUNTER_TABLE_Ym, blk, index, data)

#define READ_ING_VLAN_RANGEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_VLAN_RANGEm, blk, index, data)
#define WRITE_ING_VLAN_RANGEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_VLAN_RANGEm, blk, index, data)

#define READ_ING_VLAN_TAG_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, ING_VLAN_TAG_ACTION_PROFILEm, blk, index, data)
#define WRITE_ING_VLAN_TAG_ACTION_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, ING_VLAN_TAG_ACTION_PROFILEm, blk, index, data)

#define READ_INITIAL_ING_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_ING_L3_NEXT_HOPm, blk, index, data)
#define WRITE_INITIAL_ING_L3_NEXT_HOPm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_ING_L3_NEXT_HOPm, blk, index, data)

#define READ_INITIAL_L3_ECMPm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_L3_ECMPm, blk, index, data)
#define WRITE_INITIAL_L3_ECMPm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_L3_ECMPm, blk, index, data)

#define READ_INITIAL_L3_ECMP_COUNTm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_L3_ECMP_COUNTm, blk, index, data)
#define WRITE_INITIAL_L3_ECMP_COUNTm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_L3_ECMP_COUNTm, blk, index, data)

#define READ_INITIAL_L3_ECMP_GROUPm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_L3_ECMP_GROUPm, blk, index, data)
#define WRITE_INITIAL_L3_ECMP_GROUPm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_L3_ECMP_GROUPm, blk, index, data)

#define READ_INITIAL_L3_ECMP_Xm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_L3_ECMP_Xm, blk, index, data)
#define WRITE_INITIAL_L3_ECMP_Xm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_L3_ECMP_Xm, blk, index, data)

#define READ_INITIAL_L3_ECMP_Ym(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_L3_ECMP_Ym, blk, index, data)
#define WRITE_INITIAL_L3_ECMP_Ym(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_L3_ECMP_Ym, blk, index, data)

#define READ_INITIAL_PROT_GROUP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_PROT_GROUP_TABLEm, blk, index, data)
#define WRITE_INITIAL_PROT_GROUP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_PROT_GROUP_TABLEm, blk, index, data)

#define READ_INITIAL_PROT_NHI_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, INITIAL_PROT_NHI_TABLEm, blk, index, data)
#define WRITE_INITIAL_PROT_NHI_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, INITIAL_PROT_NHI_TABLEm, blk, index, data)

#define READ_INTERFACE_MAX_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, INTERFACE_MAX_SHAPER_TABLEm, blk, index, data)
#define WRITE_INTERFACE_MAX_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, INTERFACE_MAX_SHAPER_TABLEm, blk, index, data)

#define READ_IPMC_GROUP_V4m(unit, blk, index, data) \
	soc_mem_read(unit, IPMC_GROUP_V4m, blk, index, data)
#define WRITE_IPMC_GROUP_V4m(unit, blk, index, data) \
	soc_mem_write(unit, IPMC_GROUP_V4m, blk, index, data)

#define READ_IPMC_GROUP_V6m(unit, blk, index, data) \
	soc_mem_read(unit, IPMC_GROUP_V6m, blk, index, data)
#define WRITE_IPMC_GROUP_V6m(unit, blk, index, data) \
	soc_mem_write(unit, IPMC_GROUP_V6m, blk, index, data)

#define READ_IPMC_VLAN_TBL0m(unit, blk, index, data) \
	soc_mem_read(unit, IPMC_VLAN_TBL0m, blk, index, data)
#define WRITE_IPMC_VLAN_TBL0m(unit, blk, index, data) \
	soc_mem_write(unit, IPMC_VLAN_TBL0m, blk, index, data)

#define READ_IPMC_VLAN_TBL1m(unit, blk, index, data) \
	soc_mem_read(unit, IPMC_VLAN_TBL1m, blk, index, data)
#define WRITE_IPMC_VLAN_TBL1m(unit, blk, index, data) \
	soc_mem_write(unit, IPMC_VLAN_TBL1m, blk, index, data)

#define READ_IPORT_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, IPORT_TABLEm, blk, index, data)
#define WRITE_IPORT_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, IPORT_TABLEm, blk, index, data)

#define READ_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, IPV4_IN_IPV6_PREFIX_MATCH_TABLEm, blk, index, data)
#define WRITE_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, IPV4_IN_IPV6_PREFIX_MATCH_TABLEm, blk, index, data)

#define READ_IPV6_PROXY_ENABLE_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, IPV6_PROXY_ENABLE_TABLEm, blk, index, data)
#define WRITE_IPV6_PROXY_ENABLE_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, IPV6_PROXY_ENABLE_TABLEm, blk, index, data)

#define READ_ISBS_PORT_TO_PIPE_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, ISBS_PORT_TO_PIPE_MAPPINGm, blk, index, data)
#define WRITE_ISBS_PORT_TO_PIPE_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, ISBS_PORT_TO_PIPE_MAPPINGm, blk, index, data)

#define READ_ISEC_BYPASS_FILTER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ISEC_BYPASS_FILTER_TABLEm, blk, index, data)
#define WRITE_ISEC_BYPASS_FILTER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ISEC_BYPASS_FILTER_TABLEm, blk, index, data)

#define READ_ISEC_DEBUG_RAMm(unit, blk, index, data) \
	soc_mem_read(unit, ISEC_DEBUG_RAMm, blk, index, data)
#define WRITE_ISEC_DEBUG_RAMm(unit, blk, index, data) \
	soc_mem_write(unit, ISEC_DEBUG_RAMm, blk, index, data)

#define READ_ISEC_SA_KEY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ISEC_SA_KEY_TABLEm, blk, index, data)
#define WRITE_ISEC_SA_KEY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ISEC_SA_KEY_TABLEm, blk, index, data)

#define READ_ISEC_SA_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ISEC_SA_TABLEm, blk, index, data)
#define WRITE_ISEC_SA_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ISEC_SA_TABLEm, blk, index, data)

#define READ_ISEC_SC_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, ISEC_SC_TABLEm, blk, index, data)
#define WRITE_ISEC_SC_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, ISEC_SC_TABLEm, blk, index, data)

#define READ_KNOWN_MCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, KNOWN_MCAST_BLOCK_MASKm, blk, index, data)
#define WRITE_KNOWN_MCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, KNOWN_MCAST_BLOCK_MASKm, blk, index, data)

#define READ_L1_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L1_BKm, blk, index, data)
#define WRITE_L1_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L1_BKm, blk, index, data)

#define READ_L1_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L1_BPm, blk, index, data)
#define WRITE_L1_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L1_BPm, blk, index, data)

#define READ_L1_LAm(unit, blk, index, data) \
	soc_mem_read(unit, L1_LAm, blk, index, data)
#define WRITE_L1_LAm(unit, blk, index, data) \
	soc_mem_write(unit, L1_LAm, blk, index, data)

#define READ_L1_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L1_N0m, blk, index, data)
#define WRITE_L1_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L1_N0m, blk, index, data)

#define READ_L1_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L1_N1m, blk, index, data)
#define WRITE_L1_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L1_N1m, blk, index, data)

#define READ_L1_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L1_N2m, blk, index, data)
#define WRITE_L1_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L1_N2m, blk, index, data)

#define READ_L1_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L1_NGm, blk, index, data)
#define WRITE_L1_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L1_NGm, blk, index, data)

#define READ_L1_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L1_NMm, blk, index, data)
#define WRITE_L1_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L1_NMm, blk, index, data)

#define READ_L1_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L1_NPm, blk, index, data)
#define WRITE_L1_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L1_NPm, blk, index, data)

#define READ_L2MCm(unit, blk, index, data) \
	soc_mem_read(unit, L2MCm, blk, index, data)
#define WRITE_L2MCm(unit, blk, index, data) \
	soc_mem_write(unit, L2MCm, blk, index, data)

#define READ_L2MC_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, L2MC_TABLEm, blk, index, data)
#define WRITE_L2MC_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, L2MC_TABLEm, blk, index, data)

#define READ_L2Xm(unit, blk, index, data) \
	soc_mem_read(unit, L2Xm, blk, index, data)
#define WRITE_L2Xm(unit, blk, index, data) \
	soc_mem_write(unit, L2Xm, blk, index, data)

#define READ_L2X_BASEm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_BASEm, blk, index, data)
#define WRITE_L2X_BASEm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_BASEm, blk, index, data)

#define READ_L2X_HITm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_HITm, blk, index, data)
#define WRITE_L2X_HITm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_HITm, blk, index, data)

#define READ_L2X_MCm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_MCm, blk, index, data)
#define WRITE_L2X_MCm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_MCm, blk, index, data)

#define READ_L2X_PARITYm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_PARITYm, blk, index, data)
#define WRITE_L2X_PARITYm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_PARITYm, blk, index, data)

#define READ_L2X_STATICm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_STATICm, blk, index, data)
#define WRITE_L2X_STATICm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_STATICm, blk, index, data)

#define READ_L2X_VALIDm(unit, blk, index, data) \
	soc_mem_read(unit, L2X_VALIDm, blk, index, data)
#define WRITE_L2X_VALIDm(unit, blk, index, data) \
	soc_mem_write(unit, L2X_VALIDm, blk, index, data)

#define READ_L2_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BKm, blk, index, data)
#define WRITE_L2_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BKm, blk, index, data)

#define READ_L2_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BPm, blk, index, data)
#define WRITE_L2_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BPm, blk, index, data)

#define READ_L2_BULK_MATCH_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BULK_MATCH_DATAm, blk, index, data)
#define WRITE_L2_BULK_MATCH_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BULK_MATCH_DATAm, blk, index, data)

#define READ_L2_BULK_MATCH_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BULK_MATCH_MASKm, blk, index, data)
#define WRITE_L2_BULK_MATCH_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BULK_MATCH_MASKm, blk, index, data)

#define READ_L2_BULK_REPLACE_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BULK_REPLACE_DATAm, blk, index, data)
#define WRITE_L2_BULK_REPLACE_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BULK_REPLACE_DATAm, blk, index, data)

#define READ_L2_BULK_REPLACE_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, L2_BULK_REPLACE_MASKm, blk, index, data)
#define WRITE_L2_BULK_REPLACE_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, L2_BULK_REPLACE_MASKm, blk, index, data)

#define READ_L2_ENTRY_EXTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, L2_ENTRY_EXTERNALm, blk, index, data)
#define WRITE_L2_ENTRY_EXTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, L2_ENTRY_EXTERNALm, blk, index, data)

#define READ_L2_ENTRY_INTERNALm(unit, blk, index, data) \
	soc_mem_read(unit, L2_ENTRY_INTERNALm, blk, index, data)
#define WRITE_L2_ENTRY_INTERNALm(unit, blk, index, data) \
	soc_mem_write(unit, L2_ENTRY_INTERNALm, blk, index, data)

#define READ_L2_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_ENTRY_ONLYm, blk, index, data)
#define WRITE_L2_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_ENTRY_ONLYm, blk, index, data)

#define READ_L2_ENTRY_OVERFLOWm(unit, blk, index, data) \
	soc_mem_read(unit, L2_ENTRY_OVERFLOWm, blk, index, data)
#define WRITE_L2_ENTRY_OVERFLOWm(unit, blk, index, data) \
	soc_mem_write(unit, L2_ENTRY_OVERFLOWm, blk, index, data)

#define READ_L2_ENTRY_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, L2_ENTRY_SCRATCHm, blk, index, data)
#define WRITE_L2_ENTRY_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, L2_ENTRY_SCRATCHm, blk, index, data)

#define READ_L2_HITDA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_HITDA_ONLYm, blk, index, data)
#define WRITE_L2_HITDA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_HITDA_ONLYm, blk, index, data)

#define READ_L2_HITSA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_HITSA_ONLYm, blk, index, data)
#define WRITE_L2_HITSA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_HITSA_ONLYm, blk, index, data)

#define READ_L2_LAm(unit, blk, index, data) \
	soc_mem_read(unit, L2_LAm, blk, index, data)
#define WRITE_L2_LAm(unit, blk, index, data) \
	soc_mem_write(unit, L2_LAm, blk, index, data)

#define READ_L2_MBm(unit, blk, index, data) \
	soc_mem_read(unit, L2_MBm, blk, index, data)
#define WRITE_L2_MBm(unit, blk, index, data) \
	soc_mem_write(unit, L2_MBm, blk, index, data)

#define READ_L2_MOD_FIFOm(unit, blk, index, data) \
	soc_mem_read(unit, L2_MOD_FIFOm, blk, index, data)
#define WRITE_L2_MOD_FIFOm(unit, blk, index, data) \
	soc_mem_write(unit, L2_MOD_FIFOm, blk, index, data)

#define READ_L2_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L2_N0m, blk, index, data)
#define WRITE_L2_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L2_N0m, blk, index, data)

#define READ_L2_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L2_N1m, blk, index, data)
#define WRITE_L2_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L2_N1m, blk, index, data)

#define READ_L2_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L2_N2m, blk, index, data)
#define WRITE_L2_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L2_N2m, blk, index, data)

#define READ_L2_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L2_NGm, blk, index, data)
#define WRITE_L2_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L2_NGm, blk, index, data)

#define READ_L2_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L2_NMm, blk, index, data)
#define WRITE_L2_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L2_NMm, blk, index, data)

#define READ_L2_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L2_NPm, blk, index, data)
#define WRITE_L2_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L2_NPm, blk, index, data)

#define READ_L2_USER_ENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_USER_ENTRYm, blk, index, data)
#define WRITE_L2_USER_ENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_USER_ENTRYm, blk, index, data)

#define READ_L2_USER_ENTRY_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, L2_USER_ENTRY_DATAm, blk, index, data)
#define WRITE_L2_USER_ENTRY_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, L2_USER_ENTRY_DATAm, blk, index, data)

#define READ_L2_USER_ENTRY_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_USER_ENTRY_DATA_ONLYm, blk, index, data)
#define WRITE_L2_USER_ENTRY_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_USER_ENTRY_DATA_ONLYm, blk, index, data)

#define READ_L2_USER_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L2_USER_ENTRY_ONLYm, blk, index, data)
#define WRITE_L2_USER_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L2_USER_ENTRY_ONLYm, blk, index, data)

#define READ_L2_USER_ENTRY_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, L2_USER_ENTRY_TCAMm, blk, index, data)
#define WRITE_L2_USER_ENTRY_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, L2_USER_ENTRY_TCAMm, blk, index, data)

#define READ_L3INTFm(unit, blk, index, data) \
	soc_mem_read(unit, L3INTFm, blk, index, data)
#define WRITE_L3INTFm(unit, blk, index, data) \
	soc_mem_write(unit, L3INTFm, blk, index, data)

#define READ_L3INTF_EGR_FILTER_LISTm(unit, blk, index, data) \
	soc_mem_read(unit, L3INTF_EGR_FILTER_LISTm, blk, index, data)
#define WRITE_L3INTF_EGR_FILTER_LISTm(unit, blk, index, data) \
	soc_mem_write(unit, L3INTF_EGR_FILTER_LISTm, blk, index, data)

#define READ_L3INTF_IGR_FILTER_LISTm(unit, blk, index, data) \
	soc_mem_read(unit, L3INTF_IGR_FILTER_LISTm, blk, index, data)
#define WRITE_L3INTF_IGR_FILTER_LISTm(unit, blk, index, data) \
	soc_mem_write(unit, L3INTF_IGR_FILTER_LISTm, blk, index, data)

#define READ_L3INTF_QOSm(unit, blk, index, data) \
	soc_mem_read(unit, L3INTF_QOSm, blk, index, data)
#define WRITE_L3INTF_QOSm(unit, blk, index, data) \
	soc_mem_write(unit, L3INTF_QOSm, blk, index, data)

#define READ_L3Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3Xm, blk, index, data)
#define WRITE_L3Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3Xm, blk, index, data)

#define READ_L3X_BASEm(unit, blk, index, data) \
	soc_mem_read(unit, L3X_BASEm, blk, index, data)
#define WRITE_L3X_BASEm(unit, blk, index, data) \
	soc_mem_write(unit, L3X_BASEm, blk, index, data)

#define READ_L3X_HITm(unit, blk, index, data) \
	soc_mem_read(unit, L3X_HITm, blk, index, data)
#define WRITE_L3X_HITm(unit, blk, index, data) \
	soc_mem_write(unit, L3X_HITm, blk, index, data)

#define READ_L3X_PARITYm(unit, blk, index, data) \
	soc_mem_read(unit, L3X_PARITYm, blk, index, data)
#define WRITE_L3X_PARITYm(unit, blk, index, data) \
	soc_mem_write(unit, L3X_PARITYm, blk, index, data)

#define READ_L3X_VALIDm(unit, blk, index, data) \
	soc_mem_read(unit, L3X_VALIDm, blk, index, data)
#define WRITE_L3X_VALIDm(unit, blk, index, data) \
	soc_mem_write(unit, L3X_VALIDm, blk, index, data)

#define READ_L3_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L3_BKm, blk, index, data)
#define WRITE_L3_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L3_BKm, blk, index, data)

#define READ_L3_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L3_BPm, blk, index, data)
#define WRITE_L3_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L3_BPm, blk, index, data)

#define READ_L3_DEFIPm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIPm, blk, index, data)
#define WRITE_L3_DEFIPm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIPm, blk, index, data)

#define READ_L3_DEFIP_128m(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128m, blk, index, data)
#define WRITE_L3_DEFIP_128m(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128m, blk, index, data)

#define READ_L3_DEFIP_128_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_DATA_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_128_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_DATA_ONLYm, blk, index, data)

#define READ_L3_DEFIP_128_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_HIT_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_128_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_HIT_ONLYm, blk, index, data)

#define READ_L3_DEFIP_128_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_HIT_ONLY_Xm, blk, index, data)
#define WRITE_L3_DEFIP_128_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_HIT_ONLY_Xm, blk, index, data)

#define READ_L3_DEFIP_128_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_HIT_ONLY_Ym, blk, index, data)
#define WRITE_L3_DEFIP_128_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_HIT_ONLY_Ym, blk, index, data)

#define READ_L3_DEFIP_128_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_128_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_ONLYm, blk, index, data)

#define READ_L3_DEFIP_128_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_Xm, blk, index, data)
#define WRITE_L3_DEFIP_128_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_Xm, blk, index, data)

#define READ_L3_DEFIP_128_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_128_Ym, blk, index, data)
#define WRITE_L3_DEFIP_128_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_128_Ym, blk, index, data)

#define READ_L3_DEFIP_ALGm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_ALGm, blk, index, data)
#define WRITE_L3_DEFIP_ALGm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_ALGm, blk, index, data)

#define READ_L3_DEFIP_CAMm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_CAMm, blk, index, data)
#define WRITE_L3_DEFIP_CAMm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_CAMm, blk, index, data)

#define READ_L3_DEFIP_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_DATAm, blk, index, data)
#define WRITE_L3_DEFIP_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_DATAm, blk, index, data)

#define READ_L3_DEFIP_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_DATA_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_DATA_ONLYm, blk, index, data)

#define READ_L3_DEFIP_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_HIT_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_HIT_ONLYm, blk, index, data)

#define READ_L3_DEFIP_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_HIT_ONLY_Xm, blk, index, data)
#define WRITE_L3_DEFIP_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_HIT_ONLY_Xm, blk, index, data)

#define READ_L3_DEFIP_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_HIT_ONLY_Ym, blk, index, data)
#define WRITE_L3_DEFIP_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_HIT_ONLY_Ym, blk, index, data)

#define READ_L3_DEFIP_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_ONLYm, blk, index, data)

#define READ_L3_DEFIP_PAIR_128m(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_PAIR_128m, blk, index, data)
#define WRITE_L3_DEFIP_PAIR_128m(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_PAIR_128m, blk, index, data)

#define READ_L3_DEFIP_PAIR_128_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_PAIR_128_DATA_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_PAIR_128_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_PAIR_128_DATA_ONLYm, blk, index, data)

#define READ_L3_DEFIP_PAIR_128_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_PAIR_128_HIT_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_PAIR_128_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_PAIR_128_HIT_ONLYm, blk, index, data)

#define READ_L3_DEFIP_PAIR_128_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_PAIR_128_ONLYm, blk, index, data)
#define WRITE_L3_DEFIP_PAIR_128_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_PAIR_128_ONLYm, blk, index, data)

#define READ_L3_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_TCAMm, blk, index, data)
#define WRITE_L3_DEFIP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_TCAMm, blk, index, data)

#define READ_L3_DEFIP_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_Xm, blk, index, data)
#define WRITE_L3_DEFIP_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_Xm, blk, index, data)

#define READ_L3_DEFIP_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_DEFIP_Ym, blk, index, data)
#define WRITE_L3_DEFIP_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_DEFIP_Ym, blk, index, data)

#define READ_L3_ECMPm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ECMPm, blk, index, data)
#define WRITE_L3_ECMPm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ECMPm, blk, index, data)

#define READ_L3_ECMP_COUNTm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ECMP_COUNTm, blk, index, data)
#define WRITE_L3_ECMP_COUNTm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ECMP_COUNTm, blk, index, data)

#define READ_L3_ENTRY_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_HIT_ONLYm, blk, index, data)
#define WRITE_L3_ENTRY_HIT_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_HIT_ONLYm, blk, index, data)

#define READ_L3_ENTRY_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_HIT_ONLY_Xm, blk, index, data)
#define WRITE_L3_ENTRY_HIT_ONLY_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_HIT_ONLY_Xm, blk, index, data)

#define READ_L3_ENTRY_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_HIT_ONLY_Ym, blk, index, data)
#define WRITE_L3_ENTRY_HIT_ONLY_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_HIT_ONLY_Ym, blk, index, data)

#define READ_L3_ENTRY_IPV4_MULTICASTm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_MULTICASTm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_MULTICASTm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_MULTICASTm, blk, index, data)

#define READ_L3_ENTRY_IPV4_MULTICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_MULTICAST_SCRATCHm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_MULTICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_MULTICAST_SCRATCHm, blk, index, data)

#define READ_L3_ENTRY_IPV4_MULTICAST_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_MULTICAST_Xm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_MULTICAST_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_MULTICAST_Xm, blk, index, data)

#define READ_L3_ENTRY_IPV4_MULTICAST_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_MULTICAST_Ym, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_MULTICAST_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_MULTICAST_Ym, blk, index, data)

#define READ_L3_ENTRY_IPV4_UNICASTm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_UNICASTm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_UNICASTm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_UNICASTm, blk, index, data)

#define READ_L3_ENTRY_IPV4_UNICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_UNICAST_SCRATCHm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_UNICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_UNICAST_SCRATCHm, blk, index, data)

#define READ_L3_ENTRY_IPV4_UNICAST_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_UNICAST_Xm, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_UNICAST_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_UNICAST_Xm, blk, index, data)

#define READ_L3_ENTRY_IPV4_UNICAST_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV4_UNICAST_Ym, blk, index, data)
#define WRITE_L3_ENTRY_IPV4_UNICAST_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV4_UNICAST_Ym, blk, index, data)

#define READ_L3_ENTRY_IPV6_MULTICASTm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_MULTICASTm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_MULTICASTm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_MULTICASTm, blk, index, data)

#define READ_L3_ENTRY_IPV6_MULTICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_MULTICAST_SCRATCHm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_MULTICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_MULTICAST_SCRATCHm, blk, index, data)

#define READ_L3_ENTRY_IPV6_MULTICAST_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_MULTICAST_Xm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_MULTICAST_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_MULTICAST_Xm, blk, index, data)

#define READ_L3_ENTRY_IPV6_MULTICAST_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_MULTICAST_Ym, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_MULTICAST_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_MULTICAST_Ym, blk, index, data)

#define READ_L3_ENTRY_IPV6_UNICASTm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_UNICASTm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_UNICASTm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_UNICASTm, blk, index, data)

#define READ_L3_ENTRY_IPV6_UNICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_UNICAST_SCRATCHm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_UNICAST_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_UNICAST_SCRATCHm, blk, index, data)

#define READ_L3_ENTRY_IPV6_UNICAST_Xm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_UNICAST_Xm, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_UNICAST_Xm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_UNICAST_Xm, blk, index, data)

#define READ_L3_ENTRY_IPV6_UNICAST_Ym(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_IPV6_UNICAST_Ym, blk, index, data)
#define WRITE_L3_ENTRY_IPV6_UNICAST_Ym(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_IPV6_UNICAST_Ym, blk, index, data)

#define READ_L3_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_ONLYm, blk, index, data)
#define WRITE_L3_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_ONLYm, blk, index, data)

#define READ_L3_ENTRY_V4m(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_V4m, blk, index, data)
#define WRITE_L3_ENTRY_V4m(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_V4m, blk, index, data)

#define READ_L3_ENTRY_V6m(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_V6m, blk, index, data)
#define WRITE_L3_ENTRY_V6m(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_V6m, blk, index, data)

#define READ_L3_ENTRY_VALID_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, L3_ENTRY_VALID_ONLYm, blk, index, data)
#define WRITE_L3_ENTRY_VALID_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, L3_ENTRY_VALID_ONLYm, blk, index, data)

#define READ_L3_IIFm(unit, blk, index, data) \
	soc_mem_read(unit, L3_IIFm, blk, index, data)
#define WRITE_L3_IIFm(unit, blk, index, data) \
	soc_mem_write(unit, L3_IIFm, blk, index, data)

#define READ_L3_INTFm(unit, blk, index, data) \
	soc_mem_read(unit, L3_INTFm, blk, index, data)
#define WRITE_L3_INTFm(unit, blk, index, data) \
	soc_mem_write(unit, L3_INTFm, blk, index, data)

#define READ_L3_IPMCm(unit, blk, index, data) \
	soc_mem_read(unit, L3_IPMCm, blk, index, data)
#define WRITE_L3_IPMCm(unit, blk, index, data) \
	soc_mem_write(unit, L3_IPMCm, blk, index, data)

#define READ_L3_IPMC_1m(unit, blk, index, data) \
	soc_mem_read(unit, L3_IPMC_1m, blk, index, data)
#define WRITE_L3_IPMC_1m(unit, blk, index, data) \
	soc_mem_write(unit, L3_IPMC_1m, blk, index, data)

#define READ_L3_IPMC_REMAPm(unit, blk, index, data) \
	soc_mem_read(unit, L3_IPMC_REMAPm, blk, index, data)
#define WRITE_L3_IPMC_REMAPm(unit, blk, index, data) \
	soc_mem_write(unit, L3_IPMC_REMAPm, blk, index, data)

#define READ_L3_LAm(unit, blk, index, data) \
	soc_mem_read(unit, L3_LAm, blk, index, data)
#define WRITE_L3_LAm(unit, blk, index, data) \
	soc_mem_write(unit, L3_LAm, blk, index, data)

#define READ_L3_LPM_HITBITm(unit, blk, index, data) \
	soc_mem_read(unit, L3_LPM_HITBITm, blk, index, data)
#define WRITE_L3_LPM_HITBITm(unit, blk, index, data) \
	soc_mem_write(unit, L3_LPM_HITBITm, blk, index, data)

#define READ_L3_MBm(unit, blk, index, data) \
	soc_mem_read(unit, L3_MBm, blk, index, data)
#define WRITE_L3_MBm(unit, blk, index, data) \
	soc_mem_write(unit, L3_MBm, blk, index, data)

#define READ_L3_MTU_VALUESm(unit, blk, index, data) \
	soc_mem_read(unit, L3_MTU_VALUESm, blk, index, data)
#define WRITE_L3_MTU_VALUESm(unit, blk, index, data) \
	soc_mem_write(unit, L3_MTU_VALUESm, blk, index, data)

#define READ_L3_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L3_N0m, blk, index, data)
#define WRITE_L3_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L3_N0m, blk, index, data)

#define READ_L3_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L3_N1m, blk, index, data)
#define WRITE_L3_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L3_N1m, blk, index, data)

#define READ_L3_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L3_N2m, blk, index, data)
#define WRITE_L3_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L3_N2m, blk, index, data)

#define READ_L3_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L3_NGm, blk, index, data)
#define WRITE_L3_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L3_NGm, blk, index, data)

#define READ_L3_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L3_NMm, blk, index, data)
#define WRITE_L3_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L3_NMm, blk, index, data)

#define READ_L3_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L3_NPm, blk, index, data)
#define WRITE_L3_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L3_NPm, blk, index, data)

#define READ_L3_TUNNELm(unit, blk, index, data) \
	soc_mem_read(unit, L3_TUNNELm, blk, index, data)
#define WRITE_L3_TUNNELm(unit, blk, index, data) \
	soc_mem_write(unit, L3_TUNNELm, blk, index, data)

#define READ_L3_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, L3_TUNNEL_DATAm, blk, index, data)
#define WRITE_L3_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, L3_TUNNEL_DATAm, blk, index, data)

#define READ_L3_TUNNEL_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, L3_TUNNEL_TCAMm, blk, index, data)
#define WRITE_L3_TUNNEL_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, L3_TUNNEL_TCAMm, blk, index, data)

#define READ_L4_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L4_BKm, blk, index, data)
#define WRITE_L4_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L4_BKm, blk, index, data)

#define READ_L4_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L4_BPm, blk, index, data)
#define WRITE_L4_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L4_BPm, blk, index, data)

#define READ_L4_FLm(unit, blk, index, data) \
	soc_mem_read(unit, L4_FLm, blk, index, data)
#define WRITE_L4_FLm(unit, blk, index, data) \
	soc_mem_write(unit, L4_FLm, blk, index, data)

#define READ_L4_FSm(unit, blk, index, data) \
	soc_mem_read(unit, L4_FSm, blk, index, data)
#define WRITE_L4_FSm(unit, blk, index, data) \
	soc_mem_write(unit, L4_FSm, blk, index, data)

#define READ_L4_LAm(unit, blk, index, data) \
	soc_mem_read(unit, L4_LAm, blk, index, data)
#define WRITE_L4_LAm(unit, blk, index, data) \
	soc_mem_write(unit, L4_LAm, blk, index, data)

#define READ_L4_MBm(unit, blk, index, data) \
	soc_mem_read(unit, L4_MBm, blk, index, data)
#define WRITE_L4_MBm(unit, blk, index, data) \
	soc_mem_write(unit, L4_MBm, blk, index, data)

#define READ_L4_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L4_N0m, blk, index, data)
#define WRITE_L4_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L4_N0m, blk, index, data)

#define READ_L4_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L4_N1m, blk, index, data)
#define WRITE_L4_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L4_N1m, blk, index, data)

#define READ_L4_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L4_N2m, blk, index, data)
#define WRITE_L4_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L4_N2m, blk, index, data)

#define READ_L4_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L4_NGm, blk, index, data)
#define WRITE_L4_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L4_NGm, blk, index, data)

#define READ_L4_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L4_NMm, blk, index, data)
#define WRITE_L4_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L4_NMm, blk, index, data)

#define READ_L4_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L4_NPm, blk, index, data)
#define WRITE_L4_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L4_NPm, blk, index, data)

#define READ_L5_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L5_BKm, blk, index, data)
#define WRITE_L5_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L5_BKm, blk, index, data)

#define READ_L5_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L5_BPm, blk, index, data)
#define WRITE_L5_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L5_BPm, blk, index, data)

#define READ_L5_FLm(unit, blk, index, data) \
	soc_mem_read(unit, L5_FLm, blk, index, data)
#define WRITE_L5_FLm(unit, blk, index, data) \
	soc_mem_write(unit, L5_FLm, blk, index, data)

#define READ_L5_FSm(unit, blk, index, data) \
	soc_mem_read(unit, L5_FSm, blk, index, data)
#define WRITE_L5_FSm(unit, blk, index, data) \
	soc_mem_write(unit, L5_FSm, blk, index, data)

#define READ_L5_MBm(unit, blk, index, data) \
	soc_mem_read(unit, L5_MBm, blk, index, data)
#define WRITE_L5_MBm(unit, blk, index, data) \
	soc_mem_write(unit, L5_MBm, blk, index, data)

#define READ_L5_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L5_N0m, blk, index, data)
#define WRITE_L5_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L5_N0m, blk, index, data)

#define READ_L5_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L5_N1m, blk, index, data)
#define WRITE_L5_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L5_N1m, blk, index, data)

#define READ_L5_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L5_N2m, blk, index, data)
#define WRITE_L5_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L5_N2m, blk, index, data)

#define READ_L5_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L5_NGm, blk, index, data)
#define WRITE_L5_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L5_NGm, blk, index, data)

#define READ_L5_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L5_NMm, blk, index, data)
#define WRITE_L5_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L5_NMm, blk, index, data)

#define READ_L5_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L5_NPm, blk, index, data)
#define WRITE_L5_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L5_NPm, blk, index, data)

#define READ_L6_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L6_BKm, blk, index, data)
#define WRITE_L6_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L6_BKm, blk, index, data)

#define READ_L6_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L6_BPm, blk, index, data)
#define WRITE_L6_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L6_BPm, blk, index, data)

#define READ_L6_FLm(unit, blk, index, data) \
	soc_mem_read(unit, L6_FLm, blk, index, data)
#define WRITE_L6_FLm(unit, blk, index, data) \
	soc_mem_write(unit, L6_FLm, blk, index, data)

#define READ_L6_FSm(unit, blk, index, data) \
	soc_mem_read(unit, L6_FSm, blk, index, data)
#define WRITE_L6_FSm(unit, blk, index, data) \
	soc_mem_write(unit, L6_FSm, blk, index, data)

#define READ_L6_MBm(unit, blk, index, data) \
	soc_mem_read(unit, L6_MBm, blk, index, data)
#define WRITE_L6_MBm(unit, blk, index, data) \
	soc_mem_write(unit, L6_MBm, blk, index, data)

#define READ_L6_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L6_N0m, blk, index, data)
#define WRITE_L6_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L6_N0m, blk, index, data)

#define READ_L6_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L6_N1m, blk, index, data)
#define WRITE_L6_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L6_N1m, blk, index, data)

#define READ_L6_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L6_N2m, blk, index, data)
#define WRITE_L6_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L6_N2m, blk, index, data)

#define READ_L6_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L6_NGm, blk, index, data)
#define WRITE_L6_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L6_NGm, blk, index, data)

#define READ_L6_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L6_NMm, blk, index, data)
#define WRITE_L6_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L6_NMm, blk, index, data)

#define READ_L6_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L6_NPm, blk, index, data)
#define WRITE_L6_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L6_NPm, blk, index, data)

#define READ_L7_BKm(unit, blk, index, data) \
	soc_mem_read(unit, L7_BKm, blk, index, data)
#define WRITE_L7_BKm(unit, blk, index, data) \
	soc_mem_write(unit, L7_BKm, blk, index, data)

#define READ_L7_BPm(unit, blk, index, data) \
	soc_mem_read(unit, L7_BPm, blk, index, data)
#define WRITE_L7_BPm(unit, blk, index, data) \
	soc_mem_write(unit, L7_BPm, blk, index, data)

#define READ_L7_N0m(unit, blk, index, data) \
	soc_mem_read(unit, L7_N0m, blk, index, data)
#define WRITE_L7_N0m(unit, blk, index, data) \
	soc_mem_write(unit, L7_N0m, blk, index, data)

#define READ_L7_N1m(unit, blk, index, data) \
	soc_mem_read(unit, L7_N1m, blk, index, data)
#define WRITE_L7_N1m(unit, blk, index, data) \
	soc_mem_write(unit, L7_N1m, blk, index, data)

#define READ_L7_N2m(unit, blk, index, data) \
	soc_mem_read(unit, L7_N2m, blk, index, data)
#define WRITE_L7_N2m(unit, blk, index, data) \
	soc_mem_write(unit, L7_N2m, blk, index, data)

#define READ_L7_NGm(unit, blk, index, data) \
	soc_mem_read(unit, L7_NGm, blk, index, data)
#define WRITE_L7_NGm(unit, blk, index, data) \
	soc_mem_write(unit, L7_NGm, blk, index, data)

#define READ_L7_NMm(unit, blk, index, data) \
	soc_mem_read(unit, L7_NMm, blk, index, data)
#define WRITE_L7_NMm(unit, blk, index, data) \
	soc_mem_write(unit, L7_NMm, blk, index, data)

#define READ_L7_NPm(unit, blk, index, data) \
	soc_mem_read(unit, L7_NPm, blk, index, data)
#define WRITE_L7_NPm(unit, blk, index, data) \
	soc_mem_write(unit, L7_NPm, blk, index, data)

#define READ_LAST_SENTm(unit, blk, index, data) \
	soc_mem_read(unit, LAST_SENTm, blk, index, data)
#define WRITE_LAST_SENTm(unit, blk, index, data) \
	soc_mem_write(unit, LAST_SENTm, blk, index, data)

#define READ_LEAFNODE_TO_QUEUEm(unit, blk, index, data) \
	soc_mem_read(unit, LEAFNODE_TO_QUEUEm, blk, index, data)
#define WRITE_LEAFNODE_TO_QUEUEm(unit, blk, index, data) \
	soc_mem_write(unit, LEAFNODE_TO_QUEUEm, blk, index, data)

#define READ_LF_QDm(unit, blk, index, data) \
	soc_mem_read(unit, LF_QDm, blk, index, data)
#define WRITE_LF_QDm(unit, blk, index, data) \
	soc_mem_write(unit, LF_QDm, blk, index, data)

#define READ_LF_QPm(unit, blk, index, data) \
	soc_mem_read(unit, LF_QPm, blk, index, data)
#define WRITE_LF_QPm(unit, blk, index, data) \
	soc_mem_write(unit, LF_QPm, blk, index, data)

#define READ_LINK_STATUSm(unit, blk, index, data) \
	soc_mem_read(unit, LINK_STATUSm, blk, index, data)
#define WRITE_LINK_STATUSm(unit, blk, index, data) \
	soc_mem_write(unit, LINK_STATUSm, blk, index, data)

#define READ_LLA_TRANSm(unit, blk, index, data) \
	soc_mem_read(unit, LLA_TRANSm, blk, index, data)
#define WRITE_LLA_TRANSm(unit, blk, index, data) \
	soc_mem_write(unit, LLA_TRANSm, blk, index, data)

#define READ_LLS_L0_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_CHILD_STATE1m, blk, index, data)
#define WRITE_LLS_L0_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_CHILD_STATE1m, blk, index, data)

#define READ_LLS_L0_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_CHILD_WEIGHT_CFG_CNTm, blk, index, data)
#define WRITE_LLS_L0_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_CHILD_WEIGHT_CFG_CNTm, blk, index, data)

#define READ_LLS_L0_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_CONFIGm, blk, index, data)
#define WRITE_LLS_L0_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_CONFIGm, blk, index, data)

#define READ_LLS_L0_EF_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_EF_NEXTm, blk, index, data)
#define WRITE_LLS_L0_EF_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_EF_NEXTm, blk, index, data)

#define READ_LLS_L0_ERRORm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_ERRORm, blk, index, data)
#define WRITE_LLS_L0_ERRORm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_ERRORm, blk, index, data)

#define READ_LLS_L0_HEADS_TAILSm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_HEADS_TAILSm, blk, index, data)
#define WRITE_LLS_L0_HEADS_TAILSm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_HEADS_TAILSm, blk, index, data)

#define READ_LLS_L0_MIN_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_MIN_BUCKET_Cm, blk, index, data)
#define WRITE_LLS_L0_MIN_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_MIN_BUCKET_Cm, blk, index, data)

#define READ_LLS_L0_MIN_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_MIN_CONFIG_Cm, blk, index, data)
#define WRITE_LLS_L0_MIN_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_MIN_CONFIG_Cm, blk, index, data)

#define READ_LLS_L0_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_MIN_NEXTm, blk, index, data)
#define WRITE_LLS_L0_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_MIN_NEXTm, blk, index, data)

#define READ_LLS_L0_PARENTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_PARENTm, blk, index, data)
#define WRITE_LLS_L0_PARENTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_PARENTm, blk, index, data)

#define READ_LLS_L0_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_PARENT_STATEm, blk, index, data)
#define WRITE_LLS_L0_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_PARENT_STATEm, blk, index, data)

#define READ_LLS_L0_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_SHAPER_BUCKET_Cm, blk, index, data)
#define WRITE_LLS_L0_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_SHAPER_BUCKET_Cm, blk, index, data)

#define READ_LLS_L0_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_SHAPER_CONFIG_Cm, blk, index, data)
#define WRITE_LLS_L0_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_SHAPER_CONFIG_Cm, blk, index, data)

#define READ_LLS_L0_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_WERR_MAX_SCm, blk, index, data)
#define WRITE_LLS_L0_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_WERR_MAX_SCm, blk, index, data)

#define READ_LLS_L0_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_WERR_NEXTm, blk, index, data)
#define WRITE_LLS_L0_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_WERR_NEXTm, blk, index, data)

#define READ_LLS_L0_XOFFm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L0_XOFFm, blk, index, data)
#define WRITE_LLS_L0_XOFFm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L0_XOFFm, blk, index, data)

#define READ_LLS_L1_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_CHILD_STATE1m, blk, index, data)
#define WRITE_LLS_L1_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_CHILD_STATE1m, blk, index, data)

#define READ_LLS_L1_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_CHILD_WEIGHT_CFG_CNTm, blk, index, data)
#define WRITE_LLS_L1_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_CHILD_WEIGHT_CFG_CNTm, blk, index, data)

#define READ_LLS_L1_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_CONFIGm, blk, index, data)
#define WRITE_LLS_L1_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_CONFIGm, blk, index, data)

#define READ_LLS_L1_EF_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_EF_NEXTm, blk, index, data)
#define WRITE_LLS_L1_EF_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_EF_NEXTm, blk, index, data)

#define READ_LLS_L1_ERRORm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_ERRORm, blk, index, data)
#define WRITE_LLS_L1_ERRORm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_ERRORm, blk, index, data)

#define READ_LLS_L1_HEADS_TAILSm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_HEADS_TAILSm, blk, index, data)
#define WRITE_LLS_L1_HEADS_TAILSm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_HEADS_TAILSm, blk, index, data)

#define READ_LLS_L1_MIN_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_MIN_BUCKET_Cm, blk, index, data)
#define WRITE_LLS_L1_MIN_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_MIN_BUCKET_Cm, blk, index, data)

#define READ_LLS_L1_MIN_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_MIN_CONFIG_Cm, blk, index, data)
#define WRITE_LLS_L1_MIN_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_MIN_CONFIG_Cm, blk, index, data)

#define READ_LLS_L1_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_MIN_NEXTm, blk, index, data)
#define WRITE_LLS_L1_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_MIN_NEXTm, blk, index, data)

#define READ_LLS_L1_PARENTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_PARENTm, blk, index, data)
#define WRITE_LLS_L1_PARENTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_PARENTm, blk, index, data)

#define READ_LLS_L1_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_PARENT_STATEm, blk, index, data)
#define WRITE_LLS_L1_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_PARENT_STATEm, blk, index, data)

#define READ_LLS_L1_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_SHAPER_BUCKET_Cm, blk, index, data)
#define WRITE_LLS_L1_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_SHAPER_BUCKET_Cm, blk, index, data)

#define READ_LLS_L1_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_SHAPER_CONFIG_Cm, blk, index, data)
#define WRITE_LLS_L1_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_SHAPER_CONFIG_Cm, blk, index, data)

#define READ_LLS_L1_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_WERR_MAX_SCm, blk, index, data)
#define WRITE_LLS_L1_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_WERR_MAX_SCm, blk, index, data)

#define READ_LLS_L1_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_WERR_NEXTm, blk, index, data)
#define WRITE_LLS_L1_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_WERR_NEXTm, blk, index, data)

#define READ_LLS_L1_XOFFm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L1_XOFFm, blk, index, data)
#define WRITE_LLS_L1_XOFFm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L1_XOFFm, blk, index, data)

#define READ_LLS_L2_ACT_MINm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_ACT_MINm, blk, index, data)
#define WRITE_LLS_L2_ACT_MINm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_ACT_MINm, blk, index, data)

#define READ_LLS_L2_ACT_SHAPERm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_ACT_SHAPERm, blk, index, data)
#define WRITE_LLS_L2_ACT_SHAPERm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_ACT_SHAPERm, blk, index, data)

#define READ_LLS_L2_ACT_XONm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_ACT_XONm, blk, index, data)
#define WRITE_LLS_L2_ACT_XONm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_ACT_XONm, blk, index, data)

#define READ_LLS_L2_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_CHILD_STATE1m, blk, index, data)
#define WRITE_LLS_L2_CHILD_STATE1m(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_CHILD_STATE1m, blk, index, data)

#define READ_LLS_L2_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_CHILD_WEIGHT_CFG_CNTm, blk, index, data)
#define WRITE_LLS_L2_CHILD_WEIGHT_CFG_CNTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_CHILD_WEIGHT_CFG_CNTm, blk, index, data)

#define READ_LLS_L2_EMPTY_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_EMPTY_STATEm, blk, index, data)
#define WRITE_LLS_L2_EMPTY_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_EMPTY_STATEm, blk, index, data)

#define READ_LLS_L2_ERRORm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_ERRORm, blk, index, data)
#define WRITE_LLS_L2_ERRORm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_ERRORm, blk, index, data)

#define READ_LLS_L2_MIN_BUCKET_LOWER_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_MIN_BUCKET_LOWER_Cm, blk, index, data)
#define WRITE_LLS_L2_MIN_BUCKET_LOWER_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_MIN_BUCKET_LOWER_Cm, blk, index, data)

#define READ_LLS_L2_MIN_BUCKET_UPPER_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_MIN_BUCKET_UPPER_Cm, blk, index, data)
#define WRITE_LLS_L2_MIN_BUCKET_UPPER_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_MIN_BUCKET_UPPER_Cm, blk, index, data)

#define READ_LLS_L2_MIN_CONFIG_LOWER_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_MIN_CONFIG_LOWER_Cm, blk, index, data)
#define WRITE_LLS_L2_MIN_CONFIG_LOWER_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_MIN_CONFIG_LOWER_Cm, blk, index, data)

#define READ_LLS_L2_MIN_CONFIG_UPPER_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_MIN_CONFIG_UPPER_Cm, blk, index, data)
#define WRITE_LLS_L2_MIN_CONFIG_UPPER_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_MIN_CONFIG_UPPER_Cm, blk, index, data)

#define READ_LLS_L2_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_MIN_NEXTm, blk, index, data)
#define WRITE_LLS_L2_MIN_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_MIN_NEXTm, blk, index, data)

#define READ_LLS_L2_PARENTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_PARENTm, blk, index, data)
#define WRITE_LLS_L2_PARENTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_PARENTm, blk, index, data)

#define READ_LLS_L2_SHAPER_BUCKET_LOWERm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_SHAPER_BUCKET_LOWERm, blk, index, data)
#define WRITE_LLS_L2_SHAPER_BUCKET_LOWERm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_SHAPER_BUCKET_LOWERm, blk, index, data)

#define READ_LLS_L2_SHAPER_BUCKET_UPPERm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_SHAPER_BUCKET_UPPERm, blk, index, data)
#define WRITE_LLS_L2_SHAPER_BUCKET_UPPERm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_SHAPER_BUCKET_UPPERm, blk, index, data)

#define READ_LLS_L2_SHAPER_CONFIG_LOWERm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_SHAPER_CONFIG_LOWERm, blk, index, data)
#define WRITE_LLS_L2_SHAPER_CONFIG_LOWERm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_SHAPER_CONFIG_LOWERm, blk, index, data)

#define READ_LLS_L2_SHAPER_CONFIG_UPPERm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_SHAPER_CONFIG_UPPERm, blk, index, data)
#define WRITE_LLS_L2_SHAPER_CONFIG_UPPERm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_SHAPER_CONFIG_UPPERm, blk, index, data)

#define READ_LLS_L2_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_WERR_NEXTm, blk, index, data)
#define WRITE_LLS_L2_WERR_NEXTm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_WERR_NEXTm, blk, index, data)

#define READ_LLS_L2_XOFFm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_L2_XOFFm, blk, index, data)
#define WRITE_LLS_L2_XOFFm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_L2_XOFFm, blk, index, data)

#define READ_LLS_PORT_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_CONFIGm, blk, index, data)
#define WRITE_LLS_PORT_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_CONFIGm, blk, index, data)

#define READ_LLS_PORT_ERRORm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_ERRORm, blk, index, data)
#define WRITE_LLS_PORT_ERRORm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_ERRORm, blk, index, data)

#define READ_LLS_PORT_HEADSm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_HEADSm, blk, index, data)
#define WRITE_LLS_PORT_HEADSm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_HEADSm, blk, index, data)

#define READ_LLS_PORT_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_PARENT_STATEm, blk, index, data)
#define WRITE_LLS_PORT_PARENT_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_PARENT_STATEm, blk, index, data)

#define READ_LLS_PORT_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_SHAPER_BUCKET_Cm, blk, index, data)
#define WRITE_LLS_PORT_SHAPER_BUCKET_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_SHAPER_BUCKET_Cm, blk, index, data)

#define READ_LLS_PORT_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_SHAPER_CONFIG_Cm, blk, index, data)
#define WRITE_LLS_PORT_SHAPER_CONFIG_Cm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_SHAPER_CONFIG_Cm, blk, index, data)

#define READ_LLS_PORT_TAILSm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_TAILSm, blk, index, data)
#define WRITE_LLS_PORT_TAILSm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_TAILSm, blk, index, data)

#define READ_LLS_PORT_TDMm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_TDMm, blk, index, data)
#define WRITE_LLS_PORT_TDMm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_TDMm, blk, index, data)

#define READ_LLS_PORT_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_WERR_MAX_SCm, blk, index, data)
#define WRITE_LLS_PORT_WERR_MAX_SCm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_WERR_MAX_SCm, blk, index, data)

#define READ_LLS_PORT_XOFFm(unit, blk, index, data) \
	soc_mem_read(unit, LLS_PORT_XOFFm, blk, index, data)
#define WRITE_LLS_PORT_XOFFm(unit, blk, index, data) \
	soc_mem_write(unit, LLS_PORT_XOFFm, blk, index, data)

#define READ_LMEPm(unit, blk, index, data) \
	soc_mem_read(unit, LMEPm, blk, index, data)
#define WRITE_LMEPm(unit, blk, index, data) \
	soc_mem_write(unit, LMEPm, blk, index, data)

#define READ_LMEP_1m(unit, blk, index, data) \
	soc_mem_read(unit, LMEP_1m, blk, index, data)
#define WRITE_LMEP_1m(unit, blk, index, data) \
	soc_mem_write(unit, LMEP_1m, blk, index, data)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBMm(unit, blk, index, data) \
	soc_mem_read(unit, LOCAL_SW_DISABLE_DEFAULT_PBMm, blk, index, data)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBMm(unit, blk, index, data) \
	soc_mem_write(unit, LOCAL_SW_DISABLE_DEFAULT_PBMm, blk, index, data)

#define READ_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm(unit, blk, index, data) \
	soc_mem_read(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm, blk, index, data)
#define WRITE_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm(unit, blk, index, data) \
	soc_mem_write(unit, LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm, blk, index, data)

#define READ_LPORT_TABm(unit, blk, index, data) \
	soc_mem_read(unit, LPORT_TABm, blk, index, data)
#define WRITE_LPORT_TABm(unit, blk, index, data) \
	soc_mem_write(unit, LPORT_TABm, blk, index, data)

#define READ_MAC_BLOCKm(unit, blk, index, data) \
	soc_mem_read(unit, MAC_BLOCKm, blk, index, data)
#define WRITE_MAC_BLOCKm(unit, blk, index, data) \
	soc_mem_write(unit, MAC_BLOCKm, blk, index, data)

#define READ_MAC_LIMIT_PORT_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, MAC_LIMIT_PORT_MAP_TABLEm, blk, index, data)
#define WRITE_MAC_LIMIT_PORT_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, MAC_LIMIT_PORT_MAP_TABLEm, blk, index, data)

#define READ_MAC_LIMIT_TRUNK_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, MAC_LIMIT_TRUNK_MAP_TABLEm, blk, index, data)
#define WRITE_MAC_LIMIT_TRUNK_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, MAC_LIMIT_TRUNK_MAP_TABLEm, blk, index, data)

#define READ_MAID_REDUCTIONm(unit, blk, index, data) \
	soc_mem_read(unit, MAID_REDUCTIONm, blk, index, data)
#define WRITE_MAID_REDUCTIONm(unit, blk, index, data) \
	soc_mem_write(unit, MAID_REDUCTIONm, blk, index, data)

#define READ_MA_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, MA_INDEXm, blk, index, data)
#define WRITE_MA_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, MA_INDEXm, blk, index, data)

#define READ_MA_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, MA_STATEm, blk, index, data)
#define WRITE_MA_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, MA_STATEm, blk, index, data)

#define READ_MCU_CHANNEL3_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, MCU_CHANNEL3_DATAm, blk, index, data)
#define WRITE_MCU_CHANNEL3_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, MCU_CHANNEL3_DATAm, blk, index, data)

#define READ_MEM_EGR_MODMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_EGR_MODMAPm, blk, index, data)
#define WRITE_MEM_EGR_MODMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_EGR_MODMAPm, blk, index, data)

#define READ_MEM_INGBUFm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_INGBUFm, blk, index, data)
#define WRITE_MEM_INGBUFm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_INGBUFm, blk, index, data)

#define READ_MEM_ING_MODMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_ING_MODMAPm, blk, index, data)
#define WRITE_MEM_ING_MODMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_ING_MODMAPm, blk, index, data)

#define READ_MEM_ING_SRCMODBLKm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_ING_SRCMODBLKm, blk, index, data)
#define WRITE_MEM_ING_SRCMODBLKm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_ING_SRCMODBLKm, blk, index, data)

#define READ_MEM_IPMCm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_IPMCm, blk, index, data)
#define WRITE_MEM_IPMCm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_IPMCm, blk, index, data)

#define READ_MEM_LLAm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_LLAm, blk, index, data)
#define WRITE_MEM_LLAm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_LLAm, blk, index, data)

#define READ_MEM_MCm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_MCm, blk, index, data)
#define WRITE_MEM_MCm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_MCm, blk, index, data)

#define READ_MEM_PPm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_PPm, blk, index, data)
#define WRITE_MEM_PPm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_PPm, blk, index, data)

#define READ_MEM_TRUNK_PORT_POOLm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_TRUNK_PORT_POOLm, blk, index, data)
#define WRITE_MEM_TRUNK_PORT_POOLm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_TRUNK_PORT_POOLm, blk, index, data)

#define READ_MEM_UCm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_UCm, blk, index, data)
#define WRITE_MEM_UCm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_UCm, blk, index, data)

#define READ_MEM_VIDm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_VIDm, blk, index, data)
#define WRITE_MEM_VIDm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_VIDm, blk, index, data)

#define READ_MEM_XQm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_XQm, blk, index, data)
#define WRITE_MEM_XQm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_XQm, blk, index, data)

#define READ_MEM_XQ_PTRSm(unit, blk, index, data) \
	soc_mem_read(unit, MEM_XQ_PTRSm, blk, index, data)
#define WRITE_MEM_XQ_PTRSm(unit, blk, index, data) \
	soc_mem_write(unit, MEM_XQ_PTRSm, blk, index, data)

#define READ_MIRROR_CONTROLm(unit, blk, index, data) \
	soc_mem_read(unit, MIRROR_CONTROLm, blk, index, data)
#define WRITE_MIRROR_CONTROLm(unit, blk, index, data) \
	soc_mem_write(unit, MIRROR_CONTROLm, blk, index, data)

#define READ_MMU_AGING_CTRm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_CTRm, blk, index, data)
#define WRITE_MMU_AGING_CTRm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_CTRm, blk, index, data)

#define READ_MMU_AGING_CTR_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_CTR_EXTm, blk, index, data)
#define WRITE_MMU_AGING_CTR_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_CTR_EXTm, blk, index, data)

#define READ_MMU_AGING_CTR_INTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_CTR_INTm, blk, index, data)
#define WRITE_MMU_AGING_CTR_INTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_CTR_INTm, blk, index, data)

#define READ_MMU_AGING_EXPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_EXPm, blk, index, data)
#define WRITE_MMU_AGING_EXPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_EXPm, blk, index, data)

#define READ_MMU_AGING_EXP_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_EXP_EXTm, blk, index, data)
#define WRITE_MMU_AGING_EXP_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_EXP_EXTm, blk, index, data)

#define READ_MMU_AGING_EXP_INTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_EXP_INTm, blk, index, data)
#define WRITE_MMU_AGING_EXP_INTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_EXP_INTm, blk, index, data)

#define READ_MMU_AGING_LMT_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_LMT_EXTm, blk, index, data)
#define WRITE_MMU_AGING_LMT_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_LMT_EXTm, blk, index, data)

#define READ_MMU_AGING_LMT_INTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_AGING_LMT_INTm, blk, index, data)
#define WRITE_MMU_AGING_LMT_INTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_AGING_LMT_INTm, blk, index, data)

#define READ_MMU_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ARB_TDM_TABLEm, blk, index, data)
#define WRITE_MMU_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ARB_TDM_TABLEm, blk, index, data)

#define READ_MMU_CBPCELLHEADERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPCELLHEADERm, blk, index, data)
#define WRITE_MMU_CBPCELLHEADERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPCELLHEADERm, blk, index, data)

#define READ_MMU_CBPDATA0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA0m, blk, index, data)
#define WRITE_MMU_CBPDATA0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA0m, blk, index, data)

#define READ_MMU_CBPDATA1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA1m, blk, index, data)
#define WRITE_MMU_CBPDATA1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA1m, blk, index, data)

#define READ_MMU_CBPDATA2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA2m, blk, index, data)
#define WRITE_MMU_CBPDATA2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA2m, blk, index, data)

#define READ_MMU_CBPDATA3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA3m, blk, index, data)
#define WRITE_MMU_CBPDATA3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA3m, blk, index, data)

#define READ_MMU_CBPDATA4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA4m, blk, index, data)
#define WRITE_MMU_CBPDATA4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA4m, blk, index, data)

#define READ_MMU_CBPDATA5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA5m, blk, index, data)
#define WRITE_MMU_CBPDATA5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA5m, blk, index, data)

#define READ_MMU_CBPDATA6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA6m, blk, index, data)
#define WRITE_MMU_CBPDATA6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA6m, blk, index, data)

#define READ_MMU_CBPDATA7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA7m, blk, index, data)
#define WRITE_MMU_CBPDATA7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA7m, blk, index, data)

#define READ_MMU_CBPDATA8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA8m, blk, index, data)
#define WRITE_MMU_CBPDATA8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA8m, blk, index, data)

#define READ_MMU_CBPDATA9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA9m, blk, index, data)
#define WRITE_MMU_CBPDATA9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA9m, blk, index, data)

#define READ_MMU_CBPDATA10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA10m, blk, index, data)
#define WRITE_MMU_CBPDATA10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA10m, blk, index, data)

#define READ_MMU_CBPDATA11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA11m, blk, index, data)
#define WRITE_MMU_CBPDATA11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA11m, blk, index, data)

#define READ_MMU_CBPDATA12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA12m, blk, index, data)
#define WRITE_MMU_CBPDATA12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA12m, blk, index, data)

#define READ_MMU_CBPDATA13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA13m, blk, index, data)
#define WRITE_MMU_CBPDATA13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA13m, blk, index, data)

#define READ_MMU_CBPDATA14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA14m, blk, index, data)
#define WRITE_MMU_CBPDATA14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA14m, blk, index, data)

#define READ_MMU_CBPDATA15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA15m, blk, index, data)
#define WRITE_MMU_CBPDATA15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA15m, blk, index, data)

#define READ_MMU_CBPDATA16m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA16m, blk, index, data)
#define WRITE_MMU_CBPDATA16m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA16m, blk, index, data)

#define READ_MMU_CBPDATA17m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA17m, blk, index, data)
#define WRITE_MMU_CBPDATA17m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA17m, blk, index, data)

#define READ_MMU_CBPDATA18m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA18m, blk, index, data)
#define WRITE_MMU_CBPDATA18m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA18m, blk, index, data)

#define READ_MMU_CBPDATA19m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA19m, blk, index, data)
#define WRITE_MMU_CBPDATA19m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA19m, blk, index, data)

#define READ_MMU_CBPDATA20m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA20m, blk, index, data)
#define WRITE_MMU_CBPDATA20m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA20m, blk, index, data)

#define READ_MMU_CBPDATA21m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA21m, blk, index, data)
#define WRITE_MMU_CBPDATA21m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA21m, blk, index, data)

#define READ_MMU_CBPDATA22m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA22m, blk, index, data)
#define WRITE_MMU_CBPDATA22m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA22m, blk, index, data)

#define READ_MMU_CBPDATA23m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA23m, blk, index, data)
#define WRITE_MMU_CBPDATA23m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA23m, blk, index, data)

#define READ_MMU_CBPDATA24m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA24m, blk, index, data)
#define WRITE_MMU_CBPDATA24m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA24m, blk, index, data)

#define READ_MMU_CBPDATA25m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA25m, blk, index, data)
#define WRITE_MMU_CBPDATA25m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA25m, blk, index, data)

#define READ_MMU_CBPDATA26m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA26m, blk, index, data)
#define WRITE_MMU_CBPDATA26m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA26m, blk, index, data)

#define READ_MMU_CBPDATA27m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA27m, blk, index, data)
#define WRITE_MMU_CBPDATA27m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA27m, blk, index, data)

#define READ_MMU_CBPDATA28m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA28m, blk, index, data)
#define WRITE_MMU_CBPDATA28m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA28m, blk, index, data)

#define READ_MMU_CBPDATA29m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA29m, blk, index, data)
#define WRITE_MMU_CBPDATA29m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA29m, blk, index, data)

#define READ_MMU_CBPDATA30m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA30m, blk, index, data)
#define WRITE_MMU_CBPDATA30m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA30m, blk, index, data)

#define READ_MMU_CBPDATA31m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA31m, blk, index, data)
#define WRITE_MMU_CBPDATA31m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA31m, blk, index, data)

#define READ_MMU_CBPDATA32m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA32m, blk, index, data)
#define WRITE_MMU_CBPDATA32m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA32m, blk, index, data)

#define READ_MMU_CBPDATA33m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA33m, blk, index, data)
#define WRITE_MMU_CBPDATA33m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA33m, blk, index, data)

#define READ_MMU_CBPDATA34m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA34m, blk, index, data)
#define WRITE_MMU_CBPDATA34m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA34m, blk, index, data)

#define READ_MMU_CBPDATA35m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA35m, blk, index, data)
#define WRITE_MMU_CBPDATA35m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA35m, blk, index, data)

#define READ_MMU_CBPDATA36m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA36m, blk, index, data)
#define WRITE_MMU_CBPDATA36m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA36m, blk, index, data)

#define READ_MMU_CBPDATA37m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA37m, blk, index, data)
#define WRITE_MMU_CBPDATA37m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA37m, blk, index, data)

#define READ_MMU_CBPDATA38m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA38m, blk, index, data)
#define WRITE_MMU_CBPDATA38m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA38m, blk, index, data)

#define READ_MMU_CBPDATA39m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA39m, blk, index, data)
#define WRITE_MMU_CBPDATA39m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA39m, blk, index, data)

#define READ_MMU_CBPDATA40m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA40m, blk, index, data)
#define WRITE_MMU_CBPDATA40m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA40m, blk, index, data)

#define READ_MMU_CBPDATA41m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA41m, blk, index, data)
#define WRITE_MMU_CBPDATA41m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA41m, blk, index, data)

#define READ_MMU_CBPDATA42m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA42m, blk, index, data)
#define WRITE_MMU_CBPDATA42m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA42m, blk, index, data)

#define READ_MMU_CBPDATA43m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA43m, blk, index, data)
#define WRITE_MMU_CBPDATA43m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA43m, blk, index, data)

#define READ_MMU_CBPDATA44m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA44m, blk, index, data)
#define WRITE_MMU_CBPDATA44m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA44m, blk, index, data)

#define READ_MMU_CBPDATA45m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA45m, blk, index, data)
#define WRITE_MMU_CBPDATA45m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA45m, blk, index, data)

#define READ_MMU_CBPDATA46m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA46m, blk, index, data)
#define WRITE_MMU_CBPDATA46m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA46m, blk, index, data)

#define READ_MMU_CBPDATA47m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA47m, blk, index, data)
#define WRITE_MMU_CBPDATA47m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA47m, blk, index, data)

#define READ_MMU_CBPDATA48m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA48m, blk, index, data)
#define WRITE_MMU_CBPDATA48m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA48m, blk, index, data)

#define READ_MMU_CBPDATA49m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA49m, blk, index, data)
#define WRITE_MMU_CBPDATA49m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA49m, blk, index, data)

#define READ_MMU_CBPDATA50m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA50m, blk, index, data)
#define WRITE_MMU_CBPDATA50m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA50m, blk, index, data)

#define READ_MMU_CBPDATA51m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA51m, blk, index, data)
#define WRITE_MMU_CBPDATA51m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA51m, blk, index, data)

#define READ_MMU_CBPDATA52m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA52m, blk, index, data)
#define WRITE_MMU_CBPDATA52m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA52m, blk, index, data)

#define READ_MMU_CBPDATA53m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA53m, blk, index, data)
#define WRITE_MMU_CBPDATA53m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA53m, blk, index, data)

#define READ_MMU_CBPDATA54m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA54m, blk, index, data)
#define WRITE_MMU_CBPDATA54m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA54m, blk, index, data)

#define READ_MMU_CBPDATA55m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA55m, blk, index, data)
#define WRITE_MMU_CBPDATA55m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA55m, blk, index, data)

#define READ_MMU_CBPDATA56m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA56m, blk, index, data)
#define WRITE_MMU_CBPDATA56m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA56m, blk, index, data)

#define READ_MMU_CBPDATA57m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA57m, blk, index, data)
#define WRITE_MMU_CBPDATA57m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA57m, blk, index, data)

#define READ_MMU_CBPDATA58m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA58m, blk, index, data)
#define WRITE_MMU_CBPDATA58m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA58m, blk, index, data)

#define READ_MMU_CBPDATA59m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA59m, blk, index, data)
#define WRITE_MMU_CBPDATA59m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA59m, blk, index, data)

#define READ_MMU_CBPDATA60m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA60m, blk, index, data)
#define WRITE_MMU_CBPDATA60m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA60m, blk, index, data)

#define READ_MMU_CBPDATA61m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA61m, blk, index, data)
#define WRITE_MMU_CBPDATA61m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA61m, blk, index, data)

#define READ_MMU_CBPDATA62m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA62m, blk, index, data)
#define WRITE_MMU_CBPDATA62m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA62m, blk, index, data)

#define READ_MMU_CBPDATA63m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA63m, blk, index, data)
#define WRITE_MMU_CBPDATA63m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA63m, blk, index, data)

#define READ_MMU_CBPDATA64m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA64m, blk, index, data)
#define WRITE_MMU_CBPDATA64m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA64m, blk, index, data)

#define READ_MMU_CBPDATA65m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA65m, blk, index, data)
#define WRITE_MMU_CBPDATA65m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA65m, blk, index, data)

#define READ_MMU_CBPDATA66m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA66m, blk, index, data)
#define WRITE_MMU_CBPDATA66m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA66m, blk, index, data)

#define READ_MMU_CBPDATA67m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA67m, blk, index, data)
#define WRITE_MMU_CBPDATA67m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA67m, blk, index, data)

#define READ_MMU_CBPDATA68m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA68m, blk, index, data)
#define WRITE_MMU_CBPDATA68m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA68m, blk, index, data)

#define READ_MMU_CBPDATA69m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA69m, blk, index, data)
#define WRITE_MMU_CBPDATA69m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA69m, blk, index, data)

#define READ_MMU_CBPDATA70m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA70m, blk, index, data)
#define WRITE_MMU_CBPDATA70m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA70m, blk, index, data)

#define READ_MMU_CBPDATA71m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA71m, blk, index, data)
#define WRITE_MMU_CBPDATA71m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA71m, blk, index, data)

#define READ_MMU_CBPDATA72m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA72m, blk, index, data)
#define WRITE_MMU_CBPDATA72m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA72m, blk, index, data)

#define READ_MMU_CBPDATA73m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA73m, blk, index, data)
#define WRITE_MMU_CBPDATA73m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA73m, blk, index, data)

#define READ_MMU_CBPDATA74m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA74m, blk, index, data)
#define WRITE_MMU_CBPDATA74m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA74m, blk, index, data)

#define READ_MMU_CBPDATA75m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA75m, blk, index, data)
#define WRITE_MMU_CBPDATA75m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA75m, blk, index, data)

#define READ_MMU_CBPDATA76m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA76m, blk, index, data)
#define WRITE_MMU_CBPDATA76m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA76m, blk, index, data)

#define READ_MMU_CBPDATA77m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA77m, blk, index, data)
#define WRITE_MMU_CBPDATA77m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA77m, blk, index, data)

#define READ_MMU_CBPDATA78m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA78m, blk, index, data)
#define WRITE_MMU_CBPDATA78m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA78m, blk, index, data)

#define READ_MMU_CBPDATA79m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA79m, blk, index, data)
#define WRITE_MMU_CBPDATA79m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA79m, blk, index, data)

#define READ_MMU_CBPDATA80m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA80m, blk, index, data)
#define WRITE_MMU_CBPDATA80m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA80m, blk, index, data)

#define READ_MMU_CBPDATA81m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA81m, blk, index, data)
#define WRITE_MMU_CBPDATA81m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA81m, blk, index, data)

#define READ_MMU_CBPDATA82m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA82m, blk, index, data)
#define WRITE_MMU_CBPDATA82m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA82m, blk, index, data)

#define READ_MMU_CBPDATA83m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA83m, blk, index, data)
#define WRITE_MMU_CBPDATA83m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA83m, blk, index, data)

#define READ_MMU_CBPDATA84m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA84m, blk, index, data)
#define WRITE_MMU_CBPDATA84m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA84m, blk, index, data)

#define READ_MMU_CBPDATA85m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA85m, blk, index, data)
#define WRITE_MMU_CBPDATA85m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA85m, blk, index, data)

#define READ_MMU_CBPDATA86m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA86m, blk, index, data)
#define WRITE_MMU_CBPDATA86m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA86m, blk, index, data)

#define READ_MMU_CBPDATA87m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA87m, blk, index, data)
#define WRITE_MMU_CBPDATA87m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA87m, blk, index, data)

#define READ_MMU_CBPDATA88m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA88m, blk, index, data)
#define WRITE_MMU_CBPDATA88m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA88m, blk, index, data)

#define READ_MMU_CBPDATA89m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA89m, blk, index, data)
#define WRITE_MMU_CBPDATA89m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA89m, blk, index, data)

#define READ_MMU_CBPDATA90m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA90m, blk, index, data)
#define WRITE_MMU_CBPDATA90m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA90m, blk, index, data)

#define READ_MMU_CBPDATA91m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA91m, blk, index, data)
#define WRITE_MMU_CBPDATA91m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA91m, blk, index, data)

#define READ_MMU_CBPDATA92m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA92m, blk, index, data)
#define WRITE_MMU_CBPDATA92m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA92m, blk, index, data)

#define READ_MMU_CBPDATA93m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA93m, blk, index, data)
#define WRITE_MMU_CBPDATA93m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA93m, blk, index, data)

#define READ_MMU_CBPDATA94m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA94m, blk, index, data)
#define WRITE_MMU_CBPDATA94m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA94m, blk, index, data)

#define READ_MMU_CBPDATA95m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA95m, blk, index, data)
#define WRITE_MMU_CBPDATA95m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA95m, blk, index, data)

#define READ_MMU_CBPDATA96m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA96m, blk, index, data)
#define WRITE_MMU_CBPDATA96m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA96m, blk, index, data)

#define READ_MMU_CBPDATA97m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA97m, blk, index, data)
#define WRITE_MMU_CBPDATA97m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA97m, blk, index, data)

#define READ_MMU_CBPDATA98m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA98m, blk, index, data)
#define WRITE_MMU_CBPDATA98m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA98m, blk, index, data)

#define READ_MMU_CBPDATA99m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA99m, blk, index, data)
#define WRITE_MMU_CBPDATA99m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA99m, blk, index, data)

#define READ_MMU_CBPDATA100m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA100m, blk, index, data)
#define WRITE_MMU_CBPDATA100m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA100m, blk, index, data)

#define READ_MMU_CBPDATA101m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA101m, blk, index, data)
#define WRITE_MMU_CBPDATA101m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA101m, blk, index, data)

#define READ_MMU_CBPDATA102m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA102m, blk, index, data)
#define WRITE_MMU_CBPDATA102m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA102m, blk, index, data)

#define READ_MMU_CBPDATA103m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPDATA103m, blk, index, data)
#define WRITE_MMU_CBPDATA103m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPDATA103m, blk, index, data)

#define READ_MMU_CBPI_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_0m, blk, index, data)
#define WRITE_MMU_CBPI_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_0m, blk, index, data)

#define READ_MMU_CBPI_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_1m, blk, index, data)
#define WRITE_MMU_CBPI_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_1m, blk, index, data)

#define READ_MMU_CBPI_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_2m, blk, index, data)
#define WRITE_MMU_CBPI_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_2m, blk, index, data)

#define READ_MMU_CBPI_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_3m, blk, index, data)
#define WRITE_MMU_CBPI_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_3m, blk, index, data)

#define READ_MMU_CBPI_4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_4m, blk, index, data)
#define WRITE_MMU_CBPI_4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_4m, blk, index, data)

#define READ_MMU_CBPI_5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_5m, blk, index, data)
#define WRITE_MMU_CBPI_5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_5m, blk, index, data)

#define READ_MMU_CBPI_6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_6m, blk, index, data)
#define WRITE_MMU_CBPI_6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_6m, blk, index, data)

#define READ_MMU_CBPI_7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_7m, blk, index, data)
#define WRITE_MMU_CBPI_7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_7m, blk, index, data)

#define READ_MMU_CBPI_8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_8m, blk, index, data)
#define WRITE_MMU_CBPI_8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_8m, blk, index, data)

#define READ_MMU_CBPI_9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_9m, blk, index, data)
#define WRITE_MMU_CBPI_9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_9m, blk, index, data)

#define READ_MMU_CBPI_10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_10m, blk, index, data)
#define WRITE_MMU_CBPI_10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_10m, blk, index, data)

#define READ_MMU_CBPI_11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPI_11m, blk, index, data)
#define WRITE_MMU_CBPI_11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPI_11m, blk, index, data)

#define READ_MMU_CBPPKTHEADER0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER0m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER0m, blk, index, data)

#define READ_MMU_CBPPKTHEADER1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER1m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER1m, blk, index, data)

#define READ_MMU_CBPPKTHEADER2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER2m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER2m, blk, index, data)

#define READ_MMU_CBPPKTHEADER0_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER0_MEM0m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER0_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER0_MEM0m, blk, index, data)

#define READ_MMU_CBPPKTHEADER0_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER0_MEM1m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER0_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER0_MEM1m, blk, index, data)

#define READ_MMU_CBPPKTHEADER0_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER0_MEM2m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER0_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER0_MEM2m, blk, index, data)

#define READ_MMU_CBPPKTHEADER0_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER0_MEM3m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER0_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER0_MEM3m, blk, index, data)

#define READ_MMU_CBPPKTHEADER1_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER1_MEM0m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER1_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER1_MEM0m, blk, index, data)

#define READ_MMU_CBPPKTHEADER1_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER1_MEM1m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER1_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER1_MEM1m, blk, index, data)

#define READ_MMU_CBPPKTHEADER1_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER1_MEM2m, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER1_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER1_MEM2m, blk, index, data)

#define READ_MMU_CBPPKTHEADERCPUm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADERCPUm, blk, index, data)
#define WRITE_MMU_CBPPKTHEADERCPUm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADERCPUm, blk, index, data)

#define READ_MMU_CBPPKTHEADER_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTHEADER_EXTm, blk, index, data)
#define WRITE_MMU_CBPPKTHEADER_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTHEADER_EXTm, blk, index, data)

#define READ_MMU_CBPPKTLENGTHm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CBPPKTLENGTHm, blk, index, data)
#define WRITE_MMU_CBPPKTLENGTHm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CBPPKTLENGTHm, blk, index, data)

#define READ_MMU_CCPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCPm, blk, index, data)
#define WRITE_MMU_CCPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCPm, blk, index, data)

#define READ_MMU_CCPE_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCPE_MEMm, blk, index, data)
#define WRITE_MMU_CCPE_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCPE_MEMm, blk, index, data)

#define READ_MMU_CCPI_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCPI_MEMm, blk, index, data)
#define WRITE_MMU_CCPI_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCPI_MEMm, blk, index, data)

#define READ_MMU_CCPTRm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCPTRm, blk, index, data)
#define WRITE_MMU_CCPTRm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCPTRm, blk, index, data)

#define READ_MMU_CCP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCP_MEMm, blk, index, data)
#define WRITE_MMU_CCP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCP_MEMm, blk, index, data)

#define READ_MMU_CCP_RELEASE_FIFOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CCP_RELEASE_FIFOm, blk, index, data)
#define WRITE_MMU_CCP_RELEASE_FIFOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CCP_RELEASE_FIFOm, blk, index, data)

#define READ_MMU_CELLCHKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLCHKm, blk, index, data)
#define WRITE_MMU_CELLCHKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLCHKm, blk, index, data)

#define READ_MMU_CELLCHK0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLCHK0m, blk, index, data)
#define WRITE_MMU_CELLCHK0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLCHK0m, blk, index, data)

#define READ_MMU_CELLCHK1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLCHK1m, blk, index, data)
#define WRITE_MMU_CELLCHK1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLCHK1m, blk, index, data)

#define READ_MMU_CELLCHK2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLCHK2m, blk, index, data)
#define WRITE_MMU_CELLCHK2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLCHK2m, blk, index, data)

#define READ_MMU_CELLCHK3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLCHK3m, blk, index, data)
#define WRITE_MMU_CELLCHK3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLCHK3m, blk, index, data)

#define READ_MMU_CELLLINKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLLINKm, blk, index, data)
#define WRITE_MMU_CELLLINKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLLINKm, blk, index, data)

#define READ_MMU_CELLLINKEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLLINKEm, blk, index, data)
#define WRITE_MMU_CELLLINKEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLLINKEm, blk, index, data)

#define READ_MMU_CELLLINKIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLLINKIm, blk, index, data)
#define WRITE_MMU_CELLLINKIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLLINKIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG0_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG0_CH0_HIm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG0_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG0_CH0_HIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG0_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG0_CH0_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG0_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG0_CH0_LOm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG0_CH1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG0_CH1_HIm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG0_CH1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG0_CH1_HIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG0_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG0_CH1_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG0_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG0_CH1_LOm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG1_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG1_CH0_HIm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG1_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG1_CH0_HIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG1_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG1_CH0_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG1_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG1_CH0_LOm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CG1_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CG1_CH1_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CG1_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CG1_CH1_LOm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CH0_HIm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CH0_HIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CH0_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CH0_LOm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CH1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CH1_HIm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CH1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CH1_HIm, blk, index, data)

#define READ_MMU_CELLPTRSWAP_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CELLPTRSWAP_CH1_LOm, blk, index, data)
#define WRITE_MMU_CELLPTRSWAP_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CELLPTRSWAP_CH1_LOm, blk, index, data)

#define READ_MMU_CFAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAPm, blk, index, data)
#define WRITE_MMU_CFAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAPm, blk, index, data)

#define READ_MMU_CFAPE_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAPE_BITMAPm, blk, index, data)
#define WRITE_MMU_CFAPE_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAPE_BITMAPm, blk, index, data)

#define READ_MMU_CFAPE_STACKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAPE_STACKm, blk, index, data)
#define WRITE_MMU_CFAPE_STACKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAPE_STACKm, blk, index, data)

#define READ_MMU_CFAPI_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAPI_BITMAPm, blk, index, data)
#define WRITE_MMU_CFAPI_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAPI_BITMAPm, blk, index, data)

#define READ_MMU_CFAPI_STACKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAPI_STACKm, blk, index, data)
#define WRITE_MMU_CFAPI_STACKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAPI_STACKm, blk, index, data)

#define READ_MMU_CFAP_BANK0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK0m, blk, index, data)
#define WRITE_MMU_CFAP_BANK0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK0m, blk, index, data)

#define READ_MMU_CFAP_BANK1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK1m, blk, index, data)
#define WRITE_MMU_CFAP_BANK1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK1m, blk, index, data)

#define READ_MMU_CFAP_BANK2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK2m, blk, index, data)
#define WRITE_MMU_CFAP_BANK2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK2m, blk, index, data)

#define READ_MMU_CFAP_BANK3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK3m, blk, index, data)
#define WRITE_MMU_CFAP_BANK3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK3m, blk, index, data)

#define READ_MMU_CFAP_BANK4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK4m, blk, index, data)
#define WRITE_MMU_CFAP_BANK4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK4m, blk, index, data)

#define READ_MMU_CFAP_BANK5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK5m, blk, index, data)
#define WRITE_MMU_CFAP_BANK5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK5m, blk, index, data)

#define READ_MMU_CFAP_BANK6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK6m, blk, index, data)
#define WRITE_MMU_CFAP_BANK6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK6m, blk, index, data)

#define READ_MMU_CFAP_BANK7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK7m, blk, index, data)
#define WRITE_MMU_CFAP_BANK7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK7m, blk, index, data)

#define READ_MMU_CFAP_BANK8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK8m, blk, index, data)
#define WRITE_MMU_CFAP_BANK8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK8m, blk, index, data)

#define READ_MMU_CFAP_BANK9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK9m, blk, index, data)
#define WRITE_MMU_CFAP_BANK9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK9m, blk, index, data)

#define READ_MMU_CFAP_BANK10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK10m, blk, index, data)
#define WRITE_MMU_CFAP_BANK10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK10m, blk, index, data)

#define READ_MMU_CFAP_BANK11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK11m, blk, index, data)
#define WRITE_MMU_CFAP_BANK11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK11m, blk, index, data)

#define READ_MMU_CFAP_BANK12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK12m, blk, index, data)
#define WRITE_MMU_CFAP_BANK12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK12m, blk, index, data)

#define READ_MMU_CFAP_BANK13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK13m, blk, index, data)
#define WRITE_MMU_CFAP_BANK13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK13m, blk, index, data)

#define READ_MMU_CFAP_BANK14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK14m, blk, index, data)
#define WRITE_MMU_CFAP_BANK14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK14m, blk, index, data)

#define READ_MMU_CFAP_BANK15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_BANK15m, blk, index, data)
#define WRITE_MMU_CFAP_BANK15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_BANK15m, blk, index, data)

#define READ_MMU_CFAP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CFAP_MEMm, blk, index, data)
#define WRITE_MMU_CFAP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CFAP_MEMm, blk, index, data)

#define READ_MMU_CHFC_SYSPORT_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CHFC_SYSPORT_MAPPINGm, blk, index, data)
#define WRITE_MMU_CHFC_SYSPORT_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CHFC_SYSPORT_MAPPINGm, blk, index, data)

#define READ_MMU_CPQLINKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CPQLINKm, blk, index, data)
#define WRITE_MMU_CPQLINKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CPQLINKm, blk, index, data)

#define READ_MMU_CTR_COLOR_DROP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CTR_COLOR_DROP_MEMm, blk, index, data)
#define WRITE_MMU_CTR_COLOR_DROP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CTR_COLOR_DROP_MEMm, blk, index, data)

#define READ_MMU_CTR_MC_DROP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CTR_MC_DROP_MEMm, blk, index, data)
#define WRITE_MMU_CTR_MC_DROP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CTR_MC_DROP_MEMm, blk, index, data)

#define READ_MMU_CTR_UC_DROP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_CTR_UC_DROP_MEMm, blk, index, data)
#define WRITE_MMU_CTR_UC_DROP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_CTR_UC_DROP_MEMm, blk, index, data)

#define READ_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm, blk, index, data)
#define WRITE_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm, blk, index, data)

#define READ_MMU_ENQ_CBP_32B_WR_STORE_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_CBP_32B_WR_STORE_0m, blk, index, data)
#define WRITE_MMU_ENQ_CBP_32B_WR_STORE_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_CBP_32B_WR_STORE_0m, blk, index, data)

#define READ_MMU_ENQ_CBP_32B_WR_STORE_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_CBP_32B_WR_STORE_1m, blk, index, data)
#define WRITE_MMU_ENQ_CBP_32B_WR_STORE_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_CBP_32B_WR_STORE_1m, blk, index, data)

#define READ_MMU_ENQ_CBP_32B_WR_STORE_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_CBP_32B_WR_STORE_2m, blk, index, data)
#define WRITE_MMU_ENQ_CBP_32B_WR_STORE_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_CBP_32B_WR_STORE_2m, blk, index, data)

#define READ_MMU_ENQ_FAP_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_FAP_BITMAPm, blk, index, data)
#define WRITE_MMU_ENQ_FAP_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_FAP_BITMAPm, blk, index, data)

#define READ_MMU_ENQ_FAP_STACKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_FAP_STACKm, blk, index, data)
#define WRITE_MMU_ENQ_FAP_STACKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_FAP_STACKm, blk, index, data)

#define READ_MMU_ENQ_RQE_WR_COMPLETE_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_RQE_WR_COMPLETE_0m, blk, index, data)
#define WRITE_MMU_ENQ_RQE_WR_COMPLETE_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_RQE_WR_COMPLETE_0m, blk, index, data)

#define READ_MMU_ENQ_RQE_WR_COMPLETE_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_RQE_WR_COMPLETE_1m, blk, index, data)
#define WRITE_MMU_ENQ_RQE_WR_COMPLETE_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_RQE_WR_COMPLETE_1m, blk, index, data)

#define READ_MMU_ENQ_RQE_WR_COMPLETE_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ENQ_RQE_WR_COMPLETE_2m, blk, index, data)
#define WRITE_MMU_ENQ_RQE_WR_COMPLETE_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ENQ_RQE_WR_COMPLETE_2m, blk, index, data)

#define READ_MMU_EXT_MC_GROUP_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_EXT_MC_GROUP_MAPm, blk, index, data)
#define WRITE_MMU_EXT_MC_GROUP_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_EXT_MC_GROUP_MAPm, blk, index, data)

#define READ_MMU_EXT_MC_QUEUE_LIST0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_EXT_MC_QUEUE_LIST0m, blk, index, data)
#define WRITE_MMU_EXT_MC_QUEUE_LIST0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_EXT_MC_QUEUE_LIST0m, blk, index, data)

#define READ_MMU_EXT_MC_QUEUE_LIST1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_EXT_MC_QUEUE_LIST1m, blk, index, data)
#define WRITE_MMU_EXT_MC_QUEUE_LIST1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_EXT_MC_QUEUE_LIST1m, blk, index, data)

#define READ_MMU_EXT_MC_QUEUE_LIST4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_EXT_MC_QUEUE_LIST4m, blk, index, data)
#define WRITE_MMU_EXT_MC_QUEUE_LIST4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_EXT_MC_QUEUE_LIST4m, blk, index, data)

#define READ_MMU_FIRSTCELLPTR_CG0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_FIRSTCELLPTR_CG0m, blk, index, data)
#define WRITE_MMU_FIRSTCELLPTR_CG0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_FIRSTCELLPTR_CG0m, blk, index, data)

#define READ_MMU_FIRSTCELLPTR_CG1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_FIRSTCELLPTR_CG1m, blk, index, data)
#define WRITE_MMU_FIRSTCELLPTR_CG1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_FIRSTCELLPTR_CG1m, blk, index, data)

#define READ_MMU_IBPSTATUSm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBPSTATUSm, blk, index, data)
#define WRITE_MMU_IBPSTATUSm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBPSTATUSm, blk, index, data)

#define READ_MMU_IBSm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBSm, blk, index, data)
#define WRITE_MMU_IBSm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBSm, blk, index, data)

#define READ_MMU_IBS_CG0_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBS_CG0_CH0m, blk, index, data)
#define WRITE_MMU_IBS_CG0_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBS_CG0_CH0m, blk, index, data)

#define READ_MMU_IBS_CG0_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBS_CG0_CH1m, blk, index, data)
#define WRITE_MMU_IBS_CG0_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBS_CG0_CH1m, blk, index, data)

#define READ_MMU_IBS_CG1_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBS_CG1_CH0m, blk, index, data)
#define WRITE_MMU_IBS_CG1_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBS_CG1_CH0m, blk, index, data)

#define READ_MMU_IBS_CG1_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IBS_CG1_CH1m, blk, index, data)
#define WRITE_MMU_IBS_CG1_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IBS_CG1_CH1m, blk, index, data)

#define READ_MMU_INGPKTCELLLIMITIBPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INGPKTCELLLIMITIBPm, blk, index, data)
#define WRITE_MMU_INGPKTCELLLIMITIBPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INGPKTCELLLIMITIBPm, blk, index, data)

#define READ_MMU_INGPKTCELLUSEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INGPKTCELLUSEm, blk, index, data)
#define WRITE_MMU_INGPKTCELLUSEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INGPKTCELLUSEm, blk, index, data)

#define READ_MMU_INTFI_BASE_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFI_BASE_TBLm, blk, index, data)
#define WRITE_MMU_INTFI_BASE_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFI_BASE_TBLm, blk, index, data)

#define READ_MMU_INTFI_DEBUG_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFI_DEBUG_MEMm, blk, index, data)
#define WRITE_MMU_INTFI_DEBUG_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFI_DEBUG_MEMm, blk, index, data)

#define READ_MMU_INTFI_FC_STATE_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFI_FC_STATE_TBLm, blk, index, data)
#define WRITE_MMU_INTFI_FC_STATE_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFI_FC_STATE_TBLm, blk, index, data)

#define READ_MMU_INTFI_MAP_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFI_MAP_TBLm, blk, index, data)
#define WRITE_MMU_INTFI_MAP_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFI_MAP_TBLm, blk, index, data)

#define READ_MMU_INTFI_XLATE_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFI_XLATE_TBLm, blk, index, data)
#define WRITE_MMU_INTFI_XLATE_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFI_XLATE_TBLm, blk, index, data)

#define READ_MMU_INTFO_TC2PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_INTFO_TC2PRI_MAPPINGm, blk, index, data)
#define WRITE_MMU_INTFO_TC2PRI_MAPPINGm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_INTFO_TC2PRI_MAPPINGm, blk, index, data)

#define READ_MMU_IPMCBITMAP_CG0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMCBITMAP_CG0m, blk, index, data)
#define WRITE_MMU_IPMCBITMAP_CG0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMCBITMAP_CG0m, blk, index, data)

#define READ_MMU_IPMCBITMAP_CG1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMCBITMAP_CG1m, blk, index, data)
#define WRITE_MMU_IPMCBITMAP_CG1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMCBITMAP_CG1m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL0m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL0m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL1m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL1m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL2m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL2m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL3m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL3m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL4m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL4m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL5m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL5m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL6m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL6m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL7m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL7m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL8m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL8m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL9m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL9m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL10m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL10m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL11m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL11m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL12m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL12m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL13m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL13m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL14m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL14m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL15m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL15m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL16m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL16m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL16m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL16m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL17m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL17m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL17m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL17m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL18m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL18m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL18m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL18m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL19m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL19m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL19m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL19m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL20m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL20m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL20m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL20m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL21m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL21m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL21m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL21m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL22m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL22m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL22m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL22m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL23m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL23m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL23m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL23m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL24m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL24m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL24m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL24m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL25m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL25m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL25m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL25m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL26m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL26m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL26m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL26m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL27m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL27m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL27m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL27m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL28m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL28m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL28m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL28m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL29m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL29m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL29m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL29m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL30m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL30m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL30m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL30m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL31m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL31m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL31m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL31m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL32m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL32m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL32m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL32m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL33m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL33m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL33m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL33m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL34m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL34m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL34m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL34m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL35m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL35m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL35m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL35m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL36m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL36m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL36m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL36m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL37m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL37m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL37m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL37m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL38m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL38m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL38m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL38m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL39m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL39m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL39m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL39m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL40m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL40m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL40m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL40m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL41m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL41m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL41m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL41m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL42m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL42m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL42m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL42m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL43m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL43m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL43m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL43m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL44m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL44m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL44m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL44m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL45m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL45m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL45m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL45m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL46m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL46m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL46m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL46m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL47m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL47m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL47m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL47m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL48m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL48m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL48m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL48m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL49m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL49m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL49m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL49m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL50m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL50m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL50m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL50m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL51m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL51m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL51m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL51m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL52m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL52m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL52m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL52m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL53m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL53m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL53m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL53m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL54m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL54m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL54m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL54m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL55m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL55m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL55m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL55m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL56m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL56m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL56m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL56m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL57m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL57m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL57m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL57m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL58m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL58m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL58m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL58m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL59m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL59m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL59m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL59m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL60m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL60m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL60m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL60m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL61m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL61m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL61m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL61m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL62m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL62m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL62m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL62m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL63m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL63m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL63m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL63m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL64m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL64m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL64m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL64m, blk, index, data)

#define READ_MMU_IPMC_GROUP_TBL65m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_GROUP_TBL65m, blk, index, data)
#define WRITE_MMU_IPMC_GROUP_TBL65m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_GROUP_TBL65m, blk, index, data)

#define READ_MMU_IPMC_INDEXm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_INDEXm, blk, index, data)
#define WRITE_MMU_IPMC_INDEXm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_INDEXm, blk, index, data)

#define READ_MMU_IPMC_PTRm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_PTRm, blk, index, data)
#define WRITE_MMU_IPMC_PTRm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_PTRm, blk, index, data)

#define READ_MMU_IPMC_REP_10G_MEMORYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_REP_10G_MEMORYm, blk, index, data)
#define WRITE_MMU_IPMC_REP_10G_MEMORYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_REP_10G_MEMORYm, blk, index, data)

#define READ_MMU_IPMC_VLAN_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_VLAN_TBLm, blk, index, data)
#define WRITE_MMU_IPMC_VLAN_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_VLAN_TBLm, blk, index, data)

#define READ_MMU_IPMC_VLAN_TBL_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_VLAN_TBL_MEM0m, blk, index, data)
#define WRITE_MMU_IPMC_VLAN_TBL_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_VLAN_TBL_MEM0m, blk, index, data)

#define READ_MMU_IPMC_VLAN_TBL_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_IPMC_VLAN_TBL_MEM1m, blk, index, data)
#define WRITE_MMU_IPMC_VLAN_TBL_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_IPMC_VLAN_TBL_MEM1m, blk, index, data)

#define READ_MMU_ITE_CTRL_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_CTRL_0m, blk, index, data)
#define WRITE_MMU_ITE_CTRL_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_CTRL_0m, blk, index, data)

#define READ_MMU_ITE_CTRL_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_CTRL_1m, blk, index, data)
#define WRITE_MMU_ITE_CTRL_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_CTRL_1m, blk, index, data)

#define READ_MMU_ITE_PACKET_PTR_STOREm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_PACKET_PTR_STOREm, blk, index, data)
#define WRITE_MMU_ITE_PACKET_PTR_STOREm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_PACKET_PTR_STOREm, blk, index, data)

#define READ_MMU_ITE_QMGR_FLLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_QMGR_FLLm, blk, index, data)
#define WRITE_MMU_ITE_QMGR_FLLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_QMGR_FLLm, blk, index, data)

#define READ_MMU_ITE_QMGR_QLLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_QMGR_QLLm, blk, index, data)
#define WRITE_MMU_ITE_QMGR_QLLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_QMGR_QLLm, blk, index, data)

#define READ_MMU_ITE_WORK_QUEUE_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_WORK_QUEUE_0m, blk, index, data)
#define WRITE_MMU_ITE_WORK_QUEUE_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_WORK_QUEUE_0m, blk, index, data)

#define READ_MMU_ITE_WORK_QUEUE_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_WORK_QUEUE_1m, blk, index, data)
#define WRITE_MMU_ITE_WORK_QUEUE_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_WORK_QUEUE_1m, blk, index, data)

#define READ_MMU_ITE_WORK_QUEUE_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_ITE_WORK_QUEUE_2m, blk, index, data)
#define WRITE_MMU_ITE_WORK_QUEUE_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_ITE_WORK_QUEUE_2m, blk, index, data)

#define READ_MMU_MAX_BUCKET_GPORTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MAX_BUCKET_GPORTm, blk, index, data)
#define WRITE_MMU_MAX_BUCKET_GPORTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MAX_BUCKET_GPORTm, blk, index, data)

#define READ_MMU_MC_FIFO1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO1m, blk, index, data)
#define WRITE_MMU_MC_FIFO1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO1m, blk, index, data)

#define READ_MMU_MC_FIFO2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO2m, blk, index, data)
#define WRITE_MMU_MC_FIFO2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO2m, blk, index, data)

#define READ_MMU_MC_FIFO3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO3m, blk, index, data)
#define WRITE_MMU_MC_FIFO3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO3m, blk, index, data)

#define READ_MMU_MC_FIFO4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO4m, blk, index, data)
#define WRITE_MMU_MC_FIFO4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO4m, blk, index, data)

#define READ_MMU_MC_FIFO5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO5m, blk, index, data)
#define WRITE_MMU_MC_FIFO5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO5m, blk, index, data)

#define READ_MMU_MC_FIFO6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO6m, blk, index, data)
#define WRITE_MMU_MC_FIFO6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO6m, blk, index, data)

#define READ_MMU_MC_FIFO7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO7m, blk, index, data)
#define WRITE_MMU_MC_FIFO7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO7m, blk, index, data)

#define READ_MMU_MC_FIFO8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO8m, blk, index, data)
#define WRITE_MMU_MC_FIFO8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO8m, blk, index, data)

#define READ_MMU_MC_FIFO9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO9m, blk, index, data)
#define WRITE_MMU_MC_FIFO9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO9m, blk, index, data)

#define READ_MMU_MC_FIFO10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO10m, blk, index, data)
#define WRITE_MMU_MC_FIFO10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO10m, blk, index, data)

#define READ_MMU_MC_FIFO11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO11m, blk, index, data)
#define WRITE_MMU_MC_FIFO11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO11m, blk, index, data)

#define READ_MMU_MC_FIFO12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO12m, blk, index, data)
#define WRITE_MMU_MC_FIFO12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO12m, blk, index, data)

#define READ_MMU_MC_FIFO13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO13m, blk, index, data)
#define WRITE_MMU_MC_FIFO13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO13m, blk, index, data)

#define READ_MMU_MC_FIFO14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO14m, blk, index, data)
#define WRITE_MMU_MC_FIFO14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO14m, blk, index, data)

#define READ_MMU_MC_FIFO15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO15m, blk, index, data)
#define WRITE_MMU_MC_FIFO15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO15m, blk, index, data)

#define READ_MMU_MC_FIFO16m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO16m, blk, index, data)
#define WRITE_MMU_MC_FIFO16m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO16m, blk, index, data)

#define READ_MMU_MC_FIFO17m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO17m, blk, index, data)
#define WRITE_MMU_MC_FIFO17m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO17m, blk, index, data)

#define READ_MMU_MC_FIFO18m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO18m, blk, index, data)
#define WRITE_MMU_MC_FIFO18m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO18m, blk, index, data)

#define READ_MMU_MC_FIFO19m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO19m, blk, index, data)
#define WRITE_MMU_MC_FIFO19m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO19m, blk, index, data)

#define READ_MMU_MC_FIFO20m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO20m, blk, index, data)
#define WRITE_MMU_MC_FIFO20m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO20m, blk, index, data)

#define READ_MMU_MC_FIFO21m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO21m, blk, index, data)
#define WRITE_MMU_MC_FIFO21m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO21m, blk, index, data)

#define READ_MMU_MC_FIFO22m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO22m, blk, index, data)
#define WRITE_MMU_MC_FIFO22m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO22m, blk, index, data)

#define READ_MMU_MC_FIFO23m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO23m, blk, index, data)
#define WRITE_MMU_MC_FIFO23m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO23m, blk, index, data)

#define READ_MMU_MC_FIFO24m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO24m, blk, index, data)
#define WRITE_MMU_MC_FIFO24m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO24m, blk, index, data)

#define READ_MMU_MC_FIFO25m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO25m, blk, index, data)
#define WRITE_MMU_MC_FIFO25m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO25m, blk, index, data)

#define READ_MMU_MC_FIFO26m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO26m, blk, index, data)
#define WRITE_MMU_MC_FIFO26m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO26m, blk, index, data)

#define READ_MMU_MC_FIFO27m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO27m, blk, index, data)
#define WRITE_MMU_MC_FIFO27m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO27m, blk, index, data)

#define READ_MMU_MC_FIFO28m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO28m, blk, index, data)
#define WRITE_MMU_MC_FIFO28m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO28m, blk, index, data)

#define READ_MMU_MC_FIFO29m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO29m, blk, index, data)
#define WRITE_MMU_MC_FIFO29m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO29m, blk, index, data)

#define READ_MMU_MC_FIFO30m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO30m, blk, index, data)
#define WRITE_MMU_MC_FIFO30m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO30m, blk, index, data)

#define READ_MMU_MC_FIFO31m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO31m, blk, index, data)
#define WRITE_MMU_MC_FIFO31m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO31m, blk, index, data)

#define READ_MMU_MC_FIFO32m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO32m, blk, index, data)
#define WRITE_MMU_MC_FIFO32m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO32m, blk, index, data)

#define READ_MMU_MC_FIFO33m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO33m, blk, index, data)
#define WRITE_MMU_MC_FIFO33m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO33m, blk, index, data)

#define READ_MMU_MC_FIFO34m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO34m, blk, index, data)
#define WRITE_MMU_MC_FIFO34m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO34m, blk, index, data)

#define READ_MMU_MC_FIFO35m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO35m, blk, index, data)
#define WRITE_MMU_MC_FIFO35m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO35m, blk, index, data)

#define READ_MMU_MC_FIFO36m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO36m, blk, index, data)
#define WRITE_MMU_MC_FIFO36m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO36m, blk, index, data)

#define READ_MMU_MC_FIFO37m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO37m, blk, index, data)
#define WRITE_MMU_MC_FIFO37m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO37m, blk, index, data)

#define READ_MMU_MC_FIFO38m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO38m, blk, index, data)
#define WRITE_MMU_MC_FIFO38m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO38m, blk, index, data)

#define READ_MMU_MC_FIFO39m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO39m, blk, index, data)
#define WRITE_MMU_MC_FIFO39m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO39m, blk, index, data)

#define READ_MMU_MC_FIFO40m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO40m, blk, index, data)
#define WRITE_MMU_MC_FIFO40m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO40m, blk, index, data)

#define READ_MMU_MC_FIFO41m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO41m, blk, index, data)
#define WRITE_MMU_MC_FIFO41m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO41m, blk, index, data)

#define READ_MMU_MC_FIFO42m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO42m, blk, index, data)
#define WRITE_MMU_MC_FIFO42m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO42m, blk, index, data)

#define READ_MMU_MC_FIFO43m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO43m, blk, index, data)
#define WRITE_MMU_MC_FIFO43m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO43m, blk, index, data)

#define READ_MMU_MC_FIFO44m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO44m, blk, index, data)
#define WRITE_MMU_MC_FIFO44m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO44m, blk, index, data)

#define READ_MMU_MC_FIFO45m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO45m, blk, index, data)
#define WRITE_MMU_MC_FIFO45m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO45m, blk, index, data)

#define READ_MMU_MC_FIFO46m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO46m, blk, index, data)
#define WRITE_MMU_MC_FIFO46m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO46m, blk, index, data)

#define READ_MMU_MC_FIFO47m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO47m, blk, index, data)
#define WRITE_MMU_MC_FIFO47m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO47m, blk, index, data)

#define READ_MMU_MC_FIFO48m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO48m, blk, index, data)
#define WRITE_MMU_MC_FIFO48m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO48m, blk, index, data)

#define READ_MMU_MC_FIFO49m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO49m, blk, index, data)
#define WRITE_MMU_MC_FIFO49m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO49m, blk, index, data)

#define READ_MMU_MC_FIFO50m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO50m, blk, index, data)
#define WRITE_MMU_MC_FIFO50m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO50m, blk, index, data)

#define READ_MMU_MC_FIFO51m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO51m, blk, index, data)
#define WRITE_MMU_MC_FIFO51m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO51m, blk, index, data)

#define READ_MMU_MC_FIFO52m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO52m, blk, index, data)
#define WRITE_MMU_MC_FIFO52m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO52m, blk, index, data)

#define READ_MMU_MC_FIFO53m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO53m, blk, index, data)
#define WRITE_MMU_MC_FIFO53m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO53m, blk, index, data)

#define READ_MMU_MC_FIFO54m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO54m, blk, index, data)
#define WRITE_MMU_MC_FIFO54m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO54m, blk, index, data)

#define READ_MMU_MC_FIFO55m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO55m, blk, index, data)
#define WRITE_MMU_MC_FIFO55m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO55m, blk, index, data)

#define READ_MMU_MC_FIFO56m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO56m, blk, index, data)
#define WRITE_MMU_MC_FIFO56m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO56m, blk, index, data)

#define READ_MMU_MC_FIFO57m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO57m, blk, index, data)
#define WRITE_MMU_MC_FIFO57m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO57m, blk, index, data)

#define READ_MMU_MC_FIFO58m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO58m, blk, index, data)
#define WRITE_MMU_MC_FIFO58m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO58m, blk, index, data)

#define READ_MMU_MC_FIFO59m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO59m, blk, index, data)
#define WRITE_MMU_MC_FIFO59m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO59m, blk, index, data)

#define READ_MMU_MC_FIFO60m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO60m, blk, index, data)
#define WRITE_MMU_MC_FIFO60m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO60m, blk, index, data)

#define READ_MMU_MC_FIFO61m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO61m, blk, index, data)
#define WRITE_MMU_MC_FIFO61m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO61m, blk, index, data)

#define READ_MMU_MC_FIFO62m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO62m, blk, index, data)
#define WRITE_MMU_MC_FIFO62m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO62m, blk, index, data)

#define READ_MMU_MC_FIFO63m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO63m, blk, index, data)
#define WRITE_MMU_MC_FIFO63m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO63m, blk, index, data)

#define READ_MMU_MC_FIFO64m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO64m, blk, index, data)
#define WRITE_MMU_MC_FIFO64m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO64m, blk, index, data)

#define READ_MMU_MC_FIFO65m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MC_FIFO65m, blk, index, data)
#define WRITE_MMU_MC_FIFO65m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MC_FIFO65m, blk, index, data)

#define READ_MMU_MEMORIES1_AGING_CTRm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_AGING_CTRm, blk, index, data)
#define WRITE_MMU_MEMORIES1_AGING_CTRm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_AGING_CTRm, blk, index, data)

#define READ_MMU_MEMORIES1_AGING_EXPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_AGING_EXPm, blk, index, data)
#define WRITE_MMU_MEMORIES1_AGING_EXPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_AGING_EXPm, blk, index, data)

#define READ_MMU_MEMORIES1_E2EHOL_BM_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_E2EHOL_BM_0m, blk, index, data)
#define WRITE_MMU_MEMORIES1_E2EHOL_BM_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_E2EHOL_BM_0m, blk, index, data)

#define READ_MMU_MEMORIES1_E2EHOL_BM_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_E2EHOL_BM_1m, blk, index, data)
#define WRITE_MMU_MEMORIES1_E2EHOL_BM_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_E2EHOL_BM_1m, blk, index, data)

#define READ_MMU_MEMORIES1_E2EHOL_BM_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_E2EHOL_BM_2m, blk, index, data)
#define WRITE_MMU_MEMORIES1_E2EHOL_BM_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_E2EHOL_BM_2m, blk, index, data)

#define READ_MMU_MEMORIES1_IPMCREPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_IPMCREPm, blk, index, data)
#define WRITE_MMU_MEMORIES1_IPMCREPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_IPMCREPm, blk, index, data)

#define READ_MMU_MEMORIES1_IPMC_GROUP_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_IPMC_GROUP_TBLm, blk, index, data)
#define WRITE_MMU_MEMORIES1_IPMC_GROUP_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_IPMC_GROUP_TBLm, blk, index, data)

#define READ_MMU_MEMORIES1_IPMC_VLAN_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_IPMC_VLAN_TBLm, blk, index, data)
#define WRITE_MMU_MEMORIES1_IPMC_VLAN_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_IPMC_VLAN_TBLm, blk, index, data)

#define READ_MMU_MEMORIES1_MSTP_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_MSTP_TBLm, blk, index, data)
#define WRITE_MMU_MEMORIES1_MSTP_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_MSTP_TBLm, blk, index, data)

#define READ_MMU_MEMORIES1_ST_PORT_TBLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES1_ST_PORT_TBLm, blk, index, data)
#define WRITE_MMU_MEMORIES1_ST_PORT_TBLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES1_ST_PORT_TBLm, blk, index, data)

#define READ_MMU_MEMORIES2_EGR_TRUNK_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES2_EGR_TRUNK_MAPm, blk, index, data)
#define WRITE_MMU_MEMORIES2_EGR_TRUNK_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES2_EGR_TRUNK_MAPm, blk, index, data)

#define READ_MMU_MEMORIES2_SRC_TRUNK_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MEMORIES2_SRC_TRUNK_MAPm, blk, index, data)
#define WRITE_MMU_MEMORIES2_SRC_TRUNK_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MEMORIES2_SRC_TRUNK_MAPm, blk, index, data)

#define READ_MMU_MIN_BUCKET_GPORTm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_MIN_BUCKET_GPORTm, blk, index, data)
#define WRITE_MMU_MIN_BUCKET_GPORTm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_MIN_BUCKET_GPORTm, blk, index, data)

#define READ_MMU_OVQ_BANK0_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK0_MEM0m, blk, index, data)
#define WRITE_MMU_OVQ_BANK0_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK0_MEM0m, blk, index, data)

#define READ_MMU_OVQ_BANK0_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK0_MEM1m, blk, index, data)
#define WRITE_MMU_OVQ_BANK0_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK0_MEM1m, blk, index, data)

#define READ_MMU_OVQ_BANK0_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK0_MEM2m, blk, index, data)
#define WRITE_MMU_OVQ_BANK0_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK0_MEM2m, blk, index, data)

#define READ_MMU_OVQ_BANK0_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK0_MEM3m, blk, index, data)
#define WRITE_MMU_OVQ_BANK0_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK0_MEM3m, blk, index, data)

#define READ_MMU_OVQ_BANK1_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK1_MEM0m, blk, index, data)
#define WRITE_MMU_OVQ_BANK1_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK1_MEM0m, blk, index, data)

#define READ_MMU_OVQ_BANK1_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK1_MEM1m, blk, index, data)
#define WRITE_MMU_OVQ_BANK1_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK1_MEM1m, blk, index, data)

#define READ_MMU_OVQ_BANK1_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK1_MEM2m, blk, index, data)
#define WRITE_MMU_OVQ_BANK1_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK1_MEM2m, blk, index, data)

#define READ_MMU_OVQ_BANK1_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK1_MEM3m, blk, index, data)
#define WRITE_MMU_OVQ_BANK1_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK1_MEM3m, blk, index, data)

#define READ_MMU_OVQ_BANK2_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK2_MEM0m, blk, index, data)
#define WRITE_MMU_OVQ_BANK2_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK2_MEM0m, blk, index, data)

#define READ_MMU_OVQ_BANK2_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK2_MEM1m, blk, index, data)
#define WRITE_MMU_OVQ_BANK2_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK2_MEM1m, blk, index, data)

#define READ_MMU_OVQ_BANK2_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK2_MEM2m, blk, index, data)
#define WRITE_MMU_OVQ_BANK2_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK2_MEM2m, blk, index, data)

#define READ_MMU_OVQ_BANK2_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK2_MEM3m, blk, index, data)
#define WRITE_MMU_OVQ_BANK2_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK2_MEM3m, blk, index, data)

#define READ_MMU_OVQ_BANK3_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK3_MEM0m, blk, index, data)
#define WRITE_MMU_OVQ_BANK3_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK3_MEM0m, blk, index, data)

#define READ_MMU_OVQ_BANK3_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK3_MEM1m, blk, index, data)
#define WRITE_MMU_OVQ_BANK3_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK3_MEM1m, blk, index, data)

#define READ_MMU_OVQ_BANK3_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK3_MEM2m, blk, index, data)
#define WRITE_MMU_OVQ_BANK3_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK3_MEM2m, blk, index, data)

#define READ_MMU_OVQ_BANK3_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_BANK3_MEM3m, blk, index, data)
#define WRITE_MMU_OVQ_BANK3_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_BANK3_MEM3m, blk, index, data)

#define READ_MMU_OVQ_DISTRIBUTOR_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_DISTRIBUTOR_MEM0m, blk, index, data)
#define WRITE_MMU_OVQ_DISTRIBUTOR_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_DISTRIBUTOR_MEM0m, blk, index, data)

#define READ_MMU_OVQ_DISTRIBUTOR_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_DISTRIBUTOR_MEM1m, blk, index, data)
#define WRITE_MMU_OVQ_DISTRIBUTOR_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_DISTRIBUTOR_MEM1m, blk, index, data)

#define READ_MMU_OVQ_DISTRIBUTOR_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_DISTRIBUTOR_MEM2m, blk, index, data)
#define WRITE_MMU_OVQ_DISTRIBUTOR_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_DISTRIBUTOR_MEM2m, blk, index, data)

#define READ_MMU_OVQ_DISTRIBUTOR_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_OVQ_DISTRIBUTOR_MEM3m, blk, index, data)
#define WRITE_MMU_OVQ_DISTRIBUTOR_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_OVQ_DISTRIBUTOR_MEM3m, blk, index, data)

#define READ_MMU_PBM_COS_CCPTR_STATUS_CG0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PBM_COS_CCPTR_STATUS_CG0m, blk, index, data)
#define WRITE_MMU_PBM_COS_CCPTR_STATUS_CG0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PBM_COS_CCPTR_STATUS_CG0m, blk, index, data)

#define READ_MMU_PBM_COS_CCPTR_STATUS_CG1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PBM_COS_CCPTR_STATUS_CG1m, blk, index, data)
#define WRITE_MMU_PBM_COS_CCPTR_STATUS_CG1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PBM_COS_CCPTR_STATUS_CG1m, blk, index, data)

#define READ_MMU_PFAP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PFAP_MEMm, blk, index, data)
#define WRITE_MMU_PFAP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PFAP_MEMm, blk, index, data)

#define READ_MMU_PKTHDRm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTHDRm, blk, index, data)
#define WRITE_MMU_PKTHDRm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTHDRm, blk, index, data)

#define READ_MMU_PKTLINKm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINKm, blk, index, data)
#define WRITE_MMU_PKTLINKm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINKm, blk, index, data)

#define READ_MMU_PKTLINK0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK0m, blk, index, data)
#define WRITE_MMU_PKTLINK0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK0m, blk, index, data)

#define READ_MMU_PKTLINK1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK1m, blk, index, data)
#define WRITE_MMU_PKTLINK1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK1m, blk, index, data)

#define READ_MMU_PKTLINK2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK2m, blk, index, data)
#define WRITE_MMU_PKTLINK2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK2m, blk, index, data)

#define READ_MMU_PKTLINK3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK3m, blk, index, data)
#define WRITE_MMU_PKTLINK3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK3m, blk, index, data)

#define READ_MMU_PKTLINK4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK4m, blk, index, data)
#define WRITE_MMU_PKTLINK4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK4m, blk, index, data)

#define READ_MMU_PKTLINK5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK5m, blk, index, data)
#define WRITE_MMU_PKTLINK5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK5m, blk, index, data)

#define READ_MMU_PKTLINK6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK6m, blk, index, data)
#define WRITE_MMU_PKTLINK6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK6m, blk, index, data)

#define READ_MMU_PKTLINK7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK7m, blk, index, data)
#define WRITE_MMU_PKTLINK7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK7m, blk, index, data)

#define READ_MMU_PKTLINK8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK8m, blk, index, data)
#define WRITE_MMU_PKTLINK8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK8m, blk, index, data)

#define READ_MMU_PKTLINK9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK9m, blk, index, data)
#define WRITE_MMU_PKTLINK9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK9m, blk, index, data)

#define READ_MMU_PKTLINK10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK10m, blk, index, data)
#define WRITE_MMU_PKTLINK10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK10m, blk, index, data)

#define READ_MMU_PKTLINK11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK11m, blk, index, data)
#define WRITE_MMU_PKTLINK11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK11m, blk, index, data)

#define READ_MMU_PKTLINK12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK12m, blk, index, data)
#define WRITE_MMU_PKTLINK12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK12m, blk, index, data)

#define READ_MMU_PKTLINK13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK13m, blk, index, data)
#define WRITE_MMU_PKTLINK13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK13m, blk, index, data)

#define READ_MMU_PKTLINK14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK14m, blk, index, data)
#define WRITE_MMU_PKTLINK14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK14m, blk, index, data)

#define READ_MMU_PKTLINK15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK15m, blk, index, data)
#define WRITE_MMU_PKTLINK15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK15m, blk, index, data)

#define READ_MMU_PKTLINK16m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK16m, blk, index, data)
#define WRITE_MMU_PKTLINK16m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK16m, blk, index, data)

#define READ_MMU_PKTLINK17m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK17m, blk, index, data)
#define WRITE_MMU_PKTLINK17m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK17m, blk, index, data)

#define READ_MMU_PKTLINK18m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK18m, blk, index, data)
#define WRITE_MMU_PKTLINK18m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK18m, blk, index, data)

#define READ_MMU_PKTLINK19m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK19m, blk, index, data)
#define WRITE_MMU_PKTLINK19m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK19m, blk, index, data)

#define READ_MMU_PKTLINK20m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK20m, blk, index, data)
#define WRITE_MMU_PKTLINK20m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK20m, blk, index, data)

#define READ_MMU_PKTLINK21m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK21m, blk, index, data)
#define WRITE_MMU_PKTLINK21m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK21m, blk, index, data)

#define READ_MMU_PKTLINK22m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK22m, blk, index, data)
#define WRITE_MMU_PKTLINK22m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK22m, blk, index, data)

#define READ_MMU_PKTLINK23m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK23m, blk, index, data)
#define WRITE_MMU_PKTLINK23m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK23m, blk, index, data)

#define READ_MMU_PKTLINK24m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK24m, blk, index, data)
#define WRITE_MMU_PKTLINK24m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK24m, blk, index, data)

#define READ_MMU_PKTLINK25m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK25m, blk, index, data)
#define WRITE_MMU_PKTLINK25m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK25m, blk, index, data)

#define READ_MMU_PKTLINK26m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK26m, blk, index, data)
#define WRITE_MMU_PKTLINK26m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK26m, blk, index, data)

#define READ_MMU_PKTLINK27m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK27m, blk, index, data)
#define WRITE_MMU_PKTLINK27m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK27m, blk, index, data)

#define READ_MMU_PKTLINK28m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK28m, blk, index, data)
#define WRITE_MMU_PKTLINK28m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK28m, blk, index, data)

#define READ_MMU_PKTLINK29m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK29m, blk, index, data)
#define WRITE_MMU_PKTLINK29m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK29m, blk, index, data)

#define READ_MMU_PKTLINK30m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK30m, blk, index, data)
#define WRITE_MMU_PKTLINK30m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK30m, blk, index, data)

#define READ_MMU_PKTLINK31m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK31m, blk, index, data)
#define WRITE_MMU_PKTLINK31m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK31m, blk, index, data)

#define READ_MMU_PKTLINK32m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK32m, blk, index, data)
#define WRITE_MMU_PKTLINK32m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK32m, blk, index, data)

#define READ_MMU_PKTLINK33m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK33m, blk, index, data)
#define WRITE_MMU_PKTLINK33m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK33m, blk, index, data)

#define READ_MMU_PKTLINK34m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK34m, blk, index, data)
#define WRITE_MMU_PKTLINK34m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK34m, blk, index, data)

#define READ_MMU_PKTLINK35m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK35m, blk, index, data)
#define WRITE_MMU_PKTLINK35m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK35m, blk, index, data)

#define READ_MMU_PKTLINK36m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK36m, blk, index, data)
#define WRITE_MMU_PKTLINK36m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK36m, blk, index, data)

#define READ_MMU_PKTLINK37m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK37m, blk, index, data)
#define WRITE_MMU_PKTLINK37m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK37m, blk, index, data)

#define READ_MMU_PKTLINK38m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK38m, blk, index, data)
#define WRITE_MMU_PKTLINK38m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK38m, blk, index, data)

#define READ_MMU_PKTLINK39m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK39m, blk, index, data)
#define WRITE_MMU_PKTLINK39m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK39m, blk, index, data)

#define READ_MMU_PKTLINK40m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK40m, blk, index, data)
#define WRITE_MMU_PKTLINK40m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK40m, blk, index, data)

#define READ_MMU_PKTLINK41m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK41m, blk, index, data)
#define WRITE_MMU_PKTLINK41m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK41m, blk, index, data)

#define READ_MMU_PKTLINK42m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK42m, blk, index, data)
#define WRITE_MMU_PKTLINK42m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK42m, blk, index, data)

#define READ_MMU_PKTLINK43m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK43m, blk, index, data)
#define WRITE_MMU_PKTLINK43m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK43m, blk, index, data)

#define READ_MMU_PKTLINK44m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK44m, blk, index, data)
#define WRITE_MMU_PKTLINK44m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK44m, blk, index, data)

#define READ_MMU_PKTLINK45m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK45m, blk, index, data)
#define WRITE_MMU_PKTLINK45m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK45m, blk, index, data)

#define READ_MMU_PKTLINK46m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK46m, blk, index, data)
#define WRITE_MMU_PKTLINK46m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK46m, blk, index, data)

#define READ_MMU_PKTLINK47m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK47m, blk, index, data)
#define WRITE_MMU_PKTLINK47m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK47m, blk, index, data)

#define READ_MMU_PKTLINK48m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK48m, blk, index, data)
#define WRITE_MMU_PKTLINK48m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK48m, blk, index, data)

#define READ_MMU_PKTLINK49m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK49m, blk, index, data)
#define WRITE_MMU_PKTLINK49m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK49m, blk, index, data)

#define READ_MMU_PKTLINK50m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK50m, blk, index, data)
#define WRITE_MMU_PKTLINK50m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK50m, blk, index, data)

#define READ_MMU_PKTLINK51m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK51m, blk, index, data)
#define WRITE_MMU_PKTLINK51m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK51m, blk, index, data)

#define READ_MMU_PKTLINK52m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK52m, blk, index, data)
#define WRITE_MMU_PKTLINK52m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK52m, blk, index, data)

#define READ_MMU_PKTLINK53m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK53m, blk, index, data)
#define WRITE_MMU_PKTLINK53m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK53m, blk, index, data)

#define READ_MMU_PKTLINK54m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PKTLINK54m, blk, index, data)
#define WRITE_MMU_PKTLINK54m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PKTLINK54m, blk, index, data)

#define READ_MMU_PQE_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PQE_MEMm, blk, index, data)
#define WRITE_MMU_PQE_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PQE_MEMm, blk, index, data)

#define READ_MMU_PQE_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PQE_MEM0m, blk, index, data)
#define WRITE_MMU_PQE_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PQE_MEM0m, blk, index, data)

#define READ_MMU_PQE_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PQE_MEM1m, blk, index, data)
#define WRITE_MMU_PQE_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PQE_MEM1m, blk, index, data)

#define READ_MMU_PTRCACHE_CG0_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CG0_CH0m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CG0_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CG0_CH0m, blk, index, data)

#define READ_MMU_PTRCACHE_CG0_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CG0_CH1m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CG0_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CG0_CH1m, blk, index, data)

#define READ_MMU_PTRCACHE_CG1_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CG1_CH0m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CG1_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CG1_CH0m, blk, index, data)

#define READ_MMU_PTRCACHE_CG1_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CG1_CH1m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CG1_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CG1_CH1m, blk, index, data)

#define READ_MMU_PTRCACHE_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CH0m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CH0m, blk, index, data)

#define READ_MMU_PTRCACHE_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_PTRCACHE_CH1m, blk, index, data)
#define WRITE_MMU_PTRCACHE_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_PTRCACHE_CH1m, blk, index, data)

#define READ_MMU_QCN_CNM_COUNTERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CNM_COUNTERm, blk, index, data)
#define WRITE_MMU_QCN_CNM_COUNTERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CNM_COUNTERm, blk, index, data)

#define READ_MMU_QCN_CNM_QUEUE0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CNM_QUEUE0m, blk, index, data)
#define WRITE_MMU_QCN_CNM_QUEUE0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CNM_QUEUE0m, blk, index, data)

#define READ_MMU_QCN_CNM_QUEUE1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CNM_QUEUE1m, blk, index, data)
#define WRITE_MMU_QCN_CNM_QUEUE1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CNM_QUEUE1m, blk, index, data)

#define READ_MMU_QCN_CPQCFGm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CPQCFGm, blk, index, data)
#define WRITE_MMU_QCN_CPQCFGm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CPQCFGm, blk, index, data)

#define READ_MMU_QCN_CPQST_QLENm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CPQST_QLENm, blk, index, data)
#define WRITE_MMU_QCN_CPQST_QLENm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CPQST_QLENm, blk, index, data)

#define READ_MMU_QCN_CPQST_TSSLSm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_CPQST_TSSLSm, blk, index, data)
#define WRITE_MMU_QCN_CPQST_TSSLSm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_CPQST_TSSLSm, blk, index, data)

#define READ_MMU_QCN_ENABLEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_ENABLEm, blk, index, data)
#define WRITE_MMU_QCN_ENABLEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_ENABLEm, blk, index, data)

#define READ_MMU_QCN_QFBTBm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_QFBTBm, blk, index, data)
#define WRITE_MMU_QCN_QFBTBm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_QFBTBm, blk, index, data)

#define READ_MMU_QCN_SITBm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QCN_SITBm, blk, index, data)
#define WRITE_MMU_QCN_SITBm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QCN_SITBm, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_0m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_0m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_1m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_1m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_2m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_2m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_3m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_3m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_0m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_0m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_1m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_1m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_2m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_2m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_3m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_BM_FIFO_3m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_0m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_0m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_1m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_1m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_2m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_2m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_3m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_3m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_4m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_4m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_5m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_5m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_6m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_6m, blk, index, data)

#define READ_MMU_QSTRUCT_QBLOCK_NEXT_7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QBLOCK_NEXT_7m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QBLOCK_NEXT_7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QBLOCK_NEXT_7m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_0m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_0m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_1m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_1m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_2m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_2m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_3m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_3m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_4m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_4m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_5m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_5m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_6m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_6m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_LOWER_7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_LOWER_7m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_LOWER_7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_LOWER_7m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_0m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_0m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_1m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_1m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_2m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_2m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_3m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_3m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_4m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_4m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_5m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_5m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_6m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_6m, blk, index, data)

#define READ_MMU_QSTRUCT_QENTRY_UPPER_7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_QSTRUCT_QENTRY_UPPER_7m, blk, index, data)
#define WRITE_MMU_QSTRUCT_QENTRY_UPPER_7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_QSTRUCT_QENTRY_UPPER_7m, blk, index, data)

#define READ_MMU_RDEHEADER_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDEHEADER_MEM0m, blk, index, data)
#define WRITE_MMU_RDEHEADER_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDEHEADER_MEM0m, blk, index, data)

#define READ_MMU_RDEHEADER_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDEHEADER_MEM1m, blk, index, data)
#define WRITE_MMU_RDEHEADER_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDEHEADER_MEM1m, blk, index, data)

#define READ_MMU_RDE_COSPCP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDE_COSPCP_MEMm, blk, index, data)
#define WRITE_MMU_RDE_COSPCP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDE_COSPCP_MEMm, blk, index, data)

#define READ_MMU_RDE_DESCP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDE_DESCP_MEMm, blk, index, data)
#define WRITE_MMU_RDE_DESCP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDE_DESCP_MEMm, blk, index, data)

#define READ_MMU_RDE_FREELIST_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDE_FREELIST_MEMm, blk, index, data)
#define WRITE_MMU_RDE_FREELIST_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDE_FREELIST_MEMm, blk, index, data)

#define READ_MMU_RDE_PKTLINK_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDE_PKTLINK_MEMm, blk, index, data)
#define WRITE_MMU_RDE_PKTLINK_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDE_PKTLINK_MEMm, blk, index, data)

#define READ_MMU_RDE_PRCP_MEMm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RDE_PRCP_MEMm, blk, index, data)
#define WRITE_MMU_RDE_PRCP_MEMm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RDE_PRCP_MEMm, blk, index, data)

#define READ_MMU_RQE_QMGR_FLLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RQE_QMGR_FLLm, blk, index, data)
#define WRITE_MMU_RQE_QMGR_FLLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RQE_QMGR_FLLm, blk, index, data)

#define READ_MMU_RQE_QMGR_QLLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RQE_QMGR_QLLm, blk, index, data)
#define WRITE_MMU_RQE_QMGR_QLLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RQE_QMGR_QLLm, blk, index, data)

#define READ_MMU_RQE_QUEUE_OP_NODE_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RQE_QUEUE_OP_NODE_MAPm, blk, index, data)
#define WRITE_MMU_RQE_QUEUE_OP_NODE_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RQE_QUEUE_OP_NODE_MAPm, blk, index, data)

#define READ_MMU_RQE_WORK_QUEUEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_RQE_WORK_QUEUEm, blk, index, data)
#define WRITE_MMU_RQE_WORK_QUEUEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_RQE_WORK_QUEUEm, blk, index, data)

#define READ_MMU_THDO_CONFIG_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_0m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_0m, blk, index, data)

#define READ_MMU_THDO_CONFIG_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_1m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_1m, blk, index, data)

#define READ_MMU_THDO_CONFIG_EX_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_EX_0m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_EX_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_EX_0m, blk, index, data)

#define READ_MMU_THDO_CONFIG_EX_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_EX_1m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_EX_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_EX_1m, blk, index, data)

#define READ_MMU_THDO_CONFIG_SP_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_SP_0m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_SP_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_SP_0m, blk, index, data)

#define READ_MMU_THDO_CONFIG_SP_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_CONFIG_SP_1m, blk, index, data)
#define WRITE_MMU_THDO_CONFIG_SP_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_CONFIG_SP_1m, blk, index, data)

#define READ_MMU_THDO_OFFSET_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_0m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_0m, blk, index, data)

#define READ_MMU_THDO_OFFSET_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_1m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_1m, blk, index, data)

#define READ_MMU_THDO_OFFSET_EX_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_EX_0m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_EX_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_EX_0m, blk, index, data)

#define READ_MMU_THDO_OFFSET_EX_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_EX_1m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_EX_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_EX_1m, blk, index, data)

#define READ_MMU_THDO_OFFSET_SP_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_SP_0m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_SP_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_SP_0m, blk, index, data)

#define READ_MMU_THDO_OFFSET_SP_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OFFSET_SP_1m, blk, index, data)
#define WRITE_MMU_THDO_OFFSET_SP_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OFFSET_SP_1m, blk, index, data)

#define READ_MMU_THDO_OPNCONFIG_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNCONFIG_CELLm, blk, index, data)
#define WRITE_MMU_THDO_OPNCONFIG_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNCONFIG_CELLm, blk, index, data)

#define READ_MMU_THDO_OPNCONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNCONFIG_QENTRYm, blk, index, data)
#define WRITE_MMU_THDO_OPNCONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNCONFIG_QENTRYm, blk, index, data)

#define READ_MMU_THDO_OPNCOUNT_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNCOUNT_CELLm, blk, index, data)
#define WRITE_MMU_THDO_OPNCOUNT_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNCOUNT_CELLm, blk, index, data)

#define READ_MMU_THDO_OPNOFFSET_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNOFFSET_CELLm, blk, index, data)
#define WRITE_MMU_THDO_OPNOFFSET_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNOFFSET_CELLm, blk, index, data)

#define READ_MMU_THDO_OPNOFFSET_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNOFFSET_QENTRYm, blk, index, data)
#define WRITE_MMU_THDO_OPNOFFSET_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNOFFSET_QENTRYm, blk, index, data)

#define READ_MMU_THDO_OPNSTATUS_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNSTATUS_CELLm, blk, index, data)
#define WRITE_MMU_THDO_OPNSTATUS_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNSTATUS_CELLm, blk, index, data)

#define READ_MMU_THDO_OPNSTATUS_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_OPNSTATUS_QENTRYm, blk, index, data)
#define WRITE_MMU_THDO_OPNSTATUS_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_OPNSTATUS_QENTRYm, blk, index, data)

#define READ_MMU_THDO_QCONFIG_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QCONFIG_CELLm, blk, index, data)
#define WRITE_MMU_THDO_QCONFIG_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QCONFIG_CELLm, blk, index, data)

#define READ_MMU_THDO_QCONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QCONFIG_QENTRYm, blk, index, data)
#define WRITE_MMU_THDO_QCONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QCONFIG_QENTRYm, blk, index, data)

#define READ_MMU_THDO_QCOUNT_CELL_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QCOUNT_CELL_0m, blk, index, data)
#define WRITE_MMU_THDO_QCOUNT_CELL_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QCOUNT_CELL_0m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_0m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_0m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_1m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_1m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_EX_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_EX_0m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_EX_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_EX_0m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_EX_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_EX_1m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_EX_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_EX_1m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_SP_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_SP_0m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_SP_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_SP_0m, blk, index, data)

#define READ_MMU_THDO_QDRPRST_SP_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QDRPRST_SP_1m, blk, index, data)
#define WRITE_MMU_THDO_QDRPRST_SP_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QDRPRST_SP_1m, blk, index, data)

#define READ_MMU_THDO_QOFFSET_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QOFFSET_CELLm, blk, index, data)
#define WRITE_MMU_THDO_QOFFSET_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QOFFSET_CELLm, blk, index, data)

#define READ_MMU_THDO_QOFFSET_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QOFFSET_QENTRYm, blk, index, data)
#define WRITE_MMU_THDO_QOFFSET_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QOFFSET_QENTRYm, blk, index, data)

#define READ_MMU_THDO_QREDRST_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_0m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_0m, blk, index, data)

#define READ_MMU_THDO_QREDRST_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_1m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_1m, blk, index, data)

#define READ_MMU_THDO_QREDRST_EX_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_EX_0m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_EX_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_EX_0m, blk, index, data)

#define READ_MMU_THDO_QREDRST_EX_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_EX_1m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_EX_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_EX_1m, blk, index, data)

#define READ_MMU_THDO_QREDRST_SP_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_SP_0m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_SP_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_SP_0m, blk, index, data)

#define READ_MMU_THDO_QREDRST_SP_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QREDRST_SP_1m, blk, index, data)
#define WRITE_MMU_THDO_QREDRST_SP_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QREDRST_SP_1m, blk, index, data)

#define READ_MMU_THDO_QRESET_VALUE_CELL_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QRESET_VALUE_CELL_0m, blk, index, data)
#define WRITE_MMU_THDO_QRESET_VALUE_CELL_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QRESET_VALUE_CELL_0m, blk, index, data)

#define READ_MMU_THDO_QRESET_VALUE_QENTRY_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QRESET_VALUE_QENTRY_0m, blk, index, data)
#define WRITE_MMU_THDO_QRESET_VALUE_QENTRY_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QRESET_VALUE_QENTRY_0m, blk, index, data)

#define READ_MMU_THDO_QSTATUS_CELL_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QSTATUS_CELL_0m, blk, index, data)
#define WRITE_MMU_THDO_QSTATUS_CELL_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QSTATUS_CELL_0m, blk, index, data)

#define READ_MMU_THDO_QSTATUS_QENTRY_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QSTATUS_QENTRY_0m, blk, index, data)
#define WRITE_MMU_THDO_QSTATUS_QENTRY_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QSTATUS_QENTRY_0m, blk, index, data)

#define READ_MMU_THDO_QYELRST_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_0m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_0m, blk, index, data)

#define READ_MMU_THDO_QYELRST_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_1m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_1m, blk, index, data)

#define READ_MMU_THDO_QYELRST_EX_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_EX_0m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_EX_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_EX_0m, blk, index, data)

#define READ_MMU_THDO_QYELRST_EX_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_EX_1m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_EX_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_EX_1m, blk, index, data)

#define READ_MMU_THDO_QYELRST_SP_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_SP_0m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_SP_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_SP_0m, blk, index, data)

#define READ_MMU_THDO_QYELRST_SP_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_THDO_QYELRST_SP_1m, blk, index, data)
#define WRITE_MMU_THDO_QYELRST_SP_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_THDO_QYELRST_SP_1m, blk, index, data)

#define READ_MMU_TOQRDEm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_TOQRDEm, blk, index, data)
#define WRITE_MMU_TOQRDEm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_TOQRDEm, blk, index, data)

#define READ_MMU_TOQ_STATE_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_TOQ_STATE_MEM0m, blk, index, data)
#define WRITE_MMU_TOQ_STATE_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_TOQ_STATE_MEM0m, blk, index, data)

#define READ_MMU_TOQ_STATE_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_TOQ_STATE_MEM1m, blk, index, data)
#define WRITE_MMU_TOQ_STATE_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_TOQ_STATE_MEM1m, blk, index, data)

#define READ_MMU_UCQ_RPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_UCQ_RPm, blk, index, data)
#define WRITE_MMU_UCQ_RPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_UCQ_RPm, blk, index, data)

#define READ_MMU_UCQ_WPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_UCQ_WPm, blk, index, data)
#define WRITE_MMU_UCQ_WPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_UCQ_WPm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_BITMAP_CG0_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_BITMAP_CG0_CH0m, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_BITMAP_CG0_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_BITMAP_CG0_CH0m, blk, index, data)

#define READ_MMU_WAIT_QUEUE_BITMAP_CG0_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_BITMAP_CG0_CH1m, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_BITMAP_CG0_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_BITMAP_CG0_CH1m, blk, index, data)

#define READ_MMU_WAIT_QUEUE_BITMAP_CG1_CH0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_BITMAP_CG1_CH0m, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_BITMAP_CG1_CH0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_BITMAP_CG1_CH0m, blk, index, data)

#define READ_MMU_WAIT_QUEUE_BITMAP_CG1_CH1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_BITMAP_CG1_CH1m, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_BITMAP_CG1_CH1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_BITMAP_CG1_CH1m, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG0_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG0_CH0_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG0_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG0_CH0_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG0_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG0_CH0_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG0_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG0_CH0_LOm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG0_CH1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG0_CH1_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG0_CH1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG0_CH1_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG0_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG0_CH1_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG0_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG0_CH1_LOm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG1_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG1_CH0_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG1_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG1_CH0_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG1_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG1_CH0_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG1_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG1_CH0_LOm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG1_CH1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG1_CH1_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG1_CH1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG1_CH1_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CG1_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CG1_CH1_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CG1_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CG1_CH1_LOm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CH0_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CH0_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CH0_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CH0_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CH0_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CH0_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CH0_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CH0_LOm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CH1_HIm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CH1_HIm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CH1_HIm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CH1_HIm, blk, index, data)

#define READ_MMU_WAIT_QUEUE_CH1_LOm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAIT_QUEUE_CH1_LOm, blk, index, data)
#define WRITE_MMU_WAIT_QUEUE_CH1_LOm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAIT_QUEUE_CH1_LOm, blk, index, data)

#define READ_MMU_WAMU_MEM0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAMU_MEM0m, blk, index, data)
#define WRITE_MMU_WAMU_MEM0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAMU_MEM0m, blk, index, data)

#define READ_MMU_WAMU_MEM1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAMU_MEM1m, blk, index, data)
#define WRITE_MMU_WAMU_MEM1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAMU_MEM1m, blk, index, data)

#define READ_MMU_WAMU_MEM2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAMU_MEM2m, blk, index, data)
#define WRITE_MMU_WAMU_MEM2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAMU_MEM2m, blk, index, data)

#define READ_MMU_WAMU_MEM3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WAMU_MEM3m, blk, index, data)
#define WRITE_MMU_WAMU_MEM3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WAMU_MEM3m, blk, index, data)

#define READ_MMU_WRED_CFG_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_CFG_CELLm, blk, index, data)
#define WRITE_MMU_WRED_CFG_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_CFG_CELLm, blk, index, data)

#define READ_MMU_WRED_CFG_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_CFG_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_CFG_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_CFG_PACKETm, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_0m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_0m, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_1m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_1m, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_2m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_2m, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_3m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_3m, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_4m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_4m, blk, index, data)

#define READ_MMU_WRED_DROP_CURVE_PROFILE_5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_CURVE_PROFILE_5m, blk, index, data)
#define WRITE_MMU_WRED_DROP_CURVE_PROFILE_5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_CURVE_PROFILE_5m, blk, index, data)

#define READ_MMU_WRED_DROP_THD_UC_DEQ0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_THD_UC_DEQ0m, blk, index, data)
#define WRITE_MMU_WRED_DROP_THD_UC_DEQ0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_THD_UC_DEQ0m, blk, index, data)

#define READ_MMU_WRED_DROP_THD_UC_DEQ1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_THD_UC_DEQ1m, blk, index, data)
#define WRITE_MMU_WRED_DROP_THD_UC_DEQ1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_THD_UC_DEQ1m, blk, index, data)

#define READ_MMU_WRED_DROP_THD_UC_ENQ0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_THD_UC_ENQ0m, blk, index, data)
#define WRITE_MMU_WRED_DROP_THD_UC_ENQ0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_THD_UC_ENQ0m, blk, index, data)

#define READ_MMU_WRED_DROP_THD_UC_ENQ1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_DROP_THD_UC_ENQ1m, blk, index, data)
#define WRITE_MMU_WRED_DROP_THD_UC_ENQ1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_DROP_THD_UC_ENQ1m, blk, index, data)

#define READ_MMU_WRED_OPN_AVG_QSIZE_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_AVG_QSIZE_BUFFERm, blk, index, data)
#define WRITE_MMU_WRED_OPN_AVG_QSIZE_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_AVG_QSIZE_BUFFERm, blk, index, data)

#define READ_MMU_WRED_OPN_AVG_QSIZE_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_AVG_QSIZE_QENTRYm, blk, index, data)
#define WRITE_MMU_WRED_OPN_AVG_QSIZE_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_AVG_QSIZE_QENTRYm, blk, index, data)

#define READ_MMU_WRED_OPN_CONFIG_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_CONFIG_BUFFERm, blk, index, data)
#define WRITE_MMU_WRED_OPN_CONFIG_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_CONFIG_BUFFERm, blk, index, data)

#define READ_MMU_WRED_OPN_CONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_CONFIG_QENTRYm, blk, index, data)
#define WRITE_MMU_WRED_OPN_CONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_CONFIG_QENTRYm, blk, index, data)

#define READ_MMU_WRED_OPN_DROP_THD_DEQm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_DROP_THD_DEQm, blk, index, data)
#define WRITE_MMU_WRED_OPN_DROP_THD_DEQm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_DROP_THD_DEQm, blk, index, data)

#define READ_MMU_WRED_OPN_DROP_THD_ENQm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_OPN_DROP_THD_ENQm, blk, index, data)
#define WRITE_MMU_WRED_OPN_DROP_THD_ENQm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_OPN_DROP_THD_ENQm, blk, index, data)

#define READ_MMU_WRED_PORT_CFG_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_CFG_CELLm, blk, index, data)
#define WRITE_MMU_WRED_PORT_CFG_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_CFG_CELLm, blk, index, data)

#define READ_MMU_WRED_PORT_CFG_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_CFG_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_PORT_CFG_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_CFG_PACKETm, blk, index, data)

#define READ_MMU_WRED_PORT_THD_0_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_THD_0_CELLm, blk, index, data)
#define WRITE_MMU_WRED_PORT_THD_0_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_THD_0_CELLm, blk, index, data)

#define READ_MMU_WRED_PORT_THD_0_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_THD_0_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_PORT_THD_0_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_THD_0_PACKETm, blk, index, data)

#define READ_MMU_WRED_PORT_THD_1_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_THD_1_CELLm, blk, index, data)
#define WRITE_MMU_WRED_PORT_THD_1_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_THD_1_CELLm, blk, index, data)

#define READ_MMU_WRED_PORT_THD_1_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_PORT_THD_1_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_PORT_THD_1_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_PORT_THD_1_PACKETm, blk, index, data)

#define READ_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm, blk, index, data)

#define READ_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm, blk, index, data)

#define READ_MMU_WRED_QUEUE_CONFIG_BUFFERm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_CONFIG_BUFFERm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_CONFIG_BUFFERm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_CONFIG_BUFFERm, blk, index, data)

#define READ_MMU_WRED_QUEUE_CONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_CONFIG_QENTRYm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_CONFIG_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_CONFIG_QENTRYm, blk, index, data)

#define READ_MMU_WRED_QUEUE_DROP_THD_DEQm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_DROP_THD_DEQm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_DROP_THD_DEQm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_DROP_THD_DEQm, blk, index, data)

#define READ_MMU_WRED_QUEUE_DROP_THD_ENQ_0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_DROP_THD_ENQ_0m, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_DROP_THD_ENQ_0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_DROP_THD_ENQ_0m, blk, index, data)

#define READ_MMU_WRED_QUEUE_DROP_THD_ENQ_1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_DROP_THD_ENQ_1m, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_DROP_THD_ENQ_1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_DROP_THD_ENQ_1m, blk, index, data)

#define READ_MMU_WRED_QUEUE_OP_NODE_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_QUEUE_OP_NODE_MAPm, blk, index, data)
#define WRITE_MMU_WRED_QUEUE_OP_NODE_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_QUEUE_OP_NODE_MAPm, blk, index, data)

#define READ_MMU_WRED_THD_0_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_THD_0_CELLm, blk, index, data)
#define WRITE_MMU_WRED_THD_0_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_THD_0_CELLm, blk, index, data)

#define READ_MMU_WRED_THD_0_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_THD_0_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_THD_0_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_THD_0_PACKETm, blk, index, data)

#define READ_MMU_WRED_THD_1_CELLm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_THD_1_CELLm, blk, index, data)
#define WRITE_MMU_WRED_THD_1_CELLm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_THD_1_CELLm, blk, index, data)

#define READ_MMU_WRED_THD_1_PACKETm(unit, blk, index, data) \
	soc_mem_read(unit, MMU_WRED_THD_1_PACKETm, blk, index, data)
#define WRITE_MMU_WRED_THD_1_PACKETm(unit, blk, index, data) \
	soc_mem_write(unit, MMU_WRED_THD_1_PACKETm, blk, index, data)

#define READ_MMU_XQ0m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ0m, blk, index, data)
#define WRITE_MMU_XQ0m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ0m, blk, index, data)

#define READ_MMU_XQ1m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ1m, blk, index, data)
#define WRITE_MMU_XQ1m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ1m, blk, index, data)

#define READ_MMU_XQ2m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ2m, blk, index, data)
#define WRITE_MMU_XQ2m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ2m, blk, index, data)

#define READ_MMU_XQ3m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ3m, blk, index, data)
#define WRITE_MMU_XQ3m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ3m, blk, index, data)

#define READ_MMU_XQ4m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ4m, blk, index, data)
#define WRITE_MMU_XQ4m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ4m, blk, index, data)

#define READ_MMU_XQ5m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ5m, blk, index, data)
#define WRITE_MMU_XQ5m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ5m, blk, index, data)

#define READ_MMU_XQ6m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ6m, blk, index, data)
#define WRITE_MMU_XQ6m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ6m, blk, index, data)

#define READ_MMU_XQ7m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ7m, blk, index, data)
#define WRITE_MMU_XQ7m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ7m, blk, index, data)

#define READ_MMU_XQ8m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ8m, blk, index, data)
#define WRITE_MMU_XQ8m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ8m, blk, index, data)

#define READ_MMU_XQ9m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ9m, blk, index, data)
#define WRITE_MMU_XQ9m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ9m, blk, index, data)

#define READ_MMU_XQ10m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ10m, blk, index, data)
#define WRITE_MMU_XQ10m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ10m, blk, index, data)

#define READ_MMU_XQ11m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ11m, blk, index, data)
#define WRITE_MMU_XQ11m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ11m, blk, index, data)

#define READ_MMU_XQ12m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ12m, blk, index, data)
#define WRITE_MMU_XQ12m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ12m, blk, index, data)

#define READ_MMU_XQ13m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ13m, blk, index, data)
#define WRITE_MMU_XQ13m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ13m, blk, index, data)

#define READ_MMU_XQ14m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ14m, blk, index, data)
#define WRITE_MMU_XQ14m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ14m, blk, index, data)

#define READ_MMU_XQ15m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ15m, blk, index, data)
#define WRITE_MMU_XQ15m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ15m, blk, index, data)

#define READ_MMU_XQ16m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ16m, blk, index, data)
#define WRITE_MMU_XQ16m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ16m, blk, index, data)

#define READ_MMU_XQ17m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ17m, blk, index, data)
#define WRITE_MMU_XQ17m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ17m, blk, index, data)

#define READ_MMU_XQ18m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ18m, blk, index, data)
#define WRITE_MMU_XQ18m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ18m, blk, index, data)

#define READ_MMU_XQ19m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ19m, blk, index, data)
#define WRITE_MMU_XQ19m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ19m, blk, index, data)

#define READ_MMU_XQ20m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ20m, blk, index, data)
#define WRITE_MMU_XQ20m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ20m, blk, index, data)

#define READ_MMU_XQ21m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ21m, blk, index, data)
#define WRITE_MMU_XQ21m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ21m, blk, index, data)

#define READ_MMU_XQ22m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ22m, blk, index, data)
#define WRITE_MMU_XQ22m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ22m, blk, index, data)

#define READ_MMU_XQ23m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ23m, blk, index, data)
#define WRITE_MMU_XQ23m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ23m, blk, index, data)

#define READ_MMU_XQ24m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ24m, blk, index, data)
#define WRITE_MMU_XQ24m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ24m, blk, index, data)

#define READ_MMU_XQ25m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ25m, blk, index, data)
#define WRITE_MMU_XQ25m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ25m, blk, index, data)

#define READ_MMU_XQ26m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ26m, blk, index, data)
#define WRITE_MMU_XQ26m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ26m, blk, index, data)

#define READ_MMU_XQ27m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ27m, blk, index, data)
#define WRITE_MMU_XQ27m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ27m, blk, index, data)

#define READ_MMU_XQ28m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ28m, blk, index, data)
#define WRITE_MMU_XQ28m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ28m, blk, index, data)

#define READ_MMU_XQ29m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ29m, blk, index, data)
#define WRITE_MMU_XQ29m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ29m, blk, index, data)

#define READ_MMU_XQ30m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ30m, blk, index, data)
#define WRITE_MMU_XQ30m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ30m, blk, index, data)

#define READ_MMU_XQ31m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ31m, blk, index, data)
#define WRITE_MMU_XQ31m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ31m, blk, index, data)

#define READ_MMU_XQ32m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ32m, blk, index, data)
#define WRITE_MMU_XQ32m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ32m, blk, index, data)

#define READ_MMU_XQ33m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ33m, blk, index, data)
#define WRITE_MMU_XQ33m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ33m, blk, index, data)

#define READ_MMU_XQ34m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ34m, blk, index, data)
#define WRITE_MMU_XQ34m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ34m, blk, index, data)

#define READ_MMU_XQ35m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ35m, blk, index, data)
#define WRITE_MMU_XQ35m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ35m, blk, index, data)

#define READ_MMU_XQ36m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ36m, blk, index, data)
#define WRITE_MMU_XQ36m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ36m, blk, index, data)

#define READ_MMU_XQ37m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ37m, blk, index, data)
#define WRITE_MMU_XQ37m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ37m, blk, index, data)

#define READ_MMU_XQ38m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ38m, blk, index, data)
#define WRITE_MMU_XQ38m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ38m, blk, index, data)

#define READ_MMU_XQ39m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ39m, blk, index, data)
#define WRITE_MMU_XQ39m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ39m, blk, index, data)

#define READ_MMU_XQ40m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ40m, blk, index, data)
#define WRITE_MMU_XQ40m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ40m, blk, index, data)

#define READ_MMU_XQ41m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ41m, blk, index, data)
#define WRITE_MMU_XQ41m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ41m, blk, index, data)

#define READ_MMU_XQ42m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ42m, blk, index, data)
#define WRITE_MMU_XQ42m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ42m, blk, index, data)

#define READ_MMU_XQ43m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ43m, blk, index, data)
#define WRITE_MMU_XQ43m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ43m, blk, index, data)

#define READ_MMU_XQ44m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ44m, blk, index, data)
#define WRITE_MMU_XQ44m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ44m, blk, index, data)

#define READ_MMU_XQ45m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ45m, blk, index, data)
#define WRITE_MMU_XQ45m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ45m, blk, index, data)

#define READ_MMU_XQ46m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ46m, blk, index, data)
#define WRITE_MMU_XQ46m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ46m, blk, index, data)

#define READ_MMU_XQ47m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ47m, blk, index, data)
#define WRITE_MMU_XQ47m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ47m, blk, index, data)

#define READ_MMU_XQ48m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ48m, blk, index, data)
#define WRITE_MMU_XQ48m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ48m, blk, index, data)

#define READ_MMU_XQ49m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ49m, blk, index, data)
#define WRITE_MMU_XQ49m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ49m, blk, index, data)

#define READ_MMU_XQ50m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ50m, blk, index, data)
#define WRITE_MMU_XQ50m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ50m, blk, index, data)

#define READ_MMU_XQ51m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ51m, blk, index, data)
#define WRITE_MMU_XQ51m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ51m, blk, index, data)

#define READ_MMU_XQ52m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ52m, blk, index, data)
#define WRITE_MMU_XQ52m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ52m, blk, index, data)

#define READ_MMU_XQ53m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ53m, blk, index, data)
#define WRITE_MMU_XQ53m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ53m, blk, index, data)

#define READ_MMU_XQ54m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ54m, blk, index, data)
#define WRITE_MMU_XQ54m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ54m, blk, index, data)

#define READ_MMU_XQ55m(unit, blk, index, data) \
	soc_mem_read(unit, MMU_XQ55m, blk, index, data)
#define WRITE_MMU_XQ55m(unit, blk, index, data) \
	soc_mem_write(unit, MMU_XQ55m, blk, index, data)

#define READ_MODPORT_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAPm, blk, index, data)
#define WRITE_MODPORT_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAPm, blk, index, data)

#define READ_MODPORT_MAP_EMm(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_EMm, blk, index, data)
#define WRITE_MODPORT_MAP_EMm(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_EMm, blk, index, data)

#define READ_MODPORT_MAP_IMm(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_IMm, blk, index, data)
#define WRITE_MODPORT_MAP_IMm(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_IMm, blk, index, data)

#define READ_MODPORT_MAP_M0m(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_M0m, blk, index, data)
#define WRITE_MODPORT_MAP_M0m(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_M0m, blk, index, data)

#define READ_MODPORT_MAP_M1m(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_M1m, blk, index, data)
#define WRITE_MODPORT_MAP_M1m(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_M1m, blk, index, data)

#define READ_MODPORT_MAP_M2m(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_M2m, blk, index, data)
#define WRITE_MODPORT_MAP_M2m(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_M2m, blk, index, data)

#define READ_MODPORT_MAP_M3m(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_M3m, blk, index, data)
#define WRITE_MODPORT_MAP_M3m(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_M3m, blk, index, data)

#define READ_MODPORT_MAP_MIRRORm(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_MIRRORm, blk, index, data)
#define WRITE_MODPORT_MAP_MIRRORm(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_MIRRORm, blk, index, data)

#define READ_MODPORT_MAP_MIRROR_1m(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_MIRROR_1m, blk, index, data)
#define WRITE_MODPORT_MAP_MIRROR_1m(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_MIRROR_1m, blk, index, data)

#define READ_MODPORT_MAP_SWm(unit, blk, index, data) \
	soc_mem_read(unit, MODPORT_MAP_SWm, blk, index, data)
#define WRITE_MODPORT_MAP_SWm(unit, blk, index, data) \
	soc_mem_write(unit, MODPORT_MAP_SWm, blk, index, data)

#define READ_MPLS_ENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, MPLS_ENTRYm, blk, index, data)
#define WRITE_MPLS_ENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, MPLS_ENTRYm, blk, index, data)

#define READ_MPLS_ENTRY_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, MPLS_ENTRY_SCRATCHm, blk, index, data)
#define WRITE_MPLS_ENTRY_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, MPLS_ENTRY_SCRATCHm, blk, index, data)

#define READ_MPLS_EXPm(unit, blk, index, data) \
	soc_mem_read(unit, MPLS_EXPm, blk, index, data)
#define WRITE_MPLS_EXPm(unit, blk, index, data) \
	soc_mem_write(unit, MPLS_EXPm, blk, index, data)

#define READ_MPLS_STATION_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, MPLS_STATION_TCAMm, blk, index, data)
#define WRITE_MPLS_STATION_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, MPLS_STATION_TCAMm, blk, index, data)

#define READ_MULTIPASS_LOOPBACK_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, MULTIPASS_LOOPBACK_BITMAPm, blk, index, data)
#define WRITE_MULTIPASS_LOOPBACK_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, MULTIPASS_LOOPBACK_BITMAPm, blk, index, data)

#define READ_MY_STATIONm(unit, blk, index, data) \
	soc_mem_read(unit, MY_STATIONm, blk, index, data)
#define WRITE_MY_STATIONm(unit, blk, index, data) \
	soc_mem_write(unit, MY_STATIONm, blk, index, data)

#define READ_MY_STATION_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, MY_STATION_TCAMm, blk, index, data)
#define WRITE_MY_STATION_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, MY_STATION_TCAMm, blk, index, data)

#define READ_MY_STATION_TCAM_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, MY_STATION_TCAM_DATA_ONLYm, blk, index, data)
#define WRITE_MY_STATION_TCAM_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, MY_STATION_TCAM_DATA_ONLYm, blk, index, data)

#define READ_MY_STATION_TCAM_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, MY_STATION_TCAM_ENTRY_ONLYm, blk, index, data)
#define WRITE_MY_STATION_TCAM_ENTRY_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, MY_STATION_TCAM_ENTRY_ONLYm, blk, index, data)

#define READ_NEXT_HOP_EXTm(unit, blk, index, data) \
	soc_mem_read(unit, NEXT_HOP_EXTm, blk, index, data)
#define WRITE_NEXT_HOP_EXTm(unit, blk, index, data) \
	soc_mem_write(unit, NEXT_HOP_EXTm, blk, index, data)

#define READ_NEXT_HOP_INTm(unit, blk, index, data) \
	soc_mem_read(unit, NEXT_HOP_INTm, blk, index, data)
#define WRITE_NEXT_HOP_INTm(unit, blk, index, data) \
	soc_mem_write(unit, NEXT_HOP_INTm, blk, index, data)

#define READ_NONUCAST_TRUNK_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, NONUCAST_TRUNK_BLOCK_MASKm, blk, index, data)
#define WRITE_NONUCAST_TRUNK_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, NONUCAST_TRUNK_BLOCK_MASKm, blk, index, data)

#define READ_OAM_LM_COUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, OAM_LM_COUNTERSm, blk, index, data)
#define WRITE_OAM_LM_COUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, OAM_LM_COUNTERSm, blk, index, data)

#define READ_OAM_OPCODE_CONTROL_PROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, OAM_OPCODE_CONTROL_PROFILEm, blk, index, data)
#define WRITE_OAM_OPCODE_CONTROL_PROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, OAM_OPCODE_CONTROL_PROFILEm, blk, index, data)

#define READ_OUTCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTCTRLBCASTPKTSm, blk, index, data)
#define WRITE_OUTCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTCTRLBCASTPKTSm, blk, index, data)

#define READ_OUTCTRLBYTm(unit, blk, index, data) \
	soc_mem_read(unit, OUTCTRLBYTm, blk, index, data)
#define WRITE_OUTCTRLBYTm(unit, blk, index, data) \
	soc_mem_write(unit, OUTCTRLBYTm, blk, index, data)

#define READ_OUTCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTCTRLERRPKTSm, blk, index, data)
#define WRITE_OUTCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTCTRLERRPKTSm, blk, index, data)

#define READ_OUTCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTCTRLMCASTPKTSm, blk, index, data)
#define WRITE_OUTCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTCTRLMCASTPKTSm, blk, index, data)

#define READ_OUTCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTCTRLUCASTPKTSm, blk, index, data)
#define WRITE_OUTCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTCTRLUCASTPKTSm, blk, index, data)

#define READ_OUTUNCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTUNCTRLBCASTPKTSm, blk, index, data)
#define WRITE_OUTUNCTRLBCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTUNCTRLBCASTPKTSm, blk, index, data)

#define READ_OUTUNCTRLBYTm(unit, blk, index, data) \
	soc_mem_read(unit, OUTUNCTRLBYTm, blk, index, data)
#define WRITE_OUTUNCTRLBYTm(unit, blk, index, data) \
	soc_mem_write(unit, OUTUNCTRLBYTm, blk, index, data)

#define READ_OUTUNCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTUNCTRLERRPKTSm, blk, index, data)
#define WRITE_OUTUNCTRLERRPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTUNCTRLERRPKTSm, blk, index, data)

#define READ_OUTUNCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTUNCTRLMCASTPKTSm, blk, index, data)
#define WRITE_OUTUNCTRLMCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTUNCTRLMCASTPKTSm, blk, index, data)

#define READ_OUTUNCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, OUTUNCTRLUCASTPKTSm, blk, index, data)
#define WRITE_OUTUNCTRLUCASTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, OUTUNCTRLUCASTPKTSm, blk, index, data)

#define READ_PBI_DEBUG_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, PBI_DEBUG_TABLEm, blk, index, data)
#define WRITE_PBI_DEBUG_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, PBI_DEBUG_TABLEm, blk, index, data)

#define READ_PFC_ENQ_SRC_PORT_LKUPm(unit, blk, index, data) \
	soc_mem_read(unit, PFC_ENQ_SRC_PORT_LKUPm, blk, index, data)
#define WRITE_PFC_ENQ_SRC_PORT_LKUPm(unit, blk, index, data) \
	soc_mem_write(unit, PFC_ENQ_SRC_PORT_LKUPm, blk, index, data)

#define READ_PFC_SP_PG_LINE_CNTm(unit, blk, index, data) \
	soc_mem_read(unit, PFC_SP_PG_LINE_CNTm, blk, index, data)
#define WRITE_PFC_SP_PG_LINE_CNTm(unit, blk, index, data) \
	soc_mem_write(unit, PFC_SP_PG_LINE_CNTm, blk, index, data)

#define READ_PHB2_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, PHB2_COS_MAPm, blk, index, data)
#define WRITE_PHB2_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, PHB2_COS_MAPm, blk, index, data)

#define READ_PORT_BRIDGE_BMAPm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_BRIDGE_BMAPm, blk, index, data)
#define WRITE_PORT_BRIDGE_BMAPm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_BRIDGE_BMAPm, blk, index, data)

#define READ_PORT_BRIDGE_MIRROR_BMAPm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_BRIDGE_MIRROR_BMAPm, blk, index, data)
#define WRITE_PORT_BRIDGE_MIRROR_BMAPm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_BRIDGE_MIRROR_BMAPm, blk, index, data)

#define READ_PORT_CBL_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_CBL_TABLEm, blk, index, data)
#define WRITE_PORT_CBL_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_CBL_TABLEm, blk, index, data)

#define READ_PORT_CBL_TABLE_MODBASEm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_CBL_TABLE_MODBASEm, blk, index, data)
#define WRITE_PORT_CBL_TABLE_MODBASEm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_CBL_TABLE_MODBASEm, blk, index, data)

#define READ_PORT_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_COS_MAPm, blk, index, data)
#define WRITE_PORT_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_COS_MAPm, blk, index, data)

#define READ_PORT_LAG_FAILOVER_SETm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_LAG_FAILOVER_SETm, blk, index, data)
#define WRITE_PORT_LAG_FAILOVER_SETm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_LAG_FAILOVER_SETm, blk, index, data)

#define READ_PORT_OR_TRUNK_MAC_ACTIONm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_OR_TRUNK_MAC_ACTIONm, blk, index, data)
#define WRITE_PORT_OR_TRUNK_MAC_ACTIONm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_OR_TRUNK_MAC_ACTIONm, blk, index, data)

#define READ_PORT_OR_TRUNK_MAC_COUNTm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_OR_TRUNK_MAC_COUNTm, blk, index, data)
#define WRITE_PORT_OR_TRUNK_MAC_COUNTm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_OR_TRUNK_MAC_COUNTm, blk, index, data)

#define READ_PORT_OR_TRUNK_MAC_LIMITm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_OR_TRUNK_MAC_LIMITm, blk, index, data)
#define WRITE_PORT_OR_TRUNK_MAC_LIMITm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_OR_TRUNK_MAC_LIMITm, blk, index, data)

#define READ_PORT_TABm(unit, blk, index, data) \
	soc_mem_read(unit, PORT_TABm, blk, index, data)
#define WRITE_PORT_TABm(unit, blk, index, data) \
	soc_mem_write(unit, PORT_TABm, blk, index, data)

#define READ_PORT_TAB1m(unit, blk, index, data) \
	soc_mem_read(unit, PORT_TAB1m, blk, index, data)
#define WRITE_PORT_TAB1m(unit, blk, index, data) \
	soc_mem_write(unit, PORT_TAB1m, blk, index, data)

#define READ_PRI_LUTm(unit, blk, index, data) \
	soc_mem_read(unit, PRI_LUTm, blk, index, data)
#define WRITE_PRI_LUTm(unit, blk, index, data) \
	soc_mem_write(unit, PRI_LUTm, blk, index, data)

#define READ_PR_TABm(unit, blk, index, data) \
	soc_mem_read(unit, PR_TABm, blk, index, data)
#define WRITE_PR_TABm(unit, blk, index, data) \
	soc_mem_write(unit, PR_TABm, blk, index, data)

#define READ_PUPFIFO_HIm(unit, blk, index, data) \
	soc_mem_read(unit, PUPFIFO_HIm, blk, index, data)
#define WRITE_PUPFIFO_HIm(unit, blk, index, data) \
	soc_mem_write(unit, PUPFIFO_HIm, blk, index, data)

#define READ_PUPFIFO_LOm(unit, blk, index, data) \
	soc_mem_read(unit, PUPFIFO_LOm, blk, index, data)
#define WRITE_PUPFIFO_LOm(unit, blk, index, data) \
	soc_mem_write(unit, PUPFIFO_LOm, blk, index, data)

#define READ_QBUFFSPROFILEm(unit, blk, index, data) \
	soc_mem_read(unit, QBUFFSPROFILEm, blk, index, data)
#define WRITE_QBUFFSPROFILEm(unit, blk, index, data) \
	soc_mem_write(unit, QBUFFSPROFILEm, blk, index, data)

#define READ_QDEPTH_THRESH0m(unit, blk, index, data) \
	soc_mem_read(unit, QDEPTH_THRESH0m, blk, index, data)
#define WRITE_QDEPTH_THRESH0m(unit, blk, index, data) \
	soc_mem_write(unit, QDEPTH_THRESH0m, blk, index, data)

#define READ_QDEPTH_THRESH1m(unit, blk, index, data) \
	soc_mem_read(unit, QDEPTH_THRESH1m, blk, index, data)
#define WRITE_QDEPTH_THRESH1m(unit, blk, index, data) \
	soc_mem_write(unit, QDEPTH_THRESH1m, blk, index, data)

#define READ_QL_TABLE0m(unit, blk, index, data) \
	soc_mem_read(unit, QL_TABLE0m, blk, index, data)
#define WRITE_QL_TABLE0m(unit, blk, index, data) \
	soc_mem_write(unit, QL_TABLE0m, blk, index, data)

#define READ_QL_TABLE1m(unit, blk, index, data) \
	soc_mem_read(unit, QL_TABLE1m, blk, index, data)
#define WRITE_QL_TABLE1m(unit, blk, index, data) \
	soc_mem_write(unit, QL_TABLE1m, blk, index, data)

#define READ_QUEUE_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_MAPm, blk, index, data)
#define WRITE_QUEUE_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_MAPm, blk, index, data)

#define READ_QUEUE_PARAMETER_HIm(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_PARAMETER_HIm, blk, index, data)
#define WRITE_QUEUE_PARAMETER_HIm(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_PARAMETER_HIm, blk, index, data)

#define READ_QUEUE_PARAMETER_LOm(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_PARAMETER_LOm, blk, index, data)
#define WRITE_QUEUE_PARAMETER_LOm(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_PARAMETER_LOm, blk, index, data)

#define READ_QUEUE_STATE_HIm(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_STATE_HIm, blk, index, data)
#define WRITE_QUEUE_STATE_HIm(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_STATE_HIm, blk, index, data)

#define READ_QUEUE_STATE_LOm(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_STATE_LOm, blk, index, data)
#define WRITE_QUEUE_STATE_LOm(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_STATE_LOm, blk, index, data)

#define READ_QUEUE_TO_SC_0m(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_TO_SC_0m, blk, index, data)
#define WRITE_QUEUE_TO_SC_0m(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_TO_SC_0m, blk, index, data)

#define READ_QUEUE_TO_SC_1m(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_TO_SC_1m, blk, index, data)
#define WRITE_QUEUE_TO_SC_1m(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_TO_SC_1m, blk, index, data)

#define READ_QUEUE_TO_SC_2m(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_TO_SC_2m, blk, index, data)
#define WRITE_QUEUE_TO_SC_2m(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_TO_SC_2m, blk, index, data)

#define READ_QUEUE_TO_SC_3m(unit, blk, index, data) \
	soc_mem_read(unit, QUEUE_TO_SC_3m, blk, index, data)
#define WRITE_QUEUE_TO_SC_3m(unit, blk, index, data) \
	soc_mem_write(unit, QUEUE_TO_SC_3m, blk, index, data)

#define READ_Q_MAX_BUFFSm(unit, blk, index, data) \
	soc_mem_read(unit, Q_MAX_BUFFSm, blk, index, data)
#define WRITE_Q_MAX_BUFFSm(unit, blk, index, data) \
	soc_mem_write(unit, Q_MAX_BUFFSm, blk, index, data)

#define READ_Q_MIN_BUFFSm(unit, blk, index, data) \
	soc_mem_read(unit, Q_MIN_BUFFSm, blk, index, data)
#define WRITE_Q_MIN_BUFFSm(unit, blk, index, data) \
	soc_mem_write(unit, Q_MIN_BUFFSm, blk, index, data)

#define READ_RANDGENm(unit, blk, index, data) \
	soc_mem_read(unit, RANDGENm, blk, index, data)
#define WRITE_RANDGENm(unit, blk, index, data) \
	soc_mem_write(unit, RANDGENm, blk, index, data)

#define READ_RATE_DELTA_MAXm(unit, blk, index, data) \
	soc_mem_read(unit, RATE_DELTA_MAXm, blk, index, data)
#define WRITE_RATE_DELTA_MAXm(unit, blk, index, data) \
	soc_mem_write(unit, RATE_DELTA_MAXm, blk, index, data)

#define READ_RMEPm(unit, blk, index, data) \
	soc_mem_read(unit, RMEPm, blk, index, data)
#define WRITE_RMEPm(unit, blk, index, data) \
	soc_mem_write(unit, RMEPm, blk, index, data)

#define READ_RTAG7_FLOW_BASED_HASHm(unit, blk, index, data) \
	soc_mem_read(unit, RTAG7_FLOW_BASED_HASHm, blk, index, data)
#define WRITE_RTAG7_FLOW_BASED_HASHm(unit, blk, index, data) \
	soc_mem_write(unit, RTAG7_FLOW_BASED_HASHm, blk, index, data)

#define READ_RT_BKm(unit, blk, index, data) \
	soc_mem_read(unit, RT_BKm, blk, index, data)
#define WRITE_RT_BKm(unit, blk, index, data) \
	soc_mem_write(unit, RT_BKm, blk, index, data)

#define READ_RT_FMm(unit, blk, index, data) \
	soc_mem_read(unit, RT_FMm, blk, index, data)
#define WRITE_RT_FMm(unit, blk, index, data) \
	soc_mem_write(unit, RT_FMm, blk, index, data)

#define READ_RT_FSm(unit, blk, index, data) \
	soc_mem_read(unit, RT_FSm, blk, index, data)
#define WRITE_RT_FSm(unit, blk, index, data) \
	soc_mem_write(unit, RT_FSm, blk, index, data)

#define READ_RT_IFm(unit, blk, index, data) \
	soc_mem_read(unit, RT_IFm, blk, index, data)
#define WRITE_RT_IFm(unit, blk, index, data) \
	soc_mem_write(unit, RT_IFm, blk, index, data)

#define READ_RT_STm(unit, blk, index, data) \
	soc_mem_read(unit, RT_STm, blk, index, data)
#define WRITE_RT_STm(unit, blk, index, data) \
	soc_mem_write(unit, RT_STm, blk, index, data)

#define READ_RXBADTAGPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXBADTAGPKTSm, blk, index, data)
#define WRITE_RXBADTAGPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXBADTAGPKTSm, blk, index, data)

#define READ_RXNOSCIPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXNOSCIPKTSm, blk, index, data)
#define WRITE_RXNOSCIPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXNOSCIPKTSm, blk, index, data)

#define READ_RXNOTAGPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXNOTAGPKTSm, blk, index, data)
#define WRITE_RXNOTAGPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXNOTAGPKTSm, blk, index, data)

#define READ_RXSAINVLDPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSAINVLDPKTSm, blk, index, data)
#define WRITE_RXSAINVLDPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSAINVLDPKTSm, blk, index, data)

#define READ_RXSANOTUSINGSAPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSANOTUSINGSAPKTSm, blk, index, data)
#define WRITE_RXSANOTUSINGSAPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSANOTUSINGSAPKTSm, blk, index, data)

#define READ_RXSANOTVLDPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSANOTVLDPKTSm, blk, index, data)
#define WRITE_RXSANOTVLDPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSANOTVLDPKTSm, blk, index, data)

#define READ_RXSAOKPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSAOKPKTSm, blk, index, data)
#define WRITE_RXSAOKPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSAOKPKTSm, blk, index, data)

#define READ_RXSAUNUSEDSAPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSAUNUSEDSAPKTSm, blk, index, data)
#define WRITE_RXSAUNUSEDSAPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSAUNUSEDSAPKTSm, blk, index, data)

#define READ_RXSCDCRPTBYTm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCDCRPTBYTm, blk, index, data)
#define WRITE_RXSCDCRPTBYTm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCDCRPTBYTm, blk, index, data)

#define READ_RXSCDLYPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCDLYPKTSm, blk, index, data)
#define WRITE_RXSCDLYPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCDLYPKTSm, blk, index, data)

#define READ_RXSCINVLDPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCINVLDPKTSm, blk, index, data)
#define WRITE_RXSCINVLDPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCINVLDPKTSm, blk, index, data)

#define READ_RXSCLATEPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCLATEPKTSm, blk, index, data)
#define WRITE_RXSCLATEPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCLATEPKTSm, blk, index, data)

#define READ_RXSCNOTUSINGSAPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCNOTUSINGSAPKTSm, blk, index, data)
#define WRITE_RXSCNOTUSINGSAPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCNOTUSINGSAPKTSm, blk, index, data)

#define READ_RXSCNOTVLDPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCNOTVLDPKTSm, blk, index, data)
#define WRITE_RXSCNOTVLDPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCNOTVLDPKTSm, blk, index, data)

#define READ_RXSCOKPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCOKPKTSm, blk, index, data)
#define WRITE_RXSCOKPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCOKPKTSm, blk, index, data)

#define READ_RXSCUNCHKPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCUNCHKPKTSm, blk, index, data)
#define WRITE_RXSCUNCHKPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCUNCHKPKTSm, blk, index, data)

#define READ_RXSCUNUSEDSAPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCUNUSEDSAPKTSm, blk, index, data)
#define WRITE_RXSCUNUSEDSAPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCUNUSEDSAPKTSm, blk, index, data)

#define READ_RXSCVLDTBYTm(unit, blk, index, data) \
	soc_mem_read(unit, RXSCVLDTBYTm, blk, index, data)
#define WRITE_RXSCVLDTBYTm(unit, blk, index, data) \
	soc_mem_write(unit, RXSCVLDTBYTm, blk, index, data)

#define READ_RXUNKNOWNSCIPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXUNKNOWNSCIPKTSm, blk, index, data)
#define WRITE_RXUNKNOWNSCIPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXUNKNOWNSCIPKTSm, blk, index, data)

#define READ_RXUNTAGPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, RXUNTAGPKTSm, blk, index, data)
#define WRITE_RXUNTAGPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, RXUNTAGPKTSm, blk, index, data)

#define READ_SHAPER_BUCKET_0m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_BUCKET_0m, blk, index, data)
#define WRITE_SHAPER_BUCKET_0m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_BUCKET_0m, blk, index, data)

#define READ_SHAPER_BUCKET_1m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_BUCKET_1m, blk, index, data)
#define WRITE_SHAPER_BUCKET_1m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_BUCKET_1m, blk, index, data)

#define READ_SHAPER_BUCKET_2m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_BUCKET_2m, blk, index, data)
#define WRITE_SHAPER_BUCKET_2m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_BUCKET_2m, blk, index, data)

#define READ_SHAPER_BUCKET_3m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_BUCKET_3m, blk, index, data)
#define WRITE_SHAPER_BUCKET_3m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_BUCKET_3m, blk, index, data)

#define READ_SHAPER_EVENTm(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_EVENTm, blk, index, data)
#define WRITE_SHAPER_EVENTm(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_EVENTm, blk, index, data)

#define READ_SHAPER_LEAK_0m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_LEAK_0m, blk, index, data)
#define WRITE_SHAPER_LEAK_0m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_LEAK_0m, blk, index, data)

#define READ_SHAPER_LEAK_1m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_LEAK_1m, blk, index, data)
#define WRITE_SHAPER_LEAK_1m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_LEAK_1m, blk, index, data)

#define READ_SHAPER_LEAK_2m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_LEAK_2m, blk, index, data)
#define WRITE_SHAPER_LEAK_2m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_LEAK_2m, blk, index, data)

#define READ_SHAPER_LEAK_3m(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_LEAK_3m, blk, index, data)
#define WRITE_SHAPER_LEAK_3m(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_LEAK_3m, blk, index, data)

#define READ_SHAPER_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, SHAPER_STATEm, blk, index, data)
#define WRITE_SHAPER_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, SHAPER_STATEm, blk, index, data)

#define READ_SLQ_COUNTERm(unit, blk, index, data) \
	soc_mem_read(unit, SLQ_COUNTERm, blk, index, data)
#define WRITE_SLQ_COUNTERm(unit, blk, index, data) \
	soc_mem_write(unit, SLQ_COUNTERm, blk, index, data)

#define READ_SOURCE_MOD_PROXY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SOURCE_MOD_PROXY_TABLEm, blk, index, data)
#define WRITE_SOURCE_MOD_PROXY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SOURCE_MOD_PROXY_TABLEm, blk, index, data)

#define READ_SOURCE_NODE_TYPE_TABm(unit, blk, index, data) \
	soc_mem_read(unit, SOURCE_NODE_TYPE_TABm, blk, index, data)
#define WRITE_SOURCE_NODE_TYPE_TABm(unit, blk, index, data) \
	soc_mem_write(unit, SOURCE_NODE_TYPE_TABm, blk, index, data)

#define READ_SOURCE_TRUNK_MAP_MODBASEm(unit, blk, index, data) \
	soc_mem_read(unit, SOURCE_TRUNK_MAP_MODBASEm, blk, index, data)
#define WRITE_SOURCE_TRUNK_MAP_MODBASEm(unit, blk, index, data) \
	soc_mem_write(unit, SOURCE_TRUNK_MAP_MODBASEm, blk, index, data)

#define READ_SOURCE_TRUNK_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SOURCE_TRUNK_MAP_TABLEm, blk, index, data)
#define WRITE_SOURCE_TRUNK_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SOURCE_TRUNK_MAP_TABLEm, blk, index, data)

#define READ_SOURCE_VPm(unit, blk, index, data) \
	soc_mem_read(unit, SOURCE_VPm, blk, index, data)
#define WRITE_SOURCE_VPm(unit, blk, index, data) \
	soc_mem_write(unit, SOURCE_VPm, blk, index, data)

#define READ_SPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, SPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)
#define WRITE_SPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, SPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)

#define READ_SPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, SPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)
#define WRITE_SPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, SPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)

#define READ_SPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, SPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)
#define WRITE_SPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, SPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)

#define READ_SRC_MODID_BLOCKm(unit, blk, index, data) \
	soc_mem_read(unit, SRC_MODID_BLOCKm, blk, index, data)
#define WRITE_SRC_MODID_BLOCKm(unit, blk, index, data) \
	soc_mem_write(unit, SRC_MODID_BLOCKm, blk, index, data)

#define READ_SRC_MODID_EGRESSm(unit, blk, index, data) \
	soc_mem_read(unit, SRC_MODID_EGRESSm, blk, index, data)
#define WRITE_SRC_MODID_EGRESSm(unit, blk, index, data) \
	soc_mem_write(unit, SRC_MODID_EGRESSm, blk, index, data)

#define READ_SRC_MODID_INGRESS_BLOCKm(unit, blk, index, data) \
	soc_mem_read(unit, SRC_MODID_INGRESS_BLOCKm, blk, index, data)
#define WRITE_SRC_MODID_INGRESS_BLOCKm(unit, blk, index, data) \
	soc_mem_write(unit, SRC_MODID_INGRESS_BLOCKm, blk, index, data)

#define READ_STATSCFGm(unit, blk, index, data) \
	soc_mem_read(unit, STATSCFGm, blk, index, data)
#define WRITE_STATSCFGm(unit, blk, index, data) \
	soc_mem_write(unit, STATSCFGm, blk, index, data)

#define READ_STG_TABm(unit, blk, index, data) \
	soc_mem_read(unit, STG_TABm, blk, index, data)
#define WRITE_STG_TABm(unit, blk, index, data) \
	soc_mem_write(unit, STG_TABm, blk, index, data)

#define READ_SUBPORT_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SUBPORT_MAP_TABLEm, blk, index, data)
#define WRITE_SUBPORT_MAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SUBPORT_MAP_TABLEm, blk, index, data)

#define READ_SUBPORT_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SUBPORT_SHAPER_TABLEm, blk, index, data)
#define WRITE_SUBPORT_SHAPER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SUBPORT_SHAPER_TABLEm, blk, index, data)

#define READ_SUBPORT_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SUBPORT_WERR_TABLEm, blk, index, data)
#define WRITE_SUBPORT_WERR_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SUBPORT_WERR_TABLEm, blk, index, data)

#define READ_SVM_MACROFLOW_INDEX_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SVM_MACROFLOW_INDEX_TABLEm, blk, index, data)
#define WRITE_SVM_MACROFLOW_INDEX_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SVM_MACROFLOW_INDEX_TABLEm, blk, index, data)

#define READ_SVM_METER_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SVM_METER_TABLEm, blk, index, data)
#define WRITE_SVM_METER_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SVM_METER_TABLEm, blk, index, data)

#define READ_SVM_OFFSET_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SVM_OFFSET_TABLEm, blk, index, data)
#define WRITE_SVM_OFFSET_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SVM_OFFSET_TABLEm, blk, index, data)

#define READ_SVM_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SVM_POLICY_TABLEm, blk, index, data)
#define WRITE_SVM_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SVM_POLICY_TABLEm, blk, index, data)

#define READ_SVP_DISABLE_VLAN_CHECKS_TABm(unit, blk, index, data) \
	soc_mem_read(unit, SVP_DISABLE_VLAN_CHECKS_TABm, blk, index, data)
#define WRITE_SVP_DISABLE_VLAN_CHECKS_TABm(unit, blk, index, data) \
	soc_mem_write(unit, SVP_DISABLE_VLAN_CHECKS_TABm, blk, index, data)

#define READ_SYSPORT_PRI_HIm(unit, blk, index, data) \
	soc_mem_read(unit, SYSPORT_PRI_HIm, blk, index, data)
#define WRITE_SYSPORT_PRI_HIm(unit, blk, index, data) \
	soc_mem_write(unit, SYSPORT_PRI_HIm, blk, index, data)

#define READ_SYSPORT_PRI_LOm(unit, blk, index, data) \
	soc_mem_read(unit, SYSPORT_PRI_LOm, blk, index, data)
#define WRITE_SYSPORT_PRI_LOm(unit, blk, index, data) \
	soc_mem_write(unit, SYSPORT_PRI_LOm, blk, index, data)

#define READ_SYSPORT_TO_NODEm(unit, blk, index, data) \
	soc_mem_read(unit, SYSPORT_TO_NODEm, blk, index, data)
#define WRITE_SYSPORT_TO_NODEm(unit, blk, index, data) \
	soc_mem_write(unit, SYSPORT_TO_NODEm, blk, index, data)

#define READ_SYSPORT_TO_QUEUEm(unit, blk, index, data) \
	soc_mem_read(unit, SYSPORT_TO_QUEUEm, blk, index, data)
#define WRITE_SYSPORT_TO_QUEUEm(unit, blk, index, data) \
	soc_mem_write(unit, SYSPORT_TO_QUEUEm, blk, index, data)

#define READ_SYSTEM_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, SYSTEM_CONFIG_TABLEm, blk, index, data)
#define WRITE_SYSTEM_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, SYSTEM_CONFIG_TABLEm, blk, index, data)

#define READ_SYSTEM_CONFIG_TABLE_MODBASEm(unit, blk, index, data) \
	soc_mem_read(unit, SYSTEM_CONFIG_TABLE_MODBASEm, blk, index, data)
#define WRITE_SYSTEM_CONFIG_TABLE_MODBASEm(unit, blk, index, data) \
	soc_mem_write(unit, SYSTEM_CONFIG_TABLE_MODBASEm, blk, index, data)

#define READ_SYS_PORTMAPm(unit, blk, index, data) \
	soc_mem_read(unit, SYS_PORTMAPm, blk, index, data)
#define WRITE_SYS_PORTMAPm(unit, blk, index, data) \
	soc_mem_write(unit, SYS_PORTMAPm, blk, index, data)

#define READ_TAIL_LLAm(unit, blk, index, data) \
	soc_mem_read(unit, TAIL_LLAm, blk, index, data)
#define WRITE_TAIL_LLAm(unit, blk, index, data) \
	soc_mem_write(unit, TAIL_LLAm, blk, index, data)

#define READ_TCP_FNm(unit, blk, index, data) \
	soc_mem_read(unit, TCP_FNm, blk, index, data)
#define WRITE_TCP_FNm(unit, blk, index, data) \
	soc_mem_write(unit, TCP_FNm, blk, index, data)

#define READ_TC_FREE_POOLm(unit, blk, index, data) \
	soc_mem_read(unit, TC_FREE_POOLm, blk, index, data)
#define WRITE_TC_FREE_POOLm(unit, blk, index, data) \
	soc_mem_write(unit, TC_FREE_POOLm, blk, index, data)

#define READ_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, TDM_TABLEm, blk, index, data)
#define WRITE_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, TDM_TABLEm, blk, index, data)

#define READ_THDO_CONFIG_0Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_0Am, blk, index, data)
#define WRITE_THDO_CONFIG_0Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_0Am, blk, index, data)

#define READ_THDO_CONFIG_0Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_0Bm, blk, index, data)
#define WRITE_THDO_CONFIG_0Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_0Bm, blk, index, data)

#define READ_THDO_CONFIG_1Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_1Am, blk, index, data)
#define WRITE_THDO_CONFIG_1Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_1Am, blk, index, data)

#define READ_THDO_CONFIG_1Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_1Bm, blk, index, data)
#define WRITE_THDO_CONFIG_1Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_1Bm, blk, index, data)

#define READ_THDO_CONFIG_EX_0Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_EX_0Am, blk, index, data)
#define WRITE_THDO_CONFIG_EX_0Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_EX_0Am, blk, index, data)

#define READ_THDO_CONFIG_EX_0Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_EX_0Bm, blk, index, data)
#define WRITE_THDO_CONFIG_EX_0Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_EX_0Bm, blk, index, data)

#define READ_THDO_CONFIG_EX_1Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_EX_1Am, blk, index, data)
#define WRITE_THDO_CONFIG_EX_1Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_EX_1Am, blk, index, data)

#define READ_THDO_CONFIG_EX_1Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_CONFIG_EX_1Bm, blk, index, data)
#define WRITE_THDO_CONFIG_EX_1Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_CONFIG_EX_1Bm, blk, index, data)

#define READ_THDO_OFFSET_0Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_0Am, blk, index, data)
#define WRITE_THDO_OFFSET_0Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_0Am, blk, index, data)

#define READ_THDO_OFFSET_0Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_0Bm, blk, index, data)
#define WRITE_THDO_OFFSET_0Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_0Bm, blk, index, data)

#define READ_THDO_OFFSET_1Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_1Am, blk, index, data)
#define WRITE_THDO_OFFSET_1Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_1Am, blk, index, data)

#define READ_THDO_OFFSET_1Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_1Bm, blk, index, data)
#define WRITE_THDO_OFFSET_1Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_1Bm, blk, index, data)

#define READ_THDO_OFFSET_EX_0Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_EX_0Am, blk, index, data)
#define WRITE_THDO_OFFSET_EX_0Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_EX_0Am, blk, index, data)

#define READ_THDO_OFFSET_EX_0Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_EX_0Bm, blk, index, data)
#define WRITE_THDO_OFFSET_EX_0Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_EX_0Bm, blk, index, data)

#define READ_THDO_OFFSET_EX_1Am(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_EX_1Am, blk, index, data)
#define WRITE_THDO_OFFSET_EX_1Am(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_EX_1Am, blk, index, data)

#define READ_THDO_OFFSET_EX_1Bm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OFFSET_EX_1Bm, blk, index, data)
#define WRITE_THDO_OFFSET_EX_1Bm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OFFSET_EX_1Bm, blk, index, data)

#define READ_THDO_OPNCOUNT_QENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, THDO_OPNCOUNT_QENTRYm, blk, index, data)
#define WRITE_THDO_OPNCOUNT_QENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, THDO_OPNCOUNT_QENTRYm, blk, index, data)

#define READ_THDO_QCOUNT_CELL_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QCOUNT_CELL_1m, blk, index, data)
#define WRITE_THDO_QCOUNT_CELL_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QCOUNT_CELL_1m, blk, index, data)

#define READ_THDO_QCOUNT_QENTRY_0m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QCOUNT_QENTRY_0m, blk, index, data)
#define WRITE_THDO_QCOUNT_QENTRY_0m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QCOUNT_QENTRY_0m, blk, index, data)

#define READ_THDO_QCOUNT_QENTRY_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QCOUNT_QENTRY_1m, blk, index, data)
#define WRITE_THDO_QCOUNT_QENTRY_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QCOUNT_QENTRY_1m, blk, index, data)

#define READ_THDO_QRESET_VALUE_CELL_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QRESET_VALUE_CELL_1m, blk, index, data)
#define WRITE_THDO_QRESET_VALUE_CELL_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QRESET_VALUE_CELL_1m, blk, index, data)

#define READ_THDO_QRESET_VALUE_QENTRY_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QRESET_VALUE_QENTRY_1m, blk, index, data)
#define WRITE_THDO_QRESET_VALUE_QENTRY_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QRESET_VALUE_QENTRY_1m, blk, index, data)

#define READ_THDO_QSTATUS_CELL_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QSTATUS_CELL_1m, blk, index, data)
#define WRITE_THDO_QSTATUS_CELL_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QSTATUS_CELL_1m, blk, index, data)

#define READ_THDO_QSTATUS_QENTRY_1m(unit, blk, index, data) \
	soc_mem_read(unit, THDO_QSTATUS_QENTRY_1m, blk, index, data)
#define WRITE_THDO_QSTATUS_QENTRY_1m(unit, blk, index, data) \
	soc_mem_write(unit, THDO_QSTATUS_QENTRY_1m, blk, index, data)

#define READ_TIMESLOT_BURST_SIZE_BYTESm(unit, blk, index, data) \
	soc_mem_read(unit, TIMESLOT_BURST_SIZE_BYTESm, blk, index, data)
#define WRITE_TIMESLOT_BURST_SIZE_BYTESm(unit, blk, index, data) \
	soc_mem_write(unit, TIMESLOT_BURST_SIZE_BYTESm, blk, index, data)

#define READ_TOS_FNm(unit, blk, index, data) \
	soc_mem_read(unit, TOS_FNm, blk, index, data)
#define WRITE_TOS_FNm(unit, blk, index, data) \
	soc_mem_write(unit, TOS_FNm, blk, index, data)

#define READ_TRILL_DROP_STATSm(unit, blk, index, data) \
	soc_mem_read(unit, TRILL_DROP_STATSm, blk, index, data)
#define WRITE_TRILL_DROP_STATSm(unit, blk, index, data) \
	soc_mem_write(unit, TRILL_DROP_STATSm, blk, index, data)

#define READ_TRILL_DROP_STATS_Xm(unit, blk, index, data) \
	soc_mem_read(unit, TRILL_DROP_STATS_Xm, blk, index, data)
#define WRITE_TRILL_DROP_STATS_Xm(unit, blk, index, data) \
	soc_mem_write(unit, TRILL_DROP_STATS_Xm, blk, index, data)

#define READ_TRILL_DROP_STATS_Ym(unit, blk, index, data) \
	soc_mem_read(unit, TRILL_DROP_STATS_Ym, blk, index, data)
#define WRITE_TRILL_DROP_STATS_Ym(unit, blk, index, data) \
	soc_mem_write(unit, TRILL_DROP_STATS_Ym, blk, index, data)

#define READ_TRNK_DSTm(unit, blk, index, data) \
	soc_mem_read(unit, TRNK_DSTm, blk, index, data)
#define WRITE_TRNK_DSTm(unit, blk, index, data) \
	soc_mem_write(unit, TRNK_DSTm, blk, index, data)

#define READ_TRUNK32_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK32_CONFIG_TABLEm, blk, index, data)
#define WRITE_TRUNK32_CONFIG_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK32_CONFIG_TABLEm, blk, index, data)

#define READ_TRUNK32_PORT_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK32_PORT_TABLEm, blk, index, data)
#define WRITE_TRUNK32_PORT_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK32_PORT_TABLEm, blk, index, data)

#define READ_TRUNK_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_BITMAPm, blk, index, data)
#define WRITE_TRUNK_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_BITMAPm, blk, index, data)

#define READ_TRUNK_CBL_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_CBL_TABLEm, blk, index, data)
#define WRITE_TRUNK_CBL_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_CBL_TABLEm, blk, index, data)

#define READ_TRUNK_EGR_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_EGR_MASKm, blk, index, data)
#define WRITE_TRUNK_EGR_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_EGR_MASKm, blk, index, data)

#define READ_TRUNK_GROUPm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_GROUPm, blk, index, data)
#define WRITE_TRUNK_GROUPm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_GROUPm, blk, index, data)

#define READ_TRUNK_MEMBERm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_MEMBERm, blk, index, data)
#define WRITE_TRUNK_MEMBERm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_MEMBERm, blk, index, data)

#define READ_TRUNK_VLAN_RANGE_IDXm(unit, blk, index, data) \
	soc_mem_read(unit, TRUNK_VLAN_RANGE_IDXm, blk, index, data)
#define WRITE_TRUNK_VLAN_RANGE_IDXm(unit, blk, index, data) \
	soc_mem_write(unit, TRUNK_VLAN_RANGE_IDXm, blk, index, data)

#define READ_TTL_FNm(unit, blk, index, data) \
	soc_mem_read(unit, TTL_FNm, blk, index, data)
#define WRITE_TTL_FNm(unit, blk, index, data) \
	soc_mem_write(unit, TTL_FNm, blk, index, data)

#define READ_TXSACRPTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, TXSACRPTPKTSm, blk, index, data)
#define WRITE_TXSACRPTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, TXSACRPTPKTSm, blk, index, data)

#define READ_TXSAPRTCPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, TXSAPRTCPKTSm, blk, index, data)
#define WRITE_TXSAPRTCPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, TXSAPRTCPKTSm, blk, index, data)

#define READ_TXSCCRPTBYTm(unit, blk, index, data) \
	soc_mem_read(unit, TXSCCRPTBYTm, blk, index, data)
#define WRITE_TXSCCRPTBYTm(unit, blk, index, data) \
	soc_mem_write(unit, TXSCCRPTBYTm, blk, index, data)

#define READ_TXSCCRPTPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, TXSCCRPTPKTSm, blk, index, data)
#define WRITE_TXSCCRPTPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, TXSCCRPTPKTSm, blk, index, data)

#define READ_TXSCPRTCBYTm(unit, blk, index, data) \
	soc_mem_read(unit, TXSCPRTCBYTm, blk, index, data)
#define WRITE_TXSCPRTCBYTm(unit, blk, index, data) \
	soc_mem_write(unit, TXSCPRTCBYTm, blk, index, data)

#define READ_TXSCPRTCPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, TXSCPRTCPKTSm, blk, index, data)
#define WRITE_TXSCPRTCPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, TXSCPRTCPKTSm, blk, index, data)

#define READ_TXUNTAGPKTSm(unit, blk, index, data) \
	soc_mem_read(unit, TXUNTAGPKTSm, blk, index, data)
#define WRITE_TXUNTAGPKTSm(unit, blk, index, data) \
	soc_mem_write(unit, TXUNTAGPKTSm, blk, index, data)

#define READ_TX_PFC_SRC_PORT_LKUPm(unit, blk, index, data) \
	soc_mem_read(unit, TX_PFC_SRC_PORT_LKUPm, blk, index, data)
#define WRITE_TX_PFC_SRC_PORT_LKUPm(unit, blk, index, data) \
	soc_mem_write(unit, TX_PFC_SRC_PORT_LKUPm, blk, index, data)

#define READ_TX_SFI_CFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, TX_SFI_CFIFOm, blk, index, data)
#define WRITE_TX_SFI_CFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, TX_SFI_CFIFOm, blk, index, data)

#define READ_TX_SFI_DFIFOm(unit, blk, index, data) \
	soc_mem_read(unit, TX_SFI_DFIFOm, blk, index, data)
#define WRITE_TX_SFI_DFIFOm(unit, blk, index, data) \
	soc_mem_write(unit, TX_SFI_DFIFOm, blk, index, data)

#define READ_TYPE_RESOLUTION_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, TYPE_RESOLUTION_TABLEm, blk, index, data)
#define WRITE_TYPE_RESOLUTION_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, TYPE_RESOLUTION_TABLEm, blk, index, data)

#define READ_UDF_OFFSETm(unit, blk, index, data) \
	soc_mem_read(unit, UDF_OFFSETm, blk, index, data)
#define WRITE_UDF_OFFSETm(unit, blk, index, data) \
	soc_mem_write(unit, UDF_OFFSETm, blk, index, data)

#define READ_UFLOW_Am(unit, blk, index, data) \
	soc_mem_read(unit, UFLOW_Am, blk, index, data)
#define WRITE_UFLOW_Am(unit, blk, index, data) \
	soc_mem_write(unit, UFLOW_Am, blk, index, data)

#define READ_UFLOW_Bm(unit, blk, index, data) \
	soc_mem_read(unit, UFLOW_Bm, blk, index, data)
#define WRITE_UFLOW_Bm(unit, blk, index, data) \
	soc_mem_write(unit, UFLOW_Bm, blk, index, data)

#define READ_UNKNOWN_HGI_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, UNKNOWN_HGI_BITMAPm, blk, index, data)
#define WRITE_UNKNOWN_HGI_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, UNKNOWN_HGI_BITMAPm, blk, index, data)

#define READ_UNKNOWN_MCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, UNKNOWN_MCAST_BLOCK_MASKm, blk, index, data)
#define WRITE_UNKNOWN_MCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, UNKNOWN_MCAST_BLOCK_MASKm, blk, index, data)

#define READ_UNKNOWN_UCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, UNKNOWN_UCAST_BLOCK_MASKm, blk, index, data)
#define WRITE_UNKNOWN_UCAST_BLOCK_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, UNKNOWN_UCAST_BLOCK_MASKm, blk, index, data)

#define READ_VFIm(unit, blk, index, data) \
	soc_mem_read(unit, VFIm, blk, index, data)
#define WRITE_VFIm(unit, blk, index, data) \
	soc_mem_write(unit, VFIm, blk, index, data)

#define READ_VFI_1m(unit, blk, index, data) \
	soc_mem_read(unit, VFI_1m, blk, index, data)
#define WRITE_VFI_1m(unit, blk, index, data) \
	soc_mem_write(unit, VFI_1m, blk, index, data)

#define READ_VFI_BITMAPm(unit, blk, index, data) \
	soc_mem_read(unit, VFI_BITMAPm, blk, index, data)
#define WRITE_VFI_BITMAPm(unit, blk, index, data) \
	soc_mem_write(unit, VFI_BITMAPm, blk, index, data)

#define READ_VFP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, VFP_POLICY_TABLEm, blk, index, data)
#define WRITE_VFP_POLICY_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, VFP_POLICY_TABLEm, blk, index, data)

#define READ_VFP_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, VFP_TCAMm, blk, index, data)
#define WRITE_VFP_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, VFP_TCAMm, blk, index, data)

#define READ_VLAN_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_COS_MAPm, blk, index, data)
#define WRITE_VLAN_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_COS_MAPm, blk, index, data)

#define READ_VLAN_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_DATAm, blk, index, data)
#define WRITE_VLAN_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_DATAm, blk, index, data)

#define READ_VLAN_MACm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_MACm, blk, index, data)
#define WRITE_VLAN_MACm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_MACm, blk, index, data)

#define READ_VLAN_MAC_ENTRYm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_MAC_ENTRYm, blk, index, data)
#define WRITE_VLAN_MAC_ENTRYm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_MAC_ENTRYm, blk, index, data)

#define READ_VLAN_MAC_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_MAC_SCRATCHm, blk, index, data)
#define WRITE_VLAN_MAC_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_MAC_SCRATCHm, blk, index, data)

#define READ_VLAN_MAC_VALIDm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_MAC_VALIDm, blk, index, data)
#define WRITE_VLAN_MAC_VALIDm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_MAC_VALIDm, blk, index, data)

#define READ_VLAN_MPLSm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_MPLSm, blk, index, data)
#define WRITE_VLAN_MPLSm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_MPLSm, blk, index, data)

#define READ_VLAN_OR_VFI_MAC_COUNTm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_OR_VFI_MAC_COUNTm, blk, index, data)
#define WRITE_VLAN_OR_VFI_MAC_COUNTm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_OR_VFI_MAC_COUNTm, blk, index, data)

#define READ_VLAN_OR_VFI_MAC_LIMITm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_OR_VFI_MAC_LIMITm, blk, index, data)
#define WRITE_VLAN_OR_VFI_MAC_LIMITm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_OR_VFI_MAC_LIMITm, blk, index, data)

#define READ_VLAN_PROFILE_2m(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_PROFILE_2m, blk, index, data)
#define WRITE_VLAN_PROFILE_2m(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_PROFILE_2m, blk, index, data)

#define READ_VLAN_PROFILE_TABm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_PROFILE_TABm, blk, index, data)
#define WRITE_VLAN_PROFILE_TABm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_PROFILE_TABm, blk, index, data)

#define READ_VLAN_PROTOCOLm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_PROTOCOLm, blk, index, data)
#define WRITE_VLAN_PROTOCOLm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_PROTOCOLm, blk, index, data)

#define READ_VLAN_PROTOCOL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_PROTOCOL_DATAm, blk, index, data)
#define WRITE_VLAN_PROTOCOL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_PROTOCOL_DATAm, blk, index, data)

#define READ_VLAN_RANGE_IDXm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_RANGE_IDXm, blk, index, data)
#define WRITE_VLAN_RANGE_IDXm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_RANGE_IDXm, blk, index, data)

#define READ_VLAN_SUBNETm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_SUBNETm, blk, index, data)
#define WRITE_VLAN_SUBNETm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_SUBNETm, blk, index, data)

#define READ_VLAN_SUBNET_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_SUBNET_DATAm, blk, index, data)
#define WRITE_VLAN_SUBNET_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_SUBNET_DATAm, blk, index, data)

#define READ_VLAN_SUBNET_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_SUBNET_DATA_ONLYm, blk, index, data)
#define WRITE_VLAN_SUBNET_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_SUBNET_DATA_ONLYm, blk, index, data)

#define READ_VLAN_SUBNET_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_SUBNET_ONLYm, blk, index, data)
#define WRITE_VLAN_SUBNET_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_SUBNET_ONLYm, blk, index, data)

#define READ_VLAN_SUBNET_TCAMm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_SUBNET_TCAMm, blk, index, data)
#define WRITE_VLAN_SUBNET_TCAMm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_SUBNET_TCAMm, blk, index, data)

#define READ_VLAN_TABm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_TABm, blk, index, data)
#define WRITE_VLAN_TABm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_TABm, blk, index, data)

#define READ_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_XLATEm, blk, index, data)
#define WRITE_VLAN_XLATEm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_XLATEm, blk, index, data)

#define READ_VLAN_XLATE_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_XLATE_DATA_ONLYm, blk, index, data)
#define WRITE_VLAN_XLATE_DATA_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_XLATE_DATA_ONLYm, blk, index, data)

#define READ_VLAN_XLATE_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_XLATE_MASKm, blk, index, data)
#define WRITE_VLAN_XLATE_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_XLATE_MASKm, blk, index, data)

#define READ_VLAN_XLATE_ONLYm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_XLATE_ONLYm, blk, index, data)
#define WRITE_VLAN_XLATE_ONLYm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_XLATE_ONLYm, blk, index, data)

#define READ_VLAN_XLATE_SCRATCHm(unit, blk, index, data) \
	soc_mem_read(unit, VLAN_XLATE_SCRATCHm, blk, index, data)
#define WRITE_VLAN_XLATE_SCRATCHm(unit, blk, index, data) \
	soc_mem_write(unit, VLAN_XLATE_SCRATCHm, blk, index, data)

#define READ_VOQ_ARRIVALSm(unit, blk, index, data) \
	soc_mem_read(unit, VOQ_ARRIVALSm, blk, index, data)
#define WRITE_VOQ_ARRIVALSm(unit, blk, index, data) \
	soc_mem_write(unit, VOQ_ARRIVALSm, blk, index, data)

#define READ_VOQ_CONFIGm(unit, blk, index, data) \
	soc_mem_read(unit, VOQ_CONFIGm, blk, index, data)
#define WRITE_VOQ_CONFIGm(unit, blk, index, data) \
	soc_mem_write(unit, VOQ_CONFIGm, blk, index, data)

#define READ_VOQ_COS_MAPm(unit, blk, index, data) \
	soc_mem_read(unit, VOQ_COS_MAPm, blk, index, data)
#define WRITE_VOQ_COS_MAPm(unit, blk, index, data) \
	soc_mem_write(unit, VOQ_COS_MAPm, blk, index, data)

#define READ_VPLSTABLEm(unit, blk, index, data) \
	soc_mem_read(unit, VPLSTABLEm, blk, index, data)
#define WRITE_VPLSTABLEm(unit, blk, index, data) \
	soc_mem_write(unit, VPLSTABLEm, blk, index, data)

#define READ_VPLS_BITMAP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, VPLS_BITMAP_TABLEm, blk, index, data)
#define WRITE_VPLS_BITMAP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, VPLS_BITMAP_TABLEm, blk, index, data)

#define READ_VPLS_LABELm(unit, blk, index, data) \
	soc_mem_read(unit, VPLS_LABELm, blk, index, data)
#define WRITE_VPLS_LABELm(unit, blk, index, data) \
	soc_mem_write(unit, VPLS_LABELm, blk, index, data)

#define READ_VRFm(unit, blk, index, data) \
	soc_mem_read(unit, VRFm, blk, index, data)
#define WRITE_VRFm(unit, blk, index, data) \
	soc_mem_write(unit, VRFm, blk, index, data)

#define READ_VRF_VFI_INTFm(unit, blk, index, data) \
	soc_mem_read(unit, VRF_VFI_INTFm, blk, index, data)
#define WRITE_VRF_VFI_INTFm(unit, blk, index, data) \
	soc_mem_write(unit, VRF_VFI_INTFm, blk, index, data)

#define READ_WLAN_SVP_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, WLAN_SVP_TABLEm, blk, index, data)
#define WRITE_WLAN_SVP_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, WLAN_SVP_TABLEm, blk, index, data)

#define READ_WRED_AVG_QUEUE_LENGTHm(unit, blk, index, data) \
	soc_mem_read(unit, WRED_AVG_QUEUE_LENGTHm, blk, index, data)
#define WRITE_WRED_AVG_QUEUE_LENGTHm(unit, blk, index, data) \
	soc_mem_write(unit, WRED_AVG_QUEUE_LENGTHm, blk, index, data)

#define READ_WRED_CURVEm(unit, blk, index, data) \
	soc_mem_read(unit, WRED_CURVEm, blk, index, data)
#define WRITE_WRED_CURVEm(unit, blk, index, data) \
	soc_mem_write(unit, WRED_CURVEm, blk, index, data)

#define READ_WRED_STATEm(unit, blk, index, data) \
	soc_mem_read(unit, WRED_STATEm, blk, index, data)
#define WRITE_WRED_STATEm(unit, blk, index, data) \
	soc_mem_write(unit, WRED_STATEm, blk, index, data)

#define READ_XFILTER_FFPCOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPCOUNTERSm, blk, index, data)
#define WRITE_XFILTER_FFPCOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPCOUNTERSm, blk, index, data)

#define READ_XFILTER_FFPCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPCOUNTERS_TEST0m, blk, index, data)
#define WRITE_XFILTER_FFPCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPCOUNTERS_TEST0m, blk, index, data)

#define READ_XFILTER_FFPCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPCOUNTERS_TEST1m, blk, index, data)
#define WRITE_XFILTER_FFPCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPCOUNTERS_TEST1m, blk, index, data)

#define READ_XFILTER_FFPIPBYTECOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPBYTECOUNTERSm, blk, index, data)
#define WRITE_XFILTER_FFPIPBYTECOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPBYTECOUNTERSm, blk, index, data)

#define READ_XFILTER_FFPIPBYTECOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPBYTECOUNTERS_TEST0m, blk, index, data)
#define WRITE_XFILTER_FFPIPBYTECOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPBYTECOUNTERS_TEST0m, blk, index, data)

#define READ_XFILTER_FFPIPBYTECOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPBYTECOUNTERS_TEST1m, blk, index, data)
#define WRITE_XFILTER_FFPIPBYTECOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPBYTECOUNTERS_TEST1m, blk, index, data)

#define READ_XFILTER_FFPIPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPPACKETCOUNTERSm, blk, index, data)
#define WRITE_XFILTER_FFPIPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPPACKETCOUNTERSm, blk, index, data)

#define READ_XFILTER_FFPIPPACKETCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPPACKETCOUNTERS_TEST0m, blk, index, data)
#define WRITE_XFILTER_FFPIPPACKETCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPPACKETCOUNTERS_TEST0m, blk, index, data)

#define READ_XFILTER_FFPIPPACKETCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPIPPACKETCOUNTERS_TEST1m, blk, index, data)
#define WRITE_XFILTER_FFPIPPACKETCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPIPPACKETCOUNTERS_TEST1m, blk, index, data)

#define READ_XFILTER_FFPOPBYTECOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPBYTECOUNTERSm, blk, index, data)
#define WRITE_XFILTER_FFPOPBYTECOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPBYTECOUNTERSm, blk, index, data)

#define READ_XFILTER_FFPOPBYTECOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPBYTECOUNTERS_TEST0m, blk, index, data)
#define WRITE_XFILTER_FFPOPBYTECOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPBYTECOUNTERS_TEST0m, blk, index, data)

#define READ_XFILTER_FFPOPBYTECOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPBYTECOUNTERS_TEST1m, blk, index, data)
#define WRITE_XFILTER_FFPOPBYTECOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPBYTECOUNTERS_TEST1m, blk, index, data)

#define READ_XFILTER_FFPOPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPPACKETCOUNTERSm, blk, index, data)
#define WRITE_XFILTER_FFPOPPACKETCOUNTERSm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPPACKETCOUNTERSm, blk, index, data)

#define READ_XFILTER_FFPOPPACKETCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPPACKETCOUNTERS_TEST0m, blk, index, data)
#define WRITE_XFILTER_FFPOPPACKETCOUNTERS_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPPACKETCOUNTERS_TEST0m, blk, index, data)

#define READ_XFILTER_FFPOPPACKETCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_FFPOPPACKETCOUNTERS_TEST1m, blk, index, data)
#define WRITE_XFILTER_FFPOPPACKETCOUNTERS_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_FFPOPPACKETCOUNTERS_TEST1m, blk, index, data)

#define READ_XFILTER_METERINGm(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_METERINGm, blk, index, data)
#define WRITE_XFILTER_METERINGm(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_METERINGm, blk, index, data)

#define READ_XFILTER_METERING_TEST0m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_METERING_TEST0m, blk, index, data)
#define WRITE_XFILTER_METERING_TEST0m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_METERING_TEST0m, blk, index, data)

#define READ_XFILTER_METERING_TEST1m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_METERING_TEST1m, blk, index, data)
#define WRITE_XFILTER_METERING_TEST1m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_METERING_TEST1m, blk, index, data)

#define READ_XFILTER_METERING_TEST2m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_METERING_TEST2m, blk, index, data)
#define WRITE_XFILTER_METERING_TEST2m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_METERING_TEST2m, blk, index, data)

#define READ_XFILTER_METERING_TEST3m(unit, blk, index, data) \
	soc_mem_read(unit, XFILTER_METERING_TEST3m, blk, index, data)
#define WRITE_XFILTER_METERING_TEST3m(unit, blk, index, data) \
	soc_mem_write(unit, XFILTER_METERING_TEST3m, blk, index, data)

#define READ_XLPORT_WC_UCMEM_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XLPORT_WC_UCMEM_DATAm, blk, index, data)
#define WRITE_XLPORT_WC_UCMEM_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XLPORT_WC_UCMEM_DATAm, blk, index, data)

#define READ_XPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)
#define WRITE_XPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)

#define READ_XPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, XPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)
#define WRITE_XPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, XPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)

#define READ_XPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)
#define WRITE_XPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)

#define READ_XPORT_WC_UCMEM_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XPORT_WC_UCMEM_DATAm, blk, index, data)
#define WRITE_XPORT_WC_UCMEM_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XPORT_WC_UCMEM_DATAm, blk, index, data)

#define READ_XQPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XQPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)
#define WRITE_XQPORT_EHG_RX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XQPORT_EHG_RX_TUNNEL_DATAm, blk, index, data)

#define READ_XQPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_read(unit, XQPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)
#define WRITE_XQPORT_EHG_RX_TUNNEL_MASKm(unit, blk, index, data) \
	soc_mem_write(unit, XQPORT_EHG_RX_TUNNEL_MASKm, blk, index, data)

#define READ_XQPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_read(unit, XQPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)
#define WRITE_XQPORT_EHG_TX_TUNNEL_DATAm(unit, blk, index, data) \
	soc_mem_write(unit, XQPORT_EHG_TX_TUNNEL_DATAm, blk, index, data)

#define READ_X_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, X_ARB_TDM_TABLEm, blk, index, data)
#define WRITE_X_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, X_ARB_TDM_TABLEm, blk, index, data)

#define READ_Y_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_read(unit, Y_ARB_TDM_TABLEm, blk, index, data)
#define WRITE_Y_ARB_TDM_TABLEm(unit, blk, index, data) \
	soc_mem_write(unit, Y_ARB_TDM_TABLEm, blk, index, data)


#endif	/* !_SOC_MEMREGS_H */
