{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587672256397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587672256405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 15:04:16 2020 " "Processing started: Thu Apr 23 15:04:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587672256405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672256405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672256405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587672257029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587672257030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg/display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "BCDtoSSeg/display.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/BCDtoSSeg/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg/BCDtoSSeg.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/BCDtoSSeg/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bc/verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4bc/verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bcc " "Found entity 1: sum1bcc" {  } { { "sum4bc/Verilog2.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/sum4bc/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bc/sum4bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4bc/sum4bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bcc " "Found entity 1: sum4bcc" {  } { { "sum4bc/Sum4bcc.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/sum4bc/Sum4bcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador/restador.v 1 1 " "Found 1 design units, including 1 entities, in source file restador/restador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador/Restador.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/Restador/Restador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador/rest1bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file restador/rest1bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rest1bcc " "Found entity 1: rest1bcc" {  } { { "Restador/rest1bcc.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/Restador/rest1bcc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD multiplicador.v(25) " "Verilog HDL Declaration information at multiplicador.v(25): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "multiplicacion/multiplicador.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/multiplicacion/multiplicador.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587672269979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicacion/multiplicador.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/multiplicacion/multiplicador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587672269981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672269981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587672270058 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sal_div alu.v(9) " "Verilog HDL warning at alu.v(9): object sal_div used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1587672270059 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_div alu.v(18) " "Verilog HDL or VHDL warning at alu.v(18): object \"init_div\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587672270059 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sal_div 0 alu.v(9) " "Net \"sal_div\" at alu.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587672270060 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4bcc sum4bcc:sumador " "Elaborating entity \"sum4bcc\" for hierarchy \"sum4bcc:sumador\"" {  } { { "alu.v" "sumador" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1bcc sum4bcc:sumador\|sum1bcc:s0 " "Elaborating entity \"sum1bcc\" for hierarchy \"sum4bcc:sumador\|sum1bcc:s0\"" {  } { { "sum4bc/Sum4bcc.v" "s0" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/sum4bc/Sum4bcc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:mul " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(33) " "Verilog HDL assignment warning at multiplicador.v(33): truncated value with size 32 to match size of target (1)" {  } { { "multiplicacion/multiplicador.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/multiplicacion/multiplicador.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587672270115 "|alu|multiplicador:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Restador:rest " "Elaborating entity \"Restador\" for hierarchy \"Restador:rest\"" {  } { { "alu.v" "rest" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rest1bcc Restador:rest\|rest1bcc:s0 " "Elaborating entity \"rest1bcc\" for hierarchy \"Restador:rest\|rest1bcc:s0\"" {  } { { "Restador/Restador.v" "s0" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/Restador/Restador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dp " "Elaborating entity \"display\" for hierarchy \"display:dp\"" {  } { { "alu.v" "dp" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/alu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(29) " "Verilog HDL assignment warning at display.v(29): truncated value with size 32 to match size of target (27)" {  } { { "BCDtoSSeg/display.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/BCDtoSSeg/display.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587672270135 "|alu|display:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display.v(39) " "Verilog HDL assignment warning at display.v(39): truncated value with size 32 to match size of target (2)" {  } { { "BCDtoSSeg/display.v" "" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/BCDtoSSeg/display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587672270135 "|alu|display:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:dp\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:dp\|BCDtoSSeg:bcdtosseg\"" {  } { { "BCDtoSSeg/display.v" "bcdtosseg" { Text "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/BCDtoSSeg/display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672270155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587672271163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587672271591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587672272070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/output_files/alu.map.smsg " "Generated suppressed messages file C:/Users/ivano/Desktop/Sergio Todo/Arquitectura/ALU/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672272132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587672272333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587672272333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587672272580 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587672272580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587672272580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587672272580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587672272669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 15:04:32 2020 " "Processing ended: Thu Apr 23 15:04:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587672272669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587672272669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587672272669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587672272669 ""}
