{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 15:38:33 2019 " "Info: Processing started: Sun Apr 28 15:38:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q register Memory:MEM_A\|DATA_OUT\[4\] 91.6 MHz 10.917 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 91.6 MHz between source register \"Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q\" and destination register \"Memory:MEM_A\|DATA_OUT\[4\]\" (period= 10.917 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.727 ns + Longest register register " "Info: + Longest register to register delay is 10.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q 1 REG LCFF_X36_Y20_N31 1033 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N31; Fanout = 1033; REG Node = 'Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.420 ns) 2.132 ns Memory:MEM_A\|MEMORIA~10313 2 COMB LCCOMB_X33_Y9_N26 1 " "Info: 2: + IC(1.712 ns) + CELL(0.420 ns) = 2.132 ns; Loc. = LCCOMB_X33_Y9_N26; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10313'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q Memory:MEM_A|MEMORIA~10313 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.438 ns) 3.566 ns Memory:MEM_A\|MEMORIA~10314 3 COMB LCCOMB_X32_Y8_N22 1 " "Info: 3: + IC(0.996 ns) + CELL(0.438 ns) = 3.566 ns; Loc. = LCCOMB_X32_Y8_N22; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10314'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { Memory:MEM_A|MEMORIA~10313 Memory:MEM_A|MEMORIA~10314 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.419 ns) 4.729 ns Memory:MEM_A\|MEMORIA~10315 4 COMB LCCOMB_X32_Y9_N24 1 " "Info: 4: + IC(0.744 ns) + CELL(0.419 ns) = 4.729 ns; Loc. = LCCOMB_X32_Y9_N24; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10315'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { Memory:MEM_A|MEMORIA~10314 Memory:MEM_A|MEMORIA~10315 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 5.258 ns Memory:MEM_A\|MEMORIA~10318 5 COMB LCCOMB_X32_Y9_N2 1 " "Info: 5: + IC(0.258 ns) + CELL(0.271 ns) = 5.258 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10318'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Memory:MEM_A|MEMORIA~10315 Memory:MEM_A|MEMORIA~10318 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 5.924 ns Memory:MEM_A\|MEMORIA~10329 6 COMB LCCOMB_X32_Y9_N28 1 " "Info: 6: + IC(0.246 ns) + CELL(0.420 ns) = 5.924 ns; Loc. = LCCOMB_X32_Y9_N28; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10329'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Memory:MEM_A|MEMORIA~10318 Memory:MEM_A|MEMORIA~10329 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.438 ns) 7.952 ns Memory:MEM_A\|MEMORIA~10340 7 COMB LCCOMB_X24_Y17_N4 1 " "Info: 7: + IC(1.590 ns) + CELL(0.438 ns) = 7.952 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10340'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { Memory:MEM_A|MEMORIA~10329 Memory:MEM_A|MEMORIA~10340 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 8.475 ns Memory:MEM_A\|MEMORIA~10383 8 COMB LCCOMB_X24_Y17_N26 1 " "Info: 8: + IC(0.248 ns) + CELL(0.275 ns) = 8.475 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10383'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Memory:MEM_A|MEMORIA~10340 Memory:MEM_A|MEMORIA~10383 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 9.143 ns Memory:MEM_A\|MEMORIA~10426 9 COMB LCCOMB_X24_Y17_N20 1 " "Info: 9: + IC(0.249 ns) + CELL(0.419 ns) = 9.143 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10426'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Memory:MEM_A|MEMORIA~10383 Memory:MEM_A|MEMORIA~10426 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.438 ns) 10.643 ns Memory:MEM_A\|MEMORIA~10938 10 COMB LCCOMB_X27_Y20_N0 1 " "Info: 10: + IC(1.062 ns) + CELL(0.438 ns) = 10.643 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~10938'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Memory:MEM_A|MEMORIA~10426 Memory:MEM_A|MEMORIA~10938 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.727 ns Memory:MEM_A\|DATA_OUT\[4\] 11 REG LCFF_X27_Y20_N1 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.727 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'Memory:MEM_A\|DATA_OUT\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Memory:MEM_A|MEMORIA~10938 Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 33.77 % ) " "Info: Total cell delay = 3.622 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.105 ns ( 66.23 % ) " "Info: Total interconnect delay = 7.105 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.727 ns" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q Memory:MEM_A|MEMORIA~10313 Memory:MEM_A|MEMORIA~10314 Memory:MEM_A|MEMORIA~10315 Memory:MEM_A|MEMORIA~10318 Memory:MEM_A|MEMORIA~10329 Memory:MEM_A|MEMORIA~10340 Memory:MEM_A|MEMORIA~10383 Memory:MEM_A|MEMORIA~10426 Memory:MEM_A|MEMORIA~10938 Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.727 ns" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q {} Memory:MEM_A|MEMORIA~10313 {} Memory:MEM_A|MEMORIA~10314 {} Memory:MEM_A|MEMORIA~10315 {} Memory:MEM_A|MEMORIA~10318 {} Memory:MEM_A|MEMORIA~10329 {} Memory:MEM_A|MEMORIA~10340 {} Memory:MEM_A|MEMORIA~10383 {} Memory:MEM_A|MEMORIA~10426 {} Memory:MEM_A|MEMORIA~10938 {} Memory:MEM_A|DATA_OUT[4] {} } { 0.000ns 1.712ns 0.996ns 0.744ns 0.258ns 0.246ns 1.590ns 0.248ns 0.249ns 1.062ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.419ns 0.271ns 0.420ns 0.438ns 0.275ns 0.419ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.024 ns - Smallest " "Info: - Smallest clock skew is 0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8276 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8276; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns Memory:MEM_A\|DATA_OUT\[4\] 3 REG LCFF_X27_Y20_N1 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'Memory:MEM_A\|DATA_OUT\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLK~clkctrl Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|DATA_OUT[4] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8276 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8276; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q 3 REG LCFF_X36_Y20_N31 1033 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X36_Y20_N31; Fanout = 1033; REG Node = 'Datapath:DP\|counter_Nbit:cnt_1\|tflipflop:\\GEN_CNT:4:TFF_X\|dflipflop:ff\|Q'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK~clkctrl Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|DATA_OUT[4] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/dflipflop.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.727 ns" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q Memory:MEM_A|MEMORIA~10313 Memory:MEM_A|MEMORIA~10314 Memory:MEM_A|MEMORIA~10315 Memory:MEM_A|MEMORIA~10318 Memory:MEM_A|MEMORIA~10329 Memory:MEM_A|MEMORIA~10340 Memory:MEM_A|MEMORIA~10383 Memory:MEM_A|MEMORIA~10426 Memory:MEM_A|MEMORIA~10938 Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.727 ns" { Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q {} Memory:MEM_A|MEMORIA~10313 {} Memory:MEM_A|MEMORIA~10314 {} Memory:MEM_A|MEMORIA~10315 {} Memory:MEM_A|MEMORIA~10318 {} Memory:MEM_A|MEMORIA~10329 {} Memory:MEM_A|MEMORIA~10340 {} Memory:MEM_A|MEMORIA~10383 {} Memory:MEM_A|MEMORIA~10426 {} Memory:MEM_A|MEMORIA~10938 {} Memory:MEM_A|DATA_OUT[4] {} } { 0.000ns 1.712ns 0.996ns 0.744ns 0.258ns 0.246ns 1.590ns 0.248ns 0.249ns 1.062ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.419ns 0.271ns 0.420ns 0.438ns 0.275ns 0.419ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Memory:MEM_A|DATA_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|DATA_OUT[4] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Datapath:DP|counter_Nbit:cnt_1|tflipflop:\GEN_CNT:4:TFF_X|dflipflop:ff|Q {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Memory:MEM_A\|MEMORIA~639 RST CLK 8.175 ns register " "Info: tsu for register \"Memory:MEM_A\|MEMORIA~639\" (data pin = \"RST\", clock pin = \"CLK\") is 8.175 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.893 ns + Longest pin register " "Info: + Longest pin to register delay is 10.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RST 1 PIN PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; PIN Node = 'RST'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.416 ns) 3.801 ns Memory:MEM_A\|MEMORIA~13529 2 COMB LCCOMB_X41_Y25_N8 256 " "Info: 2: + IC(2.386 ns) + CELL(0.416 ns) = 3.801 ns; Loc. = LCCOMB_X41_Y25_N8; Fanout = 256; COMB Node = 'Memory:MEM_A\|MEMORIA~13529'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { RST Memory:MEM_A|MEMORIA~13529 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(0.275 ns) 7.194 ns Memory:MEM_A\|MEMORIA~13644 3 COMB LCCOMB_X22_Y14_N24 8 " "Info: 3: + IC(3.118 ns) + CELL(0.275 ns) = 7.194 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 8; COMB Node = 'Memory:MEM_A\|MEMORIA~13644'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { Memory:MEM_A|MEMORIA~13529 Memory:MEM_A|MEMORIA~13644 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.039 ns) + CELL(0.660 ns) 10.893 ns Memory:MEM_A\|MEMORIA~639 4 REG LCFF_X54_Y20_N23 1 " "Info: 4: + IC(3.039 ns) + CELL(0.660 ns) = 10.893 ns; Loc. = LCFF_X54_Y20_N23; Fanout = 1; REG Node = 'Memory:MEM_A\|MEMORIA~639'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { Memory:MEM_A|MEMORIA~13644 Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 21.57 % ) " "Info: Total cell delay = 2.350 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.543 ns ( 78.43 % ) " "Info: Total interconnect delay = 8.543 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.893 ns" { RST Memory:MEM_A|MEMORIA~13529 Memory:MEM_A|MEMORIA~13644 Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.893 ns" { RST {} RST~combout {} Memory:MEM_A|MEMORIA~13529 {} Memory:MEM_A|MEMORIA~13644 {} Memory:MEM_A|MEMORIA~639 {} } { 0.000ns 0.000ns 2.386ns 3.118ns 3.039ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8276 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8276; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns Memory:MEM_A\|MEMORIA~639 3 REG LCFF_X54_Y20_N23 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X54_Y20_N23; Fanout = 1; REG Node = 'Memory:MEM_A\|MEMORIA~639'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLK~clkctrl Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK CLK~clkctrl Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|MEMORIA~639 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.893 ns" { RST Memory:MEM_A|MEMORIA~13529 Memory:MEM_A|MEMORIA~13644 Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.893 ns" { RST {} RST~combout {} Memory:MEM_A|MEMORIA~13529 {} Memory:MEM_A|MEMORIA~13644 {} Memory:MEM_A|MEMORIA~639 {} } { 0.000ns 0.000ns 2.386ns 3.118ns 3.039ns } { 0.000ns 0.999ns 0.416ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK CLK~clkctrl Memory:MEM_A|MEMORIA~639 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|MEMORIA~639 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUTPUT_PORT\[1\] Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\] 8.730 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUTPUT_PORT\[1\]\" through register \"Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\]\" is 8.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8276 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8276; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\] 3 REG LCFF_X48_Y29_N11 3 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X48_Y29_N11; Fanout = 3; REG Node = 'Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLK~clkctrl Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] } "NODE_NAME" } } { "Reg_unsigned.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reg_unsigned.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.818 ns + Longest register pin " "Info: + Longest register to pin delay is 5.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\] 1 REG LCFF_X48_Y29_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y29_N11; Fanout = 3; REG Node = 'Datapath:DP\|Counter_positivi:cnt_2\|reg_unsigned:reg\|Q\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] } "NODE_NAME" } } { "Reg_unsigned.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Reg_unsigned.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.060 ns) + CELL(2.758 ns) 5.818 ns OUTPUT_PORT\[1\] 2 PIN PIN_Y16 0 " "Info: 2: + IC(3.060 ns) + CELL(2.758 ns) = 5.818 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'OUTPUT_PORT\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] OUTPUT_PORT[1] } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 47.40 % ) " "Info: Total cell delay = 2.758 ns ( 47.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.060 ns ( 52.60 % ) " "Info: Total interconnect delay = 3.060 ns ( 52.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] OUTPUT_PORT[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] {} OUTPUT_PORT[1] {} } { 0.000ns 3.060ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] OUTPUT_PORT[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { Datapath:DP|Counter_positivi:cnt_2|reg_unsigned:reg|Q[1] {} OUTPUT_PORT[1] {} } { 0.000ns 3.060ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Memory:MEM_A\|MEMORIA~1570 DATA_IN\[7\] CLK 0.675 ns register " "Info: th for register \"Memory:MEM_A\|MEMORIA~1570\" (data pin = \"DATA_IN\[7\]\", clock pin = \"CLK\") is 0.675 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8276 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8276; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns Memory:MEM_A\|MEMORIA~1570 3 REG LCFF_X31_Y28_N19 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 1; REG Node = 'Memory:MEM_A\|MEMORIA~1570'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLK~clkctrl Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLK CLK~clkctrl Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|MEMORIA~1570 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.258 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DATA_IN\[7\] 1 PIN PIN_D13 1024 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1024; PIN Node = 'DATA_IN\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "LAB6.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/LAB6.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.149 ns) 2.174 ns Memory:MEM_A\|MEMORIA~1570feeder 2 COMB LCCOMB_X31_Y28_N18 1 " "Info: 2: + IC(1.046 ns) + CELL(0.149 ns) = 2.174 ns; Loc. = LCCOMB_X31_Y28_N18; Fanout = 1; COMB Node = 'Memory:MEM_A\|MEMORIA~1570feeder'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { DATA_IN[7] Memory:MEM_A|MEMORIA~1570feeder } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.258 ns Memory:MEM_A\|MEMORIA~1570 3 REG LCFF_X31_Y28_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.258 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 1; REG Node = 'Memory:MEM_A\|MEMORIA~1570'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Memory:MEM_A|MEMORIA~1570feeder Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "Memory.vhd" "" { Text "C:/Users/Gabriele/Desktop/simulaazione/Memory.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 53.68 % ) " "Info: Total cell delay = 1.212 ns ( 53.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 46.32 % ) " "Info: Total interconnect delay = 1.046 ns ( 46.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { DATA_IN[7] Memory:MEM_A|MEMORIA~1570feeder Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.258 ns" { DATA_IN[7] {} DATA_IN[7]~combout {} Memory:MEM_A|MEMORIA~1570feeder {} Memory:MEM_A|MEMORIA~1570 {} } { 0.000ns 0.000ns 1.046ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLK CLK~clkctrl Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM_A|MEMORIA~1570 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { DATA_IN[7] Memory:MEM_A|MEMORIA~1570feeder Memory:MEM_A|MEMORIA~1570 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.258 ns" { DATA_IN[7] {} DATA_IN[7]~combout {} Memory:MEM_A|MEMORIA~1570feeder {} Memory:MEM_A|MEMORIA~1570 {} } { 0.000ns 0.000ns 1.046ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 15:38:39 2019 " "Info: Processing ended: Sun Apr 28 15:38:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
