#ifndef __SOC_EFUSE_ATTRIBUTE_H__
#define __SOC_EFUSE_ATTRIBUTE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#include <soc_efuse_interface.h>
#if defined(CONFIG_EFUSE_IN_XLOADER)
static efuse_attr_t g_efuse_attr_tbl[] = {
 {EFUSE_GPU_VDDPC_START, EFUSE_GPU_VDDPC_SIZE, EFUSE_GPU_VDDPC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DIEID_VALUE_START, EFUSE_DIEID_VALUE_SIZE, EFUSE_DIEID_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_IDDQ_VALUE_START, EFUSE_IDDQ_VALUE_SIZE, EFUSE_IDDQ_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE4_START, EFUSE_GENERALSEE_EFUSE4_SIZE, EFUSE_GENERALSEE_EFUSE4,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HPM_TRIM_START, EFUSE_HPM_TRIM_SIZE, EFUSE_HPM_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MEMORYREPAIR_BYPN_START, EFUSE_MEMORYREPAIR_BYPN_SIZE, EFUSE_MEMORYREPAIR_BYPN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_ONLINE_REPAIR_START, EFUSE_ONLINE_REPAIR_SIZE, EFUSE_ONLINE_REPAIR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OTP_SEVD_ENABLE_START, EFUSE_OTP_SEVD_ENABLE_SIZE, EFUSE_OTP_SEVD_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_REMOTE_TSENSOR_START, EFUSE_REMOTE_TSENSOR_SIZE, EFUSE_REMOTE_TSENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TENSOR_TRIM_START, EFUSE_TENSOR_TRIM_SIZE, EFUSE_TENSOR_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK0_VALUE_START, EFUSE_HBK0_VALUE_SIZE, EFUSE_HBK0_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_VALUE_START, EFUSE_HBK1_VALUE_SIZE, EFUSE_HBK1_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_CTRL_START, EFUSE_SECDBG_CTRL_SIZE, EFUSE_SECDBG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_FLAG_START, EFUSE_PARTIALGOOD_FLAG_SIZE, EFUSE_PARTIALGOOD_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DMHASH_VALUE_START, EFUSE_DMHASH_VALUE_SIZE, EFUSE_DMHASH_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SOFT_COUNTER_START, EFUSE_SOFT_COUNTER_SIZE, EFUSE_SOFT_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_PASENSOR_START, EFUSE_MODEM_PASENSOR_SIZE, EFUSE_MODEM_PASENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_AVSFT_START, EFUSE_MODEM_AVSFT_SIZE, EFUSE_MODEM_AVSFT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_IPY_START, EFUSE_MODEM_IPY_SIZE, EFUSE_MODEM_IPY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_AUTOFLAG_START, EFUSE_PARTIALGOOD_AUTOFLAG_SIZE, EFUSE_PARTIALGOOD_AUTOFLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SLT_B25_START, EFUSE_SLT_B25_SIZE, EFUSE_SLT_B25,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#elif defined(CONFIG_EFUSE_IN_BL2)
static efuse_attr_t g_efuse_attr_tbl[] = {
 {EFUSE_HUK_VALUE_START, EFUSE_HUK_VALUE_SIZE, EFUSE_HUK_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_VALUE_START, EFUSE_SCP_VALUE_SIZE, EFUSE_SCP_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MP_FLAG_START, EFUSE_MP_FLAG_SIZE, EFUSE_MP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUK_ZEROES_START, EFUSE_HUK_ZEROES_SIZE, EFUSE_HUK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_ZEROES_START, EFUSE_SCP_ZEROES_SIZE, EFUSE_SCP_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OEMP_FLAG_START, EFUSE_OEMP_FLAG_SIZE, EFUSE_OEMP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_ZEROES_START, EFUSE_HBK1_ZEROES_SIZE, EFUSE_HBK1_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_ZEROES_START, EFUSE_KCE_ZEROES_SIZE, EFUSE_KCE_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_VALUE_START, EFUSE_KCE_VALUE_SIZE, EFUSE_KCE_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK0_VALUE_START, EFUSE_HBK0_VALUE_SIZE, EFUSE_HBK0_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_VALUE_START, EFUSE_HBK1_VALUE_SIZE, EFUSE_HBK1_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TRB_COUNTER_START, EFUSE_TRB_COUNTER_SIZE, EFUSE_TRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_NTRB_COUNTER_START, EFUSE_NTRB_COUNTER_SIZE, EFUSE_NTRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_VALUE_START, EFUSE_EKCST_VALUE_SIZE, EFUSE_EKCST_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_ZEROES_START, EFUSE_EKCST_ZEROES_SIZE, EFUSE_EKCST_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DIEID_VALUE_START, EFUSE_DIEID_VALUE_SIZE, EFUSE_DIEID_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SLT_FINISH_START, EFUSE_SLT_FINISH_SIZE, EFUSE_SLT_FINISH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SOFT_COUNTER_START, EFUSE_SOFT_COUNTER_SIZE, EFUSE_SOFT_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUK_START, EFUSE_MODEM_HUK_SIZE, EFUSE_MODEM_HUK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUKZEROES_START, EFUSE_MODEM_HUKZEROES_SIZE, EFUSE_MODEM_HUKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DMHASH_VALUE_START, EFUSE_DMHASH_VALUE_SIZE, EFUSE_DMHASH_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_FLASH_COUNT_START, EFUSE_FLASH_COUNT_SIZE, EFUSE_FLASH_COUNT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_FLAG_START, EFUSE_PARTIALGOOD_FLAG_SIZE, EFUSE_PARTIALGOOD_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CC712_KPTRL_START, EFUSE_CC712_KPTRL_SIZE, EFUSE_CC712_KPTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIP_ID_START, EFUSE_CHIP_ID_SIZE, EFUSE_CHIP_ID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAG_CTRL_START, EFUSE_DJTAG_CTRL_SIZE, EFUSE_DJTAG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_DBGBYPASS_START, EFUSE_MODEM_DBGBYPASS_SIZE, EFUSE_MODEM_DBGBYPASS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PAD_DISABLE_START, EFUSE_PAD_DISABLE_SIZE, EFUSE_PAD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUKRD_DISABLE_START, EFUSE_HUKRD_DISABLE_SIZE, EFUSE_HUKRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCPRD_DISABLE_START, EFUSE_SCPRD_DISABLE_SIZE, EFUSE_SCPRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_CTRL_START, EFUSE_SECDBG_CTRL_SIZE, EFUSE_SECDBG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DBGEN_START, EFUSE_SECDBG_DBGEN_SIZE, EFUSE_SECDBG_DBGEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_NIDEN_START, EFUSE_SECDBG_NIDEN_SIZE, EFUSE_SECDBG_NIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPIDEN_START, EFUSE_SECDBG_SPIDEN_SIZE, EFUSE_SECDBG_SPIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPNIDEN_START, EFUSE_SECDBG_SPNIDEN_SIZE, EFUSE_SECDBG_SPNIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DSPJTAGDIS_START, EFUSE_SECDBG_DSPJTAGDIS_SIZE, EFUSE_SECDBG_DSPJTAGDIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECENG_EKCSTRDEN_START, EFUSE_SECENG_EKCSTRDEN_SIZE, EFUSE_SECENG_EKCSTRDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KPRTLRD_DISABLE_START, EFUSE_KPRTLRD_DISABLE_SIZE, EFUSE_KPRTLRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DX_CLKEN_START, EFUSE_DX_CLKEN_SIZE, EFUSE_DX_CLKEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DICE_EN_START, EFUSE_DICE_EN_SIZE, EFUSE_DICE_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DCIE_SECENGINE_START, EFUSE_DCIE_SECENGINE_SIZE, EFUSE_DCIE_SECENGINE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GPU_VDDPC_START, EFUSE_GPU_VDDPC_SIZE, EFUSE_GPU_VDDPC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_IDDQ_VALUE_START, EFUSE_IDDQ_VALUE_SIZE, EFUSE_IDDQ_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE4_START, EFUSE_GENERALSEE_EFUSE4_SIZE, EFUSE_GENERALSEE_EFUSE4,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HPM_TRIM_START, EFUSE_HPM_TRIM_SIZE, EFUSE_HPM_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TENSOR_TRIM_START, EFUSE_TENSOR_TRIM_SIZE, EFUSE_TENSOR_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MEMORYREPAIR_BYPN_START, EFUSE_MEMORYREPAIR_BYPN_SIZE, EFUSE_MEMORYREPAIR_BYPN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_ONLINE_REPAIR_START, EFUSE_ONLINE_REPAIR_SIZE, EFUSE_ONLINE_REPAIR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSE_FLAG_START, EFUSE_GENERALSE_FLAG_SIZE, EFUSE_GENERALSE_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OTP_SEVD_ENABLE_START, EFUSE_OTP_SEVD_ENABLE_SIZE, EFUSE_OTP_SEVD_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIPID_VLD_START, EFUSE_CHIPID_VLD_SIZE, EFUSE_CHIPID_VLD,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DFTKEY_ZEROES_START, EFUSE_DFTKEY_ZEROES_SIZE, EFUSE_DFTKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE1_START, EFUSE_GENERALSEE_EFUSE1_SIZE, EFUSE_GENERALSEE_EFUSE1,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE2_START, EFUSE_GENERALSEE_EFUSE2_SIZE, EFUSE_GENERALSEE_EFUSE2,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE3_START, EFUSE_GENERALSEE_EFUSE3_SIZE, EFUSE_GENERALSEE_EFUSE3,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGAUTH_KEY_START, EFUSE_DJTAGAUTH_KEY_SIZE, EFUSE_DJTAGAUTH_KEY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGKEY_ZEROES_START, EFUSE_DJTAGKEY_ZEROES_SIZE, EFUSE_DJTAGKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGRW_DISABLE_START, EFUSE_DJTAGRW_DISABLE_SIZE, EFUSE_DJTAGRW_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCST_DIS_START, EFUSE_KCST_DIS_SIZE, EFUSE_KCST_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SEC_DIS_START, EFUSE_SEC_DIS_SIZE, EFUSE_SEC_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_UDS_VALUE_START, EFUSE_UDS_VALUE_SIZE, EFUSE_UDS_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_REMOTE_TSENSOR_START, EFUSE_REMOTE_TSENSOR_SIZE, EFUSE_REMOTE_TSENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CDPHY_OFFSETCALIB_START, EFUSE_CDPHY_OFFSETCALIB_SIZE, EFUSE_CDPHY_OFFSETCALIB,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CPHY_BIAS_START, EFUSE_CPHY_BIAS_SIZE, EFUSE_CPHY_BIAS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CORNER_CSI_START, EFUSE_CORNER_CSI_SIZE, EFUSE_CORNER_CSI,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SS_CORNER_START, EFUSE_SS_CORNER_SIZE, EFUSE_SS_CORNER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PASENSOR_A53GPU_START, EFUSE_PASENSOR_A53GPU_SIZE, EFUSE_PASENSOR_A53GPU,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PASENSOR_A73_START, EFUSE_PASENSOR_A73_SIZE, EFUSE_PASENSOR_A73,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
#if defined(CONFIG_DEBUG_EFUSE)
 {0, EFUSE_MAX_SIZE, EFUSE_DEBUG_ID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
#endif
};
#elif defined(CONFIG_EFUSE_IN_BL31)
static efuse_attr_t g_efuse_attr_tbl[] = {
 {EFUSE_HUK_VALUE_START, EFUSE_HUK_VALUE_SIZE, EFUSE_HUK_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_VALUE_START, EFUSE_SCP_VALUE_SIZE, EFUSE_SCP_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MP_FLAG_START, EFUSE_MP_FLAG_SIZE, EFUSE_MP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUK_ZEROES_START, EFUSE_HUK_ZEROES_SIZE, EFUSE_HUK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_ZEROES_START, EFUSE_SCP_ZEROES_SIZE, EFUSE_SCP_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OEMP_FLAG_START, EFUSE_OEMP_FLAG_SIZE, EFUSE_OEMP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_ZEROES_START, EFUSE_HBK1_ZEROES_SIZE, EFUSE_HBK1_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_ZEROES_START, EFUSE_KCE_ZEROES_SIZE, EFUSE_KCE_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_VALUE_START, EFUSE_KCE_VALUE_SIZE, EFUSE_KCE_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK0_VALUE_START, EFUSE_HBK0_VALUE_SIZE, EFUSE_HBK0_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_VALUE_START, EFUSE_HBK1_VALUE_SIZE, EFUSE_HBK1_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TRB_COUNTER_START, EFUSE_TRB_COUNTER_SIZE, EFUSE_TRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_NTRB_COUNTER_START, EFUSE_NTRB_COUNTER_SIZE, EFUSE_NTRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_VALUE_START, EFUSE_EKCST_VALUE_SIZE, EFUSE_EKCST_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_ZEROES_START, EFUSE_EKCST_ZEROES_SIZE, EFUSE_EKCST_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DIEID_VALUE_START, EFUSE_DIEID_VALUE_SIZE, EFUSE_DIEID_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SLT_FINISH_START, EFUSE_SLT_FINISH_SIZE, EFUSE_SLT_FINISH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SOFT_COUNTER_START, EFUSE_SOFT_COUNTER_SIZE, EFUSE_SOFT_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUK_START, EFUSE_MODEM_HUK_SIZE, EFUSE_MODEM_HUK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUKZEROES_START, EFUSE_MODEM_HUKZEROES_SIZE, EFUSE_MODEM_HUKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DMHASH_VALUE_START, EFUSE_DMHASH_VALUE_SIZE, EFUSE_DMHASH_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_FLASH_COUNT_START, EFUSE_FLASH_COUNT_SIZE, EFUSE_FLASH_COUNT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_FLAG_START, EFUSE_PARTIALGOOD_FLAG_SIZE, EFUSE_PARTIALGOOD_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CC712_KPTRL_START, EFUSE_CC712_KPTRL_SIZE, EFUSE_CC712_KPTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIP_ID_START, EFUSE_CHIP_ID_SIZE, EFUSE_CHIP_ID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAG_CTRL_START, EFUSE_DJTAG_CTRL_SIZE, EFUSE_DJTAG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_DBGBYPASS_START, EFUSE_MODEM_DBGBYPASS_SIZE, EFUSE_MODEM_DBGBYPASS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PAD_DISABLE_START, EFUSE_PAD_DISABLE_SIZE, EFUSE_PAD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUKRD_DISABLE_START, EFUSE_HUKRD_DISABLE_SIZE, EFUSE_HUKRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCPRD_DISABLE_START, EFUSE_SCPRD_DISABLE_SIZE, EFUSE_SCPRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_CTRL_START, EFUSE_SECDBG_CTRL_SIZE, EFUSE_SECDBG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DBGEN_START, EFUSE_SECDBG_DBGEN_SIZE, EFUSE_SECDBG_DBGEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_NIDEN_START, EFUSE_SECDBG_NIDEN_SIZE, EFUSE_SECDBG_NIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPIDEN_START, EFUSE_SECDBG_SPIDEN_SIZE, EFUSE_SECDBG_SPIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPNIDEN_START, EFUSE_SECDBG_SPNIDEN_SIZE, EFUSE_SECDBG_SPNIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DSPJTAGDIS_START, EFUSE_SECDBG_DSPJTAGDIS_SIZE, EFUSE_SECDBG_DSPJTAGDIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECENG_EKCSTRDEN_START, EFUSE_SECENG_EKCSTRDEN_SIZE, EFUSE_SECENG_EKCSTRDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KPRTLRD_DISABLE_START, EFUSE_KPRTLRD_DISABLE_SIZE, EFUSE_KPRTLRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DX_CLKEN_START, EFUSE_DX_CLKEN_SIZE, EFUSE_DX_CLKEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DICE_EN_START, EFUSE_DICE_EN_SIZE, EFUSE_DICE_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DCIE_SECENGINE_START, EFUSE_DCIE_SECENGINE_SIZE, EFUSE_DCIE_SECENGINE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GPU_VDDPC_START, EFUSE_GPU_VDDPC_SIZE, EFUSE_GPU_VDDPC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_IDDQ_VALUE_START, EFUSE_IDDQ_VALUE_SIZE, EFUSE_IDDQ_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE4_START, EFUSE_GENERALSEE_EFUSE4_SIZE, EFUSE_GENERALSEE_EFUSE4,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HPM_TRIM_START, EFUSE_HPM_TRIM_SIZE, EFUSE_HPM_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TENSOR_TRIM_START, EFUSE_TENSOR_TRIM_SIZE, EFUSE_TENSOR_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MEMORYREPAIR_BYPN_START, EFUSE_MEMORYREPAIR_BYPN_SIZE, EFUSE_MEMORYREPAIR_BYPN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_ONLINE_REPAIR_START, EFUSE_ONLINE_REPAIR_SIZE, EFUSE_ONLINE_REPAIR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSE_FLAG_START, EFUSE_GENERALSE_FLAG_SIZE, EFUSE_GENERALSE_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OTP_SEVD_ENABLE_START, EFUSE_OTP_SEVD_ENABLE_SIZE, EFUSE_OTP_SEVD_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIPID_VLD_START, EFUSE_CHIPID_VLD_SIZE, EFUSE_CHIPID_VLD,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DFTKEY_ZEROES_START, EFUSE_DFTKEY_ZEROES_SIZE, EFUSE_DFTKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE1_START, EFUSE_GENERALSEE_EFUSE1_SIZE, EFUSE_GENERALSEE_EFUSE1,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE2_START, EFUSE_GENERALSEE_EFUSE2_SIZE, EFUSE_GENERALSEE_EFUSE2,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE3_START, EFUSE_GENERALSEE_EFUSE3_SIZE, EFUSE_GENERALSEE_EFUSE3,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGAUTH_KEY_START, EFUSE_DJTAGAUTH_KEY_SIZE, EFUSE_DJTAGAUTH_KEY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGKEY_ZEROES_START, EFUSE_DJTAGKEY_ZEROES_SIZE, EFUSE_DJTAGKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGRW_DISABLE_START, EFUSE_DJTAGRW_DISABLE_SIZE, EFUSE_DJTAGRW_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCST_DIS_START, EFUSE_KCST_DIS_SIZE, EFUSE_KCST_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SEC_DIS_START, EFUSE_SEC_DIS_SIZE, EFUSE_SEC_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_UDS_VALUE_START, EFUSE_UDS_VALUE_SIZE, EFUSE_UDS_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_REMOTE_TSENSOR_START, EFUSE_REMOTE_TSENSOR_SIZE, EFUSE_REMOTE_TSENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_ROM_USB_START, EFUSE_ROM_USB_SIZE, EFUSE_ROM_USB,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_BURGLAR_PROOF_START, EFUSE_BURGLAR_PROOF_SIZE, EFUSE_BURGLAR_PROOF,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CDPHY_OFFSETCALIB_START, EFUSE_CDPHY_OFFSETCALIB_SIZE, EFUSE_CDPHY_OFFSETCALIB,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CPHY_BIAS_START, EFUSE_CPHY_BIAS_SIZE, EFUSE_CPHY_BIAS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CORNER_CSI_START, EFUSE_CORNER_CSI_SIZE, EFUSE_CORNER_CSI,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SS_CORNER_START, EFUSE_SS_CORNER_SIZE, EFUSE_SS_CORNER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PASENSOR_A53GPU_START, EFUSE_PASENSOR_A53GPU_SIZE, EFUSE_PASENSOR_A53GPU,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PASENSOR_A73_START, EFUSE_PASENSOR_A73_SIZE, EFUSE_PASENSOR_A73,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_PASENSOR_START, EFUSE_MODEM_PASENSOR_SIZE, EFUSE_MODEM_PASENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_AVSFT_START, EFUSE_MODEM_AVSFT_SIZE, EFUSE_MODEM_AVSFT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_IPY_START, EFUSE_MODEM_IPY_SIZE, EFUSE_MODEM_IPY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_AUTOFLAG_START, EFUSE_PARTIALGOOD_AUTOFLAG_SIZE, EFUSE_PARTIALGOOD_AUTOFLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#elif defined(CONFIG_EFUSE_IN_HIBENCH)
static efuse_attr_t g_efuse_attr_tbl[] = {
 {EFUSE_HUK_VALUE_START, EFUSE_HUK_VALUE_SIZE, EFUSE_HUK_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_VALUE_START, EFUSE_SCP_VALUE_SIZE, EFUSE_SCP_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MP_FLAG_START, EFUSE_MP_FLAG_SIZE, EFUSE_MP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUK_ZEROES_START, EFUSE_HUK_ZEROES_SIZE, EFUSE_HUK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCP_ZEROES_START, EFUSE_SCP_ZEROES_SIZE, EFUSE_SCP_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OEMP_FLAG_START, EFUSE_OEMP_FLAG_SIZE, EFUSE_OEMP_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_ZEROES_START, EFUSE_HBK1_ZEROES_SIZE, EFUSE_HBK1_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_ZEROES_START, EFUSE_KCE_ZEROES_SIZE, EFUSE_KCE_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCE_VALUE_START, EFUSE_KCE_VALUE_SIZE, EFUSE_KCE_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK0_VALUE_START, EFUSE_HBK0_VALUE_SIZE, EFUSE_HBK0_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HBK1_VALUE_START, EFUSE_HBK1_VALUE_SIZE, EFUSE_HBK1_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TRB_COUNTER_START, EFUSE_TRB_COUNTER_SIZE, EFUSE_TRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_NTRB_COUNTER_START, EFUSE_NTRB_COUNTER_SIZE, EFUSE_NTRB_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_VALUE_START, EFUSE_EKCST_VALUE_SIZE, EFUSE_EKCST_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_EKCST_ZEROES_START, EFUSE_EKCST_ZEROES_SIZE, EFUSE_EKCST_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DIEID_VALUE_START, EFUSE_DIEID_VALUE_SIZE, EFUSE_DIEID_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SLT_FINISH_START, EFUSE_SLT_FINISH_SIZE, EFUSE_SLT_FINISH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SOFT_COUNTER_START, EFUSE_SOFT_COUNTER_SIZE, EFUSE_SOFT_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUK_START, EFUSE_MODEM_HUK_SIZE, EFUSE_MODEM_HUK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_HUKZEROES_START, EFUSE_MODEM_HUKZEROES_SIZE, EFUSE_MODEM_HUKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DMHASH_VALUE_START, EFUSE_DMHASH_VALUE_SIZE, EFUSE_DMHASH_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_FLASH_COUNT_START, EFUSE_FLASH_COUNT_SIZE, EFUSE_FLASH_COUNT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_FLAG_START, EFUSE_PARTIALGOOD_FLAG_SIZE, EFUSE_PARTIALGOOD_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CC712_KPTRL_START, EFUSE_CC712_KPTRL_SIZE, EFUSE_CC712_KPTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIP_ID_START, EFUSE_CHIP_ID_SIZE, EFUSE_CHIP_ID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAG_CTRL_START, EFUSE_DJTAG_CTRL_SIZE, EFUSE_DJTAG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_DBGBYPASS_START, EFUSE_MODEM_DBGBYPASS_SIZE, EFUSE_MODEM_DBGBYPASS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PAD_DISABLE_START, EFUSE_PAD_DISABLE_SIZE, EFUSE_PAD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HUKRD_DISABLE_START, EFUSE_HUKRD_DISABLE_SIZE, EFUSE_HUKRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SCPRD_DISABLE_START, EFUSE_SCPRD_DISABLE_SIZE, EFUSE_SCPRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_CTRL_START, EFUSE_SECDBG_CTRL_SIZE, EFUSE_SECDBG_CTRL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DBGEN_START, EFUSE_SECDBG_DBGEN_SIZE, EFUSE_SECDBG_DBGEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_NIDEN_START, EFUSE_SECDBG_NIDEN_SIZE, EFUSE_SECDBG_NIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPIDEN_START, EFUSE_SECDBG_SPIDEN_SIZE, EFUSE_SECDBG_SPIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_SPNIDEN_START, EFUSE_SECDBG_SPNIDEN_SIZE, EFUSE_SECDBG_SPNIDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECDBG_DSPJTAGDIS_START, EFUSE_SECDBG_DSPJTAGDIS_SIZE, EFUSE_SECDBG_DSPJTAGDIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SECENG_EKCSTRDEN_START, EFUSE_SECENG_EKCSTRDEN_SIZE, EFUSE_SECENG_EKCSTRDEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KPRTLRD_DISABLE_START, EFUSE_KPRTLRD_DISABLE_SIZE, EFUSE_KPRTLRD_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DX_CLKEN_START, EFUSE_DX_CLKEN_SIZE, EFUSE_DX_CLKEN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DICE_EN_START, EFUSE_DICE_EN_SIZE, EFUSE_DICE_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DCIE_SECENGINE_START, EFUSE_DCIE_SECENGINE_SIZE, EFUSE_DCIE_SECENGINE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GPU_VDDPC_START, EFUSE_GPU_VDDPC_SIZE, EFUSE_GPU_VDDPC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_IDDQ_VALUE_START, EFUSE_IDDQ_VALUE_SIZE, EFUSE_IDDQ_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE4_START, EFUSE_GENERALSEE_EFUSE4_SIZE, EFUSE_GENERALSEE_EFUSE4,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_HPM_TRIM_START, EFUSE_HPM_TRIM_SIZE, EFUSE_HPM_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_TENSOR_TRIM_START, EFUSE_TENSOR_TRIM_SIZE, EFUSE_TENSOR_TRIM,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MEMORYREPAIR_BYPN_START, EFUSE_MEMORYREPAIR_BYPN_SIZE, EFUSE_MEMORYREPAIR_BYPN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_ONLINE_REPAIR_START, EFUSE_ONLINE_REPAIR_SIZE, EFUSE_ONLINE_REPAIR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSE_FLAG_START, EFUSE_GENERALSE_FLAG_SIZE, EFUSE_GENERALSE_FLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_OTP_SEVD_ENABLE_START, EFUSE_OTP_SEVD_ENABLE_SIZE, EFUSE_OTP_SEVD_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CHIPID_VLD_START, EFUSE_CHIPID_VLD_SIZE, EFUSE_CHIPID_VLD,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DFTKEY_ZEROES_START, EFUSE_DFTKEY_ZEROES_SIZE, EFUSE_DFTKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE1_START, EFUSE_GENERALSEE_EFUSE1_SIZE, EFUSE_GENERALSEE_EFUSE1,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE2_START, EFUSE_GENERALSEE_EFUSE2_SIZE, EFUSE_GENERALSEE_EFUSE2,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_GENERALSEE_EFUSE3_START, EFUSE_GENERALSEE_EFUSE3_SIZE, EFUSE_GENERALSEE_EFUSE3,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGAUTH_KEY_START, EFUSE_DJTAGAUTH_KEY_SIZE, EFUSE_DJTAGAUTH_KEY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGKEY_ZEROES_START, EFUSE_DJTAGKEY_ZEROES_SIZE, EFUSE_DJTAGKEY_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_DJTAGRW_DISABLE_START, EFUSE_DJTAGRW_DISABLE_SIZE, EFUSE_DJTAGRW_DISABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_KCST_DIS_START, EFUSE_KCST_DIS_SIZE, EFUSE_KCST_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SEC_DIS_START, EFUSE_SEC_DIS_SIZE, EFUSE_SEC_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_UDS_VALUE_START, EFUSE_UDS_VALUE_SIZE, EFUSE_UDS_VALUE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_REMOTE_TSENSOR_START, EFUSE_REMOTE_TSENSOR_SIZE, EFUSE_REMOTE_TSENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SVFD_VMIN_START, EFUSE_SVFD_VMIN_SIZE, EFUSE_SVFD_VMIN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CDPHY_OFFSETCALIB_START, EFUSE_CDPHY_OFFSETCALIB_SIZE, EFUSE_CDPHY_OFFSETCALIB,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CPHY_BIAS_START, EFUSE_CPHY_BIAS_SIZE, EFUSE_CPHY_BIAS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_CORNER_CSI_START, EFUSE_CORNER_CSI_SIZE, EFUSE_CORNER_CSI,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_SS_CORNER_START, EFUSE_SS_CORNER_SIZE, EFUSE_SS_CORNER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PASENSOR_A53GPU_START, EFUSE_PASENSOR_A53GPU_SIZE, EFUSE_PASENSOR_A53GPU,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_PASENSOR_START, EFUSE_MODEM_PASENSOR_SIZE, EFUSE_MODEM_PASENSOR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_AVSFT_START, EFUSE_MODEM_AVSFT_SIZE, EFUSE_MODEM_AVSFT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_MODEM_IPY_START, EFUSE_MODEM_IPY_SIZE, EFUSE_MODEM_IPY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE_PARTIALGOOD_AUTOFLAG_START, EFUSE_PARTIALGOOD_AUTOFLAG_SIZE, EFUSE_PARTIALGOOD_AUTOFLAG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#endif
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
