
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/pa.fromHdl.tcl
# create_project -name sd_sdram_an430_lcd -dir "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/planAhead_run_1" -part xc6slx9ftg256-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "sd_sdram_an430_lcd.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_sdram_an430_lcd.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/sys_pll.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/video_pll.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/afifo_16_256.ngc}]
# set hdlfile [add_files [list {spi_master.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sd_card_sec_read_write.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sd_card_cmd.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sd_card_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/afifo_16_256.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {frame_fifo_write.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {frame_fifo_read.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {color_bar.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bmp_read.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ax_debounce.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {video_timing_data.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seg_scan.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seg_decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sd_card_bmp.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sdram_core.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {frame_read_write.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {sd_sdram_an430_lcd.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/afifo_16_256.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9ftg256-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/ipcore_dir/sys_pll.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/ipcore_dir/video_pll.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/spi_master.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_card_sec_read_write.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_card_cmd.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_card_top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/ipcore_dir/afifo_16_256.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/frame_fifo_write.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/frame_fifo_read.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/color_bar.v" into library work
Parsing verilog file "video_define.v" included at line 32. [C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/color_bar.v:32]
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/bmp_read.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/ax_debounce.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/video_timing_data.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/seg_scan.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/seg_decoder.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_card_bmp.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sdram_core.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/frame_read_write.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/top.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design afifo_16_256.ngc ...
WARNING:NetListWriters:298 - No output is written to afifo_16_256.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file afifo_16_256.edif ...
ngc2edif: Total memory usage is 81588 kilobytes

Reading core file 'C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/ipcore_dir/afifo_16_256.ngc' for (cell view 'afifo_16_256', library 'work', file 'afifo_16_256.v')
Parsing EDIF File [./.Xil/PlanAhead-5608-ALINX000007-PC/ngc2edif/afifo_16_256.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-5608-ALINX000007-PC/ngc2edif/afifo_16_256.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_sdram_an430_lcd.ucf]
Finished Parsing UCF File [C:/Xilinx/14.7/ISE_DS/SysGen/project/sd_sdram_an430_lcd/sd_sdram_an430_lcd.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24b7be94
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 652.645 ; gain = 182.363
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Aug 02 12:01:35 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
