// Seed: 1396520285
module module_0 #(
    parameter id_2 = 32'd25
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  assign id_1[-1'h0==1] = 1;
  wire id_7;
  assign id_6 = id_7;
  integer [1  -  id_2 : 1] id_8;
  uwire id_9;
  logic id_10;
  assign id_9#(
      .id_7 (1),
      .id_10({-1, -1})
  ) = 1 | 1;
  wire [-1 : 1] id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_5 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_2 = id_6[id_5==id_2 :-1'd0];
  module_0 modCall_1 (
      id_6,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
