

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sat Aug 13 01:40:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.885 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |  1363546|  1363546| 6.818 ms | 6.818 ms |  304442|  552242| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                                                      |                                                                    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                               Instance                               |                               Module                               |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config40_s    |    44851|    80151|  0.224 ms |  0.401 ms |   44851|   80151|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config31_s    |    64657|   115633|  0.323 ms |  0.578 ms |   64657|  115633|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config36_s    |    22451|    57751|  0.112 ms |  0.289 ms |   22451|   57751|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config27_s    |    32401|    62641|  0.162 ms |  0.313 ms |   32401|   62641|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config22_s    |   108001|   193441|  0.540 ms |  0.967 ms |  108001|  193441|   none   |
        |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config45_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config45_s         |     2565|     2565| 12.825 us | 12.825 us |    2565|    2565|   none   |
        |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config49_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config49_s         |      517|      517|  2.585 us |  2.585 us |     517|     517|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config13_s    |   195751|   352351|  0.979 ms |  1.762 ms |  195751|  352351|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config18_s    |    54001|   116401|  0.270 ms |  0.582 ms |   54001|  116401|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config9_s     |    98311|   192271|  0.492 ms |  0.961 ms |   98311|  192271|   none   |
        |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config4_s     |   304441|   552241|  1.522 ms |  2.761 ms |  304441|  552241|   none   |
        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config35_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config35_s       |   151704|   151704|  0.759 ms |  0.759 ms |  151704|  151704|   none   |
        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config26_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config26_s       |    11712|    11712| 58.560 us | 58.560 us |   11712|   11712|   none   |
        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config17_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config17_s       |    24319|    24319|  0.122 ms |  0.122 ms |   24319|   24319|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config38_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config38_s     |     2310|     2310| 11.550 us | 11.550 us |    2310|    2310|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config42_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config42_s     |     2310|     2310| 11.550 us | 11.550 us |    2310|    2310|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config47_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config47_s     |      262|      262|  1.310 us |  1.310 us |     262|     262|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config51_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config51_s     |      262|      262|  1.310 us |  1.310 us |     262|     262|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config29_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config29_s     |     5382|     5382| 26.910 us | 26.910 us |    5382|    5382|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config33_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config33_s     |     5382|     5382| 26.910 us | 26.910 us |    5382|    5382|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config20_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config20_s     |    11654|    11654| 58.270 us | 58.270 us |   11654|   11654|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config24_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config24_s     |    11654|    11654| 58.270 us | 58.270 us |   11654|   11654|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config11_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config11_s     |    24198|    24198|  0.121 ms |  0.121 ms |   24198|   24198|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config15_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config15_s     |    24198|    24198|  0.121 ms |  0.121 ms |   24198|   24198|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config6_U0       |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config6_s      |    49286|    49286|  0.246 ms |  0.246 ms |   49286|   49286|   none   |
        |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config3_U0       |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config3_s      |    12326|    12326| 61.630 us | 61.630 us |   12326|   12326|   none   |
        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config8_U0         |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config8_s        |    49533|    49533|  0.248 ms |  0.248 ms |   49533|   49533|   none   |
        |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config53_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config53_s         |      262|      262|  1.310 us |  1.310 us |     262|     262|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config56_s  |    14395|    14395| 71.975 us | 71.975 us |   14395|   14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config7_528_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config7_528    |    49285|    49285|  0.246 ms |  0.246 ms |   49285|   49285|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config12_529_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config12_529   |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config16_530_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config16_530   |    24197|    24197|  0.121 ms |  0.121 ms |   24197|   24197|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config21_531_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config21_531   |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config25_532_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config25_532   |    11653|    11653| 58.265 us | 58.265 us |   11653|   11653|   none   |
        |resize_nearest_me_ap_fixed_16_9_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_9_5_3_0_config2_s                     |    12322|    12322| 61.610 us | 61.610 us |   12322|   12322|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config30_533_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config30_533   |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config34_534_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config34_534   |     5381|     5381| 26.905 us | 26.905 us |    5381|    5381|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config39_535_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config39_535   |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config43_536_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config43_536   |     2309|     2309| 11.545 us | 11.545 us |    2309|    2309|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config48_537_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config48_537   |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config52_538_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config52_538   |      261|      261|  1.305 us |  1.305 us |     261|     261|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config57_s  |    13923|    13923| 69.615 us | 69.615 us |   13923|   13923|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config58_s  |    27843|    27843|  0.139 ms |  0.139 ms |   27843|   27843|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config59_s  |     7683|     7683| 38.415 us | 38.415 us |    7683|    7683|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config60_s  |    15363|    15363| 76.815 us | 76.815 us |   15363|   15363|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config61_s  |     4611|     4611| 23.055 us | 23.055 us |    4611|    4611|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config62_s  |     9219|     9219| 46.095 us | 46.095 us |    9219|    9219|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config63_s  |     3203|     3203| 16.015 us | 16.015 us |    3203|    3203|   none   |
        |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config64_s  |     6403|     6403| 32.015 us | 32.015 us |    6403|    6403|   none   |
        |relu_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_relu_config55_s     |        0|        0|    0 ns   |    0 ns   |       1|       1| function |
        +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |       51|      -|     1854|    3118|    -|
|Instance             |     2728|   2200|   398918|  303963|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |     2779|   2200|   400772|  307083|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |      206|     73|       45|      70|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |      103|     36|       22|      35|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |                               Instance                               |                               Module                               | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config13_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config13_s    |      172|     64|   20741|  14811|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config18_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config18_s    |       87|     96|   18845|  15022|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config22_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config22_s    |      172|    128|   33717|  23905|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config27_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config27_s    |      115|    256|   33913|  21382|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config31_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config31_s    |      230|    256|   58955|  35057|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config36_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config36_s    |      343|    256|   54967|  31356|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config40_U0     |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config40_s    |      687|    512|  105271|  46473|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config4_U0      |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config4_s     |      143|     32|   11115|   8516|    0|
    |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config9_U0      |conv_2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config9_s     |       87|     64|   12387|   9740|    0|
    |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config45_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config45_s         |      568|    256|   16983|  11188|    0|
    |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config49_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config49_s         |      114|    256|   16980|  11185|    0|
    |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config53_U0          |dense_ss_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config53_s         |        1|      1|     150|    182|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config12_529_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config12_529   |        0|      1|     170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config16_530_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config16_530   |        0|      1|     170|    217|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config21_531_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config21_531   |        0|      1|     169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config25_532_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config25_532   |        0|      1|     169|    216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config30_533_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config30_533   |        0|      1|     168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config34_534_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config34_534   |        0|      1|     168|    215|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config39_535_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config39_535   |        0|      1|     167|    214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config43_536_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config43_536   |        0|      1|     167|    214|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config48_537_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config48_537   |        0|      1|     164|    211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config52_538_U0  |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config52_538   |        0|      1|     164|    211|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config7_528_U0   |leaky_relu_me_ap_fixed_ap_fixed_16_9_5_3_0_LeakyReLU_config7_528    |        0|      1|     171|    218|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config11_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config11_s     |        0|      1|     209|   2937|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config15_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config15_s     |        0|      1|     209|   2937|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config20_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config20_s     |        0|      1|     209|   2936|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config24_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config24_s     |        0|      1|     209|   2936|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config29_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config29_s     |        0|      1|     209|   2935|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config33_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config33_s     |        0|      1|     209|   2935|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config38_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config38_s     |        0|      1|     209|   2934|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config3_U0       |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config3_s      |        0|      1|     205|   2936|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config42_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config42_s     |        0|      1|     209|   2934|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config47_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config47_s     |        0|      1|     206|   2931|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config51_U0      |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config51_s     |        0|      1|     206|   2931|    0|
    |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config6_U0       |normalize_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config6_s      |        0|      1|     209|   2938|    0|
    |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config17_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config17_s       |        2|      0|    1180|   3423|    0|
    |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config26_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config26_s       |        2|      0|    2264|   6318|    0|
    |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config35_U0        |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config35_s       |        3|      0|    2406|  12727|    0|
    |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config8_U0         |pooling_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config8_s        |        2|      0|     640|   1949|    0|
    |relu_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_relu_config55_U0      |relu_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_relu_config55_s     |        0|      0|       2|     57|    0|
    |resize_nearest_me_ap_fixed_16_9_5_3_0_config2_U0                      |resize_nearest_me_ap_fixed_16_9_5_3_0_config2_s                     |        0|      0|     111|    242|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config56_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config56_s  |        0|      0|      90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config57_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config57_s  |        0|      0|     122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config58_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config58_s  |        0|      0|     202|    876|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config59_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config59_s  |        0|      0|     194|    868|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config60_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config60_s  |        0|      0|     354|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config61_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config61_s  |        0|      0|     350|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config62_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config62_s  |        0|      0|     670|   2352|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config63_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config63_s  |        0|      0|     662|   2340|    0|
    |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config64_U0   |zeropad2d_cl_me_ap_fixed_16_9_5_3_0_ap_fixed_16_9_5_3_0_config64_s  |        0|      0|    1302|   2340|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Total                                                                 |                                                                    |     2728|   2200|  398918| 303963|    0|
    +----------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |layer11_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer12_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer13_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer15_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer16_out_V_V_U  |        1|   48|   0|    -|   756|   16|    12096|
    |layer17_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer18_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer20_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer21_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer22_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer24_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer25_out_V_V_U  |        1|   39|   0|    -|   182|   16|     2912|
    |layer26_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer27_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer29_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer2_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer30_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer31_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer33_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer34_out_V_V_U  |        1|   34|   0|    -|    42|   16|      672|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer38_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer3_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer42_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   16|      144|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer47_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer51_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   16|       16|
    |layer56_out_V_V_U  |        4|   84|   0|    -|  3540|   16|    56640|
    |layer57_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer58_out_V_V_U  |        1|   49|   0|    -|   870|   16|    13920|
    |layer59_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer60_out_V_V_U  |        1|   41|   0|    -|   240|   16|     3840|
    |layer61_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer62_out_V_V_U  |        1|   35|   0|    -|    72|   16|     1152|
    |layer63_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer64_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer6_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer7_out_V_V_U   |        4|   78|   0|    -|  3080|   16|    49280|
    |layer8_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    |layer9_out_V_V_U   |        1|   48|   0|    -|   756|   16|    12096|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       51| 1854|   0|    0| 28284|  784|   452544|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|em_barrel_V_V_dout      |  in |   16|   ap_fifo  |  em_barrel_V_V  |    pointer   |
|em_barrel_V_V_empty_n   |  in |    1|   ap_fifo  |  em_barrel_V_V  |    pointer   |
|em_barrel_V_V_read      | out |    1|   ap_fifo  |  em_barrel_V_V  |    pointer   |
|layer55_out_V_V_din     | out |   16|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_full_n  |  in |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|layer55_out_V_V_write   | out |    1|   ap_fifo  | layer55_out_V_V |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    myproject    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    myproject    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    myproject    | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

