--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP 
"clk_gen_i_DMC_clkfx" TS_i_clk_pin *         2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1405 paths analyzed, 215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.449ns.
--------------------------------------------------------------------------------

Paths for end point clk_counter_i/reg_counter/r_q_11 (SLICE_X49Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          clk_counter_i/reg_counter/r_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.604 - 0.615)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to clk_counter_i/reg_counter/r_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X58Y80.D4      net (fanout=1)        2.002   clk_gen_i/dff_out_r
    SLICE_X58Y80.D       Tilo                  0.235   timer_counter_i/reg_counter/r_q<7>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X49Y71.SR      net (fanout=10)       2.016   clk_counter_i/reg_counter/in_rst_inv
    SLICE_X49Y71.CLK     Trck                  0.325   clk_counter_i/reg_counter/r_q<11>
                                                       clk_counter_i/reg_counter/r_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.085ns logic, 4.018ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/reg_counter/r_q_10 (SLICE_X49Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          clk_counter_i/reg_counter/r_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.604 - 0.615)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to clk_counter_i/reg_counter/r_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X58Y80.D4      net (fanout=1)        2.002   clk_gen_i/dff_out_r
    SLICE_X58Y80.D       Tilo                  0.235   timer_counter_i/reg_counter/r_q<7>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X49Y71.SR      net (fanout=10)       2.016   clk_counter_i/reg_counter/in_rst_inv
    SLICE_X49Y71.CLK     Trck                  0.295   clk_counter_i/reg_counter/r_q<11>
                                                       clk_counter_i/reg_counter/r_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (1.055ns logic, 4.018ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/reg_counter/r_q_3 (SLICE_X51Y69.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          clk_counter_i/reg_counter/r_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.609 - 0.615)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to clk_counter_i/reg_counter/r_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.DQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X58Y80.D4      net (fanout=1)        2.002   clk_gen_i/dff_out_r
    SLICE_X58Y80.D       Tilo                  0.235   timer_counter_i/reg_counter/r_q<7>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X51Y69.SR      net (fanout=10)       1.972   clk_counter_i/reg_counter/in_rst_inv
    SLICE_X51Y69.CLK     Trck                  0.325   clk_counter_i/reg_counter/r_q<3>
                                                       clk_counter_i/reg_counter/r_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.085ns logic, 3.974ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_fsm_i/current_state_FSM_FFd1 (SLICE_X58Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_fsm_i/current_state_FSM_FFd1 (FF)
  Destination:          timer_fsm_i/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_fsm_i/current_state_FSM_FFd1 to timer_fsm_i/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y80.AQ      Tcko                  0.200   timer_counter_i/reg_counter/r_q<7>
                                                       timer_fsm_i/current_state_FSM_FFd1
    SLICE_X58Y80.A6      net (fanout=36)       0.041   timer_fsm_i/current_state_FSM_FFd1
    SLICE_X58Y80.CLK     Tah         (-Th)    -0.190   timer_counter_i/reg_counter/r_q<7>
                                                       timer_fsm_i/current_state_FSM_FFd1-In1
                                                       timer_fsm_i/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/reg_counter/r_q_12 (SLICE_X51Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_i/reg_counter/r_q_12 (FF)
  Destination:          clk_counter_i/reg_counter/r_q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_i/reg_counter/r_q_12 to clk_counter_i/reg_counter/r_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.AQ      Tcko                  0.198   clk_counter_i/reg_counter/r_q<14>
                                                       clk_counter_i/reg_counter/r_q_12
    SLICE_X51Y72.A6      net (fanout=3)        0.025   clk_counter_i/reg_counter/r_q<12>
    SLICE_X51Y72.CLK     Tah         (-Th)    -0.215   clk_counter_i/reg_counter/r_q<14>
                                                       clk_counter_i/Mmux_next_counter_r41
                                                       clk_counter_i/reg_counter/r_q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_i/reg_counter/r_q_8 (SLICE_X49Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_i/reg_counter/r_q_8 (FF)
  Destination:          clk_counter_i/reg_counter/r_q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_i/reg_counter/r_q_8 to clk_counter_i/reg_counter/r_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.198   clk_counter_i/reg_counter/r_q<11>
                                                       clk_counter_i/reg_counter/r_q_8
    SLICE_X49Y71.A6      net (fanout=3)        0.031   clk_counter_i/reg_counter/r_q<8>
    SLICE_X49Y71.CLK     Tah         (-Th)    -0.215   clk_counter_i/reg_counter/r_q<11>
                                                       clk_counter_i/Mmux_next_counter_r251
                                                       clk_counter_i/reg_counter/r_q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen_i/DMC/clkout1_buf/I0
  Logical resource: clk_gen_i/DMC/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/shift_reg16/SRL16E/CLK
  Location pin: SLICE_X38Y86.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/dff/CK
  Location pin: SLICE_X38Y86.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_clk_pin                   |     41.667ns|     32.000ns|     11.352ns|            0|            0|            0|         1405|
| TS_clk_gen_i_DMC_clkfx        |     20.000ns|      5.449ns|          N/A|            0|            0|         1405|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.449|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1405 paths, 0 nets, and 286 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 28 11:34:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



