{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621260728837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621260728847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 22:12:08 2021 " "Processing started: Mon May 17 22:12:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621260728847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260728847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter342 -c Counter342 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter342 -c Counter342" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260728847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621260729171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621260729171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Counter342.v(6) " "Verilog HDL information at Counter342.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "Counter342.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/Counter342.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621260738983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter342.v 1 1 " "Found 1 design units, including 1 entities, in source file counter342.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter342 " "Found entity 1: Counter342" {  } { { "Counter342.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/Counter342.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621260738984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260738984 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed Counter342.v(4) " "Verilog HDL Port Declaration warning at Counter342.v(4): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "Counter342.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/Counter342.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1621260738985 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q Counter342.v(3) " "HDL info at Counter342.v(3): see declaration for object \"Q\"" {  } { { "Counter342.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/Counter342.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621260738985 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cout Counter342.v(16) " "Verilog HDL error at Counter342.v(16): object \"cout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Counter342.v" "" { Text "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/Counter342.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1621260738985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/output_files/Counter342.map.smsg " "Generated suppressed messages file H:/EDATools/MyWorkShop/LabSimulation/3.4.2Counter/output_files/Counter342.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260739009 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621260739107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 17 22:12:19 2021 " "Processing ended: Mon May 17 22:12:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621260739107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621260739107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621260739107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260739107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621260739744 ""}
