#! /c/Source/iverilog-install/bin/vvp -v
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000021f3328f580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021f3328f1e0 .scope package, "pkg_rv32_types" "pkg_rv32_types" 3 9;
 .timescale 0 0;
P_0000021f332905e0 .param/l "ALEN" 0 3 15, +C4<00000000000000000000000000100000>;
P_0000021f33290618 .param/l "IRQ_VECTOR" 0 3 21, C4<00000000000000000000000100000000>;
P_0000021f33290650 .param/l "MEM_DEPTH" 0 3 16, +C4<00000000000000000100000000000000>;
P_0000021f33290688 .param/l "REG_ADDR_W" 0 3 17, +C4<00000000000000000000000000000101>;
P_0000021f332906c0 .param/l "RESET_VECTOR" 0 3 20, C4<00000000000000000000000000000000>;
P_0000021f332906f8 .param/l "XLEN" 0 3 14, +C4<00000000000000000000000000100000>;
enum0000021f33235410 .enum4 (3)
   "IMM_I" 3'b000,
   "IMM_S" 3'b001,
   "IMM_B" 3'b010,
   "IMM_U" 3'b011,
   "IMM_J" 3'b100
 ;
enum0000021f332327a0 .enum4 (7)
   "OP_LUI" 7'b0110111,
   "OP_AUIPC" 7'b0010111,
   "OP_JAL" 7'b1101111,
   "OP_JALR" 7'b1100111,
   "OP_BRANCH" 7'b1100011,
   "OP_LOAD" 7'b0000011,
   "OP_STORE" 7'b0100011,
   "OP_IMM" 7'b0010011,
   "OP_REG" 7'b0110011,
   "OP_FENCE" 7'b0001111,
   "OP_SYSTEM" 7'b1110011
 ;
enum0000021f3321e170 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_SLL" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_SLT" 4'b1000,
   "ALU_SLTU" 4'b1001,
   "ALU_PASS_B" 4'b1010
 ;
enum0000021f33235370 .enum4 (3)
   "M_MUL" 3'b000,
   "M_MULH" 3'b001,
   "M_MULHSU" 3'b010,
   "M_MULHU" 3'b011,
   "M_DIV" 3'b100,
   "M_DIVU" 3'b101,
   "M_REM" 3'b110,
   "M_REMU" 3'b111
 ;
enum0000021f332354b0 .enum4 (3)
   "WB_ALU" 3'b000,
   "WB_MEM" 3'b001,
   "WB_PC4" 3'b010,
   "WB_IMM" 3'b011,
   "WB_MEXT" 3'b100
 ;
enum0000021f33235550 .enum4 (2)
   "PC_PLUS4" 2'b00,
   "PC_BRANCH" 2'b01,
   "PC_JUMP" 2'b10,
   "PC_IRQ" 2'b11
 ;
enum0000021f332355f0 .enum4 (3)
   "MEM_BYTE" 3'b000,
   "MEM_HALF" 3'b001,
   "MEM_WORD" 3'b010,
   "MEM_BYTE_U" 3'b100,
   "MEM_HALF_U" 3'b101
 ;
enum0000021f33235ea0 .enum4 (2)
   "AHB_IDLE" 2'b00,
   "AHB_BUSY" 2'b01,
   "AHB_NONSEQ" 2'b10,
   "AHB_SEQ" 2'b11
 ;
enum0000021f33088dd0 .enum4 (1)
   "AHB_OKAY" 1'b0,
   "AHB_ERROR" 1'b1
 ;
enum0000021f33088e70 .enum4 (3)
   "AHB_SIZE_BYTE" 3'b000,
   "AHB_SIZE_HALF" 3'b001,
   "AHB_SIZE_WORD" 3'b010
 ;
S_0000021f33299b40 .scope module, "rv32_tb" "rv32_tb" 4 58;
 .timescale -9 -12;
v0000021f332fb7d0_0 .var "clk", 0 0;
v0000021f332fc3b0_0 .var "dma_addr", 31 0;
v0000021f332fb9b0_0 .net "dma_grant", 0 0, L_0000021f3326c280;  1 drivers
v0000021f332fc9f0_0 .net "dma_rdata", 31 0, L_0000021f3326c600;  1 drivers
v0000021f332fbc30_0 .var "dma_req", 0 0;
v0000021f332fcef0_0 .var "dma_wdata", 31 0;
v0000021f332fba50_0 .var "dma_we", 0 0;
v0000021f332fcb30_0 .var/2s "fail_count", 31 0;
v0000021f332fc4f0_0 .var "irq", 0 0;
v0000021f332fc6d0_0 .var/2s "pass_count", 31 0;
v0000021f332fc810_0 .var "rst_n", 0 0;
S_0000021f3329f340 .scope task, "check_reg" "check_reg" 4 164, 4 164 0, S_0000021f33299b40;
 .timescale -9 -12;
v0000021f3326a440_0 .var "actual", 31 0;
v0000021f3326ae40_0 .var "expected", 31 0;
v0000021f3326b7a0_0 .var/str "name";
v0000021f3326b8e0_0 .var/2s "reg_num", 31 0;
TD_rv32_tb.check_reg ;
    %load/vec4 v0000021f3326b8e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f3326a440_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021f3326b8e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021f332f7b70, 4;
    %store/vec4 v0000021f3326a440_0, 0, 32;
T_0.1 ;
    %load/vec4 v0000021f3326a440_0;
    %load/vec4 v0000021f3326ae40_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 4 172 "$display", "[PASS] %s : x%0d = 0x%08h", v0000021f3326b7a0_0, v0000021f3326b8e0_0, v0000021f3326a440_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021f332fc6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000021f332fc6d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 4 175 "$error", "[FAIL] %s : x%0d = 0x%08h, expected 0x%08h", v0000021f3326b7a0_0, v0000021f3326b8e0_0, v0000021f3326a440_0, v0000021f3326ae40_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021f332fcb30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000021f332fcb30_0, 0, 32;
T_0.3 ;
    %end;
S_0000021f3329f4d0 .scope task, "load_program" "load_program" 4 100, 4 100 0, S_0000021f33299b40;
 .timescale -9 -12;
TD_rv32_tb.load_program ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2139187, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 2143411, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 3183891, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 1136019, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 305419831, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 540024867, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 1073751683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 14058595, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 267388691, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 69207955, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 267389075, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 89131283, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 35686835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 4293921299, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 34687667, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 34695987, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021f332fd5d0, 4, 0;
    %end;
S_0000021f3320c910 .scope module, "u_soc" "rv32_soc_top" 4 78, 5 15 0, S_0000021f33299b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_req";
    .port_info 4 /INPUT 32 "dma_addr";
    .port_info 5 /INPUT 32 "dma_wdata";
    .port_info 6 /INPUT 1 "dma_we";
    .port_info 7 /OUTPUT 32 "dma_rdata";
    .port_info 8 /OUTPUT 1 "dma_grant";
L_0000021f3326cd70 .functor BUFZ 1, v0000021f332fbc30_0, C4<0>, C4<0>, C4<0>;
L_0000021f3326c280 .functor BUFZ 1, v0000021f332fbc30_0, C4<0>, C4<0>, C4<0>;
L_0000021f3326ce50 .functor BUFZ 32, L_0000021f33346dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f3326cec0 .functor BUFZ 32, L_0000021f3326ce50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f3326c600 .functor BUFZ 32, L_0000021f3326ce50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f332fc8b0_0 .net "HADDR", 31 0, v0000021f3326b0c0_0;  1 drivers
L_0000021f332fdbd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021f332fc590_0 .net "HBURST", 2 0, L_0000021f332fdbd0;  1 drivers
L_0000021f332fdc18 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000021f332fc450_0 .net "HPROT", 3 0, L_0000021f332fdc18;  1 drivers
v0000021f332fbcd0_0 .net "HRDATA", 31 0, L_0000021f3326cec0;  1 drivers
L_0000021f332fdcf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021f332fbff0_0 .net "HREADY", 0 0, L_0000021f332fdcf0;  1 drivers
L_0000021f332fdd38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f332fc090_0 .net "HRESP", 0 0, L_0000021f332fdd38;  1 drivers
v0000021f332fc310_0 .net "HSIZE", 2 0, v0000021f3326bde0_0;  1 drivers
v0000021f332fc130_0 .net "HTRANS", 1 0, v0000021f3326ba20_0;  1 drivers
v0000021f332fd350_0 .net "HWDATA", 31 0, L_0000021f3326c910;  1 drivers
v0000021f332fb870_0 .net "HWRITE", 0 0, v0000021f3326bc00_0;  1 drivers
v0000021f332fd670_0 .net *"_ivl_10", 31 0, L_0000021f33346dd0;  1 drivers
v0000021f332fd030_0 .net *"_ivl_12", 15 0, L_0000021f333468d0;  1 drivers
L_0000021f332fdca8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f332fbeb0_0 .net *"_ivl_15", 1 0, L_0000021f332fdca8;  1 drivers
L_0000021f332fdc60 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021f332fd3f0_0 .net/2u *"_ivl_6", 2 0, L_0000021f332fdc60;  1 drivers
v0000021f332fbd70_0 .net "active_size", 2 0, L_0000021f33345c50;  1 drivers
v0000021f332fcd10_0 .net "clk", 0 0, v0000021f332fb7d0_0;  1 drivers
v0000021f332fc1d0_0 .net "dma_addr", 31 0, v0000021f332fc3b0_0;  1 drivers
v0000021f332fb910_0 .net "dma_grant", 0 0, L_0000021f3326c280;  alias, 1 drivers
v0000021f332fc770_0 .net "dma_rdata", 31 0, L_0000021f3326c600;  alias, 1 drivers
v0000021f332fcdb0_0 .net "dma_req", 0 0, v0000021f332fbc30_0;  1 drivers
v0000021f332fce50_0 .net "dma_stall", 0 0, L_0000021f3326cd70;  1 drivers
v0000021f332fd2b0_0 .net "dma_wdata", 31 0, v0000021f332fcef0_0;  1 drivers
v0000021f332fcc70_0 .net "dma_we", 0 0, v0000021f332fba50_0;  1 drivers
v0000021f332fbb90_0 .net "irq", 0 0, v0000021f332fc4f0_0;  1 drivers
v0000021f332fd0d0_0 .var "mem_addr", 31 0;
v0000021f332fcbd0_0 .net "mem_rdata", 31 0, L_0000021f3326ce50;  1 drivers
v0000021f332fc630_0 .var "mem_wdata", 31 0;
v0000021f332fc270_0 .var "mem_we", 0 0;
v0000021f332fd490_0 .net "rst_n", 0 0, v0000021f332fc810_0;  1 drivers
v0000021f332fd5d0 .array "sram", 16383 0, 31 0;
v0000021f332fbe10_0 .net "word_addr", 13 0, L_0000021f33346e70;  1 drivers
E_0000021f33291ef0/0 .event anyedge, v0000021f332fcdb0_0, v0000021f332fc1d0_0, v0000021f332fd2b0_0, v0000021f332fcc70_0;
E_0000021f33291ef0/1 .event anyedge, v0000021f3326b0c0_0, v0000021f3326bac0_0, v0000021f3326bc00_0, v0000021f3326ba20_0;
E_0000021f33291ef0 .event/or E_0000021f33291ef0/0, E_0000021f33291ef0/1;
L_0000021f33346e70 .part v0000021f332fd0d0_0, 2, 14;
L_0000021f33345c50 .functor MUXZ 3, v0000021f3326bde0_0, L_0000021f332fdc60, v0000021f332fbc30_0, C4<>;
L_0000021f33346dd0 .array/port v0000021f332fd5d0, L_0000021f333468d0;
L_0000021f333468d0 .concat [ 14 2 0 0], L_0000021f33346e70, L_0000021f332fdca8;
S_0000021f3320caa0 .scope module, "u_core" "rv32_core" 5 60, 6 54 0, S_0000021f3320c910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_stall";
    .port_info 4 /OUTPUT 32 "HADDR";
    .port_info 5 /OUTPUT 3 "HSIZE";
    .port_info 6 /OUTPUT 2 "HTRANS";
    .port_info 7 /OUTPUT 1 "HWRITE";
    .port_info 8 /OUTPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 3 "HBURST";
    .port_info 10 /OUTPUT 4 "HPROT";
    .port_info 11 /INPUT 32 "HRDATA";
    .port_info 12 /INPUT 1 "HREADY";
    .port_info 13 /INPUT 1 "HRESP";
L_0000021f3326c750 .functor OR 1, L_0000021f3326cd70, L_0000021f3326c2f0, C4<0>, C4<0>;
v0000021f332fb020_0 .net "HADDR", 31 0, v0000021f3326b0c0_0;  alias, 1 drivers
v0000021f332fa3a0_0 .net "HBURST", 2 0, L_0000021f332fdbd0;  alias, 1 drivers
v0000021f332fa300_0 .net "HPROT", 3 0, L_0000021f332fdc18;  alias, 1 drivers
v0000021f332fa580_0 .net "HRDATA", 31 0, L_0000021f3326cec0;  alias, 1 drivers
v0000021f332f9e00_0 .net "HREADY", 0 0, L_0000021f332fdcf0;  alias, 1 drivers
v0000021f332fae40_0 .net "HRESP", 0 0, L_0000021f332fdd38;  alias, 1 drivers
v0000021f332fb3e0_0 .net "HSIZE", 2 0, v0000021f3326bde0_0;  alias, 1 drivers
v0000021f332fa9e0_0 .net "HTRANS", 1 0, v0000021f3326ba20_0;  alias, 1 drivers
v0000021f332f9d60_0 .net "HWDATA", 31 0, L_0000021f3326c910;  alias, 1 drivers
v0000021f332f9ae0_0 .net "HWRITE", 0 0, v0000021f3326bc00_0;  alias, 1 drivers
L_0000021f332fd798 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000021f332fa760_0 .net/2u *"_ivl_10", 6 0, L_0000021f332fd798;  1 drivers
v0000021f332f9cc0_0 .net *"_ivl_9", 6 0, L_0000021f332fd210;  1 drivers
v0000021f332fa620_0 .net "alu_op", 3 0, v0000021f332f5ca0_0;  1 drivers
v0000021f332faf80_0 .net "alu_operand_a", 31 0, L_0000021f333463d0;  1 drivers
v0000021f332fada0_0 .net "alu_operand_b", 31 0, L_0000021f33345bb0;  1 drivers
v0000021f332fa940_0 .net "alu_result", 31 0, v0000021f332f7460_0;  1 drivers
v0000021f332f9ea0_0 .net "alu_src_sel", 0 0, v0000021f332f5c00_0;  1 drivers
v0000021f332f99a0_0 .net "alu_zero", 0 0, L_0000021f33347410;  1 drivers
v0000021f332fab20_0 .net "branch_en", 0 0, v0000021f332f5e80_0;  1 drivers
v0000021f332fabc0_0 .net "branch_taken", 0 0, v0000021f332f6380_0;  1 drivers
v0000021f332f9900_0 .var "branch_target", 31 0;
v0000021f332fa260_0 .net "bus_stall", 0 0, L_0000021f3326c2f0;  1 drivers
v0000021f332fa6c0_0 .net "clk", 0 0, v0000021f332fb7d0_0;  alias, 1 drivers
v0000021f332f9f40_0 .net "data_rdata", 31 0, L_0000021f3326cd00;  1 drivers
v0000021f332fb520_0 .net "dma_stall", 0 0, L_0000021f3326cd70;  alias, 1 drivers
v0000021f332fb5c0_0 .net "imm_type", 2 0, v0000021f332f6920_0;  1 drivers
v0000021f332fac60_0 .net "imm_val", 31 0, v0000021f332f62e0_0;  1 drivers
v0000021f332fb200_0 .net "instruction", 31 0, L_0000021f3326c9f0;  1 drivers
v0000021f332f9860_0 .net "irq", 0 0, v0000021f332fc4f0_0;  alias, 1 drivers
v0000021f332f9a40_0 .net "is_auipc", 0 0, L_0000021f332fca90;  1 drivers
v0000021f332fb2a0_0 .net "is_jalr", 0 0, v0000021f332f5f20_0;  1 drivers
v0000021f332fad00_0 .net "jump", 0 0, v0000021f332f69c0_0;  1 drivers
v0000021f332fa800_0 .net "m_op", 2 0, v0000021f332f6060_0;  1 drivers
v0000021f332fa4e0_0 .net "m_result", 31 0, v0000021f332f8570_0;  1 drivers
v0000021f332f9fe0_0 .net "m_valid", 0 0, v0000021f332f6c40_0;  1 drivers
v0000021f332faee0_0 .var "mem_load_data", 31 0;
v0000021f332f9b80_0 .net "mem_read", 0 0, v0000021f332f6100_0;  1 drivers
v0000021f332fa1c0_0 .net "mem_size", 2 0, v0000021f332f6ec0_0;  1 drivers
v0000021f332fb340_0 .net "mem_write", 0 0, v0000021f332f6f60_0;  1 drivers
v0000021f332fa080_0 .net "pc_out", 31 0, v0000021f332f7fd0_0;  1 drivers
v0000021f332fa8a0_0 .net "pc_plus4", 31 0, L_0000021f33346010;  1 drivers
v0000021f332fb660_0 .var "pc_src", 1 0;
v0000021f332faa80_0 .net "rd_addr", 4 0, L_0000021f332fd170;  1 drivers
v0000021f332fb0c0_0 .var "rd_data", 31 0;
v0000021f332f97c0_0 .net "reg_write", 0 0, v0000021f332f71e0_0;  1 drivers
v0000021f332fb160_0 .net "rs1_addr", 4 0, L_0000021f332fcf90;  1 drivers
v0000021f332fa120_0 .net "rs1_data", 31 0, L_0000021f33347550;  1 drivers
v0000021f332fb480_0 .net "rs2_addr", 4 0, L_0000021f332fc950;  1 drivers
v0000021f332f9c20_0 .net "rs2_data", 31 0, L_0000021f33346a10;  1 drivers
v0000021f332fbaf0_0 .net "rst_n", 0 0, v0000021f332fc810_0;  alias, 1 drivers
v0000021f332fd530_0 .net "stall", 0 0, L_0000021f3326c750;  1 drivers
v0000021f332fbf50_0 .net "wb_sel", 2 0, v0000021f332f6240_0;  1 drivers
E_0000021f33292730/0 .event anyedge, v0000021f332f6240_0, v0000021f332f5a20_0, v0000021f332faee0_0, v0000021f332f91f0_0;
E_0000021f33292730/1 .event anyedge, v0000021f332f62e0_0, v0000021f332f8570_0;
E_0000021f33292730 .event/or E_0000021f33292730/0, E_0000021f33292730/1;
E_0000021f33292430 .event anyedge, v0000021f332f57a0_0, v0000021f332f5de0_0;
E_0000021f33292270 .event anyedge, v0000021f332f5f20_0, v0000021f332f7500_0, v0000021f332f62e0_0, v0000021f332f6420_0;
E_0000021f33292370 .event anyedge, v0000021f332f9860_0, v0000021f332f69c0_0, v0000021f332f64c0_0, v0000021f332f6380_0;
L_0000021f332fcf90 .part L_0000021f3326c9f0, 15, 5;
L_0000021f332fc950 .part L_0000021f3326c9f0, 20, 5;
L_0000021f332fd170 .part L_0000021f3326c9f0, 7, 5;
L_0000021f332fd210 .part L_0000021f3326c9f0, 0, 7;
L_0000021f332fca90 .cmp/eq 7, L_0000021f332fd210, L_0000021f332fd798;
L_0000021f333463d0 .functor MUXZ 32, L_0000021f33347550, v0000021f332f7fd0_0, L_0000021f332fca90, C4<>;
L_0000021f33345bb0 .functor MUXZ 32, L_0000021f33346a10, v0000021f332f62e0_0, v0000021f332f5c00_0, C4<>;
L_0000021f33346970 .part L_0000021f3326c9f0, 12, 3;
S_0000021f331b0bc0 .scope module, "u_ahb" "rv32_ahb_lite_master" 6 288, 7 29 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr_addr";
    .port_info 3 /INPUT 32 "data_addr";
    .port_info 4 /INPUT 32 "data_wdata";
    .port_info 5 /INPUT 1 "data_read";
    .port_info 6 /INPUT 1 "data_write";
    .port_info 7 /INPUT 3 "data_size";
    .port_info 8 /OUTPUT 32 "instr_rdata";
    .port_info 9 /OUTPUT 32 "data_rdata";
    .port_info 10 /OUTPUT 1 "bus_stall";
    .port_info 11 /OUTPUT 32 "HADDR";
    .port_info 12 /OUTPUT 3 "HSIZE";
    .port_info 13 /OUTPUT 2 "HTRANS";
    .port_info 14 /OUTPUT 1 "HWRITE";
    .port_info 15 /OUTPUT 32 "HWDATA";
    .port_info 16 /OUTPUT 3 "HBURST";
    .port_info 17 /OUTPUT 4 "HPROT";
    .port_info 18 /INPUT 32 "HRDATA";
    .port_info 19 /INPUT 1 "HREADY";
    .port_info 20 /INPUT 1 "HRESP";
L_0000021f3326c1a0 .functor OR 1, v0000021f332f6100_0, v0000021f332f6f60_0, C4<0>, C4<0>;
L_0000021f3326c910 .functor BUFZ 32, L_0000021f33346a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f3326c9f0 .functor BUFZ 32, L_0000021f3326cec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f3326cd00 .functor BUFZ 32, L_0000021f3326cec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f3326c2f0 .functor NOT 1, L_0000021f332fdcf0, C4<0>, C4<0>, C4<0>;
v0000021f3326b0c0_0 .var "HADDR", 31 0;
v0000021f3326b200_0 .net "HBURST", 2 0, L_0000021f332fdbd0;  alias, 1 drivers
v0000021f3326a4e0_0 .net "HPROT", 3 0, L_0000021f332fdc18;  alias, 1 drivers
v0000021f3326b980_0 .net "HRDATA", 31 0, L_0000021f3326cec0;  alias, 1 drivers
v0000021f3326a620_0 .net "HREADY", 0 0, L_0000021f332fdcf0;  alias, 1 drivers
v0000021f3326bb60_0 .net "HRESP", 0 0, L_0000021f332fdd38;  alias, 1 drivers
v0000021f3326bde0_0 .var "HSIZE", 2 0;
v0000021f3326ba20_0 .var "HTRANS", 1 0;
v0000021f3326bac0_0 .net "HWDATA", 31 0, L_0000021f3326c910;  alias, 1 drivers
v0000021f3326bc00_0 .var "HWRITE", 0 0;
v0000021f3326bca0_0 .net "bus_stall", 0 0, L_0000021f3326c2f0;  alias, 1 drivers
v0000021f3326bd40_0 .net "clk", 0 0, v0000021f332fb7d0_0;  alias, 1 drivers
v0000021f332f75a0_0 .net "data_access", 0 0, L_0000021f3326c1a0;  1 drivers
v0000021f332f5a20_0 .net "data_addr", 31 0, v0000021f332f7460_0;  alias, 1 drivers
v0000021f332f5de0_0 .net "data_rdata", 31 0, L_0000021f3326cd00;  alias, 1 drivers
v0000021f332f7280_0 .net "data_read", 0 0, v0000021f332f6100_0;  alias, 1 drivers
v0000021f332f57a0_0 .net "data_size", 2 0, v0000021f332f6ec0_0;  alias, 1 drivers
v0000021f332f5d40_0 .net "data_wdata", 31 0, L_0000021f33346a10;  alias, 1 drivers
v0000021f332f6d80_0 .net "data_write", 0 0, v0000021f332f6f60_0;  alias, 1 drivers
v0000021f332f6420_0 .net "instr_addr", 31 0, v0000021f332f7fd0_0;  alias, 1 drivers
v0000021f332f73c0_0 .net "instr_rdata", 31 0, L_0000021f3326c9f0;  alias, 1 drivers
v0000021f332f5840_0 .net "rst_n", 0 0, v0000021f332fc810_0;  alias, 1 drivers
E_0000021f33292930/0 .event anyedge, v0000021f332f75a0_0, v0000021f332f5a20_0, v0000021f332f6d80_0, v0000021f332f57a0_0;
E_0000021f33292930/1 .event anyedge, v0000021f332f6420_0;
E_0000021f33292930 .event/or E_0000021f33292930/0, E_0000021f33292930/1;
S_0000021f331b0d50 .scope module, "u_alu" "rv32_alu" 6 261, 8 26 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 32 "operand_a";
    .port_info 2 /INPUT 32 "operand_b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_0000021f332fdab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f70a0_0 .net/2u *"_ivl_2", 31 0, L_0000021f332fdab0;  1 drivers
v0000021f332f6880_0 .net "alu_op", 3 0, v0000021f332f5ca0_0;  alias, 1 drivers
v0000021f332f7320_0 .net "operand_a", 31 0, L_0000021f333463d0;  alias, 1 drivers
v0000021f332f5ac0_0 .net "operand_b", 31 0, L_0000021f33345bb0;  alias, 1 drivers
v0000021f332f7460_0 .var "result", 31 0;
v0000021f332f58e0_0 .net "shamt", 4 0, L_0000021f33345b10;  1 drivers
v0000021f332f5b60_0 .net "zero_flag", 0 0, L_0000021f33347410;  alias, 1 drivers
E_0000021f33292630 .event anyedge, v0000021f332f6880_0, v0000021f332f7320_0, v0000021f332f5ac0_0, v0000021f332f58e0_0;
L_0000021f33345b10 .part L_0000021f33345bb0, 0, 5;
L_0000021f33347410 .cmp/eq 32, v0000021f332f7460_0, L_0000021f332fdab0;
S_0000021f331aa590 .scope module, "u_branch" "rv32_branch_unit" 6 279, 9 12 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_en";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /OUTPUT 1 "branch_taken";
v0000021f332f64c0_0 .net "branch_en", 0 0, v0000021f332f5e80_0;  alias, 1 drivers
v0000021f332f6380_0 .var "branch_taken", 0 0;
v0000021f332f5980_0 .net "funct3", 2 0, L_0000021f33346970;  1 drivers
v0000021f332f7500_0 .net "rs1_data", 31 0, L_0000021f33347550;  alias, 1 drivers
v0000021f332f7640_0 .net/s "rs1_signed", 31 0, L_0000021f33347550;  alias, 1 drivers
v0000021f332f6ce0_0 .net "rs2_data", 31 0, L_0000021f33346a10;  alias, 1 drivers
v0000021f332f5fc0_0 .net/s "rs2_signed", 31 0, L_0000021f33346a10;  alias, 1 drivers
E_0000021f33292230 .event anyedge, v0000021f332f64c0_0, v0000021f332f5980_0, v0000021f332f7500_0, v0000021f332f5d40_0;
S_0000021f331aa720 .scope module, "u_ctrl" "rv32_control_unit" 6 223, 10 23 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 4 "alu_op";
    .port_info 6 /OUTPUT 3 "wb_sel";
    .port_info 7 /OUTPUT 1 "branch_en";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "is_jalr";
    .port_info 10 /OUTPUT 3 "imm_type";
    .port_info 11 /OUTPUT 3 "mem_size";
    .port_info 12 /OUTPUT 1 "m_valid";
    .port_info 13 /OUTPUT 3 "m_op";
v0000021f332f5ca0_0 .var "alu_op", 3 0;
v0000021f332f5c00_0 .var "alu_src", 0 0;
v0000021f332f5e80_0 .var "branch_en", 0 0;
v0000021f332f6ba0_0 .net "funct3", 2 0, L_0000021f33345890;  1 drivers
v0000021f332f6e20_0 .net "funct7", 6 0, L_0000021f33347190;  1 drivers
v0000021f332f6920_0 .var "imm_type", 2 0;
v0000021f332f7140_0 .net "instruction", 31 0, L_0000021f3326c9f0;  alias, 1 drivers
v0000021f332f5f20_0 .var "is_jalr", 0 0;
v0000021f332f69c0_0 .var "jump", 0 0;
v0000021f332f6060_0 .var "m_op", 2 0;
v0000021f332f6c40_0 .var "m_valid", 0 0;
v0000021f332f6100_0 .var "mem_read", 0 0;
v0000021f332f6ec0_0 .var "mem_size", 2 0;
v0000021f332f6f60_0 .var "mem_write", 0 0;
v0000021f332f61a0_0 .net "opcode", 6 0, L_0000021f33347370;  1 drivers
v0000021f332f71e0_0 .var "reg_write", 0 0;
v0000021f332f6240_0 .var "wb_sel", 2 0;
E_0000021f332922b0 .event anyedge, v0000021f332f61a0_0, v0000021f332f6ba0_0, v0000021f332f6e20_0;
L_0000021f33347370 .part L_0000021f3326c9f0, 0, 7;
L_0000021f33345890 .part L_0000021f3326c9f0, 12, 3;
L_0000021f33347190 .part L_0000021f3326c9f0, 25, 7;
S_0000021f331c2310 .scope module, "u_immgen" "rv32_imm_gen" 6 254, 11 12 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_out";
v0000021f332f62e0_0 .var "imm_out", 31 0;
v0000021f332f6560_0 .net "imm_type", 2 0, v0000021f332f6920_0;  alias, 1 drivers
v0000021f332f6600_0 .net "instruction", 31 0, L_0000021f3326c9f0;  alias, 1 drivers
E_0000021f33291e30 .event anyedge, v0000021f332f6920_0, v0000021f332f73c0_0;
S_0000021f331c24a0 .scope module, "u_mext" "rv32_m_extension" 6 270, 12 31 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_valid";
    .port_info 1 /INPUT 3 "m_op";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /OUTPUT 32 "m_result";
v0000021f332f7000_0 .net/s *"_ivl_0", 63 0, L_0000021f333466f0;  1 drivers
v0000021f332f66a0_0 .net *"_ivl_10", 32 0, L_0000021f33346f10;  1 drivers
v0000021f332f6740_0 .net/s *"_ivl_12", 63 0, L_0000021f33345930;  1 drivers
v0000021f332f6a60_0 .net *"_ivl_16", 63 0, L_0000021f333475f0;  1 drivers
L_0000021f332fdb40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f67e0_0 .net *"_ivl_19", 31 0, L_0000021f332fdb40;  1 drivers
v0000021f332f6b00_0 .net/s *"_ivl_2", 63 0, L_0000021f33347690;  1 drivers
v0000021f332f9330_0 .net *"_ivl_20", 63 0, L_0000021f33346510;  1 drivers
L_0000021f332fdb88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f7cb0_0 .net *"_ivl_23", 31 0, L_0000021f332fdb88;  1 drivers
v0000021f332f84d0_0 .net/s *"_ivl_6", 63 0, L_0000021f33345e30;  1 drivers
L_0000021f332fdaf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f332f8250_0 .net/2u *"_ivl_8", 0 0, L_0000021f332fdaf8;  1 drivers
v0000021f332f81b0_0 .net/s "a_signed", 31 0, L_0000021f33347550;  alias, 1 drivers
v0000021f332f9510_0 .net/s "b_signed", 31 0, L_0000021f33346a10;  alias, 1 drivers
v0000021f332f95b0_0 .net "m_op", 2 0, v0000021f332f6060_0;  alias, 1 drivers
v0000021f332f8570_0 .var "m_result", 31 0;
v0000021f332f7850_0 .net "m_valid", 0 0, v0000021f332f6c40_0;  alias, 1 drivers
v0000021f332f8a70_0 .net/s "mul_ss", 63 0, L_0000021f33346830;  1 drivers
v0000021f332f9470_0 .net/s "mul_su", 63 0, L_0000021f333459d0;  1 drivers
v0000021f332f8070_0 .net "mul_uu", 63 0, L_0000021f333457f0;  1 drivers
v0000021f332f93d0_0 .net "operand_a", 31 0, L_0000021f33347550;  alias, 1 drivers
v0000021f332f8b10_0 .net "operand_b", 31 0, L_0000021f33346a10;  alias, 1 drivers
E_0000021f332922f0/0 .event anyedge, v0000021f332f6c40_0, v0000021f332f6060_0, v0000021f332f8a70_0, v0000021f332f9470_0;
E_0000021f332922f0/1 .event anyedge, v0000021f332f8070_0, v0000021f332f5d40_0, v0000021f332f7500_0;
E_0000021f332922f0 .event/or E_0000021f332922f0/0, E_0000021f332922f0/1;
L_0000021f333466f0 .extend/s 64, L_0000021f33347550;
L_0000021f33347690 .extend/s 64, L_0000021f33346a10;
L_0000021f33346830 .arith/mult 64, L_0000021f333466f0, L_0000021f33347690;
L_0000021f33345e30 .extend/s 64, L_0000021f33347550;
L_0000021f33346f10 .concat [ 32 1 0 0], L_0000021f33346a10, L_0000021f332fdaf8;
L_0000021f33345930 .extend/s 64, L_0000021f33346f10;
L_0000021f333459d0 .arith/mult 64, L_0000021f33345e30, L_0000021f33345930;
L_0000021f333475f0 .concat [ 32 32 0 0], L_0000021f33347550, L_0000021f332fdb40;
L_0000021f33346510 .concat [ 32 32 0 0], L_0000021f33346a10, L_0000021f332fdb88;
L_0000021f333457f0 .arith/mult 64, L_0000021f333475f0, L_0000021f33346510;
S_0000021f331b5790 .scope module, "u_pc" "rv32_pc" 6 211, 13 24 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "pc_src";
    .port_info 3 /INPUT 32 "branch_target";
    .port_info 4 /INPUT 32 "irq_vector";
    .port_info 5 /INPUT 1 "stall";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "pc_plus4";
L_0000021f332fd7e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021f332f8c50_0 .net/2u *"_ivl_0", 31 0, L_0000021f332fd7e0;  1 drivers
v0000021f332f8ed0_0 .net "branch_target", 31 0, v0000021f332f9900_0;  1 drivers
v0000021f332f89d0_0 .net "clk", 0 0, v0000021f332fb7d0_0;  alias, 1 drivers
L_0000021f332fd828 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f8cf0_0 .net "irq_vector", 31 0, L_0000021f332fd828;  1 drivers
v0000021f332f7d50_0 .var "pc_next", 31 0;
v0000021f332f7fd0_0 .var "pc_out", 31 0;
v0000021f332f91f0_0 .net "pc_plus4", 31 0, L_0000021f33346010;  alias, 1 drivers
v0000021f332f90b0_0 .net "pc_src", 1 0, v0000021f332fb660_0;  1 drivers
v0000021f332f8d90_0 .net "rst_n", 0 0, v0000021f332fc810_0;  alias, 1 drivers
v0000021f332f8430_0 .net "stall", 0 0, L_0000021f3326c750;  alias, 1 drivers
E_0000021f332928f0 .event posedge, v0000021f3326bd40_0;
E_0000021f33292030 .event anyedge, v0000021f332f90b0_0, v0000021f332f91f0_0, v0000021f332f8ed0_0, v0000021f332f8cf0_0;
L_0000021f33346010 .arith/sum 32, v0000021f332f7fd0_0, L_0000021f332fd7e0;
S_0000021f331b5920 .scope module, "u_regfile" "rv32_register_file" 6 241, 14 25 0, S_0000021f3320caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000021f332fd870 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f332f7c10_0 .net/2u *"_ivl_0", 4 0, L_0000021f332fd870;  1 drivers
L_0000021f332fd900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f332f7a30_0 .net *"_ivl_11", 1 0, L_0000021f332fd900;  1 drivers
L_0000021f332fd948 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000021f332f7df0_0 .net/2u *"_ivl_12", 6 0, L_0000021f332fd948;  1 drivers
v0000021f332f9650_0 .net *"_ivl_14", 6 0, L_0000021f33346790;  1 drivers
L_0000021f332fd990 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f332f8e30_0 .net/2u *"_ivl_18", 4 0, L_0000021f332fd990;  1 drivers
v0000021f332f8890_0 .net *"_ivl_2", 0 0, L_0000021f33346650;  1 drivers
v0000021f332f8bb0_0 .net *"_ivl_20", 0 0, L_0000021f33345cf0;  1 drivers
L_0000021f332fd9d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f8610_0 .net/2u *"_ivl_22", 31 0, L_0000021f332fd9d8;  1 drivers
v0000021f332f8390_0 .net *"_ivl_24", 31 0, L_0000021f33347230;  1 drivers
v0000021f332f8f70_0 .net *"_ivl_26", 6 0, L_0000021f33346290;  1 drivers
L_0000021f332fda20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f332f77b0_0 .net *"_ivl_29", 1 0, L_0000021f332fda20;  1 drivers
L_0000021f332fda68 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000021f332f8930_0 .net/2u *"_ivl_30", 6 0, L_0000021f332fda68;  1 drivers
v0000021f332f86b0_0 .net *"_ivl_32", 6 0, L_0000021f333472d0;  1 drivers
L_0000021f332fd8b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f332f8750_0 .net/2u *"_ivl_4", 31 0, L_0000021f332fd8b8;  1 drivers
v0000021f332f78f0_0 .net *"_ivl_6", 31 0, L_0000021f333465b0;  1 drivers
v0000021f332f87f0_0 .net *"_ivl_8", 6 0, L_0000021f33346d30;  1 drivers
v0000021f332f7990_0 .net "clk", 0 0, v0000021f332fb7d0_0;  alias, 1 drivers
v0000021f332f7ad0_0 .net "rd_addr", 4 0, L_0000021f332fd170;  alias, 1 drivers
v0000021f332f9010_0 .net "rd_data", 31 0, v0000021f332fb0c0_0;  1 drivers
v0000021f332f7b70 .array "reg_file", 1 31, 31 0;
v0000021f332f9150_0 .net "rs1_addr", 4 0, L_0000021f332fcf90;  alias, 1 drivers
v0000021f332f7e90_0 .net "rs1_data", 31 0, L_0000021f33347550;  alias, 1 drivers
v0000021f332f9290_0 .net "rs2_addr", 4 0, L_0000021f332fc950;  alias, 1 drivers
v0000021f332f7f30_0 .net "rs2_data", 31 0, L_0000021f33346a10;  alias, 1 drivers
v0000021f332f8110_0 .net "rst_n", 0 0, v0000021f332fc810_0;  alias, 1 drivers
v0000021f332fa440_0 .net "wr_en", 0 0, v0000021f332f71e0_0;  alias, 1 drivers
L_0000021f33346650 .cmp/eq 5, L_0000021f332fcf90, L_0000021f332fd870;
L_0000021f333465b0 .array/port v0000021f332f7b70, L_0000021f33346790;
L_0000021f33346d30 .concat [ 5 2 0 0], L_0000021f332fcf90, L_0000021f332fd900;
L_0000021f33346790 .arith/sub 7, L_0000021f33346d30, L_0000021f332fd948;
L_0000021f33347550 .functor MUXZ 32, L_0000021f333465b0, L_0000021f332fd8b8, L_0000021f33346650, C4<>;
L_0000021f33345cf0 .cmp/eq 5, L_0000021f332fc950, L_0000021f332fd990;
L_0000021f33347230 .array/port v0000021f332f7b70, L_0000021f333472d0;
L_0000021f33346290 .concat [ 5 2 0 0], L_0000021f332fc950, L_0000021f332fda20;
L_0000021f333472d0 .arith/sub 7, L_0000021f33346290, L_0000021f332fda68;
L_0000021f33346a10 .functor MUXZ 32, L_0000021f33347230, L_0000021f332fd9d8, L_0000021f33345cf0, C4<>;
    .scope S_0000021f331b5790;
T_2 ;
    %wait E_0000021f33292030;
    %load/vec4 v0000021f332f90b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0000021f332f91f0_0;
    %store/vec4 v0000021f332f7d50_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000021f332f91f0_0;
    %store/vec4 v0000021f332f7d50_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000021f332f8ed0_0;
    %store/vec4 v0000021f332f7d50_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000021f332f8ed0_0;
    %store/vec4 v0000021f332f7d50_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000021f332f8cf0_0;
    %store/vec4 v0000021f332f7d50_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021f331b5790;
T_3 ;
    %wait E_0000021f332928f0;
    %load/vec4 v0000021f332f8d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021f332f7fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021f332f8430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021f332f7d50_0;
    %assign/vec4 v0000021f332f7fd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021f331aa720;
T_4 ;
    %wait E_0000021f332922b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f6100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f6f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f5e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f69c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f5f20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f332f6ec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f6c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6060_0, 0, 3;
    %load/vec4 v0000021f332f61a0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f69c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f69c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f6100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %load/vec4 v0000021f332f6ba0_0;
    %store/vec4 v0000021f332f6ec0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f6f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %load/vec4 v0000021f332f6ba0_0;
    %store/vec4 v0000021f332f6ec0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6920_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %load/vec4 v0000021f332f6ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0000021f332f6e20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f71e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f5c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %load/vec4 v0000021f332f6e20_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332f6c40_0, 0, 1;
    %load/vec4 v0000021f332f6ba0_0;
    %store/vec4 v0000021f332f6060_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021f332f6240_0, 0, 3;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0000021f332f6ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.27 ;
    %load/vec4 v0000021f332f6e20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
T_4.38 ;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.31 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.32 ;
    %load/vec4 v0000021f332f6e20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.40;
T_4.39 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
T_4.40 ;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f332f5ca0_0, 0, 4;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
T_4.26 ;
    %jmp T_4.12;
T_4.9 ;
    %jmp T_4.12;
T_4.10 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021f331b5920;
T_5 ;
    %wait E_0000021f332928f0;
    %load/vec4 v0000021f332fa440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021f332f7ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021f332f9010_0;
    %load/vec4 v0000021f332f7ad0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332f7b70, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021f331c2310;
T_6 ;
    %wait E_0000021f33291e30;
    %load/vec4 v0000021f332f6560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021f332f6600_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021f332f62e0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021f331b0d50;
T_7 ;
    %wait E_0000021f33292630;
    %load/vec4 v0000021f332f6880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %add;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %sub;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %and;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %or;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %xor;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0000021f332f7320_0;
    %ix/getv 4, v0000021f332f58e0_0;
    %shiftl 4;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0000021f332f7320_0;
    %ix/getv 4, v0000021f332f58e0_0;
    %shiftr 4;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0000021f332f7320_0;
    %ix/getv 4, v0000021f332f58e0_0;
    %shiftr/s 4;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000021f332f7320_0;
    %load/vec4 v0000021f332f5ac0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0000021f332f5ac0_0;
    %store/vec4 v0000021f332f7460_0, 0, 32;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021f331c24a0;
T_8 ;
    %wait E_0000021f332922f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %load/vec4 v0000021f332f7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021f332f95b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0000021f332f8a70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0000021f332f8a70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0000021f332f9470_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0000021f332f8070_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000021f332f8b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000021f332f93d0_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.16, 4;
    %load/vec4 v0000021f332f8b10_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000021f332f93d0_0;
    %load/vec4 v0000021f332f8b10_0;
    %div/s;
    %store/vec4 v0000021f332f8570_0, 0, 32;
T_8.15 ;
T_8.13 ;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0000021f332f8b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0000021f332f93d0_0;
    %load/vec4 v0000021f332f8b10_0;
    %div;
    %store/vec4 v0000021f332f8570_0, 0, 32;
T_8.18 ;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0000021f332f8b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0000021f332f93d0_0;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000021f332f93d0_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.23, 4;
    %load/vec4 v0000021f332f8b10_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0000021f332f93d0_0;
    %load/vec4 v0000021f332f8b10_0;
    %mod/s;
    %store/vec4 v0000021f332f8570_0, 0, 32;
T_8.22 ;
T_8.20 ;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000021f332f8b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %load/vec4 v0000021f332f93d0_0;
    %store/vec4 v0000021f332f8570_0, 0, 32;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0000021f332f93d0_0;
    %load/vec4 v0000021f332f8b10_0;
    %mod;
    %store/vec4 v0000021f332f8570_0, 0, 32;
T_8.25 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021f331aa590;
T_9 ;
    %wait E_0000021f33292230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %load/vec4 v0000021f332f64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021f332f5980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0000021f332f7500_0;
    %load/vec4 v0000021f332f6ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0000021f332f7500_0;
    %load/vec4 v0000021f332f6ce0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0000021f332f7640_0;
    %load/vec4 v0000021f332f5fc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0000021f332f5fc0_0;
    %load/vec4 v0000021f332f7640_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0000021f332f7500_0;
    %load/vec4 v0000021f332f6ce0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0000021f332f6ce0_0;
    %load/vec4 v0000021f332f7500_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000021f332f6380_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021f331b0bc0;
T_10 ;
    %wait E_0000021f33292930;
    %load/vec4 v0000021f332f75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021f332f5a20_0;
    %store/vec4 v0000021f3326b0c0_0, 0, 32;
    %load/vec4 v0000021f332f6d80_0;
    %store/vec4 v0000021f3326bc00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021f3326ba20_0, 0, 2;
    %load/vec4 v0000021f332f57a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021f332f6420_0;
    %store/vec4 v0000021f3326b0c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f3326bc00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021f3326ba20_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021f3326bde0_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021f3320caa0;
T_11 ;
    %wait E_0000021f33292370;
    %load/vec4 v0000021f332f9860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021f332fb660_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021f332fad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021f332fb660_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000021f332fab20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0000021f332fabc0_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f332fb660_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f332fb660_0, 0, 2;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000021f3320caa0;
T_12 ;
    %wait E_0000021f33292270;
    %load/vec4 v0000021f332fb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000021f332fa120_0;
    %load/vec4 v0000021f332fac60_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000021f332f9900_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021f332fa080_0;
    %load/vec4 v0000021f332fac60_0;
    %add;
    %store/vec4 v0000021f332f9900_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000021f3320caa0;
T_13 ;
    %wait E_0000021f33292430;
    %load/vec4 v0000021f332fa1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0000021f332f9f40_0;
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0000021f332f9f40_0;
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000021f332f9f40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021f332faee0_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021f3320caa0;
T_14 ;
    %wait E_0000021f33292730;
    %load/vec4 v0000021f332fbf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %load/vec4 v0000021f332fa940_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0000021f332fa940_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0000021f332faee0_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0000021f332fa8a0_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0000021f332fac60_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0000021f332fa4e0_0;
    %store/vec4 v0000021f332fb0c0_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021f3320c910;
T_15 ;
    %wait E_0000021f33291ef0;
    %load/vec4 v0000021f332fcdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000021f332fc1d0_0;
    %store/vec4 v0000021f332fd0d0_0, 0, 32;
    %load/vec4 v0000021f332fd2b0_0;
    %store/vec4 v0000021f332fc630_0, 0, 32;
    %load/vec4 v0000021f332fcc70_0;
    %store/vec4 v0000021f332fc270_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021f332fc8b0_0;
    %store/vec4 v0000021f332fd0d0_0, 0, 32;
    %load/vec4 v0000021f332fd350_0;
    %store/vec4 v0000021f332fc630_0, 0, 32;
    %load/vec4 v0000021f332fb870_0;
    %load/vec4 v0000021f332fc130_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021f332fc270_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000021f3320c910;
T_16 ;
    %wait E_0000021f332928f0;
    %load/vec4 v0000021f332fc270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000021f332fbd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0000021f332fc630_0;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 0, 4;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0000021f332fd0d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 0, 4;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 4, 5;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 4, 5;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 4, 5;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0000021f332fd0d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 4, 5;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0000021f332fc630_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000021f332fbe10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f332fd5d0, 0, 4;
T_16.12 ;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021f33299b40;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332fb7d0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000021f33299b40;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0000021f332fb7d0_0;
    %inv;
    %store/vec4 v0000021f332fb7d0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021f33299b40;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332fc6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332fcb30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332fc4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332fbc30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332fc3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f332fcef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332fba50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f332fc810_0, 0, 1;
    %wait E_0000021f332928f0;
    %wait E_0000021f332928f0;
    %fork TD_rv32_tb.load_program, S_0000021f3329f4d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f332fc810_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021f332928f0;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %vpi_call/w 4 213 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 214 "$display", "  RV32IM SoC \342\200\224 Self-Check Results" {0 0 0};
    %vpi_call/w 4 215 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADDI x1, x0, 5";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADDI x2, x0, 10";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADD  x3, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "SUB  x4, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "AND  x5, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "OR   x6, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "XOR  x7, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "SLT  x8, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "SLTU x9, x1, x2";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "SLLI x10, x1, 3";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "SRLI x11, x2, 1";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 305418240, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "LUI  x12, 0x12345";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "LW   x13, 0x400(x0)";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "BEQ  skip: x14 unwritten";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADDI x15, x0, 0x42";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "JAL  x16, +8 (link)";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "JAL  skip: x17 unwritten";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADDI x18, x0, 0x55";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "MUL  x19, x1, x2  (5*10=50)";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "ADDI x20, x0, -1";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "DIV  x21, x2, x1  (10/5=2)";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000021f3326b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f3326ae40_0, 0, 32;
    %pushi/str "REM  x22, x2, x1  (10%5=0)";
    %store/str v0000021f3326b7a0_0;
    %fork TD_rv32_tb.check_reg, S_0000021f3329f340;
    %join;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021f332fd5d0, 4;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 4 259 "$display", "[PASS] MEM[0x400] = 0x%08h", &A<v0000021f332fd5d0, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021f332fc6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000021f332fc6d0_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %vpi_call/w 4 262 "$error", "[FAIL] MEM[0x400] = 0x%08h, expected 0x0000000F", &A<v0000021f332fd5d0, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021f332fcb30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000021f332fcb30_0, 0, 32;
T_19.3 ;
    %vpi_call/w 4 269 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0000021f332fcb30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %vpi_call/w 4 271 "$display", "  *** ALL %0d TESTS PASSED ***", v0000021f332fc6d0_0 {0 0 0};
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 4 273 "$display", "  *** %0d PASSED, %0d FAILED ***", v0000021f332fc6d0_0, v0000021f332fcb30_0 {0 0 0};
T_19.5 ;
    %vpi_call/w 4 274 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 276 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000021f33299b40;
T_20 ;
    %delay 5000000, 0;
    %vpi_call/w 4 282 "$error", "TIMEOUT: Simulation exceeded 5000 ns" {0 0 0};
    %vpi_call/w 4 283 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "rtl/pkg_rv32_types.sv";
    "tb/rv32_tb.sv";
    "rtl/rv32_soc_top.sv";
    "rtl/rv32_core.sv";
    "rtl/rv32_ahb_lite_master.sv";
    "rtl/rv32_alu.sv";
    "rtl/rv32_branch_unit.sv";
    "rtl/rv32_control_unit.sv";
    "rtl/rv32_imm_gen.sv";
    "rtl/rv32_m_extension.sv";
    "rtl/rv32_pc.sv";
    "rtl/rv32_register_file.sv";
