Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 31 12:33:19 2022
| Host         : DESKTOP-P7L12CR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7k70t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+------------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------+------------------------+------------------+----------------+
| ~i_clk_IBUF_BUFG | o_en_i_1_n_0                        |                        |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_done_i_1_n_0                      |                        |                1 |              1 |
| ~i_clk_IBUF_BUFG | counter_bit[3]_i_2_n_0              | counter_bit[3]_i_1_n_0 |                1 |              4 |
| ~i_clk_IBUF_BUFG | FSM_sequential_cur_state[3]_i_1_n_0 | i_rst_IBUF             |                2 |              4 |
| ~i_clk_IBUF_BUFG |                                     |                        |                6 |              8 |
| ~i_clk_IBUF_BUFG | temp_byte_to_read[7]_i_1_n_0        |                        |                2 |              8 |
| ~i_clk_IBUF_BUFG | o_data[7]_i_2_n_0                   | o_data[7]_i_1_n_0      |                3 |              8 |
| ~i_clk_IBUF_BUFG | num_bytes[7]_i_1_n_0                |                        |                3 |              8 |
| ~i_clk_IBUF_BUFG | o_address[15]_i_1_n_0               |                        |                5 |             16 |
| ~i_clk_IBUF_BUFG | counter[15]_i_2_n_0                 | counter[15]_i_1_n_0    |                5 |             16 |
+------------------+-------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     2 |
| 8      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


