INFO: [VRFC 10-163] Analyzing VHDL file "D:/github/Studies/Programowalne_Uklady_Logiczne/Lab_7/project_1/project_1.srcs/sources_1/new/tablice.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tablice'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github/Studies/Programowalne_Uklady_Logiczne/Lab_7/project_1/project_1.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tablice'
