{
  "Top": "lstm_kernel",
  "RtlTop": "lstm_kernel",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "mode": {
      "index": "0",
      "type": {
        "dataType": "uint1",
        "dataWidth": "1",
        "interfaceRef": "mode"
      }
    },
    "init": {
      "index": "1",
      "type": {
        "dataType": "uint1",
        "dataWidth": "1",
        "interfaceRef": "init"
      }
    },
    "sampleinput": {
      "index": "2",
      "type": {
        "dataType": "uint16",
        "dataWidth": "16",
        "interfaceRef": "sampleinput"
      }
    },
    "max_v": {
      "index": "3",
      "type": {
        "dataType": "uint16",
        "dataWidth": "16",
        "interfaceRef": "max_v"
      }
    },
    "min_v": {
      "index": "4",
      "type": {
        "dataType": "uint16",
        "dataWidth": "16",
        "interfaceRef": "min_v"
      }
    },
    "weight": {
      "index": "5",
      "type": {
        "kinds": ["array"],
        "dataType": "int16",
        "dataWidth": "16",
        "arraySizes": ["1800"],
        "interfaceRef": "weight"
      }
    },
    "lstm_out": {
      "index": "6",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int16",
        "dataWidth": "16",
        "interfaceRef": "lstm_out"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2258",
    "Uncertainty": "0.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lstm_kernel",
    "Version": "1.0",
    "DisplayName": "Lstm_kernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/lstm_kernel.c"],
    "Vhdl": [
      "impl\/vhdl\/lstm_kernel_c_state.vhd",
      "impl\/vhdl\/lstm_kernel_c_state_ram.vhd",
      "impl\/vhdl\/lstm_kernel_h_state.vhd",
      "impl\/vhdl\/lstm_kernel_h_state_ram.vhd",
      "impl\/vhdl\/lstm_kernel_lstm_state.vhd",
      "impl\/vhdl\/lstm_kernel_lut_sigmoid.vhd",
      "impl\/vhdl\/lstm_kernel_lut_tanh.vhd",
      "impl\/vhdl\/lstm_kernel_mul_mul_16ns_16s_28_3_1.vhd",
      "impl\/vhdl\/lstm_kernel_mul_mul_16s_16s_28_3_1.vhd",
      "impl\/vhdl\/lstm_kernel_mul_mul_16s_16s_32_3_1.vhd",
      "impl\/vhdl\/lstm_kernel_udiv_32ns_32ns_16_36_seq_1.vhd",
      "impl\/vhdl\/lstm_kernel_weight_l.vhd",
      "impl\/vhdl\/lstm_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lstm_kernel_c_state.v",
      "impl\/verilog\/lstm_kernel_c_state_ram.v",
      "impl\/verilog\/lstm_kernel_h_state.v",
      "impl\/verilog\/lstm_kernel_h_state_ram.v",
      "impl\/verilog\/lstm_kernel_lstm_state.v",
      "impl\/verilog\/lstm_kernel_lut_sigmoid.v",
      "impl\/verilog\/lstm_kernel_lut_sigmoid_rom.dat",
      "impl\/verilog\/lstm_kernel_lut_tanh.v",
      "impl\/verilog\/lstm_kernel_lut_tanh_rom.dat",
      "impl\/verilog\/lstm_kernel_mul_mul_16ns_16s_28_3_1.v",
      "impl\/verilog\/lstm_kernel_mul_mul_16s_16s_28_3_1.v",
      "impl\/verilog\/lstm_kernel_mul_mul_16s_16s_32_3_1.v",
      "impl\/verilog\/lstm_kernel_udiv_32ns_32ns_16_36_seq_1.v",
      "impl\/verilog\/lstm_kernel_weight_l.v",
      "impl\/verilog\/lstm_kernel_weight_l_ram.dat",
      "impl\/verilog\/lstm_kernel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/curr\/zhechen\/workspace\/201905_RTCImgProc\/1_FPGA\/RTCImgProc-Ultra96\/hls_kernel\/hls_lstm\/lstm_kernel\/solution1\/.autopilot\/db\/lstm_kernel.design.xml",
    "DebugDir": "\/curr\/zhechen\/workspace\/201905_RTCImgProc\/1_FPGA\/RTCImgProc-Ultra96\/hls_kernel\/hls_lstm\/lstm_kernel\/solution1\/.debug",
    "ProtoInst": ["\/curr\/zhechen\/workspace\/201905_RTCImgProc\/1_FPGA\/RTCImgProc-Ultra96\/hls_kernel\/hls_lstm\/lstm_kernel\/solution1\/.debug\/lstm_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "init": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "init",
      "bundle_role": "default"
    },
    "lstm_out": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "lstm_out",
      "bundle_role": "default"
    },
    "max_v": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "max_v",
      "bundle_role": "default"
    },
    "min_v": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "min_v",
      "bundle_role": "default"
    },
    "mode": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "mode",
      "bundle_role": "default"
    },
    "sampleinput": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "sampleinput",
      "bundle_role": "default"
    },
    "weight": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "weight",
      "mem_width": "16",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "2",
      "master_type": "OTHER",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "16"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "16"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "mode": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "init": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sampleinput": {
      "dir": "in",
      "width": "16"
    },
    "max_v": {
      "dir": "in",
      "width": "16"
    },
    "min_v": {
      "dir": "in",
      "width": "16"
    },
    "weight_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "weight_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "weight_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "weight_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "weight_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "weight_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "weight_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "lstm_out": {
      "dir": "out",
      "width": "16"
    },
    "lstm_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lstm_kernel"},
    "Info": {"lstm_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lstm_kernel": {
        "Latency": {
          "LatencyBest": "2258",
          "LatencyAvg": "3113",
          "LatencyWorst": "3964",
          "PipelineIIMin": "2259",
          "PipelineIIMax": "3965",
          "PipelineII": "2259 ~ 3965",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.25",
          "Estimate": "1.693"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "20",
            "Latency": "140",
            "PipelineII": "",
            "PipelineDepth": "7"
          },
          {
            "Name": "Loop 2",
            "TripCount": "20",
            "Latency": "3660",
            "PipelineII": "",
            "PipelineDepth": "183",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "20",
                "Latency": "180",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "20",
            "Latency": "160",
            "PipelineII": "",
            "PipelineDepth": "8"
          },
          {
            "Name": "Loop 4",
            "TripCount": "4",
            "Latency": "46",
            "PipelineII": "10",
            "PipelineDepth": "17"
          },
          {
            "Name": "Loop 5",
            "TripCount": "80",
            "Latency": "1620",
            "PipelineII": "20",
            "PipelineDepth": "41"
          },
          {
            "Name": "Loop 6",
            "TripCount": "4",
            "Latency": "80",
            "PipelineII": "20",
            "PipelineDepth": "20"
          },
          {
            "Name": "Loop 7",
            "TripCount": "20",
            "Latency": "437",
            "PipelineII": "18",
            "PipelineDepth": "96"
          },
          {
            "Name": "Loop 8",
            "TripCount": "20",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "44",
          "FF": "4159",
          "LUT": "6406",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "lstm_kernel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-09-06 17:04:00 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
