###########################
## top_design_lse.prj

#device
-a SBTiCE40
-d iCE40HX8K
-t CT256

#options
-frequency 200
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-p {{ design_path }}
{{#verilog}}
-lib work -ver {{ . }} 
{{/verilog}}
{{#vhdl}}
-lib work -vhd {{ . }}
{{/vhdl}}
-top {{ top }}
-output_edif {{ edf_output }}
