-- VHDL Entity raro_ikr_risc_II_lib.step_me.interface
--
-- Created:
--          by - lspetrck.meyer (pc091)
--          at - 14:50:29 05/25/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY raro_ikr_risc_II_lib;
USE raro_ikr_risc_II_lib.internal_types.all;USE raro_ikr_risc_II_lib.isa_types.ALL;

ENTITY step_me IS
   PORT( 
      rALU_out        : IN     word;
      rMemMode_out_me : IN     std_logic_vector (15 DOWNTO 0);
      rStoreData_out  : IN     word;
      rME_in          : OUT    word
   );

-- Declarations

END step_me ;

