$date
	Wed Dec 28 01:23:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_jk $end
$var wire 1 ! clk $end
$var wire 1 " mode $end
$var wire 1 # reset $end
$var wire 3 $ count [2:0] $end
$var reg 3 % pre_state [0:2] $end
$scope module jk0 $end
$var wire 1 & J $end
$var wire 1 ' K $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module jk1 $end
$var wire 1 ) J $end
$var wire 1 * K $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 + Q $end
$upscope $end
$scope module jk2 $end
$var wire 1 , J $end
$var wire 1 - K $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$scope module counter_tb $end
$var wire 3 / count [2:0] $end
$var reg 1 0 clk $end
$var reg 1 1 mode $end
$var reg 1 2 reset $end
$var integer 32 3 i [31:0] $end
$scope module uut $end
$var wire 1 0 clk $end
$var wire 1 1 mode $end
$var wire 1 2 reset $end
$var wire 3 4 count [2:0] $end
$var reg 3 5 pre_state [0:2] $end
$scope module d0 $end
$var wire 1 6 D $end
$var wire 1 0 clk $end
$var wire 1 2 sync_reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module d1 $end
$var wire 1 8 D $end
$var wire 1 0 clk $end
$var wire 1 2 sync_reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module d2 $end
$var wire 1 : D $end
$var wire 1 0 clk $end
$var wire 1 2 sync_reset $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x;
1:
x9
08
x7
06
b0 5
bx 4
b0 3
12
01
00
bx /
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
bx $
z#
z"
z!
$end
#10000
07
09
b0 /
b0 4
0;
b1 3
10
#20000
b10 3
00
#30000
18
0:
b1 5
b1 /
b1 4
1;
b11 3
10
02
#40000
b100 3
00
#50000
1:
b10 5
19
b10 /
b10 4
0;
b101 3
10
#60000
b110 3
00
#70000
16
08
0:
b11 5
b11 /
b11 4
1;
b111 3
10
#80000
b1000 3
00
#90000
1:
b100 5
17
09
b100 /
b100 4
0;
b1001 3
10
#100000
b1010 3
00
#110000
18
0:
b101 5
b101 /
b101 4
1;
b1011 3
10
#120000
b1100 3
00
#130000
1:
b110 5
19
b110 /
b110 4
0;
b1101 3
10
#140000
b1110 3
00
#150000
06
08
0:
b111 5
b111 /
b111 4
1;
b1111 3
10
#160000
b10000 3
00
#170000
1:
b0 5
07
09
b0 /
b0 4
0;
b10001 3
10
#180000
b10010 3
00
#190000
18
0:
b1 5
b1 /
b1 4
1;
b10011 3
10
#200000
b10100 3
00
#210000
1:
b10 5
19
b10 /
b10 4
0;
b10101 3
10
#220000
b10110 3
00
#225000
16
0:
11
#230000
1:
b110 5
b110 /
b110 4
17
b10111 3
10
#240000
b11000 3
00
#250000
08
b111 5
b111 /
b111 4
1;
b11001 3
10
#260000
b11010 3
00
#270000
0:
b101 5
b101 /
b101 4
09
b11011 3
10
#280000
b11100 3
00
#290000
06
b100 5
b100 /
b100 4
0;
b11101 3
10
#300000
b11110 3
00
#310000
1:
b0 5
b0 /
b0 4
07
b11111 3
10
#320000
b100000 3
00
#330000
18
b1 5
b1 /
b1 4
1;
b100001 3
10
#340000
b100010 3
00
#350000
0:
b11 5
b11 /
b11 4
19
b100011 3
10
#360000
b100100 3
00
#370000
16
18
b10 5
b10 /
b10 4
0;
b100101 3
10
#380000
b100110 3
00
#390000
1:
b110 5
b110 /
b110 4
17
b100111 3
10
#400000
b101000 3
00
#410000
08
b111 5
b111 /
b111 4
1;
b101001 3
10
#420000
b101010 3
00
#425000
06
1:
b0 5
12
#430000
0;
09
b0 /
b0 4
07
b101011 3
10
#440000
b101100 3
00
#450000
b101101 3
10
#455000
