

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Fri Nov 29 11:44:50 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 1.300 us | 1.300 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |       28|       28|        14|          -|          -|     2|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |       12|       12|         2|          -|          -|     6|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |      100|      100|        50|          -|          -|     2|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |       48|       48|         4|          -|          -|    12|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|       0|    505|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|     649|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      8|     649|    648|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_tab_V_5_U    |apply_rotary_pos_g8j  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |sin_tab_V_5_U    |apply_rotary_pos_hbi  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |rotated_q_0_V_U  |apply_rotary_pos_ibs  |        3|  0|   0|    0|    24|   40|     1|          960|
    |rotated_k_0_V_U  |apply_rotary_pos_ibs  |        3|  0|   0|    0|    24|   40|     1|          960|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        8|  0|   0|    0|   240|  114|     4|         5184|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_501_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_2_fu_510_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_3_fu_519_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_fu_489_p2    |     *    |      2|  0|  29|          17|          40|
    |add_ln1116_fu_470_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_1_fu_540_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_fu_525_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln1265_fu_385_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln203_fu_364_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln204_fu_354_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln205_fu_375_p2     |     +    |      0|  0|  13|           4|           3|
    |add_ln216_fu_454_p2     |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_416_p2           |     +    |      0|  0|  10|           2|           1|
    |i_fu_312_p2             |     +    |      0|  0|  10|           2|           1|
    |rotated_k_0_V_d0        |     -    |      0|  0|  47|           1|          40|
    |rotated_q_0_V_d0        |     -    |      0|  0|  47|           1|          40|
    |sub_ln1116_fu_442_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln1265_fu_338_p2    |     -    |      0|  0|  15|           6|           6|
    |icmp_ln202_fu_306_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln204_fu_348_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln214_fu_410_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln216_fu_448_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0| 505|         238|         402|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  47|         10|    1|         10|
    |i14_0_reg_284           |   9|          2|    2|          4|
    |i_0_reg_262             |   9|          2|    2|          4|
    |input_k_0_V_address0    |  15|          3|    5|         15|
    |input_q_0_V_address0    |  15|          3|    5|         15|
    |k16_0_0_reg_295         |   9|          2|    4|          8|
    |k_0_0_reg_273           |   9|          2|    3|          6|
    |rotated_k_0_V_address0  |  15|          3|    5|         15|
    |rotated_q_0_V_address0  |  15|          3|    5|         15|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 143|         30|   32|         92|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln204_reg_572           |   3|   0|    3|          0|
    |add_ln216_reg_625           |   4|   0|    4|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |cos_tab_V_5_load_reg_666    |  17|   0|   17|          0|
    |i14_0_reg_284               |   2|   0|    2|          0|
    |i_0_reg_262                 |   2|   0|    2|          0|
    |i_2_reg_612                 |   2|   0|    2|          0|
    |i_reg_558                   |   2|   0|    2|          0|
    |input_k_0_V_load_2_reg_686  |  40|   0|   40|          0|
    |input_q_0_V_load_2_reg_671  |  40|   0|   40|          0|
    |k16_0_0_reg_295             |   4|   0|    4|          0|
    |k_0_0_reg_273               |   3|   0|    3|          0|
    |mul_ln1118_1_reg_701        |  56|   0|   56|          0|
    |mul_ln1118_2_reg_706        |  56|   0|   56|          0|
    |mul_ln1118_3_reg_711        |  56|   0|   56|          0|
    |mul_ln1118_reg_696          |  56|   0|   56|          0|
    |rotated_k_0_V_load_reg_691  |  40|   0|   40|          0|
    |rotated_q_0_V_load_reg_681  |  40|   0|   40|          0|
    |sext_ln1116_reg_630         |  64|   0|   64|          0|
    |sext_ln1265_reg_593         |  64|   0|   64|          0|
    |sext_ln203_reg_577          |  64|   0|   64|          0|
    |sin_tab_V_5_load_reg_676    |  17|   0|   17|          0|
    |sub_ln1116_reg_617          |   4|   0|    6|          2|
    |sub_ln1265_reg_563          |   4|   0|    6|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 649|   0|  653|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start               |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready               | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|input_q_0_V_address0   | out |    5|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce0        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q0         |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_address1   | out |    5|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce1        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q1         |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_k_0_V_address0   | out |    5|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce0        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q0         |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_address1   | out |    5|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce1        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q1         |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|output_q_0_V_address0  | out |    5|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_ce0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_we0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_d0        | out |   40|  ap_memory |     output_q_0_V     |     array    |
|output_k_0_V_address0  | out |    5|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_ce0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_we0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_d0        | out |   40|  ap_memory |     output_k_0_V     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

