// Seed: 3539279094
module module_0;
  wire id_1[1 : 1], id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri   id_4,
    output wand  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri1  id_8
    , id_14,
    input  wor   id_9,
    input  uwire id_10,
    input  tri1  id_11,
    output tri0  id_12
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1[1 'b0 : ~  1],
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6
);
  assign id_6 = 1;
  and primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
  wire id_8;
endmodule
