// Seed: 2031052852
module module_0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    output uwire id_14,
    output tri id_15,
    output wand id_16,
    input wire id_17,
    input tri id_18,
    output tri id_19,
    input wand id_20,
    input supply0 id_21,
    output wand id_22,
    input wor id_23,
    output wire id_24,
    output wire id_25,
    input tri0 id_26,
    input supply1 id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri0 id_30,
    input tri0 id_31,
    output tri1 id_32,
    input tri0 id_33,
    input tri id_34,
    input tri id_35,
    output uwire id_36,
    output uwire id_37,
    input wire id_38,
    input supply1 id_39,
    input supply1 id_40
);
  wire id_42;
  or (
      id_12,
      id_13,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_23,
      id_26,
      id_27,
      id_28,
      id_3,
      id_30,
      id_31,
      id_33,
      id_34,
      id_35,
      id_38,
      id_39,
      id_40,
      id_42,
      id_7,
      id_8);
  module_0();
endmodule
