Protel Design System Design Rule Check
PCB File : D:\¥ÛAUV\big-auv-power\big-auv-power - 7.03\big-auv-power.PcbDoc
Date     : 2022/7/9
Time     : 14:23:39

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=98mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (1492.995mil,2161.851mil) on Top Overlay And Pad U10-1(1443mil,2198.7mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (1509.583mil,1781.74mil) on Bottom Overlay And Pad U5-1(1459.588mil,1744.891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (1991.583mil,2166.26mil) on Top Overlay And Pad U11-1(1941.588mil,2203.109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (2487.995mil,2164.851mil) on Top Overlay And Pad U14-1(2438mil,2201.7mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (2526.583mil,1773.74mil) on Bottom Overlay And Pad U3-1(2476.588mil,1736.891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (3005.995mil,2156.851mil) on Top Overlay And Pad U15-1(2956mil,2193.7mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (3048.583mil,1778.425mil) on Bottom Overlay And Pad U2-1(2998.588mil,1741.576mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (3528.583mil,1786.74mil) on Bottom Overlay And Pad U1-1(3478.588mil,1749.891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5874.646mil,1743.315mil) on Bottom Overlay And Pad C5-1(5890mil,1757.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5874.646mil,1832.685mil) on Bottom Overlay And Pad C5-2(5890mil,1818.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.354mil,1743.315mil) on Bottom Overlay And Pad C5-1(5890mil,1757.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5905.354mil,1832.685mil) on Bottom Overlay And Pad C5-2(5890mil,1818.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7365.646mil,2888.315mil) on Bottom Overlay And Pad C2-1(7381mil,2902.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7365.646mil,2977.685mil) on Bottom Overlay And Pad C2-2(7381mil,2963.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7396.354mil,2888.315mil) on Bottom Overlay And Pad C2-1(7381mil,2902.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7396.354mil,2977.685mil) on Bottom Overlay And Pad C2-2(7381mil,2963.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (960.583mil,2163.26mil) on Top Overlay And Pad U9-1(910.588mil,2200.109mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.652mil < 10mil) Between Arc (980.583mil,1766.74mil) on Bottom Overlay And Pad U6-1(930.588mil,1729.891mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(6751.937mil,2548.387mil) on Bottom Layer And Track (6788.6mil,2450.357mil)(6788.6mil,2517.584mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(6751.937mil,2548.387mil) on Bottom Layer And Track (6788.6mil,2579.19mil)(6788.6mil,2646.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(6492.489mil,2548.387mil) on Bottom Layer And Track (6455.826mil,2382mil)(6455.826mil,2517.584mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(6492.489mil,2548.387mil) on Bottom Layer And Track (6455.826mil,2579.19mil)(6455.826mil,2714.774mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(4966.387mil,2729.063mil) on Bottom Layer And Track (4868.357mil,2692.4mil)(4935.584mil,2692.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(4966.387mil,2729.063mil) on Bottom Layer And Track (4997.19mil,2692.4mil)(5064.417mil,2692.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(4966.387mil,2988.511mil) on Bottom Layer And Track (4800mil,3025.174mil)(4935.584mil,3025.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(4966.387mil,2988.511mil) on Bottom Layer And Track (4997.19mil,3025.174mil)(5132.774mil,3025.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad C12-1(6795.425mil,1321.756mil) on Bottom Layer And Track (6745.425mil,1434mil)(6745.425mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad C12-1(6795.425mil,1321.756mil) on Bottom Layer And Track (6845.425mil,1304mil)(6845.425mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad C12-2(6795.425mil,1416.244mil) on Bottom Layer And Track (6745.425mil,1434mil)(6745.425mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad C12-2(6795.425mil,1416.244mil) on Bottom Layer And Track (6845.425mil,1304mil)(6845.425mil,1434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C2-1(7381mil,2902.685mil) on Bottom Layer And Track (7349.898mil,2917.252mil)(7349.898mil,2888.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(7381mil,2902.685mil) on Bottom Layer And Track (7365.646mil,2872.567mil)(7396.354mil,2872.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(7381mil,2902.685mil) on Bottom Layer And Track (7412.102mil,2888.315mil)(7412.102mil,2917.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(7381mil,2963.315mil) on Bottom Layer And Track (7349.898mil,2948.748mil)(7349.898mil,2977.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(7381mil,2963.315mil) on Bottom Layer And Track (7365.646mil,2993.433mil)(7396.354mil,2993.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(7381mil,2963.315mil) on Bottom Layer And Track (7412.102mil,2977.685mil)(7412.102mil,2948.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(7109.387mil,3086.511mil) on Bottom Layer And Track (6943mil,3123.174mil)(7078.584mil,3123.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(7109.387mil,3086.511mil) on Bottom Layer And Track (7140.19mil,3123.174mil)(7275.774mil,3123.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(4921.387mil,1825.063mil) on Bottom Layer And Track (4823.357mil,1788.4mil)(4890.584mil,1788.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(4921.387mil,1825.063mil) on Bottom Layer And Track (4952.19mil,1788.4mil)(5019.417mil,1788.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(4921.387mil,2084.511mil) on Bottom Layer And Track (4755mil,2121.174mil)(4890.584mil,2121.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(4921.387mil,2084.511mil) on Bottom Layer And Track (4952.19mil,2121.174mil)(5087.774mil,2121.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C5-1(5890mil,1757.685mil) on Bottom Layer And Track (5858.898mil,1743.315mil)(5858.898mil,1772.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(5890mil,1757.685mil) on Bottom Layer And Track (5874.646mil,1727.567mil)(5905.354mil,1727.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(5890mil,1757.685mil) on Bottom Layer And Track (5921.102mil,1743.315mil)(5921.102mil,1772.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(5890mil,1818.315mil) on Bottom Layer And Track (5858.898mil,1803.748mil)(5858.898mil,1832.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(5890mil,1818.315mil) on Bottom Layer And Track (5874.646mil,1848.433mil)(5905.354mil,1848.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(5890mil,1818.315mil) on Bottom Layer And Track (5921.102mil,1803.748mil)(5921.102mil,1832.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(4939.387mil,740.063mil) on Bottom Layer And Track (4841.357mil,703.4mil)(4908.584mil,703.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(4939.387mil,740.063mil) on Bottom Layer And Track (4970.19mil,703.4mil)(5037.417mil,703.4mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(4939.387mil,999.511mil) on Bottom Layer And Track (4773mil,1036.174mil)(4908.584mil,1036.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(4939.387mil,999.511mil) on Bottom Layer And Track (4970.19mil,1036.174mil)(5105.774mil,1036.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-1(6693mil,582.552mil) on Top Layer And Track (6594.97mil,545.889mil)(6662.197mil,545.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-1(6693mil,582.552mil) on Top Layer And Track (6723.803mil,545.889mil)(6791.03mil,545.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(6693mil,842mil) on Top Layer And Track (6526.613mil,878.663mil)(6662.197mil,878.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(6693mil,842mil) on Top Layer And Track (6723.803mil,878.663mil)(6859.387mil,878.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.966mil < 10mil) Between Pad D10-1(2589mil,1751.323mil) on Top Layer And Text "D10" (2625mil,1657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D10-1(2589mil,1751.323mil) on Top Layer And Track (2529.945mil,1735.575mil)(2537.819mil,1735.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D10-1(2589mil,1751.323mil) on Top Layer And Track (2589mil,1803.685mil)(2589mil,1864.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D10-1(2589mil,1751.323mil) on Top Layer And Track (2640.181mil,1735.575mil)(2648.055mil,1735.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D10-2(2589mil,1916.677mil) on Top Layer And Track (2529.945mil,1932.425mil)(2537.819mil,1932.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D10-2(2589mil,1916.677mil) on Top Layer And Track (2589mil,1803.685mil)(2589mil,1864.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D10-2(2589mil,1916.677mil) on Top Layer And Track (2640.181mil,1932.425mil)(2648.055mil,1932.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D11-1(3092mil,1751.323mil) on Top Layer And Track (3032.945mil,1735.575mil)(3040.819mil,1735.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D11-1(3092mil,1751.323mil) on Top Layer And Track (3092mil,1803.685mil)(3092mil,1864.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D11-1(3092mil,1751.323mil) on Top Layer And Track (3143.181mil,1735.575mil)(3151.055mil,1735.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D11-2(3092mil,1916.677mil) on Top Layer And Track (3032.945mil,1932.425mil)(3040.819mil,1932.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D11-2(3092mil,1916.677mil) on Top Layer And Track (3092mil,1803.685mil)(3092mil,1864.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D11-2(3092mil,1916.677mil) on Top Layer And Track (3143.181mil,1932.425mil)(3151.055mil,1932.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D12-1(3632mil,1775mil) on Top Layer And Track (3572.945mil,1759.252mil)(3580.819mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D12-1(3632mil,1775mil) on Top Layer And Track (3632mil,1827.362mil)(3632mil,1887.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D12-1(3632mil,1775mil) on Top Layer And Track (3683.181mil,1759.252mil)(3691.055mil,1759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D12-2(3632mil,1940.354mil) on Top Layer And Track (3572.945mil,1956.102mil)(3580.819mil,1956.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D12-2(3632mil,1940.354mil) on Top Layer And Track (3632mil,1827.362mil)(3632mil,1887.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D12-2(3632mil,1940.354mil) on Top Layer And Track (3683.181mil,1956.102mil)(3691.055mil,1956.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad D3-1(2618mil,2245.945mil) on Bottom Layer And Text "D3" (2667mil,2293.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D3-1(2618mil,2245.945mil) on Bottom Layer And Track (2558.945mil,2261.693mil)(2566.819mil,2261.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D3-1(2618mil,2245.945mil) on Bottom Layer And Track (2618mil,2132.953mil)(2618mil,2193.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D3-1(2618mil,2245.945mil) on Bottom Layer And Track (2669.181mil,2261.693mil)(2677.055mil,2261.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad D5-1(1608mil,2261.677mil) on Bottom Layer And Text "D5" (1657mil,2309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D5-1(1608mil,2261.677mil) on Bottom Layer And Track (1548.945mil,2277.425mil)(1556.819mil,2277.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D5-1(1608mil,2261.677mil) on Bottom Layer And Track (1608mil,2148.685mil)(1608mil,2209.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D5-1(1608mil,2261.677mil) on Bottom Layer And Track (1659.181mil,2277.425mil)(1667.055mil,2277.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(1608mil,2096.323mil) on Bottom Layer And Text "R11" (1652mil,2015.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D5-2(1608mil,2096.323mil) on Bottom Layer And Track (1548.945mil,2080.575mil)(1556.819mil,2080.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D5-2(1608mil,2096.323mil) on Bottom Layer And Track (1608mil,2148.685mil)(1608mil,2209.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D5-2(1608mil,2096.323mil) on Bottom Layer And Track (1659.181mil,2080.575mil)(1667.055mil,2080.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.496mil < 10mil) Between Pad D6-1(1076mil,2256.354mil) on Bottom Layer And Text "D6" (1125mil,2304.221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D6-1(1076mil,2256.354mil) on Bottom Layer And Track (1016.945mil,2272.102mil)(1024.819mil,2272.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D6-1(1076mil,2256.354mil) on Bottom Layer And Track (1076mil,2143.362mil)(1076mil,2203.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D6-1(1076mil,2256.354mil) on Bottom Layer And Track (1127.181mil,2272.102mil)(1135.055mil,2272.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D6-2(1076mil,2091mil) on Bottom Layer And Track (1016.945mil,2075.252mil)(1024.819mil,2075.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D6-2(1076mil,2091mil) on Bottom Layer And Track (1076mil,2143.362mil)(1076mil,2203.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D6-2(1076mil,2091mil) on Bottom Layer And Track (1127.181mil,2075.252mil)(1135.055mil,2075.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D7-1(1049mil,1726.323mil) on Top Layer And Track (1049mil,1778.685mil)(1049mil,1839.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D7-1(1049mil,1726.323mil) on Top Layer And Track (1100.181mil,1710.575mil)(1108.055mil,1710.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D7-1(1049mil,1726.323mil) on Top Layer And Track (989.945mil,1710.575mil)(997.819mil,1710.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D7-2(1049mil,1891.677mil) on Top Layer And Track (1049mil,1778.685mil)(1049mil,1839.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D7-2(1049mil,1891.677mil) on Top Layer And Track (1100.181mil,1907.425mil)(1108.055mil,1907.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D7-2(1049mil,1891.677mil) on Top Layer And Track (989.945mil,1907.425mil)(997.819mil,1907.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad D8-1(1590mil,1738.646mil) on Top Layer And Text "D8" (1625mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D8-1(1590mil,1738.646mil) on Top Layer And Track (1530.945mil,1722.898mil)(1538.819mil,1722.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D8-1(1590mil,1738.646mil) on Top Layer And Track (1590mil,1791.008mil)(1590mil,1851.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D8-1(1590mil,1738.646mil) on Top Layer And Track (1641.181mil,1722.898mil)(1649.055mil,1722.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D8-2(1590mil,1904mil) on Top Layer And Track (1530.945mil,1919.748mil)(1538.819mil,1919.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D8-2(1590mil,1904mil) on Top Layer And Track (1590mil,1791.008mil)(1590mil,1851.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D8-2(1590mil,1904mil) on Top Layer And Track (1641.181mil,1919.748mil)(1649.055mil,1919.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D9-1(2084mil,1752.646mil) on Top Layer And Track (2024.945mil,1736.898mil)(2032.819mil,1736.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D9-1(2084mil,1752.646mil) on Top Layer And Track (2084mil,1805.008mil)(2084mil,1865.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D9-1(2084mil,1752.646mil) on Top Layer And Track (2135.181mil,1736.898mil)(2143.055mil,1736.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D9-2(2084mil,1918mil) on Top Layer And Track (2024.945mil,1933.748mil)(2032.819mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.992mil < 10mil) Between Pad D9-2(2084mil,1918mil) on Top Layer And Track (2084mil,1805.008mil)(2084mil,1865.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D9-2(2084mil,1918mil) on Top Layer And Track (2135.181mil,1933.748mil)(2143.055mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q10-1(2345mil,1688.803mil) on Top Layer And Track (2358.78mil,1639.591mil)(2358.78mil,1663.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q10-2(2345mil,1614mil) on Top Layer And Track (2358.78mil,1639.591mil)(2358.78mil,1663.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-1(3387.575mil,2259.598mil) on Bottom Layer And Track (3401.354mil,2285.189mil)(3401.354mil,2308.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q11-2(2856.575mil,1605.599mil) on Top Layer And Track (2870.354mil,1631.189mil)(2870.354mil,1654.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-2(3387.575mil,2334.401mil) on Bottom Layer And Track (3401.354mil,2285.189mil)(3401.354mil,2308.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q12-1(3374mil,1684.803mil) on Top Layer And Track (3387.78mil,1635.591mil)(3387.78mil,1659.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q12-2(3374mil,1610mil) on Top Layer And Track (3387.78mil,1635.591mil)(3387.78mil,1659.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-1(2896.787mil,2259.599mil) on Bottom Layer And Track (2910.567mil,2285.189mil)(2910.567mil,2308.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-2(2896.787mil,2334.402mil) on Bottom Layer And Track (2910.567mil,2285.189mil)(2910.567mil,2308.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q3-1(2387.787mil,2240.599mil) on Bottom Layer And Track (2401.567mil,2266.189mil)(2401.567mil,2289.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q3-2(2387.787mil,2315.402mil) on Bottom Layer And Track (2401.567mil,2266.189mil)(2401.567mil,2289.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q4-1(1912.787mil,2244.914mil) on Bottom Layer And Track (1926.567mil,2270.504mil)(1926.567mil,2294.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q4-2(1912.787mil,2319.717mil) on Bottom Layer And Track (1926.567mil,2270.504mil)(1926.567mil,2294.126mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q5-1(1374.787mil,2249.598mil) on Bottom Layer And Track (1388.567mil,2275.189mil)(1388.567mil,2298.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q5-2(1374.787mil,2324.402mil) on Bottom Layer And Track (1388.567mil,2275.189mil)(1388.567mil,2298.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q6-1(839.787mil,2236.598mil) on Bottom Layer And Track (853.567mil,2262.189mil)(853.567mil,2285.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q7-1(809.787mil,1682.401mil) on Top Layer And Track (823.567mil,1633.189mil)(823.567mil,1656.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q7-2(809.788mil,1607.598mil) on Top Layer And Track (823.567mil,1633.189mil)(823.567mil,1656.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q8-1(1342.787mil,1685.401mil) on Top Layer And Track (1356.567mil,1636.189mil)(1356.567mil,1659.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q8-2(1342.787mil,1610.598mil) on Top Layer And Track (1356.567mil,1636.189mil)(1356.567mil,1659.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q9-1(1847.787mil,1694.401mil) on Top Layer And Track (1861.567mil,1645.189mil)(1861.567mil,1668.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q9-2(1847.787mil,1619.598mil) on Top Layer And Track (1861.567mil,1645.189mil)(1861.567mil,1668.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R10-1(2119mil,1856.685mil) on Bottom Layer And Track (2087.898mil,1826.567mil)(2087.898mil,1871.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(2119mil,1856.685mil) on Bottom Layer And Track (2087.898mil,1826.567mil)(2150.102mil,1826.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(2119mil,1856.685mil) on Bottom Layer And Track (2150.102mil,1826.567mil)(2150.102mil,1871.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(2119mil,1917.315mil) on Bottom Layer And Track (2087.898mil,1902.748mil)(2087.898mil,1947.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(2119mil,1917.315mil) on Bottom Layer And Track (2087.898mil,1947.433mil)(2150.102mil,1947.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(2119mil,1917.315mil) on Bottom Layer And Track (2150.102mil,1902.748mil)(2150.102mil,1947.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R11-1(1590mil,1890.685mil) on Bottom Layer And Track (1558.898mil,1860.567mil)(1558.898mil,1905.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(1590mil,1890.685mil) on Bottom Layer And Track (1558.898mil,1860.567mil)(1621.102mil,1860.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(1590mil,1890.685mil) on Bottom Layer And Track (1621.102mil,1860.567mil)(1621.102mil,1905.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1590mil,1951.315mil) on Bottom Layer And Track (1558.898mil,1936.748mil)(1558.898mil,1981.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1590mil,1951.315mil) on Bottom Layer And Track (1558.898mil,1981.433mil)(1621.102mil,1981.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(1590mil,1951.315mil) on Bottom Layer And Track (1621.102mil,1936.748mil)(1621.102mil,1981.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R12-1(1072mil,1853.685mil) on Bottom Layer And Track (1040.898mil,1823.567mil)(1040.898mil,1868.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(1072mil,1853.685mil) on Bottom Layer And Track (1040.898mil,1823.567mil)(1103.102mil,1823.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(1072mil,1853.685mil) on Bottom Layer And Track (1103.102mil,1823.567mil)(1103.102mil,1868.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(1072mil,1914.315mil) on Bottom Layer And Track (1040.898mil,1899.748mil)(1040.898mil,1944.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(1072mil,1914.315mil) on Bottom Layer And Track (1040.898mil,1944.433mil)(1103.102mil,1944.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(1072mil,1914.315mil) on Bottom Layer And Track (1103.102mil,1899.748mil)(1103.102mil,1944.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R14-1(1236mil,1980.685mil) on Bottom Layer And Track (1204.898mil,1950.567mil)(1204.898mil,1995.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(1236mil,1980.685mil) on Bottom Layer And Track (1204.898mil,1950.567mil)(1267.102mil,1950.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(1236mil,1980.685mil) on Bottom Layer And Track (1267.102mil,1950.567mil)(1267.102mil,1995.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(1236mil,2041.315mil) on Bottom Layer And Track (1204.898mil,2026.748mil)(1204.898mil,2071.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(1236mil,2041.315mil) on Bottom Layer And Track (1204.898mil,2071.433mil)(1267.102mil,2071.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(1236mil,2041.315mil) on Bottom Layer And Track (1267.102mil,2026.748mil)(1267.102mil,2071.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R16-1(1781mil,2180.685mil) on Bottom Layer And Track (1749.898mil,2150.567mil)(1749.898mil,2195.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(1781mil,2180.685mil) on Bottom Layer And Track (1749.898mil,2150.567mil)(1812.102mil,2150.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(1781mil,2180.685mil) on Bottom Layer And Track (1812.102mil,2150.567mil)(1812.102mil,2195.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1781mil,2241.315mil) on Bottom Layer And Track (1749.898mil,2226.748mil)(1749.898mil,2271.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1781mil,2241.315mil) on Bottom Layer And Track (1749.898mil,2271.433mil)(1812.102mil,2271.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1781mil,2241.315mil) on Bottom Layer And Track (1812.102mil,2226.748mil)(1812.102mil,2271.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R17-1(1231mil,2215mil) on Bottom Layer And Track (1199.898mil,2184.882mil)(1199.898mil,2229.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1231mil,2215mil) on Bottom Layer And Track (1199.898mil,2184.882mil)(1262.102mil,2184.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1231mil,2215mil) on Bottom Layer And Track (1262.102mil,2184.882mil)(1262.102mil,2229.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1231mil,2275.63mil) on Bottom Layer And Track (1199.898mil,2261.063mil)(1199.898mil,2305.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1231mil,2275.63mil) on Bottom Layer And Track (1199.898mil,2305.748mil)(1262.102mil,2305.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1231mil,2275.63mil) on Bottom Layer And Track (1262.102mil,2261.063mil)(1262.102mil,2305.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1055mil,2097.315mil) on Top Layer And Track (1023.898mil,2082.748mil)(1023.898mil,2127.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1055mil,2097.315mil) on Top Layer And Track (1023.898mil,2127.433mil)(1086.102mil,2127.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1055mil,2097.315mil) on Top Layer And Track (1086.102mil,2082.748mil)(1086.102mil,2127.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R19-2(1055mil,2036.685mil) on Top Layer And Track (1023.898mil,2006.567mil)(1023.898mil,2051.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1055mil,2036.685mil) on Top Layer And Track (1023.898mil,2006.567mil)(1086.102mil,2006.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1055mil,2036.685mil) on Top Layer And Track (1086.102mil,2006.567mil)(1086.102mil,2051.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(1594mil,2112.315mil) on Top Layer And Track (1562.898mil,2097.748mil)(1562.898mil,2142.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(1594mil,2112.315mil) on Top Layer And Track (1562.898mil,2142.433mil)(1625.102mil,2142.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(1594mil,2112.315mil) on Top Layer And Track (1625.102mil,2097.748mil)(1625.102mil,2142.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R20-2(1594mil,2051.685mil) on Top Layer And Track (1562.898mil,2021.567mil)(1562.898mil,2066.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(1594mil,2051.685mil) on Top Layer And Track (1562.898mil,2021.567mil)(1625.102mil,2021.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(1594mil,2051.685mil) on Top Layer And Track (1625.102mil,2021.567mil)(1625.102mil,2066.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(2078mil,2109.315mil) on Top Layer And Track (2046.898mil,2094.748mil)(2046.898mil,2139.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(2078mil,2109.315mil) on Top Layer And Track (2046.898mil,2139.433mil)(2109.102mil,2139.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(2078mil,2109.315mil) on Top Layer And Track (2109.102mil,2094.748mil)(2109.102mil,2139.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R21-2(2078mil,2048.685mil) on Top Layer And Track (2046.898mil,2018.567mil)(2046.898mil,2063.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(2078mil,2048.685mil) on Top Layer And Track (2046.898mil,2018.567mil)(2109.102mil,2018.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(2078mil,2048.685mil) on Top Layer And Track (2109.102mil,2018.567mil)(2109.102mil,2063.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(694mil,2079.63mil) on Top Layer And Track (662.898mil,2065.063mil)(662.898mil,2109.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(694mil,2079.63mil) on Top Layer And Track (662.898mil,2109.748mil)(725.102mil,2109.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(694mil,2079.63mil) on Top Layer And Track (725.102mil,2065.063mil)(725.102mil,2109.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R22-2(694mil,2019mil) on Top Layer And Track (662.898mil,1988.882mil)(662.898mil,2033.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(694mil,2019mil) on Top Layer And Track (662.898mil,1988.882mil)(725.102mil,1988.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(694mil,2019mil) on Top Layer And Track (725.102mil,1988.882mil)(725.102mil,2033.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(1223mil,2073.63mil) on Top Layer And Track (1191.898mil,2059.063mil)(1191.898mil,2103.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(1223mil,2073.63mil) on Top Layer And Track (1191.898mil,2103.748mil)(1254.102mil,2103.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(1223mil,2073.63mil) on Top Layer And Track (1254.102mil,2059.063mil)(1254.102mil,2103.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R23-2(1223mil,2013mil) on Top Layer And Track (1191.898mil,1982.882mil)(1191.898mil,2027.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(1223mil,2013mil) on Top Layer And Track (1191.898mil,1982.882mil)(1254.102mil,1982.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(1223mil,2013mil) on Top Layer And Track (1254.102mil,1982.882mil)(1254.102mil,2027.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(1732mil,2077.315mil) on Top Layer And Track (1700.898mil,2062.748mil)(1700.898mil,2107.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(1732mil,2077.315mil) on Top Layer And Track (1700.898mil,2107.433mil)(1763.102mil,2107.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(1732mil,2077.315mil) on Top Layer And Track (1763.102mil,2062.748mil)(1763.102mil,2107.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R24-2(1732mil,2016.685mil) on Top Layer And Track (1700.898mil,1986.567mil)(1700.898mil,2031.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(1732mil,2016.685mil) on Top Layer And Track (1700.898mil,1986.567mil)(1763.102mil,1986.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(1732mil,2016.685mil) on Top Layer And Track (1763.102mil,1986.567mil)(1763.102mil,2031.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(701mil,1822mil) on Top Layer And Track (669.898mil,1807.433mil)(669.898mil,1852.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(701mil,1822mil) on Top Layer And Track (669.898mil,1852.118mil)(732.102mil,1852.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(701mil,1822mil) on Top Layer And Track (732.102mil,1807.433mil)(732.102mil,1852.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R25-2(701mil,1761.37mil) on Top Layer And Track (669.898mil,1731.252mil)(669.898mil,1775.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(701mil,1761.37mil) on Top Layer And Track (669.898mil,1731.252mil)(732.102mil,1731.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(701mil,1761.37mil) on Top Layer And Track (732.102mil,1731.252mil)(732.102mil,1775.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(1221mil,1827mil) on Top Layer And Track (1189.898mil,1812.433mil)(1189.898mil,1857.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(1221mil,1827mil) on Top Layer And Track (1189.898mil,1857.118mil)(1252.102mil,1857.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(1221mil,1827mil) on Top Layer And Track (1252.102mil,1812.433mil)(1252.102mil,1857.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R26-2(1221mil,1766.37mil) on Top Layer And Track (1189.898mil,1736.252mil)(1189.898mil,1780.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(1221mil,1766.37mil) on Top Layer And Track (1189.898mil,1736.252mil)(1252.102mil,1736.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(1221mil,1766.37mil) on Top Layer And Track (1252.102mil,1736.252mil)(1252.102mil,1780.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(1726mil,1834mil) on Top Layer And Track (1694.898mil,1819.433mil)(1694.898mil,1864.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(1726mil,1834mil) on Top Layer And Track (1694.898mil,1864.118mil)(1757.102mil,1864.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(1726mil,1834mil) on Top Layer And Track (1757.102mil,1819.433mil)(1757.102mil,1864.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R27-2(1726mil,1773.37mil) on Top Layer And Track (1694.898mil,1743.252mil)(1694.898mil,1787.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(1726mil,1773.37mil) on Top Layer And Track (1694.898mil,1743.252mil)(1757.102mil,1743.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(1726mil,1773.37mil) on Top Layer And Track (1757.102mil,1743.252mil)(1757.102mil,1787.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R28-2(2589mil,2040.685mil) on Top Layer And Track (2557.898mil,2010.567mil)(2557.898mil,2055.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(2589mil,2040.685mil) on Top Layer And Track (2620.102mil,2010.567mil)(2620.102mil,2055.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(3083mil,2112.63mil) on Top Layer And Track (3051.898mil,2098.063mil)(3051.898mil,2142.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(3083mil,2112.63mil) on Top Layer And Track (3051.898mil,2142.748mil)(3114.102mil,2142.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(3083mil,2112.63mil) on Top Layer And Track (3114.102mil,2098.063mil)(3114.102mil,2142.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R29-2(3083mil,2052mil) on Top Layer And Track (3051.898mil,2021.882mil)(3051.898mil,2066.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(3083mil,2052mil) on Top Layer And Track (3051.898mil,2021.882mil)(3114.102mil,2021.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(3083mil,2052mil) on Top Layer And Track (3114.102mil,2021.882mil)(3114.102mil,2066.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R30-2(3631mil,2062mil) on Top Layer And Track (3599.898mil,2031.882mil)(3599.898mil,2076.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(3631mil,2062mil) on Top Layer And Track (3599.898mil,2031.882mil)(3662.102mil,2031.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(3631mil,2062mil) on Top Layer And Track (3662.102mil,2031.882mil)(3662.102mil,2076.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R3-1(2614mil,1874.685mil) on Bottom Layer And Track (2582.898mil,1844.567mil)(2582.898mil,1889.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(2614mil,1874.685mil) on Bottom Layer And Track (2582.898mil,1844.567mil)(2645.102mil,1844.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(2614mil,1874.685mil) on Bottom Layer And Track (2645.102mil,1844.567mil)(2645.102mil,1889.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2220mil,2075.315mil) on Top Layer And Track (2188.898mil,2060.748mil)(2188.898mil,2105.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2220mil,2075.315mil) on Top Layer And Track (2188.898mil,2105.433mil)(2251.102mil,2105.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2220mil,2075.315mil) on Top Layer And Track (2251.102mil,2060.748mil)(2251.102mil,2105.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R31-2(2220mil,2014.685mil) on Top Layer And Track (2188.898mil,1984.567mil)(2188.898mil,2029.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(2220mil,2014.685mil) on Top Layer And Track (2188.898mil,1984.567mil)(2251.102mil,1984.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(2220mil,2014.685mil) on Top Layer And Track (2251.102mil,1984.567mil)(2251.102mil,2029.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2614mil,1935.315mil) on Bottom Layer And Track (2582.898mil,1920.748mil)(2582.898mil,1965.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2614mil,1935.315mil) on Bottom Layer And Track (2582.898mil,1965.433mil)(2645.102mil,1965.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2614mil,1935.315mil) on Bottom Layer And Track (2645.102mil,1920.748mil)(2645.102mil,1965.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(2728mil,2068.315mil) on Top Layer And Track (2696.898mil,2053.748mil)(2696.898mil,2098.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(2728mil,2068.315mil) on Top Layer And Track (2696.898mil,2098.433mil)(2759.102mil,2098.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(2728mil,2068.315mil) on Top Layer And Track (2759.102mil,2053.748mil)(2759.102mil,2098.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R32-2(2728mil,2007.685mil) on Top Layer And Track (2696.898mil,1977.567mil)(2696.898mil,2022.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(2728mil,2007.685mil) on Top Layer And Track (2696.898mil,1977.567mil)(2759.102mil,1977.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(2728mil,2007.685mil) on Top Layer And Track (2759.102mil,1977.567mil)(2759.102mil,2022.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(3238mil,2081.315mil) on Top Layer And Track (3206.898mil,2066.748mil)(3206.898mil,2111.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(3238mil,2081.315mil) on Top Layer And Track (3206.898mil,2111.433mil)(3269.102mil,2111.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(3238mil,2081.315mil) on Top Layer And Track (3269.102mil,2066.748mil)(3269.102mil,2111.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R33-2(3238mil,2020.685mil) on Top Layer And Track (3206.898mil,1990.567mil)(3206.898mil,2035.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(3238mil,2020.685mil) on Top Layer And Track (3206.898mil,1990.567mil)(3269.102mil,1990.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(3238mil,2020.685mil) on Top Layer And Track (3269.102mil,1990.567mil)(3269.102mil,2035.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(2223mil,1817mil) on Top Layer And Track (2191.898mil,1802.433mil)(2191.898mil,1847.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(2223mil,1817mil) on Top Layer And Track (2191.898mil,1847.118mil)(2254.102mil,1847.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(2223mil,1817mil) on Top Layer And Track (2254.102mil,1802.433mil)(2254.102mil,1847.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R34-2(2223mil,1756.37mil) on Top Layer And Track (2191.898mil,1726.252mil)(2191.898mil,1770.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(2223mil,1756.37mil) on Top Layer And Track (2191.898mil,1726.252mil)(2254.102mil,1726.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(2223mil,1756.37mil) on Top Layer And Track (2254.102mil,1726.252mil)(2254.102mil,1770.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(2727mil,1819.315mil) on Top Layer And Track (2695.898mil,1804.748mil)(2695.898mil,1849.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(2727mil,1819.315mil) on Top Layer And Track (2695.898mil,1849.433mil)(2758.102mil,1849.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(2727mil,1819.315mil) on Top Layer And Track (2758.102mil,1804.748mil)(2758.102mil,1849.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R35-2(2727mil,1758.685mil) on Top Layer And Track (2695.898mil,1728.567mil)(2695.898mil,1773.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(2727mil,1758.685mil) on Top Layer And Track (2695.898mil,1728.567mil)(2758.102mil,1728.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(2727mil,1758.685mil) on Top Layer And Track (2758.102mil,1728.567mil)(2758.102mil,1773.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(3248mil,1815mil) on Top Layer And Track (3216.898mil,1800.433mil)(3216.898mil,1845.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(3248mil,1815mil) on Top Layer And Track (3216.898mil,1845.118mil)(3279.102mil,1845.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(3248mil,1815mil) on Top Layer And Track (3279.102mil,1800.433mil)(3279.102mil,1845.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R36-2(3248mil,1754.37mil) on Top Layer And Track (3216.898mil,1724.252mil)(3216.898mil,1768.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(3248mil,1754.37mil) on Top Layer And Track (3216.898mil,1724.252mil)(3279.102mil,1724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(3248mil,1754.37mil) on Top Layer And Track (3279.102mil,1724.252mil)(3279.102mil,1768.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R4-1(3253.425mil,1973.268mil) on Bottom Layer And Track (3222.323mil,1943.15mil)(3222.323mil,1987.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(3253.425mil,1973.268mil) on Bottom Layer And Track (3222.323mil,1943.15mil)(3284.528mil,1943.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(3253.425mil,1973.268mil) on Bottom Layer And Track (3284.528mil,1943.15mil)(3284.528mil,1987.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3253.425mil,2033.898mil) on Bottom Layer And Track (3222.323mil,2019.331mil)(3222.323mil,2064.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3253.425mil,2033.898mil) on Bottom Layer And Track (3222.323mil,2064.016mil)(3284.528mil,2064.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3253.425mil,2033.898mil) on Bottom Layer And Track (3284.528mil,2019.331mil)(3284.528mil,2064.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R7-1(3262mil,2203.685mil) on Bottom Layer And Track (3230.898mil,2173.567mil)(3230.898mil,2218.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3262mil,2203.685mil) on Bottom Layer And Track (3230.898mil,2173.567mil)(3293.102mil,2173.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3262mil,2203.685mil) on Bottom Layer And Track (3293.102mil,2173.567mil)(3293.102mil,2218.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3262mil,2264.315mil) on Bottom Layer And Track (3230.898mil,2249.748mil)(3230.898mil,2294.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3262mil,2264.315mil) on Bottom Layer And Track (3230.898mil,2294.433mil)(3293.102mil,2294.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3262mil,2264.315mil) on Bottom Layer And Track (3293.102mil,2249.748mil)(3293.102mil,2294.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R9-1(2264mil,2210.174mil) on Bottom Layer And Track (2232.898mil,2180.056mil)(2232.898mil,2224.741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(2264mil,2210.174mil) on Bottom Layer And Track (2232.898mil,2180.056mil)(2295.102mil,2180.056mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(2264mil,2210.174mil) on Bottom Layer And Track (2295.102mil,2180.056mil)(2295.102mil,2224.741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(2264mil,2270.804mil) on Bottom Layer And Track (2232.898mil,2256.237mil)(2232.898mil,2300.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(2264mil,2270.804mil) on Bottom Layer And Track (2232.898mil,2300.922mil)(2295.102mil,2300.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(2264mil,2270.804mil) on Bottom Layer And Track (2295.102mil,2256.237mil)(2295.102mil,2300.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY10-1(2448.425mil,1492.25mil) on Multi-Layer And Track (2295.669mil,1534.676mil)(2495.669mil,1534.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY10-1(2448.425mil,1492.25mil) on Multi-Layer And Track (2495.669mil,919.094mil)(2495.669mil,1534.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY10-2(2448.425mil,1343.45mil) on Multi-Layer And Track (2495.669mil,919.094mil)(2495.669mil,1534.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.689mil < 10mil) Between Pad RLY10-3(2448.425mil,897mil) on Multi-Layer And Track (2495.669mil,719.094mil)(2495.669mil,865.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.873mil < 10mil) Between Pad RLY10-3(2448.425mil,897mil) on Multi-Layer And Track (2495.669mil,919.094mil)(2495.669mil,1534.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.019mil < 10mil) Between Pad RLY10-4(2448.425mil,698.575mil) on Multi-Layer And Track (2495.669mil,519.094mil)(2495.669mil,665.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.244mil < 10mil) Between Pad RLY10-4(2448.425mil,698.575mil) on Multi-Layer And Track (2495.669mil,719.094mil)(2495.669mil,865.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY10-5(2448.425mil,500.15mil) on Multi-Layer And Track (2495.669mil,432.276mil)(2495.669mil,465.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad RLY10-5(2448.425mil,500.15mil) on Multi-Layer And Track (2495.669mil,519.094mil)(2495.669mil,665.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY11-1(2956.425mil,1500.25mil) on Multi-Layer And Track (2803.669mil,1542.676mil)(3003.669mil,1542.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY11-1(2956.425mil,1500.25mil) on Multi-Layer And Track (3003.669mil,927.094mil)(3003.669mil,1542.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY11-2(2956.425mil,1351.45mil) on Multi-Layer And Track (3003.669mil,927.094mil)(3003.669mil,1542.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.689mil < 10mil) Between Pad RLY11-3(2956.425mil,905mil) on Multi-Layer And Track (3003.669mil,727.094mil)(3003.669mil,873.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.873mil < 10mil) Between Pad RLY11-3(2956.425mil,905mil) on Multi-Layer And Track (3003.669mil,927.094mil)(3003.669mil,1542.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.019mil < 10mil) Between Pad RLY11-4(2956.425mil,706.575mil) on Multi-Layer And Track (3003.669mil,527.094mil)(3003.669mil,673.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.244mil < 10mil) Between Pad RLY11-4(2956.425mil,706.575mil) on Multi-Layer And Track (3003.669mil,727.094mil)(3003.669mil,873.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY11-5(2956.425mil,508.15mil) on Multi-Layer And Track (3003.669mil,440.276mil)(3003.669mil,473.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad RLY11-5(2956.425mil,508.15mil) on Multi-Layer And Track (3003.669mil,527.094mil)(3003.669mil,673.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY12-1(3494.425mil,1511.8mil) on Multi-Layer And Track (3341.669mil,1554.226mil)(3541.669mil,1554.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY12-1(3494.425mil,1511.8mil) on Multi-Layer And Track (3541.669mil,938.644mil)(3541.669mil,1554.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY12-2(3494.425mil,1363mil) on Multi-Layer And Track (3541.669mil,938.644mil)(3541.669mil,1554.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.689mil < 10mil) Between Pad RLY12-3(3494.425mil,916.55mil) on Multi-Layer And Track (3541.669mil,738.644mil)(3541.669mil,885.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.873mil < 10mil) Between Pad RLY12-3(3494.425mil,916.55mil) on Multi-Layer And Track (3541.669mil,938.644mil)(3541.669mil,1554.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.019mil < 10mil) Between Pad RLY12-4(3494.425mil,718.125mil) on Multi-Layer And Track (3541.669mil,538.644mil)(3541.669mil,685.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.244mil < 10mil) Between Pad RLY12-4(3494.425mil,718.125mil) on Multi-Layer And Track (3541.669mil,738.644mil)(3541.669mil,885.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY12-5(3494.425mil,519.7mil) on Multi-Layer And Track (3541.669mil,451.826mil)(3541.669mil,485.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad RLY12-5(3494.425mil,519.7mil) on Multi-Layer And Track (3541.669mil,538.644mil)(3541.669mil,685.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad RLY2-3(2862.425mil,3052mil) on Multi-Layer And Track (2815.181mil,2414.324mil)(2815.181mil,3029.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad RLY2-3(2862.425mil,3052mil) on Multi-Layer And Track (2815.181mil,3083.542mil)(2815.181mil,3229.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY2-4(2862.425mil,3250.425mil) on Multi-Layer And Track (2815.181mil,3083.542mil)(2815.181mil,3229.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Pad RLY2-4(2862.425mil,3250.425mil) on Multi-Layer And Track (2815.181mil,3283.542mil)(2815.181mil,3429.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY2-5(2862.425mil,3448.85mil) on Multi-Layer And Track (2815.181mil,3283.542mil)(2815.181mil,3429.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY2-5(2862.425mil,3448.85mil) on Multi-Layer And Track (2815.181mil,3483.542mil)(2815.181mil,3516.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY3-1(2373.425mil,2443.75mil) on Multi-Layer And Track (2326.181mil,2401.324mil)(2326.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY3-1(2373.425mil,2443.75mil) on Multi-Layer And Track (2326.181mil,2401.324mil)(2526.181mil,2401.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY3-2(2373.425mil,2592.55mil) on Multi-Layer And Track (2326.181mil,2401.324mil)(2326.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad RLY3-3(2373.425mil,3039mil) on Multi-Layer And Track (2326.181mil,2401.324mil)(2326.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad RLY3-3(2373.425mil,3039mil) on Multi-Layer And Track (2326.181mil,3070.542mil)(2326.181mil,3216.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY3-4(2373.425mil,3237.425mil) on Multi-Layer And Track (2326.181mil,3070.542mil)(2326.181mil,3216.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Pad RLY3-4(2373.425mil,3237.425mil) on Multi-Layer And Track (2326.181mil,3270.542mil)(2326.181mil,3416.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY3-5(2373.425mil,3435.85mil) on Multi-Layer And Track (2326.181mil,3270.542mil)(2326.181mil,3416.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY3-5(2373.425mil,3435.85mil) on Multi-Layer And Track (2326.181mil,3470.542mil)(2326.181mil,3503.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY4-1(1844.425mil,2443.75mil) on Multi-Layer And Track (1797.181mil,2401.324mil)(1797.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY4-1(1844.425mil,2443.75mil) on Multi-Layer And Track (1797.181mil,2401.324mil)(1997.181mil,2401.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY4-2(1844.425mil,2592.55mil) on Multi-Layer And Track (1797.181mil,2401.324mil)(1797.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad RLY4-3(1844.425mil,3039mil) on Multi-Layer And Track (1797.181mil,2401.324mil)(1797.181mil,3016.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad RLY4-3(1844.425mil,3039mil) on Multi-Layer And Track (1797.181mil,3070.542mil)(1797.181mil,3216.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY4-4(1844.425mil,3237.425mil) on Multi-Layer And Track (1797.181mil,3070.542mil)(1797.181mil,3216.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Pad RLY4-4(1844.425mil,3237.425mil) on Multi-Layer And Track (1797.181mil,3270.542mil)(1797.181mil,3416.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY4-5(1844.425mil,3435.85mil) on Multi-Layer And Track (1797.181mil,3270.542mil)(1797.181mil,3416.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY4-5(1844.425mil,3435.85mil) on Multi-Layer And Track (1797.181mil,3470.542mil)(1797.181mil,3503.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY5-1(1346mil,2458.75mil) on Multi-Layer And Track (1298.756mil,2416.324mil)(1298.756mil,3031.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY5-1(1346mil,2458.75mil) on Multi-Layer And Track (1298.756mil,2416.324mil)(1498.756mil,2416.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY5-2(1346mil,2607.55mil) on Multi-Layer And Track (1298.756mil,2416.324mil)(1298.756mil,3031.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad RLY5-3(1346mil,3054mil) on Multi-Layer And Track (1298.756mil,2416.324mil)(1298.756mil,3031.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad RLY5-3(1346mil,3054mil) on Multi-Layer And Track (1298.756mil,3085.542mil)(1298.756mil,3231.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY5-4(1346mil,3252.425mil) on Multi-Layer And Track (1298.756mil,3085.542mil)(1298.756mil,3231.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Pad RLY5-4(1346mil,3252.425mil) on Multi-Layer And Track (1298.756mil,3285.542mil)(1298.756mil,3431.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY6-1(770mil,2435.325mil) on Multi-Layer And Track (722.756mil,2392.899mil)(722.756mil,3008.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY6-1(770mil,2435.325mil) on Multi-Layer And Track (722.756mil,2392.899mil)(922.756mil,2392.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad RLY6-2(770mil,2584.125mil) on Multi-Layer And Track (722.756mil,2392.899mil)(722.756mil,3008.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad RLY6-3(770mil,3030.575mil) on Multi-Layer And Track (722.756mil,2392.899mil)(722.756mil,3008.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.733mil < 10mil) Between Pad RLY6-3(770mil,3030.575mil) on Multi-Layer And Track (722.756mil,3062.117mil)(722.756mil,3208.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.136mil < 10mil) Between Pad RLY6-4(770mil,3229mil) on Multi-Layer And Track (722.756mil,3062.117mil)(722.756mil,3208.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.872mil < 10mil) Between Pad RLY6-4(770mil,3229mil) on Multi-Layer And Track (722.756mil,3262.117mil)(722.756mil,3408.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY6-5(770mil,3427.425mil) on Multi-Layer And Track (722.756mil,3462.117mil)(722.756mil,3495.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY7-1(856.425mil,1480.8mil) on Multi-Layer And Track (703.669mil,1523.226mil)(903.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY7-1(856.425mil,1480.8mil) on Multi-Layer And Track (903.669mil,907.644mil)(903.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY7-2(856.425mil,1332mil) on Multi-Layer And Track (903.669mil,907.644mil)(903.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY8-1(1391.425mil,1483.8mil) on Multi-Layer And Track (1238.669mil,1526.226mil)(1438.669mil,1526.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY8-1(1391.425mil,1483.8mil) on Multi-Layer And Track (1438.669mil,910.644mil)(1438.669mil,1526.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY8-2(1391.425mil,1335mil) on Multi-Layer And Track (1438.669mil,910.644mil)(1438.669mil,1526.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.689mil < 10mil) Between Pad RLY8-3(1391.425mil,888.55mil) on Multi-Layer And Track (1438.669mil,710.644mil)(1438.669mil,857.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.873mil < 10mil) Between Pad RLY8-3(1391.425mil,888.55mil) on Multi-Layer And Track (1438.669mil,910.644mil)(1438.669mil,1526.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.019mil < 10mil) Between Pad RLY8-4(1391.425mil,690.125mil) on Multi-Layer And Track (1438.669mil,510.644mil)(1438.669mil,657.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.244mil < 10mil) Between Pad RLY8-4(1391.425mil,690.125mil) on Multi-Layer And Track (1438.669mil,710.644mil)(1438.669mil,857.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad RLY9-1(1919.425mil,1480.8mil) on Multi-Layer And Track (1766.669mil,1523.226mil)(1966.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY9-1(1919.425mil,1480.8mil) on Multi-Layer And Track (1966.669mil,907.644mil)(1966.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.313mil < 10mil) Between Pad RLY9-2(1919.425mil,1332mil) on Multi-Layer And Track (1966.669mil,907.644mil)(1966.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.689mil < 10mil) Between Pad RLY9-3(1919.425mil,885.55mil) on Multi-Layer And Track (1966.669mil,707.644mil)(1966.669mil,854.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.873mil < 10mil) Between Pad RLY9-3(1919.425mil,885.55mil) on Multi-Layer And Track (1966.669mil,907.644mil)(1966.669mil,1523.226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.019mil < 10mil) Between Pad RLY9-4(1919.425mil,687.125mil) on Multi-Layer And Track (1966.669mil,507.644mil)(1966.669mil,654.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.244mil < 10mil) Between Pad RLY9-4(1919.425mil,687.125mil) on Multi-Layer And Track (1966.669mil,707.644mil)(1966.669mil,854.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Pad RLY9-5(1919.425mil,488.7mil) on Multi-Layer And Track (1966.669mil,420.826mil)(1966.669mil,454.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad RLY9-5(1919.425mil,488.7mil) on Multi-Layer And Track (1966.669mil,507.644mil)(1966.669mil,654.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U10-1(1443mil,2198.7mil) on Top Layer And Track (1302.448mil,2131.772mil)(1483.552mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U10-1(1443mil,2198.7mil) on Top Layer And Track (1483.552mil,1871.928mil)(1483.552mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U10-2(1343mil,2198.7mil) on Top Layer And Track (1302.448mil,1871.928mil)(1302.448mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U10-2(1343mil,2198.7mil) on Top Layer And Track (1302.448mil,2131.772mil)(1483.552mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U10-3(1343mil,1805mil) on Top Layer And Track (1302.448mil,1871.928mil)(1302.448mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U10-3(1343mil,1805mil) on Top Layer And Track (1302.448mil,1871.928mil)(1483.552mil,1871.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U10-4(1443mil,1805mil) on Top Layer And Track (1302.448mil,1871.928mil)(1483.552mil,1871.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U10-4(1443mil,1805mil) on Top Layer And Track (1483.552mil,1871.928mil)(1483.552mil,2131.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U1-1(3478.588mil,1749.891mil) on Bottom Layer And Track (3338.036mil,1816.819mil)(3519.14mil,1816.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U1-1(3478.588mil,1749.891mil) on Bottom Layer And Track (3519.14mil,1816.819mil)(3519.14mil,2076.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U11-1(1941.588mil,2203.109mil) on Top Layer And Track (1801.036mil,2136.181mil)(1982.14mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U11-1(1941.588mil,2203.109mil) on Top Layer And Track (1982.14mil,1876.337mil)(1982.14mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U11-2(1841.588mil,2203.109mil) on Top Layer And Track (1801.036mil,1876.337mil)(1801.036mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U11-2(1841.588mil,2203.109mil) on Top Layer And Track (1801.036mil,2136.181mil)(1982.14mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U11-3(1841.588mil,1809.409mil) on Top Layer And Track (1801.036mil,1876.337mil)(1801.036mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U11-3(1841.588mil,1809.409mil) on Top Layer And Track (1801.036mil,1876.337mil)(1982.14mil,1876.337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U11-4(1941.588mil,1809.409mil) on Top Layer And Track (1801.036mil,1876.337mil)(1982.14mil,1876.337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U11-4(1941.588mil,1809.409mil) on Top Layer And Track (1982.14mil,1876.337mil)(1982.14mil,2136.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad U13-1(5154mil,772mil) on Multi-Layer And Track (5037.417mil,703.4mil)(5105.774mil,771.757mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad U13-1(5154mil,772mil) on Multi-Layer And Track (5105.774mil,771.757mil)(5105.774mil,1036.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.308mil < 10mil) Between Pad U13-2(5154mil,972mil) on Multi-Layer And Track (5105.774mil,771.757mil)(5105.774mil,1036.174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U14-1(2438mil,2201.7mil) on Top Layer And Track (2297.448mil,2134.772mil)(2478.552mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U14-1(2438mil,2201.7mil) on Top Layer And Track (2478.552mil,1874.928mil)(2478.552mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U14-2(2338mil,2201.7mil) on Top Layer And Track (2297.448mil,1874.928mil)(2297.448mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U14-2(2338mil,2201.7mil) on Top Layer And Track (2297.448mil,2134.772mil)(2478.552mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U14-3(2338mil,1808mil) on Top Layer And Track (2297.448mil,1874.928mil)(2297.448mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U14-3(2338mil,1808mil) on Top Layer And Track (2297.448mil,1874.928mil)(2478.552mil,1874.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U14-4(2438mil,1808mil) on Top Layer And Track (2297.448mil,1874.928mil)(2478.552mil,1874.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U14-4(2438mil,1808mil) on Top Layer And Track (2478.552mil,1874.928mil)(2478.552mil,2134.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U15-1(2956mil,2193.7mil) on Top Layer And Track (2815.448mil,2126.772mil)(2996.552mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U15-1(2956mil,2193.7mil) on Top Layer And Track (2996.552mil,1866.928mil)(2996.552mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U15-2(2856mil,2193.7mil) on Top Layer And Track (2815.448mil,1866.928mil)(2815.448mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U15-2(2856mil,2193.7mil) on Top Layer And Track (2815.448mil,2126.772mil)(2996.552mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U15-3(2856mil,1800mil) on Top Layer And Track (2815.448mil,1866.928mil)(2815.448mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U15-3(2856mil,1800mil) on Top Layer And Track (2815.448mil,1866.928mil)(2996.552mil,1866.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U15-4(2956mil,1800mil) on Top Layer And Track (2815.448mil,1866.928mil)(2996.552mil,1866.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U15-4(2956mil,1800mil) on Top Layer And Track (2996.552mil,1866.928mil)(2996.552mil,2126.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U16-2(3386mil,2192.7mil) on Top Layer And Track (3345.448mil,1865.928mil)(3345.448mil,2125.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U16-2(3386mil,2192.7mil) on Top Layer And Track (3345.448mil,2125.772mil)(3526.552mil,2125.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U16-3(3386mil,1799mil) on Top Layer And Track (3345.448mil,1865.928mil)(3345.448mil,2125.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U16-3(3386mil,1799mil) on Top Layer And Track (3345.448mil,1865.928mil)(3526.552mil,1865.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U16-4(3486mil,1799mil) on Top Layer And Track (3345.448mil,1865.928mil)(3526.552mil,1865.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U16-4(3486mil,1799mil) on Top Layer And Track (3526.552mil,1865.928mil)(3526.552mil,2125.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U2-1(2998.588mil,1741.576mil) on Bottom Layer And Track (2858.036mil,1808.504mil)(3039.14mil,1808.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U2-1(2998.588mil,1741.576mil) on Bottom Layer And Track (3039.14mil,1808.504mil)(3039.14mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U2-2(2898.588mil,1741.576mil) on Bottom Layer And Track (2858.036mil,1808.504mil)(2858.036mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U2-2(2898.588mil,1741.576mil) on Bottom Layer And Track (2858.036mil,1808.504mil)(3039.14mil,1808.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U2-3(2898.588mil,2135.276mil) on Bottom Layer And Track (2858.036mil,1808.504mil)(2858.036mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U2-3(2898.588mil,2135.276mil) on Bottom Layer And Track (2858.036mil,2068.348mil)(3039.14mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U2-4(2998.588mil,2135.276mil) on Bottom Layer And Track (2858.036mil,2068.348mil)(3039.14mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U2-4(2998.588mil,2135.276mil) on Bottom Layer And Track (3039.14mil,1808.504mil)(3039.14mil,2068.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U3-1(2476.588mil,1736.891mil) on Bottom Layer And Track (2336.036mil,1803.819mil)(2517.14mil,1803.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U3-1(2476.588mil,1736.891mil) on Bottom Layer And Track (2517.14mil,1803.819mil)(2517.14mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U3-2(2376.588mil,1736.891mil) on Bottom Layer And Track (2336.036mil,1803.819mil)(2336.036mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U3-2(2376.588mil,1736.891mil) on Bottom Layer And Track (2336.036mil,1803.819mil)(2517.14mil,1803.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U3-3(2376.588mil,2130.591mil) on Bottom Layer And Track (2336.036mil,1803.819mil)(2336.036mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U3-3(2376.588mil,2130.591mil) on Bottom Layer And Track (2336.036mil,2063.663mil)(2517.14mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U3-4(2476.588mil,2130.591mil) on Bottom Layer And Track (2336.036mil,2063.663mil)(2517.14mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U3-4(2476.588mil,2130.591mil) on Bottom Layer And Track (2517.14mil,1803.819mil)(2517.14mil,2063.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U5-1(1459.588mil,1744.891mil) on Bottom Layer And Track (1319.036mil,1811.819mil)(1500.14mil,1811.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U5-1(1459.588mil,1744.891mil) on Bottom Layer And Track (1500.14mil,1811.819mil)(1500.14mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U5-2(1359.588mil,1744.891mil) on Bottom Layer And Track (1319.036mil,1811.819mil)(1319.036mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U5-2(1359.588mil,1744.891mil) on Bottom Layer And Track (1319.036mil,1811.819mil)(1500.14mil,1811.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U5-3(1359.588mil,2138.591mil) on Bottom Layer And Track (1319.036mil,1811.819mil)(1319.036mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U5-3(1359.588mil,2138.591mil) on Bottom Layer And Track (1319.036mil,2071.663mil)(1500.14mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U5-4(1459.588mil,2138.591mil) on Bottom Layer And Track (1319.036mil,2071.663mil)(1500.14mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U5-4(1459.588mil,2138.591mil) on Bottom Layer And Track (1500.14mil,1811.819mil)(1500.14mil,2071.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U6-1(930.588mil,1729.891mil) on Bottom Layer And Track (790.036mil,1796.819mil)(971.14mil,1796.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U6-1(930.588mil,1729.891mil) on Bottom Layer And Track (971.14mil,1796.819mil)(971.14mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U6-2(830.588mil,1729.891mil) on Bottom Layer And Track (790.036mil,1796.819mil)(790.036mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U6-2(830.588mil,1729.891mil) on Bottom Layer And Track (790.036mil,1796.819mil)(971.14mil,1796.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U6-3(830.588mil,2123.591mil) on Bottom Layer And Track (790.036mil,1796.819mil)(790.036mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U6-3(830.588mil,2123.591mil) on Bottom Layer And Track (790.036mil,2056.663mil)(971.14mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U6-4(930.588mil,2123.591mil) on Bottom Layer And Track (790.036mil,2056.663mil)(971.14mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U6-4(930.588mil,2123.591mil) on Bottom Layer And Track (971.14mil,1796.819mil)(971.14mil,2056.663mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U9-1(910.588mil,2200.109mil) on Top Layer And Track (770.036mil,2133.181mil)(951.14mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U9-1(910.588mil,2200.109mil) on Top Layer And Track (951.14mil,1873.337mil)(951.14mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U9-2(810.588mil,2200.109mil) on Top Layer And Track (770.036mil,1873.337mil)(770.036mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U9-2(810.588mil,2200.109mil) on Top Layer And Track (770.036mil,2133.181mil)(951.14mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U9-3(810.588mil,1806.409mil) on Top Layer And Track (770.036mil,1873.337mil)(770.036mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U9-3(810.588mil,1806.409mil) on Top Layer And Track (770.036mil,1873.337mil)(951.14mil,1873.337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.873mil < 10mil) Between Pad U9-4(910.588mil,1806.409mil) on Top Layer And Track (770.036mil,1873.337mil)(951.14mil,1873.337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.547mil < 10mil) Between Pad U9-4(910.588mil,1806.409mil) on Top Layer And Track (951.14mil,1873.337mil)(951.14mil,2133.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z1-1(6811.307mil,3021.63mil) on Bottom Layer And Track (6756.189mil,3033.441mil)(6766.774mil,3033.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Pad Z1-1(6811.307mil,3021.63mil) on Bottom Layer And Track (6813.669mil,2914.15mil)(6813.669mil,2972.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z1-1(6811.307mil,3021.63mil) on Bottom Layer And Track (6855.84mil,3033.441mil)(6866.425mil,3033.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z1-2(6811.307mil,2864.15mil) on Bottom Layer And Track (6756.189mil,2852.339mil)(6766.774mil,2852.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad Z1-2(6811.307mil,2864.15mil) on Bottom Layer And Track (6813.669mil,2914.15mil)(6813.669mil,2972.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z1-2(6811.307mil,2864.15mil) on Bottom Layer And Track (6855.84mil,2852.339mil)(6866.425mil,2852.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z2-1(6237.882mil,1841.63mil) on Bottom Layer And Track (6182.764mil,1853.441mil)(6193.349mil,1853.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Pad Z2-1(6237.882mil,1841.63mil) on Bottom Layer And Track (6240.244mil,1734.15mil)(6240.244mil,1792.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z2-1(6237.882mil,1841.63mil) on Bottom Layer And Track (6282.415mil,1853.441mil)(6293mil,1853.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z2-2(6237.882mil,1684.15mil) on Bottom Layer And Track (6182.764mil,1672.339mil)(6193.349mil,1672.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad Z2-2(6237.882mil,1684.15mil) on Bottom Layer And Track (6240.244mil,1734.15mil)(6240.244mil,1792.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z2-2(6237.882mil,1684.15mil) on Bottom Layer And Track (6282.415mil,1672.339mil)(6293mil,1672.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z3-1(7043.118mil,805.047mil) on Top Layer And Track (6988mil,816.858mil)(6998.585mil,816.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Pad Z3-1(7043.118mil,805.047mil) on Top Layer And Track (7040.756mil,697.567mil)(7040.756mil,756.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z3-1(7043.118mil,805.047mil) on Top Layer And Track (7087.651mil,816.858mil)(7098.236mil,816.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z3-2(7043.118mil,647.567mil) on Top Layer And Track (6988mil,635.756mil)(6998.585mil,635.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad Z3-2(7043.118mil,647.567mil) on Top Layer And Track (7040.756mil,697.567mil)(7040.756mil,756.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad Z3-2(7043.118mil,647.567mil) on Top Layer And Track (7087.651mil,635.756mil)(7098.236mil,635.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
Rule Violations :482

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D12" (3728mil,1933mil) on Top Overlay And Track (3835.433mil,1181.102mil)(3835.433mil,2913.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.732mil < 10mil) Between Text "D7" (1117mil,1653mil) on Top Overlay And Track (1100.181mil,1710.575mil)(1108.055mil,1710.575mil) on Top Overlay Silk Text to Silk Clearance [9.732mil]
   Violation between Silk To Silk Clearance Constraint: (9.732mil < 10mil) Between Text "D7" (1117mil,1653mil) on Top Overlay And Track (1108.055mil,1710.575mil)(1108.055mil,1907.425mil) on Top Overlay Silk Text to Silk Clearance [9.732mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "MGND" (7443mil,1578mil) on Top Overlay And Track (7328mil,1584mil)(7514.748mil,1584mil) on Top Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (0.068mil < 10mil) Between Text "R14" (1209mil,1925mil) on Bottom Overlay And Track (1319.036mil,1811.819mil)(1319.036mil,2071.663mil) on Bottom Overlay Silk Text to Silk Clearance [0.068mil]
   Violation between Silk To Silk Clearance Constraint: (6.504mil < 10mil) Between Text "R24" (1684mil,2129mil) on Top Overlay And Track (1801.036mil,1876.337mil)(1801.036mil,2136.181mil) on Top Overlay Silk Text to Silk Clearance [6.504mil]
   Violation between Silk To Silk Clearance Constraint: (6.504mil < 10mil) Between Text "R24" (1684mil,2129mil) on Top Overlay And Track (1801.036mil,2136.181mil)(1982.14mil,2136.181mil) on Top Overlay Silk Text to Silk Clearance [6.504mil]
   Violation between Silk To Silk Clearance Constraint: (6.403mil < 10mil) Between Text "R27" (1668mil,1887mil) on Top Overlay And Track (1801.036mil,1876.337mil)(1801.036mil,2136.181mil) on Top Overlay Silk Text to Silk Clearance [6.403mil]
   Violation between Silk To Silk Clearance Constraint: (0.075mil < 10mil) Between Text "R31" (2195mil,2139mil) on Top Overlay And Track (2297.448mil,1874.928mil)(2297.448mil,2134.772mil) on Top Overlay Silk Text to Silk Clearance [0.075mil]
   Violation between Silk To Silk Clearance Constraint: (0.075mil < 10mil) Between Text "R31" (2195mil,2139mil) on Top Overlay And Track (2297.448mil,2134.772mil)(2478.552mil,2134.772mil) on Top Overlay Silk Text to Silk Clearance [0.075mil]
   Violation between Silk To Silk Clearance Constraint: (6.072mil < 10mil) Between Text "R32" (2694mil,2133mil) on Top Overlay And Track (2815.448mil,1866.928mil)(2815.448mil,2126.772mil) on Top Overlay Silk Text to Silk Clearance [6.072mil]
   Violation between Silk To Silk Clearance Constraint: (6.072mil < 10mil) Between Text "R32" (2694mil,2133mil) on Top Overlay And Track (2815.448mil,2126.772mil)(2996.552mil,2126.772mil) on Top Overlay Silk Text to Silk Clearance [6.072mil]
   Violation between Silk To Silk Clearance Constraint: (9.816mil < 10mil) Between Text "R35" (2689mil,1882mil) on Top Overlay And Track (2815.448mil,1866.928mil)(2815.448mil,2126.772mil) on Top Overlay Silk Text to Silk Clearance [9.816mil]
   Violation between Silk To Silk Clearance Constraint: (3.759mil < 10mil) Between Text "RLY12" (3641.732mil,1181.102mil) on Top Overlay And Track (3835.433mil,1181.102mil)(3835.433mil,2913.386mil) on Top Overlay Silk Text to Silk Clearance [3.759mil]
   Violation between Silk To Silk Clearance Constraint: (3.759mil < 10mil) Between Text "RLY12" (3641.732mil,1181.102mil) on Top Overlay And Track (3835.433mil,1181.102mil)(4219.291mil,1181.102mil) on Top Overlay Silk Text to Silk Clearance [3.759mil]
   Violation between Silk To Silk Clearance Constraint: (7.011mil < 10mil) Between Text "U13" (5059mil,1407mil) on Top Overlay And Track (5051mil,1462mil)(5051mil,2462mil) on Top Overlay Silk Text to Silk Clearance [7.011mil]
   Violation between Silk To Silk Clearance Constraint: (5.013mil < 10mil) Between Text "U13" (5059mil,1407mil) on Top Overlay And Track (5051mil,1462mil)(6051mil,1462mil) on Top Overlay Silk Text to Silk Clearance [5.013mil]
   Violation between Silk To Silk Clearance Constraint: (9.92mil < 10mil) Between Text "VCC" (317mil,3687mil) on Top Overlay And Track (438mil,3531.05mil)(438mil,3931.05mil) on Top Overlay Silk Text to Silk Clearance [9.92mil]
Rule Violations :18

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00