*design* DebussyLib (btIdent 2006.04v1)
Command arguments:
    +define+verilog
    /home/user1/vsd10f/vsd10f23/n26991784/RCA/rca.v
    /home/user1/vsd10f/vsd10f23/n26991784/RCA/tb_rca.v

Highest level modules:
t_Add_4bitRCA

Total	0 error(s),   0 warning(s)
