#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d60f7b96c0 .scope module, "iiitb_lfsr_tb" "iiitb_lfsr_tb" 2 1;
 .timescale 0 0;
v0x55d60f7dec80_0 .var "clk", 0 0;
v0x55d60f7ded40_0 .var "load", 0 0;
v0x55d60f7dee00_0 .net "q", 0 0, L_0x55d60f7e09a0;  1 drivers
v0x55d60f7deed0_0 .var "rst", 0 0;
v0x55d60f7def70_0 .var "seed", 3 0;
S_0x55d60f7b9850 .scope module, "L" "iiitb_lfsr" 2 7, 3 1 0, S_0x55d60f7b96c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "seed";
    .port_info 4 /INPUT 1 "load";
L_0x55d60f7dff20 .functor XOR 1, L_0x55d60f7e0710, L_0x55d60f7e0800, C4<0>, C4<0>;
L_0x55d60f7e09a0 .functor BUFZ 1, L_0x55d60f7dff20, C4<0>, C4<0>, C4<0>;
v0x55d60f7ddf30_0 .net *"_ivl_11", 0 0, L_0x55d60f7dfdb0;  1 drivers
v0x55d60f7de030_0 .net *"_ivl_13", 0 0, L_0x55d60f7dfe80;  1 drivers
v0x55d60f7de110_0 .net *"_ivl_15", 0 0, L_0x55d60f7dff90;  1 drivers
v0x55d60f7de1d0_0 .net *"_ivl_16", 3 0, L_0x55d60f7e00f0;  1 drivers
v0x55d60f7de2b0_0 .net *"_ivl_23", 0 0, L_0x55d60f7e0710;  1 drivers
v0x55d60f7de3e0_0 .net *"_ivl_25", 0 0, L_0x55d60f7e0800;  1 drivers
v0x55d60f7de4c0_0 .net "clk", 0 0, v0x55d60f7dec80_0;  1 drivers
v0x55d60f7de560_0 .net "load", 0 0, v0x55d60f7ded40_0;  1 drivers
v0x55d60f7de600_0 .net "nextbit", 0 0, L_0x55d60f7dff20;  1 drivers
v0x55d60f7de750_0 .net "q", 0 0, L_0x55d60f7e09a0;  alias, 1 drivers
v0x55d60f7de810_0 .net "rst", 0 0, v0x55d60f7deed0_0;  1 drivers
v0x55d60f7de940_0 .net "seed", 3 0, v0x55d60f7def70_0;  1 drivers
v0x55d60f7dea20_0 .net "state_in", 3 0, L_0x55d60f7df850;  1 drivers
v0x55d60f7deb00_0 .net "state_out", 3 0, L_0x55d60f7df010;  1 drivers
L_0x55d60f7df010 .concat [ 1 1 1 1], v0x55d60f7ab0f0_0, v0x55d60f7db310_0, v0x55d60f7db920_0, v0x55d60f7dbf20_0;
L_0x55d60f7df1d0 .part L_0x55d60f7df850, 0, 1;
L_0x55d60f7df2d0 .part L_0x55d60f7df850, 1, 1;
L_0x55d60f7df3a0 .part L_0x55d60f7df850, 2, 1;
L_0x55d60f7df470 .part L_0x55d60f7df850, 3, 1;
L_0x55d60f7df850 .concat [ 1 1 1 1], v0x55d60f7dc750_0, v0x55d60f7dcee0_0, v0x55d60f7dd670_0, v0x55d60f7ddda0_0;
L_0x55d60f7dfa20 .part v0x55d60f7def70_0, 0, 1;
L_0x55d60f7dfac0 .part v0x55d60f7def70_0, 1, 1;
L_0x55d60f7dfbb0 .part v0x55d60f7def70_0, 2, 1;
L_0x55d60f7dfc80 .part v0x55d60f7def70_0, 3, 1;
L_0x55d60f7dfdb0 .part L_0x55d60f7df010, 2, 1;
L_0x55d60f7dfe80 .part L_0x55d60f7df010, 1, 1;
L_0x55d60f7dff90 .part L_0x55d60f7df010, 0, 1;
L_0x55d60f7e00f0 .concat [ 1 1 1 1], L_0x55d60f7dff20, L_0x55d60f7dff90, L_0x55d60f7dfe80, L_0x55d60f7dfdb0;
L_0x55d60f7e02a0 .part L_0x55d60f7e00f0, 0, 1;
L_0x55d60f7e0340 .part L_0x55d60f7e00f0, 1, 1;
L_0x55d60f7e0470 .part L_0x55d60f7e00f0, 2, 1;
L_0x55d60f7e05a0 .part L_0x55d60f7e00f0, 3, 1;
L_0x55d60f7e0710 .part L_0x55d60f7df010, 2, 1;
L_0x55d60f7e0800 .part L_0x55d60f7df010, 3, 1;
S_0x55d60f77e0f0 .scope module, "F[0]" "flipflop" 3 9, 4 13 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x55d60f7ab7b0_0 .net "clk", 0 0, v0x55d60f7dec80_0;  alias, 1 drivers
v0x55d60f7ab8b0_0 .net "d", 0 0, L_0x55d60f7df1d0;  1 drivers
v0x55d60f7ab0f0_0 .var "q", 0 0;
v0x55d60f7ab1f0_0 .net "rst", 0 0, v0x55d60f7deed0_0;  alias, 1 drivers
E_0x55d60f7beec0 .event posedge, v0x55d60f7ab1f0_0, v0x55d60f7ab7b0_0;
S_0x55d60f7db0f0 .scope module, "F[1]" "flipflop" 3 9, 4 13 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x55d60f7aaa30_0 .net "clk", 0 0, v0x55d60f7dec80_0;  alias, 1 drivers
v0x55d60f7aab30_0 .net "d", 0 0, L_0x55d60f7df2d0;  1 drivers
v0x55d60f7db310_0 .var "q", 0 0;
v0x55d60f7db3e0_0 .net "rst", 0 0, v0x55d60f7deed0_0;  alias, 1 drivers
S_0x55d60f7db540 .scope module, "F[2]" "flipflop" 3 9, 4 13 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x55d60f7db770_0 .net "clk", 0 0, v0x55d60f7dec80_0;  alias, 1 drivers
v0x55d60f7db860_0 .net "d", 0 0, L_0x55d60f7df3a0;  1 drivers
v0x55d60f7db920_0 .var "q", 0 0;
v0x55d60f7db9c0_0 .net "rst", 0 0, v0x55d60f7deed0_0;  alias, 1 drivers
S_0x55d60f7dbb30 .scope module, "F[3]" "flipflop" 3 9, 4 13 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x55d60f7dbda0_0 .net "clk", 0 0, v0x55d60f7dec80_0;  alias, 1 drivers
v0x55d60f7dbe60_0 .net "d", 0 0, L_0x55d60f7df470;  1 drivers
v0x55d60f7dbf20_0 .var "q", 0 0;
v0x55d60f7dbff0_0 .net "rst", 0 0, v0x55d60f7deed0_0;  alias, 1 drivers
S_0x55d60f7dc140 .scope module, "M1[0]" "mux" 3 10, 4 1 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x55d60f7df5d0 .functor NOT 1, v0x55d60f7ded40_0, C4<0>, C4<0>, C4<0>;
v0x55d60f7dc450_0 .net "a", 0 0, L_0x55d60f7dfa20;  1 drivers
v0x55d60f7dc530_0 .net "b", 0 0, L_0x55d60f7e02a0;  1 drivers
v0x55d60f7dc5f0_0 .net "control", 0 0, v0x55d60f7ded40_0;  alias, 1 drivers
v0x55d60f7dc690_0 .net "notcontrol", 0 0, L_0x55d60f7df5d0;  1 drivers
v0x55d60f7dc750_0 .var "q", 0 0;
E_0x55d60f7bec00 .event edge, v0x55d60f7dc530_0, v0x55d60f7dc450_0, v0x55d60f7dc690_0, v0x55d60f7dc5f0_0;
S_0x55d60f7dc8e0 .scope module, "M1[1]" "mux" 3 10, 4 1 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x55d60f7df670 .functor NOT 1, v0x55d60f7ded40_0, C4<0>, C4<0>, C4<0>;
v0x55d60f7dcba0_0 .net "a", 0 0, L_0x55d60f7dfac0;  1 drivers
v0x55d60f7dcc80_0 .net "b", 0 0, L_0x55d60f7e0340;  1 drivers
v0x55d60f7dcd40_0 .net "control", 0 0, v0x55d60f7ded40_0;  alias, 1 drivers
v0x55d60f7dce40_0 .net "notcontrol", 0 0, L_0x55d60f7df670;  1 drivers
v0x55d60f7dcee0_0 .var "q", 0 0;
E_0x55d60f7a1db0 .event edge, v0x55d60f7dcc80_0, v0x55d60f7dcba0_0, v0x55d60f7dce40_0, v0x55d60f7dc5f0_0;
S_0x55d60f7dd050 .scope module, "M1[2]" "mux" 3 10, 4 1 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x55d60f7df710 .functor NOT 1, v0x55d60f7ded40_0, C4<0>, C4<0>, C4<0>;
v0x55d60f7dd310_0 .net "a", 0 0, L_0x55d60f7dfbb0;  1 drivers
v0x55d60f7dd3f0_0 .net "b", 0 0, L_0x55d60f7e0470;  1 drivers
v0x55d60f7dd4b0_0 .net "control", 0 0, v0x55d60f7ded40_0;  alias, 1 drivers
v0x55d60f7dd5d0_0 .net "notcontrol", 0 0, L_0x55d60f7df710;  1 drivers
v0x55d60f7dd670_0 .var "q", 0 0;
E_0x55d60f7b1380 .event edge, v0x55d60f7dd3f0_0, v0x55d60f7dd310_0, v0x55d60f7dd5d0_0, v0x55d60f7dc5f0_0;
S_0x55d60f7dd800 .scope module, "M1[3]" "mux" 3 10, 4 1 0, S_0x55d60f7b9850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x55d60f7df7b0 .functor NOT 1, v0x55d60f7ded40_0, C4<0>, C4<0>, C4<0>;
v0x55d60f7ddac0_0 .net "a", 0 0, L_0x55d60f7dfc80;  1 drivers
v0x55d60f7ddba0_0 .net "b", 0 0, L_0x55d60f7e05a0;  1 drivers
v0x55d60f7ddc60_0 .net "control", 0 0, v0x55d60f7ded40_0;  alias, 1 drivers
v0x55d60f7ddd00_0 .net "notcontrol", 0 0, L_0x55d60f7df7b0;  1 drivers
v0x55d60f7ddda0_0 .var "q", 0 0;
E_0x55d60f7b1fb0 .event edge, v0x55d60f7ddba0_0, v0x55d60f7ddac0_0, v0x55d60f7ddd00_0, v0x55d60f7dc5f0_0;
    .scope S_0x55d60f77e0f0;
T_0 ;
    %wait E_0x55d60f7beec0;
    %load/vec4 v0x55d60f7ab1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7ab0f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d60f7ab8b0_0;
    %store/vec4 v0x55d60f7ab0f0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d60f7db0f0;
T_1 ;
    %wait E_0x55d60f7beec0;
    %load/vec4 v0x55d60f7db3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7db310_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d60f7aab30_0;
    %store/vec4 v0x55d60f7db310_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d60f7db540;
T_2 ;
    %wait E_0x55d60f7beec0;
    %load/vec4 v0x55d60f7db9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7db920_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d60f7db860_0;
    %store/vec4 v0x55d60f7db920_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d60f7dbb30;
T_3 ;
    %wait E_0x55d60f7beec0;
    %load/vec4 v0x55d60f7dbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7dbf20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d60f7dbe60_0;
    %store/vec4 v0x55d60f7dbf20_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d60f7dc140;
T_4 ;
    %wait E_0x55d60f7bec00;
    %load/vec4 v0x55d60f7dc5f0_0;
    %load/vec4 v0x55d60f7dc450_0;
    %and;
    %load/vec4 v0x55d60f7dc690_0;
    %load/vec4 v0x55d60f7dc530_0;
    %and;
    %or;
    %store/vec4 v0x55d60f7dc750_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d60f7dc8e0;
T_5 ;
    %wait E_0x55d60f7a1db0;
    %load/vec4 v0x55d60f7dcd40_0;
    %load/vec4 v0x55d60f7dcba0_0;
    %and;
    %load/vec4 v0x55d60f7dce40_0;
    %load/vec4 v0x55d60f7dcc80_0;
    %and;
    %or;
    %store/vec4 v0x55d60f7dcee0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d60f7dd050;
T_6 ;
    %wait E_0x55d60f7b1380;
    %load/vec4 v0x55d60f7dd4b0_0;
    %load/vec4 v0x55d60f7dd310_0;
    %and;
    %load/vec4 v0x55d60f7dd5d0_0;
    %load/vec4 v0x55d60f7dd3f0_0;
    %and;
    %or;
    %store/vec4 v0x55d60f7dd670_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d60f7dd800;
T_7 ;
    %wait E_0x55d60f7b1fb0;
    %load/vec4 v0x55d60f7ddc60_0;
    %load/vec4 v0x55d60f7ddac0_0;
    %and;
    %load/vec4 v0x55d60f7ddd00_0;
    %load/vec4 v0x55d60f7ddba0_0;
    %and;
    %or;
    %store/vec4 v0x55d60f7ddda0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d60f7b96c0;
T_8 ;
    %vpi_call 2 12 "$dumpfile", "iiitb_lfsr.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d60f7b96c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7dec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7ded40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d60f7def70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7deed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d60f7deed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7deed0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55d60f7b96c0;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x55d60f7dec80_0;
    %nor/r;
    %store/vec4 v0x55d60f7dec80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d60f7b96c0;
T_10 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d60f7def70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d60f7ded40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d60f7ded40_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "iiitb_lfsr_tb.v";
    "iiitb_lfsr.v";
    "mux.v";
