// Seed: 1223143492
module module_0 (
    module_0,
    id_2,
    id_3
);
  input wire id_3;
  output tri id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply1 id_2,
    output logic id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    input supply1 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input wire id_15,
    output tri id_16,
    input tri1 id_17,
    input tri id_18,
    input wire id_19
);
  task id_21;
    begin : LABEL_0
      id_3 <= id_15;
    end
  endtask
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  wire id_22;
  assign id_3 = (id_10);
endmodule
