INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/graycode_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graycode_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/testbench7_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_1_4
