Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 20:55:17 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1148 |
|    Minimum number of control sets                        |  1148 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2886 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1148 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   116 |
| >= 6 to < 8        |    74 |
| >= 8 to < 10       |   141 |
| >= 10 to < 12      |    54 |
| >= 12 to < 14      |    72 |
| >= 14 to < 16      |    29 |
| >= 16              |   604 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5808 |         1334 |
| No           | No                    | Yes                    |             120 |           29 |
| No           | Yes                   | No                     |            3870 |         1058 |
| Yes          | No                    | No                     |           25732 |         6811 |
| Yes          | No                    | Yes                    |             160 |           34 |
| Yes          | Yes                   | No                     |           10368 |         2898 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                                           Enable Signal                                                                                                                                                                           |                                                                                                                                                                                          Set/Reset Signal                                                                                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_32s_34ns_65_2_1_U472/mul_ln551_reg_384640                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_32s_34ns_65_2_1_U471/gskip_1_reg_384130                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cam_pclk2_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ov5640_capture_yuv_1/U0/rst_n_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/colorFormat_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w2_d4_S_ShiftReg/push                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/colorFormat_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w2_d4_S_ShiftReg/push                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  cam_pclk1_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ov5640_capture_yuv_0/U0/rst_n_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_132/E[0]                                                                                                                                                                                                         | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_132/E[0]                                                                                                                                                                                                         | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_132/E[0]                                                                                                                                                                                                         | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/colorFormat_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w2_d4_S_ShiftReg/push                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/ce0                                                                                                                                                                                                                                                                                                             | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/flow_control_loop_pipe_U/ap_loop_init_reg_1                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/ce0_0                                                                                                                                                                                                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/flow_control_loop_pipe_U/ap_loop_init_reg_1                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/ap_block_pp0_stage0_subdone                                                                                       | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/ap_block_pp0_stage0_subdone                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_3_reg_4270                                                                                                                                                                                                | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_5_reg_435[0]_i_1_n_3                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cam_pclk2_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/empty_n_reg[0]                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_3_reg_4270                                                                                                                                                                                                | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_5_reg_435[0]_i_1_n_3                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cam_pclk2_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_1/U0/cmos_ps_cnt0__0                                                                                                                                                                                                                                                                                                                | design_1_i/ov5640_capture_yuv_1/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  cam_pclk1_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  cam_pclk1_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_0/U0/cmos_ps_cnt0__0                                                                                                                                                                                                                                                                                                                | design_1_i/ov5640_capture_yuv_0/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/cameraMA_r_fix_U/ap_rst_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/i_fu_680                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_23_reg_391280                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_11_reg_39133[31]_i_1_n_20                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_15_reg_390110                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_8_reg_39016[31]_i_1_n_20                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_11_reg_389020                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln555_6_reg_38907[31]_i_1_n_20                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/flow_control_loop_pipe_U/ap_done_reg_reg_inv[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_11_reg_389020                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_7_reg_38918[31]_i_1_n_20                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_17_reg_390710                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln535_40_reg_39098[0]_i_1_n_20                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/flow_control_loop_pipe_U/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_17_reg_390710                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln555_9_reg_39081[31]_i_1_n_20                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_17_reg_390710                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_10_reg_39092[31]_i_1_n_20                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_5_reg_388190                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_4_reg_38840[31]_i_1_n_20                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_25_reg_391780                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln555_12_reg_39188[31]_i_1_n_20                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_25_reg_391780                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_13_reg_39199[31]_i_1_n_20                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_9_reg_388770                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/select_ln535_5_reg_38882[31]_i_1_n_20                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln555_33_reg_392500                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gskip_val_24_reg_39255[31]_i_1_n_20                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/add_i_i401_reg_387690                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gskip_val_9_reg_38789[31]_i_1_n_20                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                        | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/select_ln370_3_reg_1919[2]_i_1_n_20                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/empty_n_reg[0]                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/flow_control_loop_pipe_sequential_init_U/i_fu_680                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/push                                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/empty_n_reg[0]                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_3_reg_4270                                                                                                                                                                                                | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/or_ln934_5_reg_435[0]_i_1_n_3                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/select_ln370_1_reg_1919[2]_i_1_n_20                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/push                                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/int_ap_start_reg                                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/push                                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__1_n_3                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_23_reg_391280                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln535_59_reg_39163[0]_i_1_n_20                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__1_n_3                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone            | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone              | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__1_n_3                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[4]_i_1_n_3                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                                                         | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_i_i682_i_reg_20270                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ShiftReg/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/waddr                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ShiftReg/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/full_n_reg[0]                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_i_i682_i_reg_20270                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ShiftReg/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/full_n_reg[0]                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/full_n_reg[0]                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[6]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_1/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_1/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/ap_block_pp0_stage0_subdone                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/p_reg_263[7]_i_1__0_n_20                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/or_ln1278_1_reg_4080                                                                                                                                                     | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[6]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___1_n_20                                                                                                                                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___56_n_20                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___1_n_20                                                                                                                                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___56_n_20                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/or_ln1278_1_reg_4080                                                                                                                                                     | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/fifo_rreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_1_out[0]                                                                                                                                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___32_n_20                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_2/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/fifo_rreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_2/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[6]_i_1_n_3                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/or_ln1278_1_reg_4080                                                                                                                                                     | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/fifo_rreq/raddr[6]_i_1_n_3                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/ap_block_pp0_stage0_subdone                                                                                       | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/p_reg_263[7]_i_1_n_20                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_1_out[0]                                                                                                                                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___32_n_20                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[6]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/we                                                                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/icmp_ln347_2_reg_2088_reg[0]_0                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_4_reg_1750                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_582                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_6_reg_1970                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter1_in_pix_7_reg_208[7]_i_1_n_3                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter0_in_pix_1_reg_143                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_578                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_586                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_582                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_4_reg_1750                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_578                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter0_in_pix_1_reg_143                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_586                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/user_resp/mOutPtr[7]_i_1__0_n_3                                                                                                                                                                                                                                                                         | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/fifo_rreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter1_in_pix_7_reg_208[7]_i_1_n_3                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_582                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/we                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_condition_684                                                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_phi_reg_pp0_iter2_s_reg_477[7]_i_1_n_20                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_4_reg_1750                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/we                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_6_reg_1970                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l1_10_reg_379750                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_3_reg_1640                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_full                                                                                                        | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_1_reg_1430                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter1_in_pix_7_reg_208[7]_i_1_n_3                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/fifo_rreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_phi_reg_pp0_iter0_in_pix_1_reg_143                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_2_reg_1530                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/regslice_both_vid_inL_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_590                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/ce0                                                                                                                                                                                                                                                                                                             | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/flow_control_loop_pipe_U/ap_loop_init_reg_0                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapxRMat_data_U/fifo_full                                                                                                        | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_6_reg_1970                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/regslice_both_vid_inL_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapxRMat_data_U/fifo_full                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/user_resp/mOutPtr[7]_i_1__0_n_3                                                                                                                                                                                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/regslice_both_vid_inR_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/fifo_full                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/user_resp/mOutPtr[7]_i_1__0_n_3                                                                                                                                                                                                                                                                         | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_3_reg_1640                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                      | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_1_reg_1430                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/fifo_rreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/regslice_both_vid_out_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_578                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_condition_684                                                                                                                                  | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_phi_reg_pp0_iter2_s_reg_477[7]_i_1__0_n_20                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/ap_condition_586                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_3_reg_1640                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_2_reg_1530                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_2_reg_1530                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_1_reg_1430                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/we                                                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/icmp_ln347_4_reg_2088_reg[0]_0                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/p_1_in                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/empty_n_reg                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/p_1_in                  | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/empty_n_reg                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/axi_data_2_lcssa_reg_163[7]_i_1__0_n_20                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/axi_data_2_lcssa_reg_163[7]_i_1_n_20                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1__0_n_20                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205_ap_start_reg_reg[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_reg_3940                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_reg_3940                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1_n_20                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205_ap_start_reg_reg[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/in_pix_reg_3940                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/AXIvideo2xfMat_8_0_600_800_1_2_U0_imgR_in_rows_c_write                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/Q[0]                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0_imgL_in_rows_c_write                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                     | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                             | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/push                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/push                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86_ap_start_reg_reg_0[0]                                                                                       | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/img_disp8u_cols_U/SR[0]                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                         | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/push_0                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/push_0                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/push                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/pix_1_reg_2530                                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/pix_1_reg_253[15]_i_1_n_20                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/push_0                                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/xfMat2AXIvideo_8_0_600_800_1_2_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/zext_ln432_reg_36779[9]_i_2_n_20                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/zext_ln432_reg_36779[9]_i_1_n_20                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/pix_1_reg_2530                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/pix_1_reg_253[15]_i_1_n_20                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/Q[1]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                               | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                    | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/ap_start0                                                                                                                                                                                                                                                                                                 | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/ap_NS_fsm10_out                                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter43_delta_1_reg_45440                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/or_ln414_1_reg_366130                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/E[0]                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/E[0]                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/AXIvideo2xfMat_8_0_600_800_1_2_U0_imgR_in_rows_c_write                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/ap_CS_fsm_state7                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0_imgL_in_rows_c_write                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/ap_CS_fsm_state7                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_ce_reg_reg_n_20                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/ce0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone            | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157_ap_start_reg_reg |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/E[0]                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone              | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157_ap_start_reg_reg   |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_ce_reg_reg_n_20                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/E[0]                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/E[0]                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/E[0]                                                                                                                                                                                                              | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg0                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/y_fu_146[0]_i_1_n_3                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                              | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                                                                      | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                              | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg0                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/i_1_fu_94[11]_i_1_n_3                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                                                                      | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg0                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                                                                      | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1_n_20                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/row_ind_fu_700_in[12]                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/i_1_fu_94[11]_i_1_n_3                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                              | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1__0_n_20                                                                                        | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/row_ind_fu_700_in[12]                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  cam_pclk1_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg0                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/y_fu_146[0]_i_1_n_3                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/i_1_fu_94[11]_i_1_n_3                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg0                                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  cam_pclk2_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg0                                                                                                                                                                                                     | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/y_fu_146[0]_i_1_n_3                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/edge_addr_reg_366510                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142_ap_start_reg_reg[0]                                                                                    | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/width_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w13_d4_S_ShiftReg/push                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg_reg[0]                                                                                             | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142_ap_start_reg_reg[0]                                                                                    | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211_ap_start_reg_reg_0[0]                                                                                              | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                     | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg_reg[0]                                                                                             | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211_ap_start_reg_reg_0[0]                                                                                              | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                             | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg_reg[0]                                                                                             | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                             | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_143/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211_ap_start_reg_reg_0[0]                                                                                              | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                     | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142_ap_start_reg_reg[0]                                                                                    | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_142/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/width_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w13_d4_S_ShiftReg/push                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/E[0]                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/SR[0]                                                    |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/E[0]                          | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/SR[0]                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/E[0]                      | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/flow_control_loop_pipe_sequential_init_U/SR[0]                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1_n_20                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/ap_NS_fsm11_out                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/E[0]                            | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/SR[0]                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/bottom_1_reg_521[1]_i_1__0_n_20                                                                                        | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/ap_NS_fsm11_out                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                     | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/width_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w13_d4_S_ShiftReg/push                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/sub_ln370_4_reg_19520                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/sub_ln370_5_reg_19520                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  cam_pclk2_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ov5640_capture_yuv_1/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_14_U/ap_enable_reg_pp0_iter3_reg_0                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sdiv_24ns_16s_10_28_1_U475/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1_divider_u/run_proc[0].remd_tmp[1][15]_i_1_n_20                                                        |                4 |             15 |         3.75 |
|  cam_pclk1_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ov5640_capture_yuv_0/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/ap_start0                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/xFImageClip_600_800_1_2_4_0_3_0_800_U0_height_read                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/Q[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/ap_start0                                                                                                                                                                               | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0_height_read                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_U0/ap_start0                                                                                                                                                                                 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_U0/xFReadOutStream_600_800_1_2_4_0_3_800_U0_height_read                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_U0/grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_U0/grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                      |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/trunc_ln578_reg_383540                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/mapxRMat_cols_U/ap_done_reg_reg                                                                                                                                                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/ap_start0                                                                                                                                                                                 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/width_c25_U/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0_sbmstate_preFilterCap_c_write                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/Q[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_5                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  cam_pclk2_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_1/U0/cmos_data_16b_0                                                                                                                                                                                                                                                                                                                | design_1_i/ov5640_capture_yuv_1/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_10                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  cam_pclk1_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_0/U0/cmos_data_16b_0                                                                                                                                                                                                                                                                                                                | design_1_i/ov5640_capture_yuv_0/U0/cam_href_d0_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_7                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_9                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/rightRemappedMat_cols_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/rightRemappedMat_rows_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_6                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/we                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/we                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/v_reg_2450[15]_i_1__0_n_20                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/u_reg_2444[15]_i_1__0_n_20                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/v_reg_2450[15]_i_1_n_20                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/u_reg_2444[15]_i_1_n_20                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/icmp_ln1262_reg_400_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_block_pp0_stage0_11001__0                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/ConvertShiftAbs_U0/grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/we                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/we                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/flow_control_loop_pipe_sequential_init_U/we                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/leftRemappedMat_rows_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/icmp_ln1262_reg_400_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/leftRemappedMat_cols_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/icmp_ln1262_reg_400_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/p_0_in                                                                                                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_block_pp0_stage0_11001__0                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/cameraMA_r_fix_U/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_4                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/cameraMA_l_fix_U/E[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_13_U/ap_enable_reg_pp0_iter3_reg[0]                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104_ap_start_reg_reg[0] | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/Q[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_158[23]_i_1_n_3                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/Q[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/i_fu_680                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_158[23]_i_1_n_3                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/ap_CS_fsm_state2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             17 |         1.70 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_211/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/i_fu_680                                                                                                                                                                                                                       | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104_ap_start_reg_reg[0]         | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_158[23]_i_1_n_3                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/indvar_flatten1174_fu_2404                                                                                                                 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_2396[0]                                                                                                          |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                           |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                                                                                                  | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                                                                                                                                           |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln524_reg_385760                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             21 |         1.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/img_disp8u_cols_U/SR[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |                6 |             21 |         3.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U265/ce_r                                                                                                                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U265/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                      |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U265/ce_r                                                                                                                                                                                         | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U266/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                      |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_2_reg_19370                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/ce_r                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                           |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/ce_r                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U296/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                           |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/we                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             22 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/we                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U224/ce_r                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U223/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                     |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_9_reg_19370                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U329/ce_r                                                                                                                                                                                             | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U330/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                          |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U329/ce_r                                                                                                                                                                                             | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U329/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                          |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/empty_136_reg_19930                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/empty_129_reg_19930                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U224/ce_r                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U224/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                     |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                           |                9 |             23 |         2.56 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                            |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               13 |             24 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___2_n_20                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___3_n_20                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/src_buf1_2_reg_6190                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___2_n_20                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/src_buf1_2_reg_6190                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               12 |             24 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               12 |             24 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               11 |             24 |         2.18 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___3_n_20                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_284/ap_ce_reg                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                             |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/AXIMMvideo2Bytes_U0_WidthInBytes_c_write                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_reg_unsigned_short_s_fu_198/ap_ce_reg                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_284/ap_ce_reg                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_284/ap_ce_reg                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/AXIMMvideo2Bytes_U0_WidthInBytes_c_write                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_reg_unsigned_short_s_fu_198/ap_ce_reg                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/grp_reg_unsigned_short_s_fu_198/ap_ce_reg                                                                                                                                                                                                                                 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/AXIMMvideo2Bytes_U0_WidthInBytes_c_write                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_U0/grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_Pipeline_VITIS_LOOP_s_fu_46/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/p_disp_strm_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x0_ShiftReg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/tmp_254_reg_385060                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_colorFormat_read                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln551_1_reg_385650                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_colorFormat_read                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln520_1_reg_385460                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_colorFormat_read                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/dout_vld_reg[0]                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/dout_vld_reg[0]                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176/dout_vld_reg[0]                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_14_U/ap_enable_reg_pp0_iter3_reg_0                                                                                          | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |               13 |             29 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_104_in                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_79_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/rdata_data[31]_i_1_n_20                                                                                                                                                                                                                                                                                                                          |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w15_d2_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w15_d2_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln555_33_reg_392500                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/WidthInBytes_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w15_d2_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/dc_reg_18380                                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/val_5_reg_1843[5]                                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/icmp_ln219_reg_2478_pp0_iter28_reg                                                                                                                                   |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/icmp_ln220_reg_2511_pp0_iter28_reg                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/icmp_ln219_reg_2478_pp0_iter28_reg                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/icmp_ln220_reg_2511_pp0_iter28_reg                                                                                                                                   |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                      | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/val_4_reg_1874[31]                                                                                                                                                                 |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/val_9_reg_1874[31]                                                                                                                                                           |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln482_reg_366170                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_U0/grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_Pipeline_VITIS_LOOP_s_fu_46/flow_control_loop_pipe_sequential_init_U/E[0]                           | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_U0/grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc9_Pipeline_VITIS_LOOP_s_fu_46/flow_control_loop_pipe_sequential_init_U/SR[0]                                                           |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/dc_reg_18380                                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/val_10_reg_1843[5]                                                                                                                                                           |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/cols_loc_channel_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_ShiftReg/we                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/dc_1_reg_18130                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/mapxRMat_rows_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/mapxRMat_cols_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/mapxLMat_rows_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/mapxLMat_cols_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/img_disp8u_rows_U/U_stereolbm_axis_cambm_fifo_w32_d6_S_ShiftReg/sel                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_14_reg_379870                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/img_disp8u_cols_U/U_stereolbm_axis_cambm_fifo_w32_d6_S_ShiftReg/sel                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/dc_2_reg_18130                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/result_10_reg_18690                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter16_delta_1_reg_45440                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_22_reg_381590                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/x_fl_reg_17910                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_18_reg_380830                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_7_reg_373460                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/cols_loc_channel_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x_ShiftReg/we                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0/ap_done_reg_reg_1                                                                                                                                                                                                | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/rows_loc_channel_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x_ShiftReg/we                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_done_reg_reg_1                                                                                                                                                                                            | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/bmState_uniquenessRatio_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_13_reg_384590                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_11_reg_383650                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_U0/xFReadOutStream_600_800_1_2_4_0_3_800_U0_height_read                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/bmState_textureThreshold_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/bmState_preFilterCap_U/U_stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg/we                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_39_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_0_0_010312_fu_540                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_0_0_010314_fu_580                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/result_3_reg_18690                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/iRnewCameraMatrixHLS_8_fu_1200__0                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_0_0_010312_fu_540                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_0_0_010314_fu_580                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/select_ln65_6_reg_1448                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/select_ln66_6_reg_1453                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/select_ln67_6_reg_1458                                                                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/select_ln68_6_reg_1463                                                                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/select_ln74_6_reg_780                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/select_ln75_6_reg_785                                                                                                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_49_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_30_reg_384530                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/entry_proc_U0/we_2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_27_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_44_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/x_fl_reg_17910                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_9_reg_381650                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_7_reg_380890                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_3_reg_377560                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/height_c20_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x0_ShiftReg/we                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/int_textureThreshold                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/width_c25_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x0_ShiftReg/we                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/width_c_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x0_ShiftReg/we                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l_window_60_fu_7520                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l_window_100_fu_6680                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             32 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/int_preFilterCap                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/int_uniquenessRatio                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/xFReadOutStream_600_800_1_2_4_0_3_800_5_U0_height_read                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/sub_ln165_5_reg_379930                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/int_rows                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/rows_loc_channel_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_ShiftReg/we                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/k_reg_384800                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Ctrl_s_axi_U/int_cols                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_32s_29s_32_2_1_U469/gminsad_1_reg_381280                                                                                               | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gminsad_1_reg_38128                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/iRnewCameraMatrixHLS_8_fu_1200__0                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/height_c_U/U_stereolbm_axis_cambm_fifo_w16_d2_S_x0_ShiftReg/we                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                   | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/select_ln18_2_reg_18330                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/dc_reg_18380                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/select_ln18_reg_18640                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/Bytes2MultiPixStream_U0_height_c_write                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/select_ln18_2_reg_18330                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_32s_29s_32_2_1_U469/gminsad_1_reg_381280                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/Bytes2MultiPixStream_U0_height_c_write                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/dc_reg_18380                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/height_c9_U/Bytes2MultiPixStream_U0_height_c_write                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/Bytes2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/select_ln18_reg_18640                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapxRMat_data_U/write_enable                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone              |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/grp_xFSobel3x3_1_1_0_4_s_fu_316/ap_block_pp0_stage0_subdone            |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/write_enable                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapyRMat_data_U/write_enable                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/pf_mapxRMat_data_U/write_enable                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             34 |         2.83 |
|  cam_pclk2_IBUF_BUFG                            | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                       | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  cam_pclk1_IBUF_BUFG                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_4_fu_400                                                                                                                               | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                              |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/add_ln439_1_reg_21030                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/add_ln439_1_reg_21030                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/indvar_flatten1174_fu_2404                                                                                                                 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                             |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/y_fu_118[0]_i_1_n_3                                                                                                                                                                                                                                                                                               |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                                                            |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/y_fu_118[0]_i_1_n_3                                                                                                                                                                                                                                                                                               |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/offset_fu_1220                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/y_fu_118[0]_i_1_n_3                                                                                                                                                                                                                                                                                               |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                                                            |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/y_fu_1040                                                                                                                                                                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                                                            |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___1_n_20                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_1_out[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/i___1_n_20                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/p_1_out[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                               |               13 |             39 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                     |               12 |             40 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               41 |             41 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               41 |             41 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                       |               14 |             41 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               41 |             41 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             42 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               42 |             42 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             42 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             42 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               42 |             42 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             42 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               42 |             42 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               12 |             43 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/src_buf1_1_fu_1120_in                                                  | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/icmp_ln250_reg_615_pp0_iter5_reg_reg[0]__0_0[0]                |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/src_buf1_1_fu_1120_in                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/flow_control_loop_pipe_sequential_init_U/icmp_ln250_reg_615_pp0_iter5_reg_reg[0]__0_0[0]                  |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/n_reg_384360                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             49 |         4.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/ap_block_pp0_stage0_subdone                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             53 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/ap_block_pp0_stage0_subdone                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               17 |             53 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/fpext_32ns_64_2_no_dsp_1_U14/ce_r                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             55 |         3.93 |
|  cam_pclk1_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_0/U0/cmos_frame_ce                                                                                                                                                                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                                                                                                      |                9 |             56 |         6.22 |
|  cam_pclk2_IBUF_BUFG                            | design_1_i/ov5640_capture_yuv_1/U0/cmos_frame_ce                                                                                                                                                                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                                                                                                      |               11 |             56 |         5.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gmind_3_reg_383410                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |               30 |             56 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             58 |         5.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/iv_reg_19010                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             58 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_11_reg_389020                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               18 |             58 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/i_6_fu_19001_out                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                |               16 |             59 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/i_6_fu_19001_out                                                                                                                  | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                              |               16 |             59 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/MultiPixStream2Bytes_U0_height_c_write                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             60 |         5.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/MultiPixStream2Bytes_U0_height_c_write                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             60 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_25_reg_391780                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               17 |             60 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_17_reg_390710                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             60 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/MultiPixStream2Bytes_U0/MultiPixStream2Bytes_U0_height_c_write                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             60 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln524_reg_385760                                                                                                                       | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/gskip_val_1_reg_38556[30]_i_1_n_20                                                                                                                                          |               19 |             60 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_26_reg_383590                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             61 |         4.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                                                                                 |               20 |             61 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_23_reg_391280                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_5_reg_388190                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/cameraMatrixHLS_1_fu_800                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/we                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/push                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/imgR_in_cols_c54_channel_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/imgL_in_cols_c52_channel_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/mm_video_addr_read_reg_1470                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/imgR_in_rows_c53_channel_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/cameraMatrixHLS_3_fu_1000                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_17_reg_376420                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/we_0                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/we                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/imgL_in_rows_c51_channel_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/push                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/icmp_ln347_3_reg_17710                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/mapxRMat_data_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg/we                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/cameraMatrixHLS_3_fu_1000                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_57_reg_383910                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_9_reg_376110                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7_U0/grp_xFInitUndistortRectifyMapInverseKernel_fu_40/cameraMatrixHLS_1_fu_800                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/x_4_reg_373510                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/mm_video_addr_read_reg_1470                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/entry_proc_U0/push                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/sbmstate_preFilterCap_c_U/U_stereolbm_axis_cambm_fifo_w32_d2_S_ShiftReg/we                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_25_reg_377820                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/ap_NS_fsm1                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_33_reg_380190                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/icmp_ln347_1_reg_17760                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/mm_video_addr_read_reg_1470                                                                                                                                                                                                | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_41_reg_381150                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/r_49_reg_381910                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_1_U0/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/AXIvideo2xfMat_8_0_600_800_1_2_U0/E[0]                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_ln520_1_reg_385010                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               21 |             65 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             65 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/ap_NS_fsm12_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/ap_NS_fsm12_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             66 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             66 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/ap_CS_fsm_state3                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_9_reg_388770                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln555_27_reg_392050                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             68 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_160/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             68 |         4.86 |
|  cam_pclk1_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             69 |         5.31 |
|  cam_pclk2_IBUF_BUFG                            |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             69 |         5.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln535_15_reg_390110                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               25 |             73 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             73 |         7.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/add_i_i401_reg_387690                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               24 |             74 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             76 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             76 |         5.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               17 |             76 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               21 |             76 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               13 |             76 |         5.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               12 |             76 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               14 |             76 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               14 |             76 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               12 |             76 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                    | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               15 |             76 |         5.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/mm_video_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                           | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               18 |             76 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               14 |             76 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/Loop_VITIS_LOOP_70_2_proc_U0_distC_l_fix_we0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             88 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_ln551_1_reg_385300                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               21 |             91 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFImageClip_600_800_1_2_4_0_3_0_800_U0/xFImageClip_600_800_1_2_4_0_3_0_800_U0_height_read                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             96 |         6.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/width_c25_U/xFImageClip_600_800_1_2_4_0_3_0_800_4_U0_sbmstate_preFilterCap_c_write                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |               21 |             96 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_23_reg_381810                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             97 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_19_reg_381050                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               22 |             97 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_15_reg_380090                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             97 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_11_reg_377720                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               25 |             97 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_7_reg_376320                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             97 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln56_27_reg_383810                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             97 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/ap_CS_fsm_state7                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               23 |             98 |         4.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/ap_CS_fsm_state7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                    |               20 |             98 |         4.90 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               30 |            100 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/and_ln555_1_reg_386870                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               29 |            109 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_14_U/WEA[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                    |               46 |            112 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l_tmp_5_reg_36719[7]_i_1_n_20                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                    |               41 |            112 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/ce_r                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               38 |            116 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U224/ce_r                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               31 |            116 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/icmp_ln95_2_reg_380520                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               30 |            122 |         4.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/fpext_32ns_64_2_no_dsp_1_U4/ce_r                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |               36 |            125 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_70_2_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               34 |            140 |         4.12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |               25 |            145 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/mul_32s_29s_32_2_1_U469/ap_CS_fsm_reg[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               46 |            145 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/push                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               41 |            164 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/push                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               41 |            164 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/push                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               41 |            164 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               42 |            168 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               42 |            168 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               42 |            168 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |               28 |            173 |         6.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter7_delta_1_reg_45440                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               81 |            176 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/a_sum_10_fu_2152                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                              |               49 |            208 |         4.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/a_sum_10_fu_2152                                                                                                                           | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/icmp_ln360_reg_35763_pp0_iter7_reg_reg[0]                                                                                          |               49 |            222 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_96_in                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                    |               61 |            232 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_U/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |               67 |            240 |         3.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/ap_phi_reg_pp0_iter6_l_window_345_reg_43930                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |              100 |            240 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U329/ce_r                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                    |               56 |            254 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U265/ce_r                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                    |               56 |            254 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_5_reg_376050                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |               74 |            256 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               78 |            295 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_1/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               68 |            295 |         4.34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_2/inst/mm_video_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                                                                                                              |               77 |            295 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/Loop_VITIS_LOOP_61_1_proc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |               67 |            298 |         4.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_0/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               70 |            315 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_1/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               84 |            315 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_frmbuf_rd_2/inst/grp_FrmbufRdHlsDataFlow_fu_162/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_172/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                                         |               79 |            315 |         3.99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |               83 |            362 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/a_sum_10_fu_2152                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                    |               34 |            448 |        13.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/p_49_in                                                                                                                                    | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                              |              111 |            464 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/col_sums_10_reg_377500                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                    |              128 |            496 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/add_ln236_100_reg_371840                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |              158 |            560 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/add_ln236_105_reg_374700                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |              176 |            609 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/ap_block_pp0_stage0_11001__0                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                    |              213 |            854 |         4.01 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_block_pp0_stage0_11001__0                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                    |              168 |            854 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l_window_180_fu_4960                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |              318 |            872 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/l_window_210_fu_4320                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                    |              343 |            976 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/stereolbm_axis_cambm_0/U0/Block_for_end72_proc_U0/reset                                                                                                                                                                                                                                                                                                                                 |              274 |           1042 |         3.80 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |              221 |           1135 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                    |             1010 |           4552 |         4.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/stereolbm_axis_cambm_0/U0/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_14_U/ap_enable_reg_pp0_iter3_reg_0                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                    |             1213 |           6653 |         5.48 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


