Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 21:14:34 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 21:15:04 2016
viaInitial ends at Tue Nov  8 21:15:04 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_tx_crc.v'

*** Memory Usage v0.159.2.9 (Current mem = 261.484M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=261.5M) ***
Set top cell to eth_tx_crc.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.2M, fe_cpu=0.09min, fe_mem=261.6M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_tx_crc ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 37 modules.
** info: there are 18676 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 269.473M, initial mem = 50.625M) ***
CTE reading timing constraint file '../eth_tx_crc.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_tx_crc.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=274.6M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=275.7M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=18676 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=19020 #term=60655 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=569
stdCell: 18676 single + 0 double + 0 multi
Total standard cell length = 25.7630 (mm), area = 0.0636 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 67798 (63635 um^2) / alloc_area 112922 (105989 um^2).
Pin Density = 0.895.
            = total # of pins 60655 / total Instance area 67798.
Iteration  1: Total net bbox = 1.398e+05 (1.40e+05 1.81e+02)
              Est.  stn bbox = 1.582e+05 (1.57e+05 7.23e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 278.0M
Iteration  2: Total net bbox = 2.235e+05 (8.16e+04 1.42e+05)
              Est.  stn bbox = 2.618e+05 (9.87e+04 1.63e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 278.0M
Iteration  3: Total net bbox = 2.359e+05 (1.33e+05 1.02e+05)
              Est.  stn bbox = 2.804e+05 (1.58e+05 1.23e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 278.0M
Iteration  4: Total net bbox = 2.569e+05 (1.22e+05 1.35e+05)
              Est.  stn bbox = 3.093e+05 (1.45e+05 1.64e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 278.0M
Iteration  5: Total net bbox = 2.744e+05 (1.28e+05 1.46e+05)
              Est.  stn bbox = 3.291e+05 (1.52e+05 1.77e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 278.0M
Iteration  6: Total net bbox = 3.195e+05 (1.34e+05 1.85e+05)
              Est.  stn bbox = 3.782e+05 (1.59e+05 2.19e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 278.0M
Iteration  7: Total net bbox = 3.357e+05 (1.50e+05 1.86e+05)
              Est.  stn bbox = 3.957e+05 (1.76e+05 2.20e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 278.0M
Iteration  8: Total net bbox = 3.571e+05 (1.50e+05 2.07e+05)
              Est.  stn bbox = 4.192e+05 (1.76e+05 2.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  9: Total net bbox = 3.662e+05 (1.57e+05 2.09e+05)
              Est.  stn bbox = 4.294e+05 (1.84e+05 2.46e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 279.1M
Iteration 10: Total net bbox = 3.776e+05 (1.58e+05 2.20e+05)
              Est.  stn bbox = 4.415e+05 (1.85e+05 2.57e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 279.1M
Iteration 11: Total net bbox = 3.839e+05 (1.63e+05 2.21e+05)
              Est.  stn bbox = 4.481e+05 (1.90e+05 2.58e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 279.1M
Iteration 12: Total net bbox = 3.962e+05 (1.63e+05 2.33e+05)
              Est.  stn bbox = 4.607e+05 (1.90e+05 2.70e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 279.4M
Iteration 13: Total net bbox = 4.209e+05 (1.80e+05 2.41e+05)
              Est.  stn bbox = 4.863e+05 (2.08e+05 2.79e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 280.1M
Iteration 14: Total net bbox = 4.224e+05 (1.84e+05 2.38e+05)
              Est.  stn bbox = 4.878e+05 (2.12e+05 2.76e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 280.7M
Iteration 15: Total net bbox = 4.490e+05 (2.08e+05 2.41e+05)
              Est.  stn bbox = 5.152e+05 (2.36e+05 2.79e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 280.7M
*** cost = 4.490e+05 (2.08e+05 2.41e+05) (cpu for global=0:00:09.1) real=0:00:09.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 1234 insts, mean move: 0.53 um, max move: 3.23 um
	max move on inst (crcpkt2/U2940): (112.86, 311.60) --> (113.62, 314.07)
Placement tweakage begins.
wire length = 4.494e+05 = 2.078e+05 H + 2.416e+05 V
wire length = 4.148e+05 = 1.767e+05 H + 2.381e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 13519 insts, mean move: 4.67 um, max move: 63.84 um
	max move on inst (crcpkt0/U2626): (284.62, 72.01) --> (255.36, 37.43)
move report: rPlace moves 4400 insts, mean move: 0.42 um, max move: 11.97 um
	max move on inst (crcpkt2/U2925): (110.96, 321.48) --> (120.46, 323.95)
move report: overall moves 13725 insts, mean move: 4.63 um, max move: 63.84 um
	max move on inst (crcpkt0/U2626): (284.62, 72.01) --> (255.36, 37.43)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        63.84 um
  inst (crcpkt0/U2626) with max move: (284.62, 72.01) -> (255.36, 37.43)
  mean    (X+Y) =         4.63 um
Total instances flipped for legalization: 2480
Total instances moved : 13725
*** cpu=0:00:01.6   mem=288.3M  mem(used)=7.7M***
Total net length = 4.160e+05 (1.771e+05 2.388e+05) (ext = 2.089e+04)
*** End of Placement (cpu=0:00:10.8, real=0:00:11.0, mem=288.3M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.9 % ( 39 / 196 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 21:15:16 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_ethcrc
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.50Ghz)

Begin option processing ...
(from .sroute_10955.conf) srouteConnectPowerBump set to false
(from .sroute_10955.conf) routeSpecial set to true
(from .sroute_10955.conf) srouteConnectBlockPin set to false
(from .sroute_10955.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10955.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10955.conf) sroutePadPinAllPorts set to true
(from .sroute_10955.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 488.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 20 used
Read in 18676 components
  18676 core components: 0 unplaced, 18676 placed, 0 fixed
Read in 569 physical pins
  569 physical pins: 0 unplaced, 569 placed, 0 fixed
Read in 569 nets
Read in 2 special nets, 2 routed
Read in 37921 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 264
  Number of Followpin connections: 132
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 501.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 569 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 21:15:16 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 21:15:16 2016

sroute post-processing starts at Tue Nov  8 21:15:16 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 21:15:16 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 2.58 megs
sroute: Total Peak Memory used = 290.92 megs
<CMD> trialRoute
*** Starting trialRoute (mem=290.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
Number of multi-gpin terms=1233, multi-gpins=3387, moved blk term=0/0

Phase 1a route (0:00:00.1 296.5M):
Est net length = 4.670e+05um = 2.058e+05H + 2.612e+05V
Usage: (17.6%H 21.3%V) = (2.275e+05um 3.925e+05um) = (237486 159868)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 297.7M):
Usage: (17.5%H 21.3%V) = (2.271e+05um 3.925e+05um) = (237031 159867)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 297.7M):
Usage: (17.5%H 21.3%V) = (2.266e+05um 3.924e+05um) = (236585 159818)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 297.7M):
Usage: (17.5%H 21.3%V) = (2.266e+05um 3.924e+05um) = (236585 159818)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 298.5M):
Usage: (17.5%H 21.3%V) = (2.266e+05um 3.924e+05um) = (236585 159818)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.5%H 21.3%V) = (2.266e+05um 3.924e+05um) = (236585 159818)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	3	 0.01%
  2:	0	 0.00%	22	 0.04%
  3:	0	 0.00%	297	 0.53%
  4:	0	 0.00%	1251	 2.24%
  5:	1	 0.00%	1811	 3.24%
  6:	1	 0.00%	2933	 5.25%
  7:	7	 0.01%	4112	 7.36%
  8:	16	 0.03%	5077	 9.09%
  9:	40	 0.07%	6116	10.95%
 10:	42	 0.08%	6845	12.26%
 11:	499	 0.89%	6879	12.32%
 12:	1310	 2.35%	7443	13.33%
 13:	2574	 4.61%	5389	 9.65%
 14:	794	 1.42%	3025	 5.42%
 15:	1860	 3.33%	1991	 3.57%
 16:	1710	 3.06%	1174	 2.10%
 17:	2827	 5.06%	0	 0.00%
 18:	5736	10.27%	0	 0.00%
 19:	4901	 8.78%	0	 0.00%
 20:	33527	60.04%	1476	 2.64%

Global route (cpu=0.4s real=0.0s 297.2M)
Phase 1l route (0:00:00.5 298.9M):


*** After '-updateRemainTrks' operation: 

Usage: (18.0%H 22.1%V) = (2.324e+05um 4.084e+05um) = (242554 166340)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	12	 0.02%
  1:	0	 0.00%	30	 0.05%
  2:	0	 0.00%	142	 0.25%
  3:	0	 0.00%	571	 1.02%
  4:	0	 0.00%	1543	 2.76%
  5:	2	 0.00%	2070	 3.71%
  6:	6	 0.01%	2959	 5.30%
  7:	6	 0.01%	4066	 7.28%
  8:	21	 0.04%	4887	 8.75%
  9:	42	 0.08%	5863	10.50%
 10:	59	 0.11%	6700	12.00%
 11:	523	 0.94%	6747	12.08%
 12:	1354	 2.42%	7330	13.13%
 13:	2648	 4.74%	5304	 9.50%
 14:	848	 1.52%	2999	 5.37%
 15:	1956	 3.50%	1979	 3.54%
 16:	1861	 3.33%	1166	 2.09%
 17:	2979	 5.33%	0	 0.00%
 18:	5821	10.42%	0	 0.00%
 19:	4916	 8.80%	0	 0.00%
 20:	32803	58.74%	1476	 2.64%



*** Completed Phase 1 route (0:00:00.9 298.2M) ***


Total length: 4.863e+05um, number of vias: 129535
M1(H) length: 3.513e+03um, number of vias: 59918
M2(V) length: 1.535e+05um, number of vias: 56351
M3(H) length: 1.907e+05um, number of vias: 9996
M4(V) length: 9.016e+04um, number of vias: 1738
M5(H) length: 1.470e+04um, number of vias: 1355
M6(V) length: 3.341e+04um, number of vias: 78
M7(H) length: 6.834e+01um, number of vias: 67
M8(V) length: 2.790e+02um, number of vias: 21
M9(H) length: 8.240e+00um, number of vias: 11
M10(V) length: 5.897e+01um
*** Completed Phase 2 route (0:00:00.6 306.6M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=306.6M) ***
Peak Memory Usage was 302.9M 
*** Finished trialRoute (cpu=0:00:01.7 mem=306.6M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_tx_crc' of instances=18676 and nets=19217 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 307.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 319.6M, InitMEM = 319.6M)
Number of Loop : 0
Start delay calculation (mem=319.586M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=323.867M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 323.9M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 323.8M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=315.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=315.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.278  |
|           TNS (ns):|-721.376 |
|    Violating Paths:|  1466   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4954 (4954)    |   -0.083   |   4954 (4954)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 324.4M **
*** Starting optimizing excluded clock nets MEM= 324.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 324.4M) ***
*info: Start fixing DRV (Mem = 324.35M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (324.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=324.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600392
Start fixing design rules ... (0:00:00.2 326.6M)
Done fixing design rule (0:00:02.4 329.4M)

Summary:
53 buffers added on 25 nets (with 24 drivers resized)

Density after buffering = 0.601207
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 20.4 % ( 40 / 196 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.001538, incremental np is triggered.
default core: bins with density >  0.75 = 19.9 % ( 39 / 196 )
RPlace postIncrNP: Density = 1.001538 -> 0.969231.
*** cpu time = 0:00:00.7.
Design contains fractional 20 cells.
move report: incrNP moves 2180 insts, mean move: 2.97 um, max move: 17.29 um
	max move on inst (crcpkt2/U5386): (120.08, 291.84) --> (105.26, 289.37)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:00.0
move report: preRPlace moves 1136 insts, mean move: 0.54 um, max move: 2.85 um
	max move on inst (crcpkt2/U1913): (136.42, 299.25) --> (136.80, 296.78)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1136 insts, mean move: 0.54 um, max move: 2.85 um
	max move on inst (crcpkt2/U1913): (136.42, 299.25) --> (136.80, 296.78)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        17.67 um
  inst (crcpkt2/crc_reg[21]) with max move: (120.84, 294.31) -> (110.58, 286.9)
  mean    (X+Y) =         2.89 um
Total instances moved : 2298
*** cpu=0:00:00.8   mem=330.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:04.2 330.1M)

*** Starting trialRoute (mem=330.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
Number of multi-gpin terms=1229, multi-gpins=3388, moved blk term=0/0

Phase 1a route (0:00:00.1 331.6M):
Est net length = 4.695e+05um = 2.072e+05H + 2.623e+05V
Usage: (17.7%H 21.4%V) = (2.292e+05um 3.945e+05um) = (239311 160672)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 331.6M):
Usage: (17.7%H 21.4%V) = (2.288e+05um 3.945e+05um) = (238835 160672)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 331.6M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160638)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 331.6M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160638)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160638)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160638)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	4	 0.01%
  2:	0	 0.00%	29	 0.05%
  3:	0	 0.00%	296	 0.53%
  4:	0	 0.00%	1298	 2.32%
  5:	1	 0.00%	1828	 3.27%
  6:	2	 0.00%	2971	 5.32%
  7:	14	 0.03%	4110	 7.36%
  8:	17	 0.03%	4998	 8.95%
  9:	33	 0.06%	6129	10.98%
 10:	69	 0.12%	6988	12.51%
 11:	461	 0.83%	6844	12.26%
 12:	1333	 2.39%	7375	13.21%
 13:	2549	 4.56%	5320	 9.53%
 14:	778	 1.39%	2991	 5.36%
 15:	1913	 3.43%	2003	 3.59%
 16:	1809	 3.24%	1184	 2.12%
 17:	2917	 5.22%	0	 0.00%
 18:	5717	10.24%	0	 0.00%
 19:	4993	 8.94%	0	 0.00%
 20:	33239	59.52%	1476	 2.64%

Global route (cpu=0.4s real=0.0s 332.1M)
Phase 1l route (0:00:00.7 330.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.1%H 22.2%V) = (2.342e+05um 4.103e+05um) = (244437 167100)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	0	 0.00%	12	 0.02%
  1:	0	 0.00%	36	 0.06%
  2:	0	 0.00%	130	 0.23%
  3:	0	 0.00%	595	 1.07%
  4:	0	 0.00%	1555	 2.78%
  5:	3	 0.01%	2092	 3.75%
  6:	5	 0.01%	3007	 5.38%
  7:	13	 0.02%	4022	 7.20%
  8:	23	 0.04%	4876	 8.73%
  9:	41	 0.07%	5868	10.51%
 10:	75	 0.13%	6844	12.26%
 11:	488	 0.87%	6718	12.03%
 12:	1374	 2.46%	7239	12.96%
 13:	2650	 4.75%	5224	 9.35%
 14:	824	 1.48%	2981	 5.34%
 15:	2010	 3.60%	1993	 3.57%
 16:	1942	 3.48%	1175	 2.10%
 17:	3069	 5.50%	0	 0.00%
 18:	5760	10.31%	0	 0.00%
 19:	5085	 9.11%	0	 0.00%
 20:	32483	58.17%	1476	 2.64%



*** Completed Phase 1 route (0:00:01.3 330.1M) ***


Total length: 4.889e+05um, number of vias: 130215
M1(H) length: 3.517e+03um, number of vias: 60024
M2(V) length: 1.543e+05um, number of vias: 56773
M3(H) length: 1.929e+05um, number of vias: 10136
M4(V) length: 9.039e+04um, number of vias: 1725
M5(H) length: 1.394e+04um, number of vias: 1366
M6(V) length: 3.341e+04um, number of vias: 86
M7(H) length: 1.019e+02um, number of vias: 73
M8(V) length: 3.363e+02um, number of vias: 21
M9(H) length: 8.240e+00um, number of vias: 11
M10(V) length: 5.897e+01um
*** Completed Phase 2 route (0:00:00.7 330.1M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=330.1M) ***
Peak Memory Usage was 336.1M 
*** Finished trialRoute (cpu=0:00:02.2 mem=330.1M) ***

Extraction called for design 'eth_tx_crc' of instances=18729 and nets=19270 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 330.094M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 330.1M, InitMEM = 330.1M)
Number of Loop : 0
Start delay calculation (mem=330.094M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=330.094M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 330.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4954
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (330.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=330.1M) ***
Start fixing design rules ... (0:00:00.2 330.1M)
Done fixing design rule (0:00:00.3 330.1M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.601225
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.9 % ( 39 / 196 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 11 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt1/FE_OFC53_n4057): (180.12, 247.38) --> (180.50, 247.38)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt1/FE_OFC53_n4057): (180.12, 247.38) --> (180.50, 247.38)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (crcpkt1/FE_OFC53_n4057) with max move: (180.12, 247.38) -> (180.5, 247.38)
  mean    (X+Y) =         0.38 um
Total instances moved : 11
*** cpu=0:00:00.7   mem=330.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.3 330.1M)

*** Starting trialRoute (mem=330.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
Number of multi-gpin terms=1229, multi-gpins=3388, moved blk term=0/0

Phase 1a route (0:00:00.1 331.6M):
Est net length = 4.695e+05um = 2.072e+05H + 2.623e+05V
Usage: (17.7%H 21.4%V) = (2.292e+05um 3.945e+05um) = (239312 160678)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.288e+05um 3.945e+05um) = (238836 160678)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 332.6M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238492 160646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	5	 0.01%
  2:	0	 0.00%	30	 0.05%
  3:	0	 0.00%	298	 0.53%
  4:	0	 0.00%	1302	 2.33%
  5:	1	 0.00%	1811	 3.24%
  6:	2	 0.00%	2987	 5.35%
  7:	14	 0.03%	4109	 7.36%
  8:	17	 0.03%	4998	 8.95%
  9:	33	 0.06%	6129	10.98%
 10:	67	 0.12%	6983	12.50%
 11:	458	 0.82%	6830	12.23%
 12:	1326	 2.37%	7389	13.23%
 13:	2551	 4.57%	5311	 9.51%
 14:	777	 1.39%	2995	 5.36%
 15:	1915	 3.43%	2007	 3.59%
 16:	1805	 3.23%	1184	 2.12%
 17:	2925	 5.24%	0	 0.00%
 18:	5726	10.25%	0	 0.00%
 19:	5016	 8.98%	0	 0.00%
 20:	33212	59.47%	1476	 2.64%

Global route (cpu=0.5s real=1.0s 332.1M)
Phase 1l route (0:00:00.7 330.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.1%H 22.2%V) = (2.341e+05um 4.102e+05um) = (244402 167068)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	10	 0.02%
  1:	0	 0.00%	42	 0.08%
  2:	0	 0.00%	130	 0.23%
  3:	0	 0.00%	589	 1.05%
  4:	0	 0.00%	1563	 2.80%
  5:	3	 0.01%	2082	 3.73%
  6:	5	 0.01%	3006	 5.38%
  7:	13	 0.02%	4040	 7.23%
  8:	22	 0.04%	4862	 8.71%
  9:	41	 0.07%	5870	10.51%
 10:	75	 0.13%	6843	12.25%
 11:	483	 0.86%	6702	12.00%
 12:	1364	 2.44%	7252	12.99%
 13:	2654	 4.75%	5219	 9.35%
 14:	822	 1.47%	2986	 5.35%
 15:	2021	 3.62%	1997	 3.58%
 16:	1937	 3.47%	1175	 2.10%
 17:	3059	 5.48%	0	 0.00%
 18:	5788	10.36%	0	 0.00%
 19:	5088	 9.11%	0	 0.00%
 20:	32470	58.14%	1476	 2.64%



*** Completed Phase 1 route (0:00:01.3 330.1M) ***


Total length: 4.888e+05um, number of vias: 130150
M1(H) length: 3.518e+03um, number of vias: 60026
M2(V) length: 1.542e+05um, number of vias: 56785
M3(H) length: 1.927e+05um, number of vias: 10091
M4(V) length: 9.023e+04um, number of vias: 1712
M5(H) length: 1.407e+04um, number of vias: 1361
M6(V) length: 3.367e+04um, number of vias: 80
M7(H) length: 1.039e+02um, number of vias: 67
M8(V) length: 2.628e+02um, number of vias: 19
M9(H) length: 8.240e+00um, number of vias: 9
M10(V) length: 3.845e+01um
*** Completed Phase 2 route (0:00:00.8 330.1M) ***

*** Finished all Phases (cpu=0:00:02.2 mem=330.1M) ***
Peak Memory Usage was 336.1M 
*** Finished trialRoute (cpu=0:00:02.4 mem=330.1M) ***

Extraction called for design 'eth_tx_crc' of instances=18730 and nets=19271 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 330.094M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 330.1M, InitMEM = 330.1M)
Number of Loop : 0
Start delay calculation (mem=330.094M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=330.094M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 330.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (330.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=330.1M) ***
Start fixing design rules ... (0:00:00.2 330.1M)
Done fixing design rule (0:00:00.4 330.1M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.601278
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.9 % ( 39 / 196 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=330.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.0 330.1M)

*** Starting trialRoute (mem=330.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
Number of multi-gpin terms=1229, multi-gpins=3388, moved blk term=0/0

Phase 1a route (0:00:00.1 331.6M):
Est net length = 4.695e+05um = 2.072e+05H + 2.623e+05V
Usage: (17.7%H 21.4%V) = (2.292e+05um 3.945e+05um) = (239313 160682)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.288e+05um 3.945e+05um) = (238840 160682)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238496 160648)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 332.1M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238496 160648)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 332.6M):
Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238496 160648)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (17.7%H 21.4%V) = (2.284e+05um 3.944e+05um) = (238496 160648)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	5	 0.01%
  2:	0	 0.00%	30	 0.05%
  3:	0	 0.00%	300	 0.54%
  4:	0	 0.00%	1296	 2.32%
  5:	1	 0.00%	1804	 3.23%
  6:	2	 0.00%	2982	 5.34%
  7:	14	 0.03%	4118	 7.37%
  8:	17	 0.03%	4984	 8.92%
  9:	33	 0.06%	6145	11.00%
 10:	70	 0.13%	6999	12.53%
 11:	461	 0.83%	6826	12.22%
 12:	1331	 2.38%	7395	13.24%
 13:	2550	 4.57%	5322	 9.53%
 14:	784	 1.40%	2980	 5.34%
 15:	1909	 3.42%	1998	 3.58%
 16:	1811	 3.24%	1184	 2.12%
 17:	2913	 5.22%	0	 0.00%
 18:	5696	10.20%	0	 0.00%
 19:	5010	 8.97%	0	 0.00%
 20:	33243	59.53%	1476	 2.64%

Global route (cpu=0.5s real=1.0s 332.1M)
Phase 1l route (0:00:00.8 330.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.1%H 22.2%V) = (2.341e+05um 4.101e+05um) = (244391 167051)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	9	 0.02%
  1:	0	 0.00%	42	 0.08%
  2:	0	 0.00%	130	 0.23%
  3:	0	 0.00%	588	 1.05%
  4:	0	 0.00%	1551	 2.78%
  5:	3	 0.01%	2080	 3.72%
  6:	5	 0.01%	3007	 5.38%
  7:	13	 0.02%	4044	 7.24%
  8:	22	 0.04%	4856	 8.70%
  9:	41	 0.07%	5883	10.53%
 10:	78	 0.14%	6858	12.28%
 11:	487	 0.87%	6698	11.99%
 12:	1368	 2.45%	7257	12.99%
 13:	2653	 4.75%	5232	 9.37%
 14:	828	 1.48%	2971	 5.32%
 15:	2015	 3.61%	1987	 3.56%
 16:	1936	 3.47%	1175	 2.10%
 17:	3055	 5.47%	0	 0.00%
 18:	5752	10.30%	0	 0.00%
 19:	5089	 9.11%	0	 0.00%
 20:	32500	58.20%	1476	 2.64%



*** Completed Phase 1 route (0:00:01.4 330.1M) ***


Total length: 4.888e+05um, number of vias: 130120
M1(H) length: 3.518e+03um, number of vias: 60030
M2(V) length: 1.543e+05um, number of vias: 56781
M3(H) length: 1.928e+05um, number of vias: 10082
M4(V) length: 9.055e+04um, number of vias: 1705
M5(H) length: 1.394e+04um, number of vias: 1351
M6(V) length: 3.321e+04um, number of vias: 78
M7(H) length: 1.031e+02um, number of vias: 65
M8(V) length: 2.552e+02um, number of vias: 19
M9(H) length: 8.240e+00um, number of vias: 9
M10(V) length: 3.845e+01um
*** Completed Phase 2 route (0:00:00.8 330.1M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=330.1M) ***
Peak Memory Usage was 336.1M 
*** Finished trialRoute (cpu=0:00:02.5 mem=330.1M) ***

Extraction called for design 'eth_tx_crc' of instances=18732 and nets=19273 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 330.094M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 330.1M, InitMEM = 330.1M)
Number of Loop : 0
Start delay calculation (mem=330.094M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=330.094M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 330.1M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:18, Mem = 330.09M).

------------------------------------------------------------
     Summary (cpu=0.29min real=0.30min mem=330.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.163  |
|           TNS (ns):|-584.457 |
|    Violating Paths:|  1540   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.029   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.128%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 330.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 330.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.163  | -1.861  | -2.163  |  1.713  |  0.760  |   N/A   |
|           TNS (ns):|-584.457 |-217.916 |-548.547 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1540   |   682   |  1268   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.029   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.128%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 330.1M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=335.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=335.1M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=335.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 335.359M)

Start to trace clock trees ...
*** Begin Tracer (mem=335.4M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=335.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 335.359M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          9.092750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 1797
Nr.          Rising  Sync Pins  : 1797
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (1797-leaf) (mem=335.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=51[240,290*] N1797 B49 G1 A86(85.8) L[5,5] score=43852 cpu=0:00:09.0 mem=335M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:09.2, real=0:00:09.0, mem=335.4M)



**** CK_START: Update Database (mem=335.4M)
49 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=335.4M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 211 insts, mean move: 0.59 um, max move: 2.47 um
	max move on inst (crcpkt2/crcin64_d_reg[11]): (175.56, 259.73) --> (175.56, 257.26)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 211 insts, mean move: 0.59 um, max move: 2.47 um
	max move on inst (crcpkt2/crcin64_d_reg[11]): (175.56, 259.73) --> (175.56, 257.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (crcpkt2/crcin64_d_reg[11]) with max move: (175.56, 259.73) -> (175.56, 257.26)
  mean    (X+Y) =         0.59 um
Total instances moved : 211
*** cpu=0:00:00.7   mem=326.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 326.840M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt1/data56_d_reg[11]/CLK 290.5(ps)
Min trig. edge delay at sink(R): crcpkt2/crc_reg[29]/CLK 241.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 241.1~290.5(ps)        0~10(ps)            
Fall Phase Delay               : 255.7~297.9(ps)        0~10(ps)            
Trig. Edge Skew                : 49.4(ps)               108(ps)             
Rise Skew                      : 49.4(ps)               
Fall Skew                      : 42.2(ps)               
Max. Rise Buffer Tran.         : 93.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 121.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 86.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 42.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 37.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 97(ps)                 0(ps)               
Min. Fall Sink Tran.           : 61.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:15:51 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 21:15:52 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:15:52 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       28223      73.27%
#  Metal 2        V       28223       1.74%
#  Metal 3        H       28223       0.00%
#  Metal 4        V       28223       1.74%
#  Metal 5        H       28223       4.62%
#  Metal 6        V       28223       3.99%
#  Metal 7        H       28223       0.00%
#  Metal 8        V       28223       0.00%
#  Metal 9        H       28223       0.02%
#  Metal 10       V       28223       0.01%
#  ------------------------------------------
#  Total                 282230       8.54%
#
#  50 nets (0.26%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 12404 um.
#Total half perimeter of net bounding box = 5648 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 24 um.
#Total wire length on LAYER metal3 = 6773 um.
#Total wire length on LAYER metal4 = 5607 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5287
#Up-Via Summary (total 5287):
#           
#-----------------------
#  Metal 1         1708
#  Metal 2         1863
#  Metal 3         1714
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                  5287 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 368.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 69.1% required routing.
#    number of violations = 2
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 343.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 12771 um.
#Total half perimeter of net bounding box = 5648 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 689 um.
#Total wire length on LAYER metal3 = 6189 um.
#Total wire length on LAYER metal4 = 5892 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5829
#Up-Via Summary (total 5829):
#           
#-----------------------
#  Metal 1         1918
#  Metal 2         1883
#  Metal 3         2026
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                  5829 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 368.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 12.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 368.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:16:03 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt1/data56_d_reg[11]/CLK 292.5(ps)
Min trig. edge delay at sink(R): crcpkt2/crc_reg[29]/CLK 249.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 249.6~292.5(ps)        0~10(ps)            
Fall Phase Delay               : 263.2~302.5(ps)        0~10(ps)            
Trig. Edge Skew                : 42.9(ps)               108(ps)             
Rise Skew                      : 42.9(ps)               
Fall Skew                      : 39.3(ps)               
Max. Rise Buffer Tran.         : 95.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 118.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 82.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 43.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 37.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 99.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 64.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=338.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=338.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt1/data56_d_reg[11]/CLK 292.5(ps)
Min trig. edge delay at sink(R): crcpkt2/crc_reg[29]/CLK 249.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 249.6~292.5(ps)        0~10(ps)            
Fall Phase Delay               : 263.2~302.5(ps)        0~10(ps)            
Trig. Edge Skew                : 42.9(ps)               108(ps)             
Rise Skew                      : 42.9(ps)               
Fall Skew                      : 39.3(ps)               
Max. Rise Buffer Tran.         : 95.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 118.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 82.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 43.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 37.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 99.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 64.1(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:22.3, real=0:00:22.0, mem=338.5M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=338.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
There are 50 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 338.5M):
Number of multi-gpin terms=1232, multi-gpins=3395, moved blk term=0/0

Phase 1a route (0:00:00.1 338.5M):
Est net length = 4.603e+05um = 2.023e+05H + 2.580e+05V
Usage: (19.1%H 23.5%V) = (2.465e+05um 4.333e+05um) = (257507 176395)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 12 = 0 (0.00% H) + 12 (0.02% V)

Phase 1b route (0:00:00.1 338.5M):
Usage: (19.0%H 23.5%V) = (2.460e+05um 4.333e+05um) = (256996 176395)
Overflow: 11 = 0 (0.00% H) + 11 (0.02% V)

Phase 1c route (0:00:00.1 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256773 176411)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1d route (0:00:00.1 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256773 176410)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1e route (0:00:00.0 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256777 176416)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Phase 1f route (0:00:00.0 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256781 176418)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Phase 1g route (0:00:00.0 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256783 176420)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1h route (0:00:00.1 338.5M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256783 176420)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	0	 0.00%	19	 0.03%
  1:	0	 0.00%	35	 0.06%
  2:	0	 0.00%	123	 0.22%
  3:	0	 0.00%	466	 0.83%
  4:	4	 0.01%	1693	 3.03%
  5:	3	 0.01%	2302	 4.12%
  6:	9	 0.02%	3392	 6.07%
  7:	21	 0.04%	4519	 8.09%
  8:	42	 0.08%	5292	 9.48%
  9:	80	 0.14%	6079	10.89%
 10:	129	 0.23%	6632	11.88%
 11:	576	 1.03%	6382	11.43%
 12:	1473	 2.64%	6848	12.26%
 13:	2703	 4.84%	4905	 8.78%
 14:	897	 1.61%	2672	 4.78%
 15:	2106	 3.77%	1864	 3.34%
 16:	2091	 3.74%	1143	 2.05%
 17:	3296	 5.90%	0	 0.00%
 18:	6204	11.11%	0	 0.00%
 19:	5442	 9.74%	0	 0.00%
 20:	30769	55.10%	1476	 2.64%


Global route (cpu=0.5s real=1.0s 338.5M)
Phase 1l route (0:00:00.5 338.5M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.4%H 24.3%V) = (2.513e+05um 4.483e+05um) = (262471 182524)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	0	 0.00%	30	 0.05%
  1:	0	 0.00%	85	 0.15%
  2:	0	 0.00%	234	 0.42%
  3:	0	 0.00%	749	 1.34%
  4:	5	 0.01%	1930	 3.46%
  5:	5	 0.01%	2487	 4.45%
  6:	14	 0.03%	3444	 6.17%
  7:	19	 0.03%	4425	 7.92%
  8:	46	 0.08%	5191	 9.30%
  9:	103	 0.18%	5811	10.41%
 10:	147	 0.26%	6530	11.69%
 11:	611	 1.09%	6230	11.16%
 12:	1501	 2.69%	6735	12.06%
 13:	2759	 4.94%	4835	 8.66%
 14:	981	 1.76%	2661	 4.76%
 15:	2201	 3.94%	1850	 3.31%
 16:	2209	 3.96%	1135	 2.03%
 17:	3447	 6.17%	0	 0.00%
 18:	6247	11.19%	0	 0.00%
 19:	5454	 9.77%	0	 0.00%
 20:	30096	53.89%	1476	 2.64%



*** Completed Phase 1 route (0:00:01.1 338.5M) ***


Total length: 4.928e+05um, number of vias: 131940
M1(H) length: 3.364e+03um, number of vias: 60319
M2(V) length: 1.546e+05um, number of vias: 56845
M3(H) length: 1.940e+05um, number of vias: 11523
M4(V) length: 9.347e+04um, number of vias: 1697
M5(H) length: 1.428e+04um, number of vias: 1339
M6(V) length: 3.253e+04um, number of vias: 98
M7(H) length: 8.486e+01um, number of vias: 87
M8(V) length: 5.324e+02um, number of vias: 21
M9(H) length: 8.240e+00um, number of vias: 11
M10(V) length: 5.212e+01um
*** Completed Phase 2 route (0:00:00.6 340.7M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=340.7M) ***
Peak Memory Usage was 342.5M 
*** Finished trialRoute (cpu=0:00:01.8 mem=340.7M) ***

<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=18781 and nets=19322 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 340.711M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|
Total number of adjacent register pair is 200709.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt2/data56_d_reg[8]/CLK 262.7(ps)
Min trig. edge delay at sink(R): crcpkt0/data56_d_reg[2]/CLK 209.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 209.3~262.7(ps)        0~10(ps)            
Fall Phase Delay               : 215~262.8(ps)          0~10(ps)            
Trig. Edge Skew                : 53.4(ps)               108(ps)             
Rise Skew                      : 53.4(ps)               
Fall Skew                      : 47.8(ps)               
Max. Rise Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 91.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 155.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 131.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 47.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 46.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 98.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.3(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 200709                 

Max. Local Skew                : 45.1(ps)               
  crcpkt2/data56_d_reg[42]/CLK(R)->
  crcpkt2/crc_reg[29]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.6)


*** End reportClockTree (cpu=0:00:00.6, real=0:00:01.0, mem=363.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt2/data56_d_reg[8]/CLK 262.7(ps)
Min trig. edge delay at sink(R): crcpkt0/data56_d_reg[2]/CLK 209.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 209.3~262.7(ps)        0~10(ps)            
Fall Phase Delay               : 215~262.8(ps)          0~10(ps)            
Trig. Edge Skew                : 53.4(ps)               108(ps)             
Rise Skew                      : 53.4(ps)               
Fall Skew                      : 47.8(ps)               
Max. Rise Buffer Tran.         : 102.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 91.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 155.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 131.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 47.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 46.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 98.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.3(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=351.3M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 350.3M, InitMEM = 350.3M)
Number of Loop : 0
Start delay calculation (mem=350.344M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=350.344M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 350.3M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 349.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=349.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=349.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.941  |
|           TNS (ns):|-604.990 |
|    Violating Paths:|  1327   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.029   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.293%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 349.3M **
*** Starting optimizing excluded clock nets MEM= 349.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 349.3M) ***
*** Starting optimizing excluded clock nets MEM= 349.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 349.3M) ***
*info: Start fixing DRV (Mem = 349.34M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (349.3M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=349.3M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.602927
Start fixing design rules ... (0:00:00.2 350.4M)
Done fixing design rule (0:00:00.3 350.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602927
*** Completed dpFixDRCViolation (0:00:00.3 350.5M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (350.5M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=350.5M) ***
Start fixing design rules ... (0:00:00.1 350.5M)
Done fixing design rule (0:00:00.3 350.5M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.602954
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 16.8 % ( 33 / 196 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=351.2M  mem(used)=0.6M***
*** Completed dpFixDRCViolation (0:00:01.1 351.1M)

*** Starting trialRoute (mem=351.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (735830 727420)
coreBox:    (40280 40280) (695830 687420)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1232, multi-gpins=3395, moved blk term=0/0

Phase 1a route (0:00:00.1 353.6M):
Est net length = 4.603e+05um = 2.023e+05H + 2.580e+05V
Usage: (19.1%H 23.5%V) = (2.465e+05um 4.333e+05um) = (257506 176399)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 12 = 0 (0.00% H) + 12 (0.02% V)

Phase 1b route (0:00:00.1 354.6M):
Usage: (19.0%H 23.5%V) = (2.460e+05um 4.333e+05um) = (256995 176399)
Overflow: 11 = 0 (0.00% H) + 11 (0.02% V)

Phase 1c route (0:00:00.1 354.6M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256772 176415)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1d route (0:00:00.1 354.6M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256772 176414)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1e route (0:00:00.1 355.1M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256776 176420)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Phase 1f route (0:00:00.1 355.1M):
Usage: (19.0%H 23.5%V) = (2.458e+05um 4.333e+05um) = (256780 176422)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	18	 0.03%
  1:	0	 0.00%	35	 0.06%
  2:	0	 0.00%	118	 0.21%
  3:	0	 0.00%	469	 0.84%
  4:	4	 0.01%	1696	 3.04%
  5:	3	 0.01%	2302	 4.12%
  6:	9	 0.02%	3386	 6.06%
  7:	21	 0.04%	4522	 8.10%
  8:	42	 0.08%	5288	 9.47%
  9:	80	 0.14%	6075	10.88%
 10:	129	 0.23%	6649	11.91%
 11:	575	 1.03%	6385	11.43%
 12:	1472	 2.64%	6849	12.26%
 13:	2705	 4.84%	4894	 8.76%
 14:	897	 1.61%	2673	 4.79%
 15:	2106	 3.77%	1863	 3.34%
 16:	2090	 3.74%	1143	 2.05%
 17:	3294	 5.90%	0	 0.00%
 18:	6208	11.12%	0	 0.00%
 19:	5436	 9.73%	0	 0.00%
 20:	30774	55.11%	1476	 2.64%


Global route (cpu=0.5s real=1.0s 354.1M)
Phase 1l route (0:00:00.7 352.6M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.4%H 24.3%V) = (2.513e+05um 4.483e+05um) = (262471 182527)
Overflow: 11 = 0 (0.00% H) + 11 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	3	 0.01%
--------------------------------------
  0:	0	 0.00%	28	 0.05%
  1:	0	 0.00%	84	 0.15%
  2:	0	 0.00%	232	 0.42%
  3:	0	 0.00%	751	 1.34%
  4:	5	 0.01%	1935	 3.46%
  5:	5	 0.01%	2485	 4.45%
  6:	14	 0.03%	3436	 6.15%
  7:	19	 0.03%	4431	 7.93%
  8:	46	 0.08%	5188	 9.29%
  9:	103	 0.18%	5803	10.39%
 10:	147	 0.26%	6551	11.73%
 11:	609	 1.09%	6231	11.16%
 12:	1502	 2.69%	6736	12.06%
 13:	2761	 4.94%	4824	 8.64%
 14:	980	 1.75%	2662	 4.77%
 15:	2202	 3.94%	1849	 3.31%
 16:	2207	 3.95%	1135	 2.03%
 17:	3448	 6.17%	0	 0.00%
 18:	6246	11.18%	0	 0.00%
 19:	5448	 9.76%	0	 0.00%
 20:	30103	53.90%	1476	 2.64%



*** Completed Phase 1 route (0:00:01.3 352.1M) ***


Total length: 4.928e+05um, number of vias: 131944
M1(H) length: 3.364e+03um, number of vias: 60321
M2(V) length: 1.543e+05um, number of vias: 56840
M3(H) length: 1.939e+05um, number of vias: 11522
M4(V) length: 9.358e+04um, number of vias: 1700
M5(H) length: 1.431e+04um, number of vias: 1344
M6(V) length: 3.265e+04um, number of vias: 98
M7(H) length: 8.486e+01um, number of vias: 87
M8(V) length: 5.324e+02um, number of vias: 21
M9(H) length: 8.240e+00um, number of vias: 11
M10(V) length: 5.212e+01um
*** Completed Phase 2 route (0:00:00.7 351.1M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=351.1M) ***
Peak Memory Usage was 358.1M 
*** Finished trialRoute (cpu=0:00:02.2 mem=351.1M) ***

Extraction called for design 'eth_tx_crc' of instances=18782 and nets=19323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 351.062M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 351.1M, InitMEM = 351.1M)
Number of Loop : 0
Start delay calculation (mem=351.062M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=351.062M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 351.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:05, Mem = 351.06M).

------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=351.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.947  |
|           TNS (ns):|-603.993 |
|    Violating Paths:|  1323   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.029   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.295%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 351.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 351.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.947  | -2.947  | -2.940  |  1.475  |  0.759  |   N/A   |
|           TNS (ns):|-603.993 |-297.649 |-530.746 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1323   |   768   |   796   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.029   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.295%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 351.1M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=18782 and nets=19323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 352.066M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=18782 and nets=19323 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 343.5M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 355.7M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 355.8M)
Extracted 30.0007% (CPU Time= 0:00:00.4  MEM= 356.8M)
Extracted 40.0009% (CPU Time= 0:00:00.5  MEM= 358.2M)
Extracted 50.0012% (CPU Time= 0:00:00.6  MEM= 360.6M)
Extracted 60.0008% (CPU Time= 0:00:00.8  MEM= 363.0M)
Extracted 70.0011% (CPU Time= 0:00:00.9  MEM= 365.5M)
Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 365.6M)
Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 365.6M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 365.7M)
Nr. Extracted Resistors     : 303166
Nr. Extracted Ground Cap.   : 322224
Nr. Extracted Coupling Cap. : 740848
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 345.6M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:05.0  MEM: 343.547M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 352.1M, InitMEM = 352.1M)
Number of Loop : 0
Start delay calculation (mem=352.066M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 369.8M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=368.617M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 368.6M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 41763 filler insts (cell FILL / prefix FILL).
*INFO: Total 41763 filler insts added - prefix FILL (CPU: 0:00:00.2).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:16:23 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 21:16:24 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:16:24 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       28223      73.27%
#  Metal 2        V       28223       1.74%
#  Metal 3        H       28223       0.00%
#  Metal 4        V       28223       1.74%
#  Metal 5        H       28223       4.62%
#  Metal 6        V       28223       3.99%
#  Metal 7        H       28223       0.00%
#  Metal 8        V       28223       0.00%
#  Metal 9        H       28223       0.02%
#  Metal 10       V       28223       0.01%
#  ------------------------------------------
#  Total                 282230       8.54%
#
#  50 nets (0.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 462.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 462.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 462.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 462.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 462.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.01%)      2(0.01%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 471390 um.
#Total half perimeter of net bounding box = 452406 um.
#Total wire length on LAYER metal1 = 726 um.
#Total wire length on LAYER metal2 = 127768 um.
#Total wire length on LAYER metal3 = 161398 um.
#Total wire length on LAYER metal4 = 117289 um.
#Total wire length on LAYER metal5 = 43727 um.
#Total wire length on LAYER metal6 = 18870 um.
#Total wire length on LAYER metal7 = 882 um.
#Total wire length on LAYER metal8 = 360 um.
#Total wire length on LAYER metal9 = 250 um.
#Total wire length on LAYER metal10 = 121 um.
#Total number of vias = 115445
#Up-Via Summary (total 115445):
#           
#-----------------------
#  Metal 1        56220
#  Metal 2        46848
#  Metal 3         9307
#  Metal 4         2283
#  Metal 5          656
#  Metal 6           74
#  Metal 7           33
#  Metal 8           17
#  Metal 9            7
#-----------------------
#                115445 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -1.00 (Mb)
#Total memory = 461.00 (Mb)
#Peak memory = 462.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 6495
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 461.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 5748 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 461.00 (Mb)
#    completing 20% with 5080 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 461.00 (Mb)
#    completing 30% with 4453 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 461.00 (Mb)
#    completing 40% with 3733 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 461.00 (Mb)
#    completing 50% with 3105 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 461.00 (Mb)
#    completing 60% with 2499 violations
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 461.00 (Mb)
#    completing 70% with 1877 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 461.00 (Mb)
#    completing 80% with 1264 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 461.00 (Mb)
#    completing 90% with 668 violations
#    cpu time = 00:00:29, elapsed time = 00:00:29, memory = 461.00 (Mb)
#    completing 100% with 64 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 461.00 (Mb)
#    number of violations = 64
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 461.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 461.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 487338 um.
#Total half perimeter of net bounding box = 452406 um.
#Total wire length on LAYER metal1 = 11327 um.
#Total wire length on LAYER metal2 = 120748 um.
#Total wire length on LAYER metal3 = 150231 um.
#Total wire length on LAYER metal4 = 130029 um.
#Total wire length on LAYER metal5 = 49571 um.
#Total wire length on LAYER metal6 = 23831 um.
#Total wire length on LAYER metal7 = 880 um.
#Total wire length on LAYER metal8 = 349 um.
#Total wire length on LAYER metal9 = 239 um.
#Total wire length on LAYER metal10 = 131 um.
#Total number of vias = 162503
#Up-Via Summary (total 162503):
#           
#-----------------------
#  Metal 1        66590
#  Metal 2        67307
#  Metal 3        22003
#  Metal 4         4908
#  Metal 5         1540
#  Metal 6           98
#  Metal 7           33
#  Metal 8           17
#  Metal 9            7
#-----------------------
#                162503 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = 0.00 (Mb)
#Total memory = 461.00 (Mb)
#Peak memory = 462.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 461.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 461.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 461.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 461.00 (Mb)
#Peak memory = 462.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 487338 um.
#Total half perimeter of net bounding box = 452406 um.
#Total wire length on LAYER metal1 = 11327 um.
#Total wire length on LAYER metal2 = 120748 um.
#Total wire length on LAYER metal3 = 150231 um.
#Total wire length on LAYER metal4 = 130029 um.
#Total wire length on LAYER metal5 = 49571 um.
#Total wire length on LAYER metal6 = 23831 um.
#Total wire length on LAYER metal7 = 880 um.
#Total wire length on LAYER metal8 = 349 um.
#Total wire length on LAYER metal9 = 239 um.
#Total wire length on LAYER metal10 = 131 um.
#Total number of vias = 162503
#Up-Via Summary (total 162503):
#           
#-----------------------
#  Metal 1        66590
#  Metal 2        67307
#  Metal 3        22003
#  Metal 4         4908
#  Metal 5         1540
#  Metal 6           98
#  Metal 7           33
#  Metal 8           17
#  Metal 9            7
#-----------------------
#                162503 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:33
#Increased memory = 0.00 (Mb)
#Total memory = 461.00 (Mb)
#Peak memory = 462.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:01:45
#Increased memory = -10.00 (Mb)
#Total memory = 452.00 (Mb)
#Peak memory = 462.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:18:08 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 452.9M **
#Created 34 library cell signatures
#Created 19323 NETS and 0 SPECIALNETS signatures
#Created 60546 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=461.9M, init mem=461.9M)
*info: Placed = 58699
*info: Unplaced = 0
Placement Density:97.29%(103091/105966)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=461.9M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_tx_crc' of instances=60545 and nets=19323 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 460.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.2  MEM= 460.9M)
Extracted 20.0006% (CPU Time= 0:00:00.3  MEM= 460.9M)
Extracted 30.0007% (CPU Time= 0:00:00.3  MEM= 460.9M)
Extracted 40.0007% (CPU Time= 0:00:00.5  MEM= 460.9M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 460.9M)
Extracted 60.0009% (CPU Time= 0:00:00.7  MEM= 460.9M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 460.9M)
Extracted 80.001% (CPU Time= 0:00:01.0  MEM= 460.9M)
Extracted 90.001% (CPU Time= 0:00:01.3  MEM= 460.9M)
Extracted 100% (CPU Time= 0:00:01.5  MEM= 460.9M)
Nr. Extracted Resistors     : 345968
Nr. Extracted Ground Cap.   : 364814
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 460.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 460.9M, InitMEM = 460.9M)
Number of Loop : 0
Start delay calculation (mem=460.930M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 460.9M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=460.930M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 460.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.052  |
|           TNS (ns):| -1439.2 |
|    Violating Paths:|  2057   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4946 (4946)    |   -0.053   |   4946 (4946)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.287%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 460.9M **
*info: Start fixing DRV (Mem = 460.93M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (460.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.972874
Start fixing design rules ... (0:00:00.2 460.9M)
Done fixing design rule (0:00:00.3 460.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.972874 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.3 460.9M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 460.93M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=460.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.052  |
|           TNS (ns):| -1439.2 |
|    Violating Paths:|  2057   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4946 (4946)    |   -0.053   |   4946 (4946)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.287%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 460.9M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:18:14 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 15 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#15 routed nets are extracted.
#19112 routed nets are imported.
#196 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 19323.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 468.00 (Mb)
#Peak memory = 469.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 487336 um.
#Total half perimeter of net bounding box = 452406 um.
#Total wire length on LAYER metal1 = 11327 um.
#Total wire length on LAYER metal2 = 120742 um.
#Total wire length on LAYER metal3 = 150224 um.
#Total wire length on LAYER metal4 = 130035 um.
#Total wire length on LAYER metal5 = 49577 um.
#Total wire length on LAYER metal6 = 23831 um.
#Total wire length on LAYER metal7 = 880 um.
#Total wire length on LAYER metal8 = 349 um.
#Total wire length on LAYER metal9 = 239 um.
#Total wire length on LAYER metal10 = 131 um.
#Total number of vias = 162500
#Up-Via Summary (total 162500):
#           
#-----------------------
#  Metal 1        66588
#  Metal 2        67303
#  Metal 3        22005
#  Metal 4         4909
#  Metal 5         1540
#  Metal 6           98
#  Metal 7           33
#  Metal 8           17
#  Metal 9            7
#-----------------------
#                162500 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 468.00 (Mb)
#Peak memory = 469.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 468.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 468.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 468.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 468.00 (Mb)
#Peak memory = 469.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 487336 um.
#Total half perimeter of net bounding box = 452406 um.
#Total wire length on LAYER metal1 = 11327 um.
#Total wire length on LAYER metal2 = 120742 um.
#Total wire length on LAYER metal3 = 150224 um.
#Total wire length on LAYER metal4 = 130035 um.
#Total wire length on LAYER metal5 = 49577 um.
#Total wire length on LAYER metal6 = 23831 um.
#Total wire length on LAYER metal7 = 880 um.
#Total wire length on LAYER metal8 = 349 um.
#Total wire length on LAYER metal9 = 239 um.
#Total wire length on LAYER metal10 = 131 um.
#Total number of vias = 162500
#Up-Via Summary (total 162500):
#           
#-----------------------
#  Metal 1        66588
#  Metal 2        67303
#  Metal 3        22005
#  Metal 4         4909
#  Metal 5         1540
#  Metal 6           98
#  Metal 7           33
#  Metal 8           17
#  Metal 9            7
#-----------------------
#                162500 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 468.00 (Mb)
#Peak memory = 469.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 19323 NETS and 0 SPECIALNETS signatures
#Created 60546 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 17.00 (Mb)
#Total memory = 477.00 (Mb)
#Peak memory = 477.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:18:20 2016
#
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 477.9M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx_crc' of instances=60545 and nets=19323 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.3  MEM= 476.9M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 476.9M)
Extracted 30.0007% (CPU Time= 0:00:00.4  MEM= 476.9M)
Extracted 40.0006% (CPU Time= 0:00:00.6  MEM= 476.9M)
Extracted 50.0011% (CPU Time= 0:00:00.7  MEM= 476.9M)
Extracted 60.001% (CPU Time= 0:00:00.8  MEM= 476.9M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 476.9M)
Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 476.9M)
Extracted 90.0006% (CPU Time= 0:00:01.3  MEM= 476.9M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 476.9M)
Nr. Extracted Resistors     : 345958
Nr. Extracted Ground Cap.   : 364804
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 476.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:00.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 476.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:16, mem = 476.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.052  | -4.052  | -3.890  |  1.417  |  0.614  |   N/A   |
|           TNS (ns):| -1439.1 |-764.867 | -1132.2 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2057   |   925   |  1719   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4946 (4946)    |   -0.053   |   4946 (4946)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.287%
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 476.9M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=60545 and nets=19323 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 476.9M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 476.9M)
Extracted 30.0007% (CPU Time= 0:00:00.3  MEM= 476.9M)
Extracted 40.0006% (CPU Time= 0:00:00.5  MEM= 476.9M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 476.9M)
Extracted 60.001% (CPU Time= 0:00:00.7  MEM= 476.9M)
Extracted 70.0009% (CPU Time= 0:00:00.9  MEM= 476.9M)
Extracted 80.0007% (CPU Time= 0:00:01.0  MEM= 476.9M)
Extracted 90.0006% (CPU Time= 0:00:01.3  MEM= 476.9M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 476.9M)
Nr. Extracted Resistors     : 345958
Nr. Extracted Ground Cap.   : 364804
Nr. Extracted Coupling Cap. : 828308
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:04.0  MEM: 476.930M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 476.9M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 476.9M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> fit
<CMD> selectMarker 199.3800 136.0150 200.3800 137.0150 2 1 2
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> zoomBox 198.88 135.515 200.88 137.515
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I31 to match row orient.
Flip instance FECTS_clks_clk___L4_I30 to match row orient.
Flip instance FECTS_clks_clk___L4_I29 to match row orient.
Flip instance FECTS_clks_clk___L4_I26 to match row orient.
Flip instance FECTS_clks_clk___L4_I23 to match row orient.
Flip instance FECTS_clks_clk___L4_I19 to match row orient.
Flip instance FECTS_clks_clk___L4_I17 to match row orient.
Flip instance FECTS_clks_clk___L4_I14 to match row orient.
Flip instance FECTS_clks_clk___L4_I11 to match row orient.
Flip instance FECTS_clks_clk___L4_I10 to match row orient.
Flip instance FECTS_clks_clk___L4_I9 to match row orient.
Flip instance FECTS_clks_clk___L4_I7 to match row orient.
Flip instance FECTS_clks_clk___L4_I6 to match row orient.
Flip instance FECTS_clks_clk___L4_I4 to match row orient.
Flip instance FECTS_clks_clk___L3_I7 to match row orient.
Flip instance FECTS_clks_clk___L3_I6 to match row orient.
Flip instance FECTS_clks_clk___L3_I5 to match row orient.
Flip instance FECTS_clks_clk___L3_I4 to match row orient.
Flip instance FECTS_clks_clk___L3_I1 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I2 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance crcpkt0/crc_vld_d_reg to match row orient.
Flip instance crcpkt0/crc_vld_2d_reg to match row orient.
Flip instance crcpkt0/data8_d_reg[3] to match row orient.
Flip instance crcpkt0/data8_d_reg[1] to match row orient.
Flip instance crcpkt0/data16_d_reg[15] to match row orient.
Flip instance crcpkt0/data16_d_reg[14] to match row orient.
Flip instance crcpkt0/data16_d_reg[12] to match row orient.
Flip instance crcpkt0/data16_d_reg[10] to match row orient.
Flip instance crcpkt0/data16_d_reg[7] to match row orient.
Flip instance crcpkt0/data16_d_reg[5] to match row orient.
Flip instance crcpkt0/data32_d_reg[31] to match row orient.
Flip instance crcpkt0/data32_d_reg[29] to match row orient.
Flip instance crcpkt0/data32_d_reg[25] to match row orient.
Flip instance crcpkt0/data32_d_reg[24] to match row orient.
Flip instance crcpkt0/data32_d_reg[22] to match row orient.
Flip instance crcpkt0/data32_d_reg[21] to match row orient.
Flip instance crcpkt0/data32_d_reg[17] to match row orient.
Flip instance crcpkt0/data32_d_reg[13] to match row orient.
Flip instance crcpkt0/data32_d_reg[12] to match row orient.
Flip instance crcpkt0/data32_d_reg[11] to match row orient.
Flip instance crcpkt0/data32_d_reg[10] to match row orient.
Flip instance crcpkt0/data32_d_reg[8] to match row orient.
Flip instance crcpkt0/data32_d_reg[7] to match row orient.
Flip instance crcpkt0/data32_d_reg[6] to match row orient.
Flip instance crcpkt0/data32_d_reg[3] to match row orient.
Flip instance crcpkt0/data64_d_reg[61] to match row orient.
Flip instance crcpkt0/data64_d_reg[60] to match row orient.
Flip instance crcpkt0/data64_d_reg[54] to match row orient.
Flip instance crcpkt0/data64_d_reg[53] to match row orient.
Flip instance crcpkt0/data64_d_reg[49] to match row orient.
Flip instance crcpkt0/data64_d_reg[48] to match row orient.
Flip instance crcpkt0/data64_d_reg[46] to match row orient.
Flip instance crcpkt0/data64_d_reg[45] to match row orient.
Flip instance crcpkt0/data64_d_reg[42] to match row orient.
Flip instance crcpkt0/data64_d_reg[40] to match row orient.
Flip instance crcpkt0/data64_d_reg[39] to match row orient.
Flip instance crcpkt0/data64_d_reg[37] to match row orient.
Flip instance crcpkt0/data64_d_reg[35] to match row orient.
Flip instance crcpkt0/data64_d_reg[34] to match row orient.
Flip instance crcpkt0/data64_d_reg[33] to match row orient.
Flip instance crcpkt0/data64_d_reg[32] to match row orient.
Flip instance crcpkt0/data64_d_reg[30] to match row orient.
Flip instance crcpkt0/data64_d_reg[25] to match row orient.
Flip instance crcpkt0/data64_d_reg[24] to match row orient.
Flip instance crcpkt0/data64_d_reg[23] to match row orient.
Flip instance crcpkt0/data64_d_reg[22] to match row orient.
Flip instance crcpkt0/data64_d_reg[20] to match row orient.
Flip instance crcpkt0/data64_d_reg[19] to match row orient.
Flip instance crcpkt0/data64_d_reg[18] to match row orient.
Flip instance crcpkt0/data64_d_reg[15] to match row orient.
Flip instance crcpkt0/data64_d_reg[14] to match row orient.
Flip instance crcpkt0/data64_d_reg[13] to match row orient.
Flip instance crcpkt0/data64_d_reg[10] to match row orient.
Flip instance crcpkt0/data64_d_reg[7] to match row orient.
Flip instance crcpkt0/data64_d_reg[6] to match row orient.
Flip instance crcpkt0/data64_d_reg[3] to match row orient.
Flip instance crcpkt0/data64_d_reg[1] to match row orient.
Flip instance crcpkt0/data64_d_reg[0] to match row orient.
Flip instance crcpkt0/data48_d_reg[47] to match row orient.
Flip instance crcpkt0/data48_d_reg[46] to match row orient.
Flip instance crcpkt0/data48_d_reg[45] to match row orient.
Flip instance crcpkt0/data48_d_reg[44] to match row orient.
Flip instance crcpkt0/data48_d_reg[42] to match row orient.
Flip instance crcpkt0/data48_d_reg[39] to match row orient.
Flip instance crcpkt0/data48_d_reg[34] to match row orient.
Flip instance crcpkt0/data48_d_reg[33] to match row orient.
Flip instance crcpkt0/data48_d_reg[29] to match row orient.
Flip instance crcpkt0/data48_d_reg[28] to match row orient.
Flip instance crcpkt0/data48_d_reg[26] to match row orient.
Flip instance crcpkt0/data48_d_reg[24] to match row orient.
Flip instance crcpkt0/data48_d_reg[21] to match row orient.
Flip instance crcpkt0/data48_d_reg[20] to match row orient.
Flip instance crcpkt0/data48_d_reg[19] to match row orient.
Flip instance crcpkt0/data48_d_reg[16] to match row orient.
Flip instance crcpkt0/data48_d_reg[15] to match row orient.
Flip instance crcpkt0/data48_d_reg[11] to match row orient.
Flip instance crcpkt0/data48_d_reg[9] to match row orient.
Flip instance crcpkt0/data48_d_reg[5] to match row orient.
Flip instance crcpkt0/data48_d_reg[3] to match row orient.
Flip instance crcpkt0/data48_d_reg[1] to match row orient.
Flip instance crcpkt0/data48_d_reg[0] to match row orient.
Flip instance crcpkt0/data40_d_reg[39] to match row orient.
Flip instance crcpkt0/data40_d_reg[38] to match row orient.
Flip instance crcpkt0/data40_d_reg[37] to match row orient.
Flip instance crcpkt0/data40_d_reg[34] to match row orient.
Flip instance crcpkt0/data40_d_reg[33] to match row orient.
Flip instance crcpkt0/data40_d_reg[32] to match row orient.
Flip instance crcpkt0/data40_d_reg[31] to match row orient.
Flip instance crcpkt0/data40_d_reg[29] to match row orient.
Flip instance crcpkt0/data40_d_reg[28] to match row orient.
Flip instance crcpkt0/data40_d_reg[26] to match row orient.
Flip instance crcpkt0/data40_d_reg[25] to match row orient.
Flip instance crcpkt0/data40_d_reg[23] to match row orient.
Flip instance crcpkt0/data40_d_reg[22] to match row orient.
Flip instance crcpkt0/data40_d_reg[20] to match row orient.
Flip instance crcpkt0/data40_d_reg[13] to match row orient.
Flip instance crcpkt0/data40_d_reg[12] to match row orient.
Flip instance crcpkt0/data40_d_reg[9] to match row orient.
Flip instance crcpkt0/data40_d_reg[6] to match row orient.
Flip instance crcpkt0/data40_d_reg[5] to match row orient.
Flip instance crcpkt0/data56_d_reg[55] to match row orient.
Flip instance crcpkt0/data56_d_reg[54] to match row orient.
Flip instance crcpkt0/data56_d_reg[45] to match row orient.
Flip instance crcpkt0/data56_d_reg[44] to match row orient.
Flip instance crcpkt0/data56_d_reg[40] to match row orient.
Flip instance crcpkt0/data56_d_reg[35] to match row orient.
Flip instance crcpkt0/data56_d_reg[34] to match row orient.
Flip instance crcpkt0/data56_d_reg[30] to match row orient.
Flip instance crcpkt0/data56_d_reg[25] to match row orient.
Flip instance crcpkt0/data56_d_reg[23] to match row orient.
Flip instance crcpkt0/data56_d_reg[22] to match row orient.
Flip instance crcpkt0/data56_d_reg[18] to match row orient.
Flip instance crcpkt0/data56_d_reg[15] to match row orient.
Flip instance crcpkt0/data56_d_reg[13] to match row orient.
Flip instance crcpkt0/data56_d_reg[9] to match row orient.
Flip instance crcpkt0/data56_d_reg[7] to match row orient.
Flip instance crcpkt0/data56_d_reg[5] to match row orient.
Flip instance crcpkt0/data56_d_reg[4] to match row orient.
Flip instance crcpkt0/data56_d_reg[0] to match row orient.
Flip instance crcpkt0/load16_d_reg to match row orient.
Flip instance crcpkt0/load24_d_reg to match row orient.
Flip instance crcpkt0/load64_d_reg to match row orient.
Flip instance crcpkt0/crcin32_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[4] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[4] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[7] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[7] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[31] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[31] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[31] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[31] to match row orient.
Flip instance crcpkt0/data24_d_reg[23] to match row orient.
Flip instance crcpkt0/data24_d_reg[20] to match row orient.
Flip instance crcpkt0/data24_d_reg[19] to match row orient.
Flip instance crcpkt0/data24_d_reg[17] to match row orient.
Flip instance crcpkt0/data24_d_reg[16] to match row orient.
Flip instance crcpkt0/data24_d_reg[15] to match row orient.
Flip instance crcpkt0/data24_d_reg[14] to match row orient.
Flip instance crcpkt0/data24_d_reg[11] to match row orient.
Flip instance crcpkt0/data24_d_reg[8] to match row orient.
Flip instance crcpkt0/data24_d_reg[7] to match row orient.
Flip instance crcpkt0/crc_reg[26] to match row orient.
Flip instance crcpkt0/crc_reg[29] to match row orient.
Flip instance crcpkt0/crc_reg[2] to match row orient.
Flip instance crcpkt0/crc_reg[22] to match row orient.
Flip instance crcpkt0/crc_reg[24] to match row orient.
Flip instance crcpkt0/crc_reg[21] to match row orient.
Flip instance crcpkt0/crc_reg[0] to match row orient.
Flip instance crcpkt0/crc_reg[13] to match row orient.
Flip instance crcpkt0/crc_reg[19] to match row orient.
Flip instance crcpkt0/crc_reg[5] to match row orient.
Flip instance crcpkt0/crc_reg[3] to match row orient.
Flip instance crcpkt0/crc_reg[23] to match row orient.
Flip instance crcpkt0/crc_reg[10] to match row orient.
Flip instance crcpkt0/crc_reg[1] to match row orient.
Flip instance crcpkt0/crc_reg[15] to match row orient.
Flip instance crcpkt0/crc_reg[16] to match row orient.
Flip instance crcpkt0/crc_reg[18] to match row orient.
Flip instance crcpkt0/crc_reg[31] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[20] to match row orient.
Flip instance crcpkt1/crc_vld_d_reg to match row orient.
Flip instance crcpkt1/data8_d_reg[7] to match row orient.
Flip instance crcpkt1/data8_d_reg[5] to match row orient.
Flip instance crcpkt1/data8_d_reg[3] to match row orient.
Flip instance crcpkt1/data16_d_reg[15] to match row orient.
Flip instance crcpkt1/data16_d_reg[13] to match row orient.
Flip instance crcpkt1/data16_d_reg[11] to match row orient.
Flip instance crcpkt1/data16_d_reg[10] to match row orient.
Flip instance crcpkt1/data16_d_reg[9] to match row orient.
Flip instance crcpkt1/data16_d_reg[8] to match row orient.
Flip instance crcpkt1/data16_d_reg[7] to match row orient.
Flip instance crcpkt1/data16_d_reg[5] to match row orient.
Flip instance crcpkt1/data16_d_reg[2] to match row orient.
Flip instance crcpkt1/data16_d_reg[1] to match row orient.
Flip instance crcpkt1/data16_d_reg[0] to match row orient.
Flip instance crcpkt1/data32_d_reg[29] to match row orient.
Flip instance crcpkt1/data32_d_reg[28] to match row orient.
Flip instance crcpkt1/data32_d_reg[27] to match row orient.
Flip instance crcpkt1/data32_d_reg[26] to match row orient.
Flip instance crcpkt1/data32_d_reg[25] to match row orient.
Flip instance crcpkt1/data32_d_reg[23] to match row orient.
Flip instance crcpkt1/data32_d_reg[22] to match row orient.
Flip instance crcpkt1/data32_d_reg[19] to match row orient.
Flip instance crcpkt1/data32_d_reg[18] to match row orient.
Flip instance crcpkt1/data32_d_reg[17] to match row orient.
Flip instance crcpkt1/data32_d_reg[16] to match row orient.
Flip instance crcpkt1/data32_d_reg[15] to match row orient.
Flip instance crcpkt1/data32_d_reg[11] to match row orient.
Flip instance crcpkt1/data32_d_reg[7] to match row orient.
Flip instance crcpkt1/data32_d_reg[5] to match row orient.
Flip instance crcpkt1/data32_d_reg[1] to match row orient.
Flip instance crcpkt1/data64_d_reg[61] to match row orient.
Flip instance crcpkt1/data64_d_reg[59] to match row orient.
Flip instance crcpkt1/data64_d_reg[57] to match row orient.
Flip instance crcpkt1/data64_d_reg[52] to match row orient.
Flip instance crcpkt1/data64_d_reg[48] to match row orient.
Flip instance crcpkt1/data64_d_reg[47] to match row orient.
Flip instance crcpkt1/data64_d_reg[45] to match row orient.
Flip instance crcpkt1/data64_d_reg[44] to match row orient.
Flip instance crcpkt1/data64_d_reg[42] to match row orient.
Flip instance crcpkt1/data64_d_reg[41] to match row orient.
Flip instance crcpkt1/data64_d_reg[38] to match row orient.
Flip instance crcpkt1/data64_d_reg[37] to match row orient.
Flip instance crcpkt1/data64_d_reg[35] to match row orient.
Flip instance crcpkt1/data64_d_reg[34] to match row orient.
Flip instance crcpkt1/data64_d_reg[33] to match row orient.
Flip instance crcpkt1/data64_d_reg[30] to match row orient.
Flip instance crcpkt1/data64_d_reg[29] to match row orient.
Flip instance crcpkt1/data64_d_reg[26] to match row orient.
Flip instance crcpkt1/data64_d_reg[25] to match row orient.
Flip instance crcpkt1/data64_d_reg[24] to match row orient.
Flip instance crcpkt1/data64_d_reg[23] to match row orient.
Flip instance crcpkt1/data64_d_reg[22] to match row orient.
Flip instance crcpkt1/data64_d_reg[21] to match row orient.
Flip instance crcpkt1/data64_d_reg[19] to match row orient.
Flip instance crcpkt1/data64_d_reg[18] to match row orient.
Flip instance crcpkt1/data64_d_reg[13] to match row orient.
Flip instance crcpkt1/data64_d_reg[12] to match row orient.
Flip instance crcpkt1/data64_d_reg[11] to match row orient.
Flip instance crcpkt1/data64_d_reg[9] to match row orient.
Flip instance crcpkt1/data64_d_reg[7] to match row orient.
Flip instance crcpkt1/data64_d_reg[5] to match row orient.
Flip instance crcpkt1/data64_d_reg[3] to match row orient.
Flip instance crcpkt1/data64_d_reg[0] to match row orient.
Flip instance crcpkt1/data48_d_reg[46] to match row orient.
Flip instance crcpkt1/data48_d_reg[45] to match row orient.
Flip instance crcpkt1/data48_d_reg[44] to match row orient.
Flip instance crcpkt1/data48_d_reg[43] to match row orient.
Flip instance crcpkt1/data48_d_reg[38] to match row orient.
Flip instance crcpkt1/data48_d_reg[36] to match row orient.
Flip instance crcpkt1/data48_d_reg[35] to match row orient.
Flip instance crcpkt1/data48_d_reg[33] to match row orient.
Flip instance crcpkt1/data48_d_reg[32] to match row orient.
Flip instance crcpkt1/data48_d_reg[31] to match row orient.
Flip instance crcpkt1/data48_d_reg[29] to match row orient.
Flip instance crcpkt1/data48_d_reg[28] to match row orient.
Flip instance crcpkt1/data48_d_reg[27] to match row orient.
Flip instance crcpkt1/data48_d_reg[26] to match row orient.
Flip instance crcpkt1/data48_d_reg[24] to match row orient.
Flip instance crcpkt1/data48_d_reg[22] to match row orient.
Flip instance crcpkt1/data48_d_reg[21] to match row orient.
Flip instance crcpkt1/data48_d_reg[20] to match row orient.
Flip instance crcpkt1/data48_d_reg[17] to match row orient.
Flip instance crcpkt1/data48_d_reg[16] to match row orient.
Flip instance crcpkt1/data48_d_reg[12] to match row orient.
Flip instance crcpkt1/data48_d_reg[11] to match row orient.
Flip instance crcpkt1/data48_d_reg[9] to match row orient.
Flip instance crcpkt1/data48_d_reg[7] to match row orient.
Flip instance crcpkt1/data48_d_reg[5] to match row orient.
Flip instance crcpkt1/data48_d_reg[3] to match row orient.
Flip instance crcpkt1/data48_d_reg[0] to match row orient.
Flip instance crcpkt1/data40_d_reg[37] to match row orient.
Flip instance crcpkt1/data40_d_reg[35] to match row orient.
Flip instance crcpkt1/data40_d_reg[34] to match row orient.
Flip instance crcpkt1/data40_d_reg[30] to match row orient.
Flip instance crcpkt1/data40_d_reg[29] to match row orient.
Flip instance crcpkt1/data40_d_reg[28] to match row orient.
Flip instance crcpkt1/data40_d_reg[25] to match row orient.
Flip instance crcpkt1/data40_d_reg[22] to match row orient.
Flip instance crcpkt1/data40_d_reg[21] to match row orient.
Flip instance crcpkt1/data40_d_reg[17] to match row orient.
Flip instance crcpkt1/data40_d_reg[16] to match row orient.
Flip instance crcpkt1/data40_d_reg[14] to match row orient.
Flip instance crcpkt1/data40_d_reg[11] to match row orient.
Flip instance crcpkt1/data40_d_reg[10] to match row orient.
Flip instance crcpkt1/data40_d_reg[7] to match row orient.
Flip instance crcpkt1/data40_d_reg[1] to match row orient.
Flip instance crcpkt1/data56_d_reg[54] to match row orient.
Flip instance crcpkt1/data56_d_reg[53] to match row orient.
Flip instance crcpkt1/data56_d_reg[49] to match row orient.
Flip instance crcpkt1/data56_d_reg[46] to match row orient.
Flip instance crcpkt1/data56_d_reg[44] to match row orient.
Flip instance crcpkt1/data56_d_reg[43] to match row orient.
Flip instance crcpkt1/data56_d_reg[42] to match row orient.
Flip instance crcpkt1/data56_d_reg[41] to match row orient.
Flip instance crcpkt1/data56_d_reg[37] to match row orient.
Flip instance crcpkt1/data56_d_reg[35] to match row orient.
Flip instance crcpkt1/data56_d_reg[33] to match row orient.
Flip instance crcpkt1/data56_d_reg[32] to match row orient.
Flip instance crcpkt1/data56_d_reg[31] to match row orient.
Flip instance crcpkt1/data56_d_reg[30] to match row orient.
Flip instance crcpkt1/data56_d_reg[29] to match row orient.
Flip instance crcpkt1/data56_d_reg[27] to match row orient.
Flip instance crcpkt1/data56_d_reg[25] to match row orient.
Flip instance crcpkt1/data56_d_reg[21] to match row orient.
Flip instance crcpkt1/data56_d_reg[16] to match row orient.
Flip instance crcpkt1/data56_d_reg[15] to match row orient.
Flip instance crcpkt1/data56_d_reg[9] to match row orient.
Flip instance crcpkt1/data56_d_reg[4] to match row orient.
Flip instance crcpkt1/data56_d_reg[3] to match row orient.
Flip instance crcpkt1/data56_d_reg[1] to match row orient.
Flip instance crcpkt1/data56_d_reg[0] to match row orient.
Flip instance crcpkt1/load8_d_reg to match row orient.
Flip instance crcpkt1/load16_d_reg to match row orient.
Flip instance crcpkt1/load32_d_reg to match row orient.
Flip instance crcpkt1/load56_d_reg to match row orient.
Flip instance crcpkt1/load64_d_reg to match row orient.
Flip instance crcpkt1/crcin40_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[25] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[25] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[21] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[21] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[20] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[20] to match row orient.
Flip instance crcpkt1/data24_d_reg[20] to match row orient.
Flip instance crcpkt1/data24_d_reg[19] to match row orient.
Flip instance crcpkt1/data24_d_reg[14] to match row orient.
Flip instance crcpkt1/data24_d_reg[11] to match row orient.
Flip instance crcpkt1/data24_d_reg[10] to match row orient.
Flip instance crcpkt1/data24_d_reg[8] to match row orient.
Flip instance crcpkt1/data24_d_reg[5] to match row orient.
Flip instance crcpkt1/data24_d_reg[4] to match row orient.
Flip instance crcpkt1/data24_d_reg[1] to match row orient.
Flip instance crcpkt1/data24_d_reg[0] to match row orient.
Flip instance crcpkt1/crc_reg[30] to match row orient.
Flip instance crcpkt1/crc_reg[29] to match row orient.
Flip instance crcpkt1/crc_reg[27] to match row orient.
Flip instance crcpkt1/crc_reg[2] to match row orient.
Flip instance crcpkt1/crc_reg[22] to match row orient.
Flip instance crcpkt1/crc_reg[11] to match row orient.
Flip instance crcpkt1/crc_reg[4] to match row orient.
Flip instance crcpkt1/crc_reg[24] to match row orient.
Flip instance crcpkt1/crc_reg[0] to match row orient.
Flip instance crcpkt1/crc_reg[17] to match row orient.
Flip instance crcpkt1/crc_reg[3] to match row orient.
Flip instance crcpkt1/crc_reg[15] to match row orient.
Flip instance crcpkt1/crc_reg[16] to match row orient.
Flip instance crcpkt1/crc_reg[18] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[20] to match row orient.
Flip instance crcpkt2/data8_d_reg[6] to match row orient.
Flip instance crcpkt2/data8_d_reg[4] to match row orient.
Flip instance crcpkt2/data8_d_reg[3] to match row orient.
Flip instance crcpkt2/data8_d_reg[2] to match row orient.
Flip instance crcpkt2/data8_d_reg[1] to match row orient.
Flip instance crcpkt2/data8_d_reg[0] to match row orient.
Flip instance crcpkt2/data16_d_reg[13] to match row orient.
Flip instance crcpkt2/data16_d_reg[6] to match row orient.
Flip instance crcpkt2/data16_d_reg[5] to match row orient.
Flip instance crcpkt2/data16_d_reg[4] to match row orient.
Flip instance crcpkt2/data16_d_reg[2] to match row orient.
Flip instance crcpkt2/data16_d_reg[1] to match row orient.
Flip instance crcpkt2/data32_d_reg[30] to match row orient.
Flip instance crcpkt2/data32_d_reg[29] to match row orient.
Flip instance crcpkt2/data32_d_reg[28] to match row orient.
Flip instance crcpkt2/data32_d_reg[26] to match row orient.
Flip instance crcpkt2/data32_d_reg[23] to match row orient.
Flip instance crcpkt2/data32_d_reg[22] to match row orient.
Flip instance crcpkt2/data32_d_reg[20] to match row orient.
Flip instance crcpkt2/data32_d_reg[19] to match row orient.
Flip instance crcpkt2/data32_d_reg[18] to match row orient.
Flip instance crcpkt2/data32_d_reg[15] to match row orient.
Flip instance crcpkt2/data32_d_reg[11] to match row orient.
Flip instance crcpkt2/data32_d_reg[7] to match row orient.
Flip instance crcpkt2/data32_d_reg[6] to match row orient.
Flip instance crcpkt2/data32_d_reg[2] to match row orient.
Flip instance crcpkt2/data32_d_reg[0] to match row orient.
Flip instance crcpkt2/data64_d_reg[59] to match row orient.
Flip instance crcpkt2/data64_d_reg[58] to match row orient.
Flip instance crcpkt2/data64_d_reg[53] to match row orient.
Flip instance crcpkt2/data64_d_reg[52] to match row orient.
Flip instance crcpkt2/data64_d_reg[50] to match row orient.
Flip instance crcpkt2/data64_d_reg[48] to match row orient.
Flip instance crcpkt2/data64_d_reg[43] to match row orient.
Flip instance crcpkt2/data64_d_reg[38] to match row orient.
Flip instance crcpkt2/data64_d_reg[37] to match row orient.
Flip instance crcpkt2/data64_d_reg[36] to match row orient.
Flip instance crcpkt2/data64_d_reg[35] to match row orient.
Flip instance crcpkt2/data64_d_reg[32] to match row orient.
Flip instance crcpkt2/data64_d_reg[31] to match row orient.
Flip instance crcpkt2/data64_d_reg[29] to match row orient.
Flip instance crcpkt2/data64_d_reg[26] to match row orient.
Flip instance crcpkt2/data64_d_reg[25] to match row orient.
Flip instance crcpkt2/data64_d_reg[24] to match row orient.
Flip instance crcpkt2/data64_d_reg[22] to match row orient.
Flip instance crcpkt2/data64_d_reg[20] to match row orient.
Flip instance crcpkt2/data64_d_reg[18] to match row orient.
Flip instance crcpkt2/data64_d_reg[15] to match row orient.
Flip instance crcpkt2/data64_d_reg[14] to match row orient.
Flip instance crcpkt2/data64_d_reg[12] to match row orient.
Flip instance crcpkt2/data64_d_reg[8] to match row orient.
Flip instance crcpkt2/data64_d_reg[7] to match row orient.
Flip instance crcpkt2/data64_d_reg[4] to match row orient.
Flip instance crcpkt2/data64_d_reg[1] to match row orient.
Flip instance crcpkt2/data64_d_reg[0] to match row orient.
Flip instance crcpkt2/data48_d_reg[44] to match row orient.
Flip instance crcpkt2/data48_d_reg[43] to match row orient.
Flip instance crcpkt2/data48_d_reg[40] to match row orient.
Flip instance crcpkt2/data48_d_reg[37] to match row orient.
Flip instance crcpkt2/data48_d_reg[36] to match row orient.
Flip instance crcpkt2/data48_d_reg[33] to match row orient.
Flip instance crcpkt2/data48_d_reg[32] to match row orient.
Flip instance crcpkt2/data48_d_reg[30] to match row orient.
Flip instance crcpkt2/data48_d_reg[28] to match row orient.
Flip instance crcpkt2/data48_d_reg[26] to match row orient.
Flip instance crcpkt2/data48_d_reg[22] to match row orient.
Flip instance crcpkt2/data48_d_reg[21] to match row orient.
Flip instance crcpkt2/data48_d_reg[20] to match row orient.
Flip instance crcpkt2/data48_d_reg[19] to match row orient.
Flip instance crcpkt2/data48_d_reg[18] to match row orient.
Flip instance crcpkt2/data48_d_reg[16] to match row orient.
Flip instance crcpkt2/data48_d_reg[12] to match row orient.
Flip instance crcpkt2/data48_d_reg[11] to match row orient.
Flip instance crcpkt2/data48_d_reg[6] to match row orient.
Flip instance crcpkt2/data48_d_reg[0] to match row orient.
Flip instance crcpkt2/data40_d_reg[39] to match row orient.
Flip instance crcpkt2/data40_d_reg[38] to match row orient.
Flip instance crcpkt2/data40_d_reg[37] to match row orient.
Flip instance crcpkt2/data40_d_reg[36] to match row orient.
Flip instance crcpkt2/data40_d_reg[34] to match row orient.
Flip instance crcpkt2/data40_d_reg[32] to match row orient.
Flip instance crcpkt2/data40_d_reg[31] to match row orient.
Flip instance crcpkt2/data40_d_reg[29] to match row orient.
Flip instance crcpkt2/data40_d_reg[28] to match row orient.
Flip instance crcpkt2/data40_d_reg[27] to match row orient.
Flip instance crcpkt2/data40_d_reg[24] to match row orient.
Flip instance crcpkt2/data40_d_reg[23] to match row orient.
Flip instance crcpkt2/data40_d_reg[22] to match row orient.
Flip instance crcpkt2/data40_d_reg[21] to match row orient.
Flip instance crcpkt2/data40_d_reg[16] to match row orient.
Flip instance crcpkt2/data40_d_reg[15] to match row orient.
Flip instance crcpkt2/data40_d_reg[14] to match row orient.
Flip instance crcpkt2/data40_d_reg[10] to match row orient.
Flip instance crcpkt2/data40_d_reg[8] to match row orient.
Flip instance crcpkt2/data40_d_reg[7] to match row orient.
Flip instance crcpkt2/data40_d_reg[6] to match row orient.
Flip instance crcpkt2/data40_d_reg[5] to match row orient.
Flip instance crcpkt2/data40_d_reg[4] to match row orient.
Flip instance crcpkt2/data40_d_reg[2] to match row orient.
Flip instance crcpkt2/data40_d_reg[0] to match row orient.
Flip instance crcpkt2/data56_d_reg[54] to match row orient.
Flip instance crcpkt2/data56_d_reg[53] to match row orient.
Flip instance crcpkt2/data56_d_reg[51] to match row orient.
Flip instance crcpkt2/data56_d_reg[47] to match row orient.
Flip instance crcpkt2/data56_d_reg[46] to match row orient.
Flip instance crcpkt2/data56_d_reg[43] to match row orient.
Flip instance crcpkt2/data56_d_reg[42] to match row orient.
Flip instance crcpkt2/data56_d_reg[41] to match row orient.
Flip instance crcpkt2/data56_d_reg[37] to match row orient.
Flip instance crcpkt2/data56_d_reg[36] to match row orient.
Flip instance crcpkt2/data56_d_reg[35] to match row orient.
Flip instance crcpkt2/data56_d_reg[30] to match row orient.
Flip instance crcpkt2/data56_d_reg[26] to match row orient.
Flip instance crcpkt2/data56_d_reg[24] to match row orient.
Flip instance crcpkt2/data56_d_reg[23] to match row orient.
Flip instance crcpkt2/data56_d_reg[22] to match row orient.
Flip instance crcpkt2/data56_d_reg[16] to match row orient.
Flip instance crcpkt2/data56_d_reg[13] to match row orient.
Flip instance crcpkt2/data56_d_reg[12] to match row orient.
Flip instance crcpkt2/data56_d_reg[11] to match row orient.
Flip instance crcpkt2/data56_d_reg[10] to match row orient.
Flip instance crcpkt2/data56_d_reg[9] to match row orient.
Flip instance crcpkt2/data56_d_reg[8] to match row orient.
Flip instance crcpkt2/data56_d_reg[4] to match row orient.
Flip instance crcpkt2/data56_d_reg[0] to match row orient.
Flip instance crcpkt2/load8_d_reg to match row orient.
Flip instance crcpkt2/load16_d_reg to match row orient.
Flip instance crcpkt2/load24_d_reg to match row orient.
Flip instance crcpkt2/load32_d_reg to match row orient.
Flip instance crcpkt2/load40_d_reg to match row orient.
Flip instance crcpkt2/crcin24_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[11] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[18] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[18] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[6] to match row orient.
Flip instance crcpkt2/data24_d_reg[23] to match row orient.
Flip instance crcpkt2/data24_d_reg[21] to match row orient.
Flip instance crcpkt2/data24_d_reg[15] to match row orient.
Flip instance crcpkt2/data24_d_reg[14] to match row orient.
Flip instance crcpkt2/data24_d_reg[9] to match row orient.
Flip instance crcpkt2/data24_d_reg[8] to match row orient.
Flip instance crcpkt2/data24_d_reg[5] to match row orient.
Flip instance crcpkt2/data24_d_reg[3] to match row orient.
Flip instance crcpkt2/data24_d_reg[2] to match row orient.
Flip instance crcpkt2/data24_d_reg[1] to match row orient.
Flip instance crcpkt2/crc_reg[26] to match row orient.
Flip instance crcpkt2/crc_reg[30] to match row orient.
Flip instance crcpkt2/crc_reg[11] to match row orient.
Flip instance crcpkt2/crc_reg[25] to match row orient.
Flip instance crcpkt2/crc_reg[0] to match row orient.
Flip instance crcpkt2/crc_reg[13] to match row orient.
Flip instance crcpkt2/crc_reg[17] to match row orient.
Flip instance crcpkt2/crc_reg[8] to match row orient.
Flip instance crcpkt2/crc_reg[5] to match row orient.
Flip instance crcpkt2/crc_reg[3] to match row orient.
Flip instance crcpkt2/crc_reg[10] to match row orient.
Flip instance crcpkt2/crc_reg[12] to match row orient.
Flip instance crcpkt2/crc_reg[1] to match row orient.
Flip instance crcpkt2/crc_reg[6] to match row orient.
Flip instance crcpkt2/crc_reg[16] to match row orient.
Flip instance crcpkt2/crc_reg[20] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[11] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[18] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[31] to match row orient.
Flip instance crcfifo1/depth_left_reg[4] to match row orient.
Flip instance crcfifo0/depth_left_reg[0] to match row orient.
Flip instance crcfifo0/depth_left_reg[2] to match row orient.
Flip instance crcfifo0/depth_left_reg[3] to match row orient.
Flip instance crcfifo0/w_ptr_reg[1] to match row orient.
Flip instance crcfifo0/w_ptr_reg[2] to match row orient.
Flip instance crcfifo2/depth_left_reg[0] to match row orient.
Flip instance crcfifo2/depth_left_reg[2] to match row orient.
Flip instance crcfifo2/w_ptr_reg[0] to match row orient.
Flip instance crcfifo2/w_ptr_reg[2] to match row orient.
Flip instance crcfifo2/w_ptr_reg[3] to match row orient.
Flip instance crcfifo2/r_ptr_reg[0] to match row orient.
Flip instance crcfifo2/r_ptr_reg[3] to match row orient.
Flip instance crcfifo1/w_ptr_reg[1] to match row orient.
Flip instance crcfifo1/w_ptr_reg[2] to match row orient.
Flip instance crcfifo1/r_ptr_reg[3] to match row orient.
Flip instance FECTS_clks_clk___L4_I35 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=476.9M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=60545 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=19126 #term=60867 #term/net=3.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=569
stdCell: 60545 single + 0 double + 0 multi
Total standard cell length = 41.7373 (mm), area = 0.1031 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.615.
Density for the design = 0.615.
       = stdcell_area 109835 (103091 um^2) / alloc_area 178696 (167725 um^2).
Pin Density = 0.554.
            = total # of pins 60867 / total Instance area 109835.
Identified 41763 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 7.877e+05 (3.26e+05 4.62e+05)
              Est.  stn bbox = 8.286e+05 (3.52e+05 4.77e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 476.9M
Iteration  2: Total net bbox = 7.005e+05 (3.26e+05 3.75e+05)
              Est.  stn bbox = 7.610e+05 (3.52e+05 4.09e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 476.9M
Iteration  3: Total net bbox = 5.989e+05 (2.41e+05 3.58e+05)
              Est.  stn bbox = 6.631e+05 (2.72e+05 3.91e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 476.9M
Iteration  4: Total net bbox = 5.520e+05 (2.39e+05 3.13e+05)
              Est.  stn bbox = 6.276e+05 (2.72e+05 3.56e+05)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 476.9M
Iteration  5: Total net bbox = 5.338e+05 (2.20e+05 3.14e+05)
              Est.  stn bbox = 6.124e+05 (2.56e+05 3.57e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 476.9M
Iteration  6: Total net bbox = 5.828e+05 (2.46e+05 3.36e+05)
              Est.  stn bbox = 6.704e+05 (2.84e+05 3.86e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 476.9M
Iteration  7: Total net bbox = 5.897e+05 (2.52e+05 3.38e+05)
              Est.  stn bbox = 6.802e+05 (2.92e+05 3.88e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 476.9M
Iteration  8: Total net bbox = 5.889e+05 (2.53e+05 3.36e+05)
              Est.  stn bbox = 6.820e+05 (2.93e+05 3.89e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 476.9M
Iteration  9: Total net bbox = 5.878e+05 (2.52e+05 3.36e+05)
              Est.  stn bbox = 6.810e+05 (2.92e+05 3.89e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 476.9M
Iteration 10: Total net bbox = 5.972e+05 (2.52e+05 3.45e+05)
              Est.  stn bbox = 6.908e+05 (2.92e+05 3.98e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 476.9M
Iteration 11: Total net bbox = 6.068e+05 (2.62e+05 3.45e+05)
              Est.  stn bbox = 7.005e+05 (3.02e+05 3.98e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 476.9M
Iteration 12: Total net bbox = 6.109e+05 (2.62e+05 3.49e+05)
              Est.  stn bbox = 7.051e+05 (3.02e+05 4.03e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 476.9M
Iteration 13: Total net bbox = 6.163e+05 (2.67e+05 3.49e+05)
              Est.  stn bbox = 7.109e+05 (3.08e+05 4.03e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 476.9M
Iteration 14: Total net bbox = 6.134e+05 (2.60e+05 3.53e+05)
              Est.  stn bbox = 7.084e+05 (3.01e+05 4.07e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 476.9M
Iteration 15: Total net bbox = 6.036e+05 (2.55e+05 3.48e+05)
              Est.  stn bbox = 6.982e+05 (2.96e+05 4.02e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 476.9M
Iteration 16: Total net bbox = 5.987e+05 (2.52e+05 3.46e+05)
              Est.  stn bbox = 6.928e+05 (2.93e+05 4.00e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 476.9M
Iteration 17: Total net bbox = 5.914e+05 (2.49e+05 3.42e+05)
              Est.  stn bbox = 6.846e+05 (2.89e+05 3.95e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 476.9M
*** cost = 5.914e+05 (2.49e+05 3.42e+05) (cpu for global=0:00:20.1) real=0:00:20.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.9, Real Time = 0:00:02.0
move report: preRPlace moves 5981 insts, mean move: 0.73 um, max move: 4.37 um
	max move on inst (crcpkt2/U2651): (158.84, 274.55) --> (160.74, 272.08)
Placement tweakage begins.
wire length = 5.922e+05 = 2.493e+05 H + 3.429e+05 V
wire length = 5.724e+05 = 2.332e+05 H + 3.392e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 23672 insts, mean move: 2.92 um, max move: 47.69 um
	max move on inst (crcpkt2/U4722): (258.02, 378.29) --> (266.19, 417.81)
move report: rPlace moves 7809 insts, mean move: 0.25 um, max move: 5.32 um
	max move on inst (crcpkt1/U2042): (215.46, 27.55) --> (215.08, 22.61)
move report: overall moves 26090 insts, mean move: 2.73 um, max move: 47.50 um
	max move on inst (crcpkt2/U4722): (258.02, 378.29) --> (266.00, 417.81)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        47.50 um
  inst (crcpkt2/U4722) with max move: (258.02, 378.29) -> (266, 417.81)
  mean    (X+Y) =         3.06 um
Total instances flipped for legalization: 2304
Total instances moved : 11949
*** cpu=0:00:04.5   mem=476.9M  mem(used)=0.0M***
Total net length = 5.768e+05 (2.353e+05 3.415e+05) (ext = 2.822e+04)
*** End of Placement (cpu=0:00:24.8, real=0:00:25.0, mem=476.9M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.15 % ( 12 / 289 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 21:25:34 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_ethcrc
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.67Ghz)

Begin option processing ...
(from .sroute_10955.conf) srouteConnectPowerBump set to false
(from .sroute_10955.conf) routeSpecial set to true
(from .sroute_10955.conf) srouteConnectBlockPin set to false
(from .sroute_10955.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10955.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10955.conf) sroutePadPinAllPorts set to true
(from .sroute_10955.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 677.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 22 used
Read in 60545 components
  60545 core components: 0 unplaced, 58699 placed, 1846 fixed
Read in 569 physical pins
  569 physical pins: 0 unplaced, 569 placed, 0 fixed
Read in 569 nets
Read in 2 special nets, 2 routed
Read in 121659 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 336
  Number of Followpin connections: 168
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 677.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 569 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 21:25:35 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 21:25:35 2016

sroute post-processing starts at Tue Nov  8 21:25:35 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 21:25:35 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 476.93 megs
<CMD> trialRoute
*** Starting trialRoute (mem=476.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1217, multi-gpins=3357, moved blk term=0/0

Phase 1a route (0:00:00.1 476.9M):
Est net length = 6.142e+05um = 2.583e+05H + 3.559e+05V
Usage: (14.9%H 18.4%V) = (3.017e+05um 5.282e+05um) = (315138 214748)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 476.9M):
Usage: (14.8%H 18.4%V) = (3.011e+05um 5.282e+05um) = (314553 214747)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 476.9M):
Usage: (14.8%H 18.4%V) = (3.009e+05um 5.281e+05um) = (314297 214734)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 476.9M):
Usage: (14.8%H 18.4%V) = (3.009e+05um 5.281e+05um) = (314297 214732)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 476.9M):
Usage: (14.8%H 18.4%V) = (3.009e+05um 5.281e+05um) = (314297 214732)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Usage: (14.8%H 18.4%V) = (3.009e+05um 5.281e+05um) = (314297 214732)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	12	 0.01%
  1:	0	 0.00%	23	 0.03%
  2:	0	 0.00%	64	 0.07%
  3:	0	 0.00%	309	 0.36%
  4:	3	 0.00%	1232	 1.42%
  5:	3	 0.00%	1471	 1.70%
  6:	2	 0.00%	2719	 3.14%
  7:	6	 0.01%	4719	 5.45%
  8:	19	 0.02%	7063	 8.16%
  9:	47	 0.05%	8727	10.08%
 10:	101	 0.12%	11124	12.85%
 11:	600	 0.69%	12282	14.19%
 12:	1653	 1.91%	13841	15.99%
 13:	3220	 3.72%	9733	11.24%
 14:	773	 0.89%	5728	 6.62%
 15:	2202	 2.54%	3696	 4.27%
 16:	2526	 2.92%	2051	 2.37%
 17:	3442	 3.98%	0	 0.00%
 18:	6088	 7.03%	0	 0.00%
 19:	6083	 7.03%	0	 0.00%
 20:	59793	69.08%	1764	 2.04%

Global route (cpu=0.4s real=1.0s 476.9M)
Phase 1l route (0:00:00.7 476.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.1%H 18.8%V) = (3.053e+05um 5.400e+05um) = (318907 219562)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	1	 0.00%	15	 0.02%
  1:	0	 0.00%	30	 0.03%
  2:	0	 0.00%	119	 0.14%
  3:	1	 0.00%	439	 0.51%
  4:	2	 0.00%	1340	 1.55%
  5:	3	 0.00%	1711	 1.98%
  6:	4	 0.00%	2956	 3.41%
  7:	7	 0.01%	4733	 5.47%
  8:	20	 0.02%	6968	 8.05%
  9:	56	 0.06%	8588	 9.92%
 10:	104	 0.12%	10930	12.63%
 11:	615	 0.71%	12148	14.03%
 12:	1676	 1.94%	13722	15.85%
 13:	3243	 3.75%	9661	11.16%
 14:	831	 0.96%	5710	 6.60%
 15:	2288	 2.64%	3682	 4.25%
 16:	2623	 3.03%	2041	 2.36%
 17:	3556	 4.11%	0	 0.00%
 18:	6093	 7.04%	0	 0.00%
 19:	6185	 7.15%	0	 0.00%
 20:	59254	68.45%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.2 476.9M) ***


Total length: 6.450e+05um, number of vias: 127348
M1(H) length: 3.364e+03um, number of vias: 60321
M2(V) length: 2.248e+05um, number of vias: 54750
M3(H) length: 2.502e+05um, number of vias: 10427
M4(V) length: 1.241e+05um, number of vias: 1037
M5(H) length: 1.349e+04um, number of vias: 756
M6(V) length: 2.903e+04um, number of vias: 32
M7(H) length: 1.173e+01um, number of vias: 17
M8(V) length: 2.215e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.7 476.9M) ***

*** Finished all Phases (cpu=0:00:02.0 mem=476.9M) ***
Peak Memory Usage was 476.9M 
*** Finished trialRoute (cpu=0:00:02.1 mem=476.9M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_tx_crc' of instances=60545 and nets=19323 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 476.9M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 476.9M)
Extracted 30.001% (CPU Time= 0:00:00.4  MEM= 476.9M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 476.9M)
Extracted 50.0009% (CPU Time= 0:00:00.6  MEM= 476.9M)
Extracted 60.0008% (CPU Time= 0:00:00.7  MEM= 476.9M)
Extracted 70.0008% (CPU Time= 0:00:00.9  MEM= 476.9M)
Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 476.9M)
Extracted 90.0007% (CPU Time= 0:00:01.3  MEM= 476.9M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 476.9M)
Nr. Extracted Resistors     : 295467
Nr. Extracted Ground Cap.   : 314521
Nr. Extracted Coupling Cap. : 776572
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 476.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:05.0  MEM: 476.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 476.9M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19126 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:06.0  mem= 476.9M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 476.9M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=476.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=476.9M) ***

Extraction called for design 'eth_tx_crc' of instances=60545 and nets=19323 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 476.930M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.937  |
|           TNS (ns):| -6725.7 |
|    Violating Paths:|  3412   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5679 (5679)    |   -0.440   |   5679 (5679)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.017%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 476.9M **
*** Starting optimizing excluded clock nets MEM= 476.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 476.9M) ***
*info: Start fixing DRV (Mem = 476.93M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (476.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=476.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600167
Start fixing design rules ... (0:00:00.2 476.9M)
Done fixing design rule (0:00:02.8 476.9M)

Summary:
748 buffers added on 748 nets (with 334 drivers resized)

Density after buffering = 0.608724
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  4.5 % ( 13 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.5, Real Time = 0:00:02.0
move report: preRPlace moves 2912 insts, mean move: 0.42 um, max move: 2.47 um
	max move on inst (crcpkt2/FE_OFC287_n4547): (54.72, 346.18) --> (54.72, 343.71)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2912 insts, mean move: 0.42 um, max move: 2.47 um
	max move on inst (crcpkt2/FE_OFC287_n4547): (54.72, 346.18) --> (54.72, 343.71)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (crcpkt2/FE_OFC287_n4547) with max move: (54.72, 346.18) -> (54.72, 343.71)
  mean    (X+Y) =         0.43 um
Total instances moved : 1933
*** cpu=0:00:02.6   mem=476.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:05.8 476.9M)

*** Starting trialRoute (mem=476.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1214, multi-gpins=3344, moved blk term=0/0

Phase 1a route (0:00:00.1 476.9M):
Est net length = 6.154e+05um = 2.594e+05H + 3.560e+05V
Usage: (15.0%H 18.5%V) = (3.036e+05um 5.322e+05um) = (317153 216385)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.030e+05um 5.322e+05um) = (316551 216384)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.028e+05um 5.321e+05um) = (316305 216362)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.028e+05um 5.321e+05um) = (316305 216361)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.028e+05um 5.321e+05um) = (316309 216363)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1f route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.028e+05um 5.321e+05um) = (316309 216363)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	10	 0.01%
  1:	0	 0.00%	25	 0.03%
  2:	0	 0.00%	67	 0.08%
  3:	0	 0.00%	305	 0.35%
  4:	3	 0.00%	1235	 1.43%
  5:	2	 0.00%	1466	 1.69%
  6:	3	 0.00%	2762	 3.19%
  7:	13	 0.02%	4736	 5.47%
  8:	20	 0.02%	7180	 8.29%
  9:	50	 0.06%	8832	10.20%
 10:	106	 0.12%	11217	12.96%
 11:	615	 0.71%	12274	14.18%
 12:	1666	 1.92%	13579	15.69%
 13:	3224	 3.72%	9834	11.36%
 14:	791	 0.91%	5594	 6.46%
 15:	2316	 2.68%	3599	 4.16%
 16:	2527	 2.92%	2079	 2.40%
 17:	3457	 3.99%	0	 0.00%
 18:	6060	 7.00%	0	 0.00%
 19:	6109	 7.06%	0	 0.00%
 20:	59599	68.85%	1764	 2.04%


Global route (cpu=0.5s real=0.0s 476.9M)
Phase 1l route (0:00:00.7 476.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 18.9%V) = (3.074e+05um 5.444e+05um) = (321031 221329)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	13	 0.02%
  1:	0	 0.00%	37	 0.04%
  2:	0	 0.00%	116	 0.13%
  3:	0	 0.00%	428	 0.49%
  4:	5	 0.01%	1365	 1.58%
  5:	1	 0.00%	1704	 1.97%
  6:	5	 0.01%	2982	 3.44%
  7:	12	 0.01%	4779	 5.52%
  8:	22	 0.03%	7104	 8.21%
  9:	60	 0.07%	8670	10.02%
 10:	112	 0.13%	11014	12.72%
 11:	630	 0.73%	12153	14.04%
 12:	1701	 1.97%	13439	15.53%
 13:	3245	 3.75%	9765	11.28%
 14:	858	 0.99%	5574	 6.44%
 15:	2379	 2.75%	3582	 4.14%
 16:	2612	 3.02%	2069	 2.39%
 17:	3610	 4.17%	0	 0.00%
 18:	6073	 7.02%	0	 0.00%
 19:	6178	 7.14%	0	 0.00%
 20:	59058	68.23%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.4 476.9M) ***


Total length: 6.472e+05um, number of vias: 130780
M1(H) length: 3.446e+03um, number of vias: 61817
M2(V) length: 2.247e+05um, number of vias: 56422
M3(H) length: 2.516e+05um, number of vias: 10618
M4(V) length: 1.241e+05um, number of vias: 1082
M5(H) length: 1.318e+04um, number of vias: 780
M6(V) length: 3.008e+04um, number of vias: 34
M7(H) length: 6.382e+01um, number of vias: 19
M8(V) length: 2.595e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.8 476.9M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=476.9M) ***
Peak Memory Usage was 476.9M 
*** Finished trialRoute (cpu=0:00:02.4 mem=476.9M) ***

Extraction called for design 'eth_tx_crc' of instances=61293 and nets=20071 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 476.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 476.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    4933
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5679
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (476.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=476.9M) ***
Start fixing design rules ... (0:00:00.2 476.9M)
Done fixing design rule (0:00:00.4 476.9M)

Summary:
21 buffers added on 21 nets (with 2 drivers resized)

Density after buffering = 0.608953
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  4.5 % ( 13 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.3, Real Time = 0:00:02.0
move report: preRPlace moves 122 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt0/FE_OFC825_n3080): (326.42, 94.24) --> (326.80, 94.24)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 122 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt0/FE_OFC825_n3080): (326.42, 94.24) --> (326.80, 94.24)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (crcpkt0/FE_OFC825_n3080) with max move: (326.42, 94.24) -> (326.8, 94.24)
  mean    (X+Y) =         0.38 um
Total instances moved : 70
*** cpu=0:00:02.4   mem=476.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:03.2 476.9M)

*** Starting trialRoute (mem=476.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1219, multi-gpins=3354, moved blk term=0/0

Phase 1a route (0:00:00.1 476.9M):
Est net length = 6.154e+05um = 2.595e+05H + 3.559e+05V
Usage: (15.0%H 18.5%V) = (3.037e+05um 5.322e+05um) = (317275 216393)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.322e+05um) = (316676 216392)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.029e+05um 5.322e+05um) = (316425 216372)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.029e+05um 5.322e+05um) = (316425 216371)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.029e+05um 5.322e+05um) = (316429 216373)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1f route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.029e+05um 5.322e+05um) = (316429 216373)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	10	 0.01%
  1:	0	 0.00%	26	 0.03%
  2:	0	 0.00%	67	 0.08%
  3:	0	 0.00%	302	 0.35%
  4:	3	 0.00%	1246	 1.44%
  5:	2	 0.00%	1467	 1.69%
  6:	3	 0.00%	2782	 3.21%
  7:	14	 0.02%	4722	 5.46%
  8:	19	 0.02%	7198	 8.32%
  9:	58	 0.07%	8794	10.16%
 10:	101	 0.12%	11252	13.00%
 11:	620	 0.72%	12232	14.13%
 12:	1671	 1.93%	13539	15.64%
 13:	3211	 3.71%	9843	11.37%
 14:	798	 0.92%	5622	 6.49%
 15:	2325	 2.69%	3615	 4.18%
 16:	2504	 2.89%	2077	 2.40%
 17:	3482	 4.02%	0	 0.00%
 18:	6067	 7.01%	0	 0.00%
 19:	6110	 7.06%	0	 0.00%
 20:	59573	68.82%	1764	 2.04%


Global route (cpu=0.5s real=0.0s 476.9M)
Phase 1l route (0:00:00.7 476.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 18.9%V) = (3.075e+05um 5.444e+05um) = (321138 221336)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	14	 0.02%
  1:	0	 0.00%	38	 0.04%
  2:	0	 0.00%	112	 0.13%
  3:	0	 0.00%	432	 0.50%
  4:	3	 0.00%	1371	 1.58%
  5:	4	 0.00%	1706	 1.97%
  6:	4	 0.00%	2991	 3.46%
  7:	13	 0.02%	4773	 5.51%
  8:	23	 0.03%	7126	 8.23%
  9:	66	 0.08%	8639	 9.98%
 10:	108	 0.12%	11048	12.76%
 11:	635	 0.73%	12101	13.98%
 12:	1708	 1.97%	13398	15.48%
 13:	3233	 3.73%	9781	11.30%
 14:	861	 0.99%	5596	 6.46%
 15:	2383	 2.75%	3601	 4.16%
 16:	2589	 2.99%	2067	 2.39%
 17:	3642	 4.21%	0	 0.00%
 18:	6074	 7.02%	0	 0.00%
 19:	6189	 7.15%	0	 0.00%
 20:	59026	68.19%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.5 476.9M) ***


Total length: 6.471e+05um, number of vias: 130858
M1(H) length: 3.448e+03um, number of vias: 61859
M2(V) length: 2.242e+05um, number of vias: 56449
M3(H) length: 2.514e+05um, number of vias: 10638
M4(V) length: 1.244e+05um, number of vias: 1080
M5(H) length: 1.346e+04um, number of vias: 771
M6(V) length: 3.006e+04um, number of vias: 34
M7(H) length: 6.326e+01um, number of vias: 19
M8(V) length: 2.595e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.8 476.9M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=476.9M) ***
Peak Memory Usage was 476.9M 
*** Finished trialRoute (cpu=0:00:02.6 mem=476.9M) ***

Extraction called for design 'eth_tx_crc' of instances=61314 and nets=20092 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 476.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 476.9M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4933
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (476.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=476.9M) ***
Start fixing design rules ... (0:00:00.2 476.9M)
Done fixing design rule (0:00:00.6 476.9M)

Summary:
55 buffers added on 55 nets (with 0 driver resized)

Density after buffering = 0.609849
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  4.5 % ( 13 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.9   mem=476.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:02.9 476.9M)

*** Starting trialRoute (mem=476.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1219, multi-gpins=3354, moved blk term=0/0

Phase 1a route (0:00:00.1 476.9M):
Est net length = 6.155e+05um = 2.596e+05H + 3.559e+05V
Usage: (15.0%H 18.5%V) = (3.039e+05um 5.325e+05um) = (317438 216520)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 476.9M):
Usage: (15.0%H 18.5%V) = (3.033e+05um 5.325e+05um) = (316839 216519)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316585 216501)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316585 216500)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316589 216502)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1f route (0:00:00.1 476.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316589 216502)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	10	 0.01%
  1:	0	 0.00%	26	 0.03%
  2:	0	 0.00%	67	 0.08%
  3:	0	 0.00%	302	 0.35%
  4:	3	 0.00%	1240	 1.43%
  5:	2	 0.00%	1474	 1.70%
  6:	3	 0.00%	2782	 3.21%
  7:	14	 0.02%	4725	 5.46%
  8:	19	 0.02%	7192	 8.31%
  9:	56	 0.06%	8813	10.18%
 10:	102	 0.12%	11254	13.00%
 11:	621	 0.72%	12262	14.17%
 12:	1672	 1.93%	13515	15.61%
 13:	3213	 3.71%	9824	11.35%
 14:	801	 0.93%	5631	 6.51%
 15:	2310	 2.67%	3600	 4.16%
 16:	2510	 2.90%	2077	 2.40%
 17:	3470	 4.01%	0	 0.00%
 18:	6109	 7.06%	0	 0.00%
 19:	6102	 7.05%	0	 0.00%
 20:	59554	68.80%	1764	 2.04%


Global route (cpu=0.5s real=0.0s 476.9M)
Phase 1l route (0:00:00.8 476.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 18.9%V) = (3.076e+05um 5.447e+05um) = (321310 221467)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	14	 0.02%
  1:	0	 0.00%	38	 0.04%
  2:	0	 0.00%	112	 0.13%
  3:	0	 0.00%	425	 0.49%
  4:	3	 0.00%	1375	 1.59%
  5:	3	 0.00%	1702	 1.97%
  6:	5	 0.01%	3005	 3.47%
  7:	13	 0.02%	4779	 5.52%
  8:	23	 0.03%	7118	 8.22%
  9:	63	 0.07%	8638	 9.98%
 10:	112	 0.13%	11064	12.78%
 11:	632	 0.73%	12132	14.02%
 12:	1712	 1.98%	13371	15.45%
 13:	3234	 3.74%	9766	11.28%
 14:	861	 0.99%	5602	 6.47%
 15:	2381	 2.75%	3586	 4.14%
 16:	2593	 3.00%	2067	 2.39%
 17:	3614	 4.18%	0	 0.00%
 18:	6115	 7.06%	0	 0.00%
 19:	6191	 7.15%	0	 0.00%
 20:	59006	68.17%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.5 476.9M) ***


Total length: 6.473e+05um, number of vias: 131085
M1(H) length: 3.459e+03um, number of vias: 61969
M2(V) length: 2.241e+05um, number of vias: 56544
M3(H) length: 2.515e+05um, number of vias: 10645
M4(V) length: 1.251e+05um, number of vias: 1092
M5(H) length: 1.347e+04um, number of vias: 774
M6(V) length: 2.969e+04um, number of vias: 34
M7(H) length: 6.326e+01um, number of vias: 19
M8(V) length: 2.595e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.8 476.9M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=476.9M) ***
Peak Memory Usage was 476.9M 
*** Finished trialRoute (cpu=0:00:02.6 mem=476.9M) ***

Extraction called for design 'eth_tx_crc' of instances=61369 and nets=20147 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 476.930M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 476.9M, InitMEM = 476.9M)
Number of Loop : 0
Start delay calculation (mem=476.930M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=476.930M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 476.9M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:24, Mem = 476.93M).

------------------------------------------------------------
     Summary (cpu=0.40min real=0.42min mem=476.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.518  |
|           TNS (ns):| -2481.9 |
|    Violating Paths:|  2158   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.110   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 476.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 476.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.518  | -3.518  | -3.124  |  1.451  |  0.961  |   N/A   |
|           TNS (ns):| -2481.9 | -1305.7 | -1990.3 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2158   |   864   |  2042   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.110   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 476.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=471.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=471.9M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=471.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 471.926M)

Start to trace clock trees ...
*** Begin Tracer (mem=471.9M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=471.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=471.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=471.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 471.9M):
Number of multi-gpin terms=1219, multi-gpins=3354, moved blk term=0/0

Phase 1a route (0:00:00.1 471.9M):
Est net length = 6.155e+05um = 2.596e+05H + 3.559e+05V
Usage: (15.0%H 18.5%V) = (3.039e+05um 5.325e+05um) = (317438 216520)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 471.9M):
Usage: (15.0%H 18.5%V) = (3.033e+05um 5.325e+05um) = (316839 216519)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316585 216501)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316585 216500)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316589 216502)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1f route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316589 216502)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316589 216502)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	10	 0.01%
  1:	0	 0.00%	26	 0.03%
  2:	0	 0.00%	67	 0.08%
  3:	0	 0.00%	302	 0.35%
  4:	3	 0.00%	1240	 1.43%
  5:	2	 0.00%	1474	 1.70%
  6:	3	 0.00%	2782	 3.21%
  7:	14	 0.02%	4725	 5.46%
  8:	19	 0.02%	7192	 8.31%
  9:	56	 0.06%	8813	10.18%
 10:	102	 0.12%	11254	13.00%
 11:	621	 0.72%	12262	14.17%
 12:	1672	 1.93%	13515	15.61%
 13:	3213	 3.71%	9824	11.35%
 14:	801	 0.93%	5631	 6.51%
 15:	2310	 2.67%	3600	 4.16%
 16:	2510	 2.90%	2077	 2.40%
 17:	3470	 4.01%	0	 0.00%
 18:	6109	 7.06%	0	 0.00%
 19:	6102	 7.05%	0	 0.00%
 20:	59554	68.80%	1764	 2.04%

Global route (cpu=0.6s real=1.0s 471.9M)
Phase 1l route (0:00:00.8 471.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 18.9%V) = (3.076e+05um 5.447e+05um) = (321310 221467)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	14	 0.02%
  1:	0	 0.00%	38	 0.04%
  2:	0	 0.00%	112	 0.13%
  3:	0	 0.00%	425	 0.49%
  4:	3	 0.00%	1375	 1.59%
  5:	3	 0.00%	1702	 1.97%
  6:	5	 0.01%	3005	 3.47%
  7:	13	 0.02%	4779	 5.52%
  8:	23	 0.03%	7118	 8.22%
  9:	63	 0.07%	8638	 9.98%
 10:	112	 0.13%	11064	12.78%
 11:	632	 0.73%	12132	14.02%
 12:	1712	 1.98%	13371	15.45%
 13:	3234	 3.74%	9766	11.28%
 14:	861	 0.99%	5602	 6.47%
 15:	2381	 2.75%	3586	 4.14%
 16:	2593	 3.00%	2067	 2.39%
 17:	3614	 4.18%	0	 0.00%
 18:	6115	 7.06%	0	 0.00%
 19:	6191	 7.15%	0	 0.00%
 20:	59006	68.17%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.5 471.9M) ***


Total length: 6.473e+05um, number of vias: 131085
M1(H) length: 3.459e+03um, number of vias: 61969
M2(V) length: 2.241e+05um, number of vias: 56544
M3(H) length: 2.515e+05um, number of vias: 10645
M4(V) length: 1.251e+05um, number of vias: 1092
M5(H) length: 1.347e+04um, number of vias: 774
M6(V) length: 2.969e+04um, number of vias: 34
M7(H) length: 6.326e+01um, number of vias: 19
M8(V) length: 2.595e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.9 471.9M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=471.9M) ***
Peak Memory Usage was 471.9M 
*** Finished trialRoute (cpu=0:00:02.6 mem=471.9M) ***

<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=61369 and nets=20147 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 471.926M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|
Total number of adjacent register pair is 200709.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt1/data56_d_reg[11]/CLK 471.4(ps)
Min trig. edge delay at sink(R): crcpkt2/crc_reg[29]/CLK 363(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 363~471.4(ps)          0~10(ps)            
Fall Phase Delay               : 366.1~455.9(ps)        0~10(ps)            
Trig. Edge Skew                : 108.4(ps)              108(ps)             
Rise Skew                      : 108.4(ps)              
Fall Skew                      : 89.8(ps)               
Max. Rise Buffer Tran.         : 184.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 154.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 282.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 233.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 100.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 86.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 185(ps)                0(ps)               
Min. Fall Sink Tran.           : 146.3(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 200709                 

Max. Local Skew                : 102.3(ps)              
  crcpkt2/data56_d_reg[42]/CLK(R)->
  crcpkt2/crc_reg[29]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.7)


*** End reportClockTree (cpu=0:00:00.7, real=0:00:01.0, mem=471.9M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt1/data56_d_reg[11]/CLK 471.4(ps)
Min trig. edge delay at sink(R): crcpkt2/crc_reg[29]/CLK 363(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 363~471.4(ps)          0~10(ps)            
Fall Phase Delay               : 366.1~455.9(ps)        0~10(ps)            
Trig. Edge Skew                : 108.4(ps)              108(ps)             
Rise Skew                      : 108.4(ps)              
Fall Skew                      : 89.8(ps)               
Max. Rise Buffer Tran.         : 184.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 154.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 282.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 233.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 100.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 86.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 185(ps)                0(ps)               
Min. Fall Sink Tran.           : 146.3(ps)              0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=471.9M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 471.9M, InitMEM = 471.9M)
Number of Loop : 0
Start delay calculation (mem=471.926M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=471.926M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 471.9M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 471.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=471.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=471.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.029  |
|           TNS (ns):| -3352.1 |
|    Violating Paths:|  2392   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.110   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 471.9M **
*** Starting optimizing excluded clock nets MEM= 471.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 471.9M) ***
*** Starting optimizing excluded clock nets MEM= 471.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 471.9M) ***
*info: Start fixing DRV (Mem = 471.93M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (471.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=471.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.609849
Start fixing design rules ... (0:00:00.2 471.9M)
Done fixing design rule (0:00:00.4 471.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.609849
*** Completed dpFixDRCViolation (0:00:00.5 471.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (471.9M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=471.9M) ***
Start fixing design rules ... (0:00:00.2 471.9M)
Done fixing design rule (0:00:00.5 471.9M)

Summary:
4 buffers added on 4 nets (with 0 driver resized)

Density after buffering = 0.609915
Design contains fractional 20 cells.
default core: bins with density >  0.75 =  4.5 % ( 13 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.9, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.0   mem=471.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:02.9 471.9M)

*** Starting trialRoute (mem=471.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (913360 905260)
coreBox:    (40280 40280) (873360 865260)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1219, multi-gpins=3354, moved blk term=0/0

Phase 1a route (0:00:00.1 471.9M):
Est net length = 6.156e+05um = 2.596e+05H + 3.559e+05V
Usage: (15.0%H 18.5%V) = (3.039e+05um 5.326e+05um) = (317450 216534)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1b route (0:00:00.1 471.9M):
Usage: (15.0%H 18.5%V) = (3.033e+05um 5.326e+05um) = (316851 216533)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316597 216515)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1d route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316597 216514)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1e route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316601 216516)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1f route (0:00:00.1 471.9M):
Usage: (14.9%H 18.5%V) = (3.031e+05um 5.325e+05um) = (316601 216516)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	10	 0.01%
  1:	0	 0.00%	26	 0.03%
  2:	0	 0.00%	67	 0.08%
  3:	0	 0.00%	302	 0.35%
  4:	3	 0.00%	1240	 1.43%
  5:	2	 0.00%	1475	 1.70%
  6:	3	 0.00%	2781	 3.21%
  7:	14	 0.02%	4724	 5.46%
  8:	19	 0.02%	7194	 8.31%
  9:	56	 0.06%	8815	10.18%
 10:	102	 0.12%	11255	13.00%
 11:	620	 0.72%	12259	14.16%
 12:	1673	 1.93%	13516	15.61%
 13:	3213	 3.71%	9824	11.35%
 14:	800	 0.92%	5629	 6.50%
 15:	2310	 2.67%	3601	 4.16%
 16:	2510	 2.90%	2076	 2.40%
 17:	3469	 4.01%	0	 0.00%
 18:	6109	 7.06%	0	 0.00%
 19:	6110	 7.06%	0	 0.00%
 20:	59548	68.79%	1764	 2.04%


Global route (cpu=0.6s real=1.0s 471.9M)
Phase 1l route (0:00:00.8 471.9M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 18.9%V) = (3.076e+05um 5.447e+05um) = (321326 221484)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	14	 0.02%
  1:	0	 0.00%	38	 0.04%
  2:	0	 0.00%	112	 0.13%
  3:	0	 0.00%	426	 0.49%
  4:	3	 0.00%	1375	 1.59%
  5:	3	 0.00%	1701	 1.97%
  6:	5	 0.01%	3006	 3.47%
  7:	13	 0.02%	4778	 5.52%
  8:	23	 0.03%	7120	 8.23%
  9:	63	 0.07%	8639	 9.98%
 10:	112	 0.13%	11065	12.78%
 11:	631	 0.73%	12129	14.01%
 12:	1712	 1.98%	13371	15.45%
 13:	3236	 3.74%	9767	11.28%
 14:	859	 0.99%	5600	 6.47%
 15:	2382	 2.75%	3587	 4.14%
 16:	2592	 2.99%	2066	 2.39%
 17:	3612	 4.17%	0	 0.00%
 18:	6120	 7.07%	0	 0.00%
 19:	6193	 7.15%	0	 0.00%
 20:	59002	68.16%	1764	 2.04%



*** Completed Phase 1 route (0:00:01.6 471.9M) ***


Total length: 6.474e+05um, number of vias: 131107
M1(H) length: 3.459e+03um, number of vias: 61977
M2(V) length: 2.241e+05um, number of vias: 56551
M3(H) length: 2.515e+05um, number of vias: 10647
M4(V) length: 1.251e+05um, number of vias: 1095
M5(H) length: 1.349e+04um, number of vias: 776
M6(V) length: 2.970e+04um, number of vias: 34
M7(H) length: 6.326e+01um, number of vias: 19
M8(V) length: 2.595e+01um, number of vias: 7
M9(H) length: 2.790e+00um, number of vias: 1
M10(V) length: 1.095e+00um
*** Completed Phase 2 route (0:00:00.8 471.9M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=471.9M) ***
Peak Memory Usage was 471.9M 
*** Finished trialRoute (cpu=0:00:02.7 mem=471.9M) ***

Extraction called for design 'eth_tx_crc' of instances=61373 and nets=20151 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 471.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 471.9M, InitMEM = 471.9M)
Number of Loop : 0
Start delay calculation (mem=471.926M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=471.926M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 471.9M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:08, Mem = 471.93M).

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=471.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.028  |
|           TNS (ns):| -3352.5 |
|    Violating Paths:|  2392   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.110   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.991%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 471.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 471.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.028  | -7.028  | -6.511  |  1.025  |  0.961  |   N/A   |
|           TNS (ns):| -3352.5 | -1743.4 | -2615.2 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2392   |   936   |  2176   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.110   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.991%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 471.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=61373 and nets=20151 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 471.926M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=61373 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 471.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 471.9M)
Extracted 20.0012% (CPU Time= 0:00:00.4  MEM= 471.9M)
Extracted 30.0009% (CPU Time= 0:00:00.5  MEM= 471.9M)
Extracted 40.0012% (CPU Time= 0:00:00.6  MEM= 471.9M)
Extracted 50.0009% (CPU Time= 0:00:00.7  MEM= 471.9M)
Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 471.9M)
Extracted 70.0009% (CPU Time= 0:00:01.0  MEM= 471.9M)
Extracted 80.0012% (CPU Time= 0:00:01.3  MEM= 471.9M)
Extracted 90.0009% (CPU Time= 0:00:01.6  MEM= 471.9M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 471.9M)
Nr. Extracted Resistors     : 303568
Nr. Extracted Ground Cap.   : 323457
Nr. Extracted Coupling Cap. : 793192
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 471.9M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:05.0  MEM: 471.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 471.9M, InitMEM = 471.9M)
Number of Loop : 0
Start delay calculation (mem=471.926M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 471.9M)
<CMD> violationBrowser -all -no_display_false
<CMD> violationBrowser -all -no_display_false
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=471.926M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 471.9M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 68335 filler insts (cell FILL / prefix FILL).
*INFO: Total 68335 filler insts added - prefix FILL (CPU: 0:00:00.3).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:26:38 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 21:26:40 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:26:40 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       43680      40.57%
#  Metal 2        V       43680       1.22%
#  Metal 3        H       43680       0.00%
#  Metal 4        V       43680       1.22%
#  Metal 5        H       43680       3.74%
#  Metal 6        V       43680       2.76%
#  Metal 7        H       43680       0.00%
#  Metal 8        V       43680       0.00%
#  Metal 9        H       43680       0.00%
#  Metal 10       V       43680       0.00%
#  ------------------------------------------
#  Total                 436800       4.95%
#
#  50 nets (0.25%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 511.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 511.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 524.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 526.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 526.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 633959 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 1632 um.
#Total wire length on LAYER metal2 = 203196 um.
#Total wire length on LAYER metal3 = 227850 um.
#Total wire length on LAYER metal4 = 160436 um.
#Total wire length on LAYER metal5 = 34454 um.
#Total wire length on LAYER metal6 = 5656 um.
#Total wire length on LAYER metal7 = 428 um.
#Total wire length on LAYER metal8 = 127 um.
#Total wire length on LAYER metal9 = 148 um.
#Total wire length on LAYER metal10 = 33 um.
#Total number of vias = 114343
#Up-Via Summary (total 114343):
#           
#-----------------------
#  Metal 1        58415
#  Metal 2        45629
#  Metal 3         8665
#  Metal 4         1355
#  Metal 5          228
#  Metal 6           30
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                114343 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 511.00 (Mb)
#Peak memory = 529.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 8140
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 511.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 7368 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 511.00 (Mb)
#    completing 20% with 6568 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 511.00 (Mb)
#    completing 30% with 5770 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 511.00 (Mb)
#    completing 40% with 4992 violations
#    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 511.00 (Mb)
#    completing 50% with 4231 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 511.00 (Mb)
#    completing 60% with 3461 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 511.00 (Mb)
#    completing 70% with 2614 violations
#    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 511.00 (Mb)
#    completing 80% with 1806 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 511.00 (Mb)
#    completing 90% with 1041 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 511.00 (Mb)
#    completing 100% with 250 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 511.00 (Mb)
#    number of violations = 250
#cpu time = 00:00:34, elapsed time = 00:00:35, memory = 511.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 122
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 511.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 109
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 106
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 104
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 108
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 110
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 511.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 103
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 104
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 103
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 102
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 511.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 511.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 86
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 511.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 85
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 511.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 95
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 511.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 98
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 511.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 102
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 511.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 95
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 511.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 95
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 511.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 94
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 511.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 644259 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14601 um.
#Total wire length on LAYER metal2 = 184436 um.
#Total wire length on LAYER metal3 = 213170 um.
#Total wire length on LAYER metal4 = 179840 um.
#Total wire length on LAYER metal5 = 42284 um.
#Total wire length on LAYER metal6 = 9409 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 167673
#Up-Via Summary (total 167673):
#           
#-----------------------
#  Metal 1        70747
#  Metal 2        69398
#  Metal 3        22732
#  Metal 4         3875
#  Metal 5          868
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                167673 
#
#Total number of DRC violations = 94
#Total number of violations on LAYER metal1 = 86
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:02:16
#Elapsed time = 00:02:16
#Increased memory = 0.00 (Mb)
#Total memory = 511.00 (Mb)
#Peak memory = 529.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 76
#cpu time = 00:00:27, elapsed time = 00:00:28, memory = 511.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 76
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 511.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 74
#cpu time = 00:00:27, elapsed time = 00:00:28, memory = 511.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 74
#cpu time = 00:00:27, elapsed time = 00:00:29, memory = 511.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 74
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 511.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:02:06
#Elapsed time = 00:02:12
#Increased memory = 0.00 (Mb)
#Total memory = 511.00 (Mb)
#Peak memory = 529.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 644236 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14641 um.
#Total wire length on LAYER metal2 = 185568 um.
#Total wire length on LAYER metal3 = 213581 um.
#Total wire length on LAYER metal4 = 178710 um.
#Total wire length on LAYER metal5 = 41838 um.
#Total wire length on LAYER metal6 = 9379 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 167614
#Up-Via Summary (total 167614):
#           
#-----------------------
#  Metal 1        70761
#  Metal 2        69556
#  Metal 3        22541
#  Metal 4         3839
#  Metal 5          864
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                167614 
#
#Total number of DRC violations = 74
#Total number of violations on LAYER metal1 = 74
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:04:21
#Elapsed time = 00:04:29
#Increased memory = 0.00 (Mb)
#Total memory = 511.00 (Mb)
#Peak memory = 529.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:36
#Elapsed time = 00:04:43
#Increased memory = 0.00 (Mb)
#Total memory = 511.00 (Mb)
#Peak memory = 529.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:31:22 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 511.4M **
#Created 34 library cell signatures
#Created 20151 NETS and 0 SPECIALNETS signatures
#Created 129709 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=520.4M, init mem=520.4M)
*info: Placed = 127862
*info: Unplaced = 0
Placement Density:98.33%(168905/171771)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.0; mem=520.4M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 519.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 519.4M)
Extracted 20.0006% (CPU Time= 0:00:00.3  MEM= 519.4M)
Extracted 30.0007% (CPU Time= 0:00:00.4  MEM= 519.4M)
Extracted 40.0007% (CPU Time= 0:00:00.6  MEM= 519.4M)
Extracted 50.0008% (CPU Time= 0:00:00.7  MEM= 519.4M)
Extracted 60.0008% (CPU Time= 0:00:00.8  MEM= 519.4M)
Extracted 70.0009% (CPU Time= 0:00:01.0  MEM= 519.4M)
Extracted 80.0009% (CPU Time= 0:00:01.2  MEM= 519.4M)
Extracted 90.001% (CPU Time= 0:00:01.4  MEM= 519.4M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 519.4M)
Nr. Extracted Resistors     : 360817
Nr. Extracted Ground Cap.   : 380506
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 519.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 519.4M, InitMEM = 519.4M)
Number of Loop : 0
Start delay calculation (mem=519.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 519.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=519.426M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 519.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.550  |
|           TNS (ns):|-594.337 |
|    Violating Paths:|  1064   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.062   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 519.4M **
*info: Start fixing DRV (Mem = 519.43M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (519.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.983315
Start fixing design rules ... (0:00:00.6 519.4M)
Done fixing design rule (0:00:01.1 519.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.983315 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.1 519.4M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 519.43M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=519.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.550  |
|           TNS (ns):|-594.337 |
|    Violating Paths:|  1064   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.062   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 519.4M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:31:30 2016
#
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N35 has logical connectivity at (220.400 157.035 M1) that is not on pin geometry(274.360 194.416 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N34 has logical connectivity at (294.785 163.115 M1) that is not on pin geometry(367.345 202.007 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N33 has logical connectivity at (311.220 51.205 M1) that is not on pin geometry(389.500 58.284 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N32 has logical connectivity at (215.840 135.185 M1) that is not on pin geometry(268.660 166.964 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N31 has logical connectivity at (316.540 43.415 M1) that is not on pin geometry(396.340 48.404 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N30 has logical connectivity at (343.900 164.825 M1) that is not on pin geometry(430.920 204.296 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N29 has logical connectivity at (343.995 97.755 M1) that is not on pin geometry(431.565 118.028 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N28 has logical connectivity at (291.080 90.725 M1) that is not on pin geometry(364.040 110.436 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N27 has logical connectivity at (174.800 186.770 M1) that is not on pin geometry(216.220 231.184 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N26 has logical connectivity at (220.020 226.195 M1) that is not on pin geometry(273.980 283.336 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N25 has logical connectivity at (224.960 219.165 M1) that is not on pin geometry(280.060 273.456 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N24 has logical connectivity at (232.940 342.665 M1) that is not on pin geometry(290.320 431.536 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N23 has logical connectivity at (325.660 300.390 M1) that is not on pin geometry(408.120 377.196 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N22 has logical connectivity at (325.660 181.735 M1) that is not on pin geometry(408.120 226.244 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N21 has logical connectivity at (297.108 177.365 M2) that is not on pin geometry(371.525 218.653 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N20 has logical connectivity at (296.780 317.965 M1) that is not on pin geometry(371.260 399.144 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N19 has logical connectivity at (290.320 295.355 M1) that is not on pin geometry(362.900 369.504 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N18 has logical connectivity at (155.368 60.515 M2) that is not on pin geometry(191.405 70.453 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N18 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N17 has logical connectivity at (66.500 68.115 M1) that is not on pin geometry(78.660 80.796 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET FECTS_clks_clk___L4_N16 has logical connectivity at (138.320 21.565 M1) that is not on pin geometry(169.860 21.516 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44 Repeated 20 times. Will be suppressed.) imported NET FECTS_clks_clk___L4_N16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 15 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (246.365 132.398) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (219.005 327.783) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (244.465 132.398) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (217.105 327.783) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (218.343 431.438) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (117.545 329.998) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (120.965 329.998) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (217.203 327.697) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (153.265 140.062) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (155.165 140.062) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (244.562 132.480) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (315.525 327.783) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (318.185 327.783) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (219.102 327.697) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (335.665 122.517) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (337.565 122.517) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (246.463 132.480) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (204.565 392.002) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (195.445 329.998) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (175.305 295.418) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#65 routed nets are extracted.
#    50 (0.25%) extracted nets are partially routed.
#19890 routed nets are imported.
#196 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 20151.
#Number of eco nets is 50
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 21:31:32 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:31:32 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       43680      40.57%
#  Metal 2        V       43680       1.22%
#  Metal 3        H       43680       0.00%
#  Metal 4        V       43680       1.22%
#  Metal 5        H       43680       3.74%
#  Metal 6        V       43680       2.76%
#  Metal 7        H       43680       0.00%
#  Metal 8        V       43680       0.00%
#  Metal 9        H       43680       0.00%
#  Metal 10       V       43680       0.00%
#  ------------------------------------------
#  Total                 436800       4.95%
#
#  50 nets (0.25%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 527.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1    608(1.67%)      2(0.01%)   (1.67%)
#   Metal 2     21(0.05%)      1(0.00%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total    629(0.15%)      3(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 661207 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14641 um.
#Total wire length on LAYER metal2 = 185753 um.
#Total wire length on LAYER metal3 = 223871 um.
#Total wire length on LAYER metal4 = 185207 um.
#Total wire length on LAYER metal5 = 41838 um.
#Total wire length on LAYER metal6 = 9379 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 172770
#Up-Via Summary (total 172770):
#           
#-----------------------
#  Metal 1        72477
#  Metal 2        71398
#  Metal 3        24139
#  Metal 4         3839
#  Metal 5          864
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                172770 
#
#Max overcon = 2 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 527.00 (Mb)
#Peak memory = 529.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 64.7% required routing.
#    number of violations = 1676
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 527.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1680
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1679
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 230
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 527.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 157
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 149
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 159
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 527.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 155
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 527.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 153
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 527.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 150
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 154
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 527.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 161
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 527.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 139
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 527.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 149
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 527.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 137
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 527.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 115
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 527.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 116
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 527.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 106
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 527.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 121
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 527.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 105
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 527.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 100
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 527.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 661733 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14709 um.
#Total wire length on LAYER metal2 = 186056 um.
#Total wire length on LAYER metal3 = 222777 um.
#Total wire length on LAYER metal4 = 186394 um.
#Total wire length on LAYER metal5 = 41880 um.
#Total wire length on LAYER metal6 = 9399 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 174688
#Up-Via Summary (total 174688):
#           
#-----------------------
#  Metal 1        72826
#  Metal 2        71249
#  Metal 3        25827
#  Metal 4         3860
#  Metal 5          873
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                174688 
#
#Total number of DRC violations = 100
#Total number of violations on LAYER metal1 = 75
#Total number of violations on LAYER metal2 = 25
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = 0.00 (Mb)
#Total memory = 527.00 (Mb)
#Peak memory = 537.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 100
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 527.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 100
#cpu time = 00:00:33, elapsed time = 00:00:34, memory = 527.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 100
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 527.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:01:41
#Elapsed time = 00:01:42
#Increased memory = 0.00 (Mb)
#Total memory = 527.00 (Mb)
#Peak memory = 537.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 661733 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14709 um.
#Total wire length on LAYER metal2 = 186056 um.
#Total wire length on LAYER metal3 = 222777 um.
#Total wire length on LAYER metal4 = 186394 um.
#Total wire length on LAYER metal5 = 41880 um.
#Total wire length on LAYER metal6 = 9399 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 174688
#Up-Via Summary (total 174688):
#           
#-----------------------
#  Metal 1        72826
#  Metal 2        71249
#  Metal 3        25827
#  Metal 4         3860
#  Metal 5          873
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                174688 
#
#Total number of DRC violations = 100
#Total number of violations on LAYER metal1 = 75
#Total number of violations on LAYER metal2 = 25
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:02:55
#Elapsed time = 00:02:57
#Increased memory = 0.00 (Mb)
#Total memory = 527.00 (Mb)
#Peak memory = 537.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 20151 NETS and 0 SPECIALNETS signatures
#Created 129709 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:02:59
#Elapsed time = 00:03:01
#Increased memory = 16.00 (Mb)
#Total memory = 535.00 (Mb)
#Peak memory = 537.00 (Mb)
#Number of warnings = 71
#Total number of warnings = 105
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:34:30 2016
#
**optDesign ... cpu = 0:03:06, real = 0:03:08, mem = 535.4M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 535.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.3  MEM= 535.4M)
Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 535.4M)
Extracted 30.001% (CPU Time= 0:00:00.5  MEM= 535.4M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 535.4M)
Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 535.4M)
Extracted 60.001% (CPU Time= 0:00:00.9  MEM= 535.4M)
Extracted 70.001% (CPU Time= 0:00:01.1  MEM= 535.4M)
Extracted 80.001% (CPU Time= 0:00:01.2  MEM= 535.4M)
Extracted 90.001% (CPU Time= 0:00:01.5  MEM= 535.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 535.4M)
Nr. Extracted Resistors     : 375624
Nr. Extracted Ground Cap.   : 395326
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:03.0  MEM: 535.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 535.4M, InitMEM = 535.4M)
Number of Loop : 0
Start delay calculation (mem=535.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 535.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=535.426M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 535.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:10, real = 0:03:13, mem = 535.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.852  | -7.852  | -7.323  |  1.251  |  1.260  |   N/A   |
|           TNS (ns):| -1970.2 |-886.015 | -1742.6 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1657   |   857   |  1041   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.062   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:03:11, real = 0:03:14, mem = 535.4M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 535.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.3  MEM= 535.4M)
Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 535.4M)
Extracted 30.001% (CPU Time= 0:00:00.5  MEM= 535.4M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 535.4M)
Extracted 50.001% (CPU Time= 0:00:00.8  MEM= 535.4M)
Extracted 60.001% (CPU Time= 0:00:00.9  MEM= 535.4M)
Extracted 70.001% (CPU Time= 0:00:01.1  MEM= 535.4M)
Extracted 80.001% (CPU Time= 0:00:01.3  MEM= 535.4M)
Extracted 90.001% (CPU Time= 0:00:01.6  MEM= 535.4M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 535.4M)
Nr. Extracted Resistors     : 375624
Nr. Extracted Ground Cap.   : 395326
Nr. Extracted Coupling Cap. : 979856
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 535.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:05.0  MEM: 535.426M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 535.4M, InitMEM = 535.4M)
Number of Loop : 0
Start delay calculation (mem=535.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 535.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=535.426M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 535.4M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         129708

Ports/Pins                           569
    metal layer metal2               268
    metal layer metal3               145
    metal layer metal4                55
    metal layer metal5                51
    metal layer metal6                22
    metal layer metal7                15
    metal layer metal8                 6
    metal layer metal9                 6
    metal layer metal10                1

Nets                              205460
    metal layer metal1             19483
    metal layer metal2            108641
    metal layer metal3             58404
    metal layer metal4             16488
    metal layer metal5              1935
    metal layer metal6               467
    metal layer metal7                24
    metal layer metal8                11
    metal layer metal9                 6
    metal layer metal10                1

    Via Instances                 174688

Special Nets                         512
    metal layer metal1               504
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                   1688

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 671
    metal layer metal1                 2
    metal layer metal2               268
    metal layer metal3               145
    metal layer metal4               110
    metal layer metal5               102
    metal layer metal6                44


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.8  MEM= 535.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 535.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  126 Viols.
  VERIFY GEOMETRY ...... Wiring         :  380 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 506 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  63 Viols.
  VERIFY GEOMETRY ...... Wiring         :  149 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 212 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  55 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 244
  Wiring      : 116
  Antenna     : 0
  Short       : 640
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.4  MEM: 84.4M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 21:34:52 2016

Design Name: eth_tx_crc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (456.6800, 452.6300)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L4_N35: dangling Wire.
Net FECTS_clks_clk___L4_N34: dangling Wire.
Net FECTS_clks_clk___L4_N33: dangling Wire.
Net FECTS_clks_clk___L4_N32: dangling Wire.
Net FECTS_clks_clk___L4_N31: dangling Wire.
Net FECTS_clks_clk___L4_N30: dangling Wire.
Net FECTS_clks_clk___L4_N29: dangling Wire.
Net FECTS_clks_clk___L4_N28: dangling Wire.
Net FECTS_clks_clk___L4_N27: dangling Wire.
Net FECTS_clks_clk___L4_N26: dangling Wire.
Net FECTS_clks_clk___L4_N25: dangling Wire.
Net FECTS_clks_clk___L4_N24: dangling Wire.
Net FECTS_clks_clk___L4_N23: dangling Wire.
Net FECTS_clks_clk___L4_N22: dangling Wire.
Net FECTS_clks_clk___L4_N21: dangling Wire.
Net FECTS_clks_clk___L4_N20: dangling Wire.
Net FECTS_clks_clk___L4_N19: dangling Wire.
Net FECTS_clks_clk___L4_N18: dangling Wire.
Net FECTS_clks_clk___L4_N17: dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net FECTS_clks_clk___L4_N16: dangling Wire.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1000 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Tue Nov  8 21:34:52 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 535.4M **
#Created 34 library cell signatures
#Created 20151 NETS and 0 SPECIALNETS signatures
#Created 129709 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=544.4M, init mem=543.4M)
*info: Placed = 127862
*info: Unplaced = 0
Placement Density:98.33%(168905/171771)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.0; mem=543.4M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 543.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.3  MEM= 543.4M)
Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 543.4M)
Extracted 30.001% (CPU Time= 0:00:00.5  MEM= 543.4M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 543.4M)
Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 543.4M)
Extracted 60.001% (CPU Time= 0:00:00.9  MEM= 543.4M)
Extracted 70.001% (CPU Time= 0:00:01.1  MEM= 543.4M)
Extracted 80.001% (CPU Time= 0:00:01.3  MEM= 543.4M)
Extracted 90.001% (CPU Time= 0:00:01.6  MEM= 543.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 543.4M)
Nr. Extracted Resistors     : 375624
Nr. Extracted Ground Cap.   : 395326
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:02.0  MEM: 543.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 543.4M, InitMEM = 543.4M)
Number of Loop : 0
Start delay calculation (mem=543.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 543.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=543.426M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 543.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.852  |
|           TNS (ns):| -1970.2 |
|    Violating Paths:|  1657   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.062   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 543.4M **
*info: Start fixing DRV (Mem = 543.43M) ...
*info: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (543.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.983315
Start fixing design rules ... (0:00:00.7 543.4M)
Done fixing design rule (0:00:01.3 543.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.983315 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.3 543.4M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 543.43M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=543.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.852  |
|           TNS (ns):| -1970.2 |
|    Violating Paths:|  1657   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.062   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 543.4M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:41:25 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 15 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#15 routed nets are extracted.
#19940 routed nets are imported.
#196 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 20151.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 551.00 (Mb)
#Peak memory = 552.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 1000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 551.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1033
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 551.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1033
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 551.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 99
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 551.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 96
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 112
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 107
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 109
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 105
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 111
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 551.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 108
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 551.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 100
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 551.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 105
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 551.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 98
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 551.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 85
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 551.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 87
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 551.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 84
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 551.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 94
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 551.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 551.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 84
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 551.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 661712 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14732 um.
#Total wire length on LAYER metal2 = 186076 um.
#Total wire length on LAYER metal3 = 222747 um.
#Total wire length on LAYER metal4 = 186363 um.
#Total wire length on LAYER metal5 = 41875 um.
#Total wire length on LAYER metal6 = 9400 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 174589
#Up-Via Summary (total 174589):
#           
#-----------------------
#  Metal 1        72840
#  Metal 2        71175
#  Metal 3        25796
#  Metal 4         3852
#  Metal 5          873
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                174589 
#
#Total number of DRC violations = 84
#Total number of violations on LAYER metal1 = 62
#Total number of violations on LAYER metal2 = 20
#Total number of violations on LAYER metal3 = 2
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 0.00 (Mb)
#Total memory = 551.00 (Mb)
#Peak memory = 571.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 83
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 551.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 83
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 551.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 83
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 551.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:01:30
#Elapsed time = 00:01:31
#Increased memory = 0.00 (Mb)
#Total memory = 551.00 (Mb)
#Peak memory = 572.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 661717 um.
#Total half perimeter of net bounding box = 602320 um.
#Total wire length on LAYER metal1 = 14739 um.
#Total wire length on LAYER metal2 = 186078 um.
#Total wire length on LAYER metal3 = 222747 um.
#Total wire length on LAYER metal4 = 186359 um.
#Total wire length on LAYER metal5 = 41877 um.
#Total wire length on LAYER metal6 = 9399 um.
#Total wire length on LAYER metal7 = 265 um.
#Total wire length on LAYER metal8 = 131 um.
#Total wire length on LAYER metal9 = 98 um.
#Total wire length on LAYER metal10 = 25 um.
#Total number of vias = 174573
#Up-Via Summary (total 174573):
#           
#-----------------------
#  Metal 1        72840
#  Metal 2        71163
#  Metal 3        25790
#  Metal 4         3854
#  Metal 5          873
#  Metal 6           32
#  Metal 7           13
#  Metal 8            7
#  Metal 9            1
#-----------------------
#                174573 
#
#Total number of DRC violations = 83
#Total number of violations on LAYER metal1 = 76
#Total number of violations on LAYER metal2 = 7
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:02:18
#Elapsed time = 00:02:20
#Increased memory = 0.00 (Mb)
#Total memory = 551.00 (Mb)
#Peak memory = 572.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 20151 NETS and 0 SPECIALNETS signatures
#Created 129709 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:02:21
#Elapsed time = 00:02:23
#Increased memory = 16.00 (Mb)
#Total memory = 559.00 (Mb)
#Peak memory = 572.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:43:47 2016
#
**optDesign ... cpu = 0:02:29, real = 0:02:32, mem = 559.4M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 559.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 559.4M)
Extracted 20.0007% (CPU Time= 0:00:00.4  MEM= 559.4M)
Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 559.4M)
Extracted 40.0009% (CPU Time= 0:00:00.6  MEM= 559.4M)
Extracted 50.001% (CPU Time= 0:00:00.8  MEM= 559.4M)
Extracted 60.0006% (CPU Time= 0:00:00.9  MEM= 559.4M)
Extracted 70.0007% (CPU Time= 0:00:01.1  MEM= 559.4M)
Extracted 80.0008% (CPU Time= 0:00:01.3  MEM= 559.4M)
Extracted 90.0009% (CPU Time= 0:00:01.6  MEM= 559.4M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 559.4M)
Nr. Extracted Resistors     : 375428
Nr. Extracted Ground Cap.   : 395131
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 559.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 559.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:33, real = 0:02:36, mem = 559.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.831  | -7.831  | -7.303  |  1.251  |  1.261  |   N/A   |
|           TNS (ns):| -1962.5 |-887.850 | -1733.4 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1656   |   857   |  1040   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.063   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.331%
------------------------------------------------------------
**optDesign ... cpu = 0:02:34, real = 0:02:38, mem = 559.4M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I33 to match row orient.
Flip instance FECTS_clks_clk___L4_I32 to match row orient.
Flip instance FECTS_clks_clk___L4_I29 to match row orient.
Flip instance FECTS_clks_clk___L4_I23 to match row orient.
Flip instance FECTS_clks_clk___L4_I22 to match row orient.
Flip instance FECTS_clks_clk___L4_I18 to match row orient.
Flip instance FECTS_clks_clk___L4_I17 to match row orient.
Flip instance FECTS_clks_clk___L4_I16 to match row orient.
Flip instance FECTS_clks_clk___L4_I13 to match row orient.
Flip instance FECTS_clks_clk___L4_I10 to match row orient.
Flip instance FECTS_clks_clk___L4_I8 to match row orient.
Flip instance FECTS_clks_clk___L4_I6 to match row orient.
Flip instance FECTS_clks_clk___L4_I4 to match row orient.
Flip instance FECTS_clks_clk___L4_I3 to match row orient.
Flip instance FECTS_clks_clk___L4_I1 to match row orient.
Flip instance FECTS_clks_clk___L3_I7 to match row orient.
Flip instance FECTS_clks_clk___L3_I6 to match row orient.
Flip instance FECTS_clks_clk___L3_I5 to match row orient.
Flip instance FECTS_clks_clk___L3_I4 to match row orient.
Flip instance FECTS_clks_clk___L3_I3 to match row orient.
Flip instance FECTS_clks_clk___L3_I2 to match row orient.
Flip instance FECTS_clks_clk___L3_I1 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I3 to match row orient.
Flip instance FECTS_clks_clk___L2_I2 to match row orient.
Flip instance FECTS_clks_clk___L2_I1 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance FECTS_clks_clk___L1_I0 to match row orient.
Flip instance crcpkt0/data8_d_reg[7] to match row orient.
Flip instance crcpkt0/data8_d_reg[4] to match row orient.
Flip instance crcpkt0/data8_d_reg[3] to match row orient.
Flip instance crcpkt0/data16_d_reg[15] to match row orient.
Flip instance crcpkt0/data16_d_reg[14] to match row orient.
Flip instance crcpkt0/data16_d_reg[12] to match row orient.
Flip instance crcpkt0/data16_d_reg[9] to match row orient.
Flip instance crcpkt0/data16_d_reg[8] to match row orient.
Flip instance crcpkt0/data16_d_reg[6] to match row orient.
Flip instance crcpkt0/data16_d_reg[1] to match row orient.
Flip instance crcpkt0/data32_d_reg[31] to match row orient.
Flip instance crcpkt0/data32_d_reg[28] to match row orient.
Flip instance crcpkt0/data32_d_reg[27] to match row orient.
Flip instance crcpkt0/data32_d_reg[24] to match row orient.
Flip instance crcpkt0/data32_d_reg[22] to match row orient.
Flip instance crcpkt0/data32_d_reg[21] to match row orient.
Flip instance crcpkt0/data32_d_reg[19] to match row orient.
Flip instance crcpkt0/data32_d_reg[18] to match row orient.
Flip instance crcpkt0/data32_d_reg[16] to match row orient.
Flip instance crcpkt0/data32_d_reg[15] to match row orient.
Flip instance crcpkt0/data32_d_reg[12] to match row orient.
Flip instance crcpkt0/data32_d_reg[10] to match row orient.
Flip instance crcpkt0/data32_d_reg[8] to match row orient.
Flip instance crcpkt0/data32_d_reg[7] to match row orient.
Flip instance crcpkt0/data32_d_reg[6] to match row orient.
Flip instance crcpkt0/data32_d_reg[2] to match row orient.
Flip instance crcpkt0/data32_d_reg[1] to match row orient.
Flip instance crcpkt0/data32_d_reg[0] to match row orient.
Flip instance crcpkt0/data64_d_reg[63] to match row orient.
Flip instance crcpkt0/data64_d_reg[62] to match row orient.
Flip instance crcpkt0/data64_d_reg[57] to match row orient.
Flip instance crcpkt0/data64_d_reg[56] to match row orient.
Flip instance crcpkt0/data64_d_reg[53] to match row orient.
Flip instance crcpkt0/data64_d_reg[51] to match row orient.
Flip instance crcpkt0/data64_d_reg[47] to match row orient.
Flip instance crcpkt0/data64_d_reg[45] to match row orient.
Flip instance crcpkt0/data64_d_reg[44] to match row orient.
Flip instance crcpkt0/data64_d_reg[43] to match row orient.
Flip instance crcpkt0/data64_d_reg[42] to match row orient.
Flip instance crcpkt0/data64_d_reg[41] to match row orient.
Flip instance crcpkt0/data64_d_reg[37] to match row orient.
Flip instance crcpkt0/data64_d_reg[35] to match row orient.
Flip instance crcpkt0/data64_d_reg[31] to match row orient.
Flip instance crcpkt0/data64_d_reg[30] to match row orient.
Flip instance crcpkt0/data64_d_reg[28] to match row orient.
Flip instance crcpkt0/data64_d_reg[26] to match row orient.
Flip instance crcpkt0/data64_d_reg[24] to match row orient.
Flip instance crcpkt0/data64_d_reg[23] to match row orient.
Flip instance crcpkt0/data64_d_reg[22] to match row orient.
Flip instance crcpkt0/data64_d_reg[20] to match row orient.
Flip instance crcpkt0/data64_d_reg[18] to match row orient.
Flip instance crcpkt0/data64_d_reg[16] to match row orient.
Flip instance crcpkt0/data64_d_reg[12] to match row orient.
Flip instance crcpkt0/data64_d_reg[9] to match row orient.
Flip instance crcpkt0/data64_d_reg[8] to match row orient.
Flip instance crcpkt0/data64_d_reg[7] to match row orient.
Flip instance crcpkt0/data64_d_reg[6] to match row orient.
Flip instance crcpkt0/data64_d_reg[3] to match row orient.
Flip instance crcpkt0/data64_d_reg[1] to match row orient.
Flip instance crcpkt0/data64_d_reg[0] to match row orient.
Flip instance crcpkt0/data48_d_reg[47] to match row orient.
Flip instance crcpkt0/data48_d_reg[45] to match row orient.
Flip instance crcpkt0/data48_d_reg[43] to match row orient.
Flip instance crcpkt0/data48_d_reg[41] to match row orient.
Flip instance crcpkt0/data48_d_reg[40] to match row orient.
Flip instance crcpkt0/data48_d_reg[39] to match row orient.
Flip instance crcpkt0/data48_d_reg[38] to match row orient.
Flip instance crcpkt0/data48_d_reg[37] to match row orient.
Flip instance crcpkt0/data48_d_reg[36] to match row orient.
Flip instance crcpkt0/data48_d_reg[34] to match row orient.
Flip instance crcpkt0/data48_d_reg[28] to match row orient.
Flip instance crcpkt0/data48_d_reg[27] to match row orient.
Flip instance crcpkt0/data48_d_reg[26] to match row orient.
Flip instance crcpkt0/data48_d_reg[25] to match row orient.
Flip instance crcpkt0/data48_d_reg[24] to match row orient.
Flip instance crcpkt0/data48_d_reg[22] to match row orient.
Flip instance crcpkt0/data48_d_reg[21] to match row orient.
Flip instance crcpkt0/data48_d_reg[20] to match row orient.
Flip instance crcpkt0/data48_d_reg[19] to match row orient.
Flip instance crcpkt0/data48_d_reg[16] to match row orient.
Flip instance crcpkt0/data48_d_reg[15] to match row orient.
Flip instance crcpkt0/data48_d_reg[12] to match row orient.
Flip instance crcpkt0/data48_d_reg[11] to match row orient.
Flip instance crcpkt0/data48_d_reg[10] to match row orient.
Flip instance crcpkt0/data48_d_reg[8] to match row orient.
Flip instance crcpkt0/data48_d_reg[7] to match row orient.
Flip instance crcpkt0/data48_d_reg[6] to match row orient.
Flip instance crcpkt0/data48_d_reg[5] to match row orient.
Flip instance crcpkt0/data48_d_reg[4] to match row orient.
Flip instance crcpkt0/data48_d_reg[3] to match row orient.
Flip instance crcpkt0/data48_d_reg[1] to match row orient.
Flip instance crcpkt0/data40_d_reg[38] to match row orient.
Flip instance crcpkt0/data40_d_reg[35] to match row orient.
Flip instance crcpkt0/data40_d_reg[33] to match row orient.
Flip instance crcpkt0/data40_d_reg[32] to match row orient.
Flip instance crcpkt0/data40_d_reg[31] to match row orient.
Flip instance crcpkt0/data40_d_reg[28] to match row orient.
Flip instance crcpkt0/data40_d_reg[26] to match row orient.
Flip instance crcpkt0/data40_d_reg[24] to match row orient.
Flip instance crcpkt0/data40_d_reg[23] to match row orient.
Flip instance crcpkt0/data40_d_reg[15] to match row orient.
Flip instance crcpkt0/data40_d_reg[14] to match row orient.
Flip instance crcpkt0/data40_d_reg[13] to match row orient.
Flip instance crcpkt0/data40_d_reg[12] to match row orient.
Flip instance crcpkt0/data40_d_reg[10] to match row orient.
Flip instance crcpkt0/data40_d_reg[9] to match row orient.
Flip instance crcpkt0/data40_d_reg[7] to match row orient.
Flip instance crcpkt0/data40_d_reg[4] to match row orient.
Flip instance crcpkt0/data40_d_reg[3] to match row orient.
Flip instance crcpkt0/data40_d_reg[2] to match row orient.
Flip instance crcpkt0/data40_d_reg[1] to match row orient.
Flip instance crcpkt0/data40_d_reg[0] to match row orient.
Flip instance crcpkt0/data56_d_reg[51] to match row orient.
Flip instance crcpkt0/data56_d_reg[48] to match row orient.
Flip instance crcpkt0/data56_d_reg[45] to match row orient.
Flip instance crcpkt0/data56_d_reg[41] to match row orient.
Flip instance crcpkt0/data56_d_reg[40] to match row orient.
Flip instance crcpkt0/data56_d_reg[38] to match row orient.
Flip instance crcpkt0/data56_d_reg[36] to match row orient.
Flip instance crcpkt0/data56_d_reg[35] to match row orient.
Flip instance crcpkt0/data56_d_reg[34] to match row orient.
Flip instance crcpkt0/data56_d_reg[33] to match row orient.
Flip instance crcpkt0/data56_d_reg[32] to match row orient.
Flip instance crcpkt0/data56_d_reg[31] to match row orient.
Flip instance crcpkt0/data56_d_reg[30] to match row orient.
Flip instance crcpkt0/data56_d_reg[29] to match row orient.
Flip instance crcpkt0/data56_d_reg[27] to match row orient.
Flip instance crcpkt0/data56_d_reg[26] to match row orient.
Flip instance crcpkt0/data56_d_reg[23] to match row orient.
Flip instance crcpkt0/data56_d_reg[22] to match row orient.
Flip instance crcpkt0/data56_d_reg[20] to match row orient.
Flip instance crcpkt0/data56_d_reg[17] to match row orient.
Flip instance crcpkt0/data56_d_reg[13] to match row orient.
Flip instance crcpkt0/data56_d_reg[12] to match row orient.
Flip instance crcpkt0/data56_d_reg[10] to match row orient.
Flip instance crcpkt0/data56_d_reg[8] to match row orient.
Flip instance crcpkt0/data56_d_reg[7] to match row orient.
Flip instance crcpkt0/data56_d_reg[5] to match row orient.
Flip instance crcpkt0/data56_d_reg[2] to match row orient.
Flip instance crcpkt0/data56_d_reg[1] to match row orient.
Flip instance crcpkt0/data56_d_reg[0] to match row orient.
Flip instance crcpkt0/load8_d_reg to match row orient.
Flip instance crcpkt0/load24_d_reg to match row orient.
Flip instance crcpkt0/load48_d_reg to match row orient.
Flip instance crcpkt0/load56_d_reg to match row orient.
Flip instance crcpkt0/crcin16_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[26] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[2] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[22] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[11] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[9] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[4] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[4] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[4] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[25] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[24] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[13] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[17] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[8] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[5] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[23] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[10] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[12] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin64_d_reg[15] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[6] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[16] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[18] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[7] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[7] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[7] to match row orient.
Flip instance crcpkt0/crcin32_d_reg[31] to match row orient.
Flip instance crcpkt0/crcin16_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin24_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin40_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin48_d_reg[20] to match row orient.
Flip instance crcpkt0/crcin56_d_reg[20] to match row orient.
Flip instance crcpkt0/data24_d_reg[21] to match row orient.
Flip instance crcpkt0/data24_d_reg[19] to match row orient.
Flip instance crcpkt0/data24_d_reg[17] to match row orient.
Flip instance crcpkt0/data24_d_reg[15] to match row orient.
Flip instance crcpkt0/data24_d_reg[14] to match row orient.
Flip instance crcpkt0/data24_d_reg[12] to match row orient.
Flip instance crcpkt0/data24_d_reg[8] to match row orient.
Flip instance crcpkt0/data24_d_reg[7] to match row orient.
Flip instance crcpkt0/data24_d_reg[6] to match row orient.
Flip instance crcpkt0/data24_d_reg[5] to match row orient.
Flip instance crcpkt0/data24_d_reg[4] to match row orient.
Flip instance crcpkt0/data24_d_reg[3] to match row orient.
Flip instance crcpkt0/data24_d_reg[2] to match row orient.
Flip instance crcpkt0/data24_d_reg[1] to match row orient.
Flip instance crcpkt0/data24_d_reg[0] to match row orient.
Flip instance crcpkt0/crc_reg[30] to match row orient.
Flip instance crcpkt0/crc_reg[14] to match row orient.
Flip instance crcpkt0/crc_reg[27] to match row orient.
Flip instance crcpkt0/crc_reg[22] to match row orient.
Flip instance crcpkt0/crc_reg[11] to match row orient.
Flip instance crcpkt0/crc_reg[9] to match row orient.
Flip instance crcpkt0/crc_reg[4] to match row orient.
Flip instance crcpkt0/crc_reg[25] to match row orient.
Flip instance crcpkt0/crc_reg[24] to match row orient.
Flip instance crcpkt0/crc_reg[0] to match row orient.
Flip instance crcpkt0/crc_reg[13] to match row orient.
Flip instance crcpkt0/crc_reg[17] to match row orient.
Flip instance crcpkt0/crc_reg[3] to match row orient.
Flip instance crcpkt0/crc_reg[12] to match row orient.
Flip instance crcpkt0/crc_reg[16] to match row orient.
Flip instance crcpkt0/crc_reg[7] to match row orient.
Flip instance crcpkt0/crc_reg[31] to match row orient.
Flip instance crcpkt0/crc_reg[20] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[30] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[29] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[14] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[28] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[27] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[21] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[0] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[19] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[3] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[1] to match row orient.
Flip instance crcpkt0/crcin8_d_reg[15] to match row orient.
Flip instance crcpkt1/crc_vld_d_reg to match row orient.
Flip instance crcpkt1/crc_vld_2d_reg to match row orient.
Flip instance crcpkt1/data8_d_reg[7] to match row orient.
Flip instance crcpkt1/data8_d_reg[5] to match row orient.
Flip instance crcpkt1/data8_d_reg[3] to match row orient.
Flip instance crcpkt1/data8_d_reg[2] to match row orient.
Flip instance crcpkt1/data8_d_reg[1] to match row orient.
Flip instance crcpkt1/data8_d_reg[0] to match row orient.
Flip instance crcpkt1/data16_d_reg[15] to match row orient.
Flip instance crcpkt1/data16_d_reg[14] to match row orient.
Flip instance crcpkt1/data16_d_reg[13] to match row orient.
Flip instance crcpkt1/data16_d_reg[11] to match row orient.
Flip instance crcpkt1/data16_d_reg[10] to match row orient.
Flip instance crcpkt1/data16_d_reg[6] to match row orient.
Flip instance crcpkt1/data16_d_reg[5] to match row orient.
Flip instance crcpkt1/data16_d_reg[4] to match row orient.
Flip instance crcpkt1/data16_d_reg[2] to match row orient.
Flip instance crcpkt1/data16_d_reg[0] to match row orient.
Flip instance crcpkt1/data32_d_reg[31] to match row orient.
Flip instance crcpkt1/data32_d_reg[28] to match row orient.
Flip instance crcpkt1/data32_d_reg[26] to match row orient.
Flip instance crcpkt1/data32_d_reg[19] to match row orient.
Flip instance crcpkt1/data32_d_reg[18] to match row orient.
Flip instance crcpkt1/data32_d_reg[15] to match row orient.
Flip instance crcpkt1/data32_d_reg[11] to match row orient.
Flip instance crcpkt1/data32_d_reg[9] to match row orient.
Flip instance crcpkt1/data32_d_reg[7] to match row orient.
Flip instance crcpkt1/data32_d_reg[6] to match row orient.
Flip instance crcpkt1/data32_d_reg[5] to match row orient.
Flip instance crcpkt1/data32_d_reg[4] to match row orient.
Flip instance crcpkt1/data32_d_reg[2] to match row orient.
Flip instance crcpkt1/data32_d_reg[1] to match row orient.
Flip instance crcpkt1/data64_d_reg[61] to match row orient.
Flip instance crcpkt1/data64_d_reg[60] to match row orient.
Flip instance crcpkt1/data64_d_reg[57] to match row orient.
Flip instance crcpkt1/data64_d_reg[54] to match row orient.
Flip instance crcpkt1/data64_d_reg[51] to match row orient.
Flip instance crcpkt1/data64_d_reg[50] to match row orient.
Flip instance crcpkt1/data64_d_reg[49] to match row orient.
Flip instance crcpkt1/data64_d_reg[45] to match row orient.
Flip instance crcpkt1/data64_d_reg[44] to match row orient.
Flip instance crcpkt1/data64_d_reg[43] to match row orient.
Flip instance crcpkt1/data64_d_reg[40] to match row orient.
Flip instance crcpkt1/data64_d_reg[39] to match row orient.
Flip instance crcpkt1/data64_d_reg[38] to match row orient.
Flip instance crcpkt1/data64_d_reg[36] to match row orient.
Flip instance crcpkt1/data64_d_reg[32] to match row orient.
Flip instance crcpkt1/data64_d_reg[28] to match row orient.
Flip instance crcpkt1/data64_d_reg[23] to match row orient.
Flip instance crcpkt1/data64_d_reg[21] to match row orient.
Flip instance crcpkt1/data64_d_reg[20] to match row orient.
Flip instance crcpkt1/data64_d_reg[17] to match row orient.
Flip instance crcpkt1/data64_d_reg[16] to match row orient.
Flip instance crcpkt1/data64_d_reg[15] to match row orient.
Flip instance crcpkt1/data64_d_reg[14] to match row orient.
Flip instance crcpkt1/data64_d_reg[11] to match row orient.
Flip instance crcpkt1/data64_d_reg[10] to match row orient.
Flip instance crcpkt1/data64_d_reg[5] to match row orient.
Flip instance crcpkt1/data64_d_reg[2] to match row orient.
Flip instance crcpkt1/data64_d_reg[1] to match row orient.
Flip instance crcpkt1/data48_d_reg[47] to match row orient.
Flip instance crcpkt1/data48_d_reg[45] to match row orient.
Flip instance crcpkt1/data48_d_reg[44] to match row orient.
Flip instance crcpkt1/data48_d_reg[42] to match row orient.
Flip instance crcpkt1/data48_d_reg[40] to match row orient.
Flip instance crcpkt1/data48_d_reg[38] to match row orient.
Flip instance crcpkt1/data48_d_reg[35] to match row orient.
Flip instance crcpkt1/data48_d_reg[34] to match row orient.
Flip instance crcpkt1/data48_d_reg[32] to match row orient.
Flip instance crcpkt1/data48_d_reg[29] to match row orient.
Flip instance crcpkt1/data48_d_reg[28] to match row orient.
Flip instance crcpkt1/data48_d_reg[23] to match row orient.
Flip instance crcpkt1/data48_d_reg[22] to match row orient.
Flip instance crcpkt1/data48_d_reg[21] to match row orient.
Flip instance crcpkt1/data48_d_reg[20] to match row orient.
Flip instance crcpkt1/data48_d_reg[19] to match row orient.
Flip instance crcpkt1/data48_d_reg[18] to match row orient.
Flip instance crcpkt1/data48_d_reg[16] to match row orient.
Flip instance crcpkt1/data48_d_reg[15] to match row orient.
Flip instance crcpkt1/data48_d_reg[14] to match row orient.
Flip instance crcpkt1/data48_d_reg[13] to match row orient.
Flip instance crcpkt1/data48_d_reg[10] to match row orient.
Flip instance crcpkt1/data48_d_reg[8] to match row orient.
Flip instance crcpkt1/data48_d_reg[7] to match row orient.
Flip instance crcpkt1/data48_d_reg[6] to match row orient.
Flip instance crcpkt1/data48_d_reg[5] to match row orient.
Flip instance crcpkt1/data48_d_reg[4] to match row orient.
Flip instance crcpkt1/data48_d_reg[3] to match row orient.
Flip instance crcpkt1/data48_d_reg[2] to match row orient.
Flip instance crcpkt1/data48_d_reg[1] to match row orient.
Flip instance crcpkt1/data48_d_reg[0] to match row orient.
Flip instance crcpkt1/data40_d_reg[39] to match row orient.
Flip instance crcpkt1/data40_d_reg[37] to match row orient.
Flip instance crcpkt1/data40_d_reg[35] to match row orient.
Flip instance crcpkt1/data40_d_reg[34] to match row orient.
Flip instance crcpkt1/data40_d_reg[33] to match row orient.
Flip instance crcpkt1/data40_d_reg[32] to match row orient.
Flip instance crcpkt1/data40_d_reg[31] to match row orient.
Flip instance crcpkt1/data40_d_reg[30] to match row orient.
Flip instance crcpkt1/data40_d_reg[29] to match row orient.
Flip instance crcpkt1/data40_d_reg[28] to match row orient.
Flip instance crcpkt1/data40_d_reg[26] to match row orient.
Flip instance crcpkt1/data40_d_reg[24] to match row orient.
Flip instance crcpkt1/data40_d_reg[21] to match row orient.
Flip instance crcpkt1/data40_d_reg[19] to match row orient.
Flip instance crcpkt1/data40_d_reg[17] to match row orient.
Flip instance crcpkt1/data40_d_reg[16] to match row orient.
Flip instance crcpkt1/data40_d_reg[15] to match row orient.
Flip instance crcpkt1/data40_d_reg[14] to match row orient.
Flip instance crcpkt1/data40_d_reg[9] to match row orient.
Flip instance crcpkt1/data40_d_reg[6] to match row orient.
Flip instance crcpkt1/data40_d_reg[5] to match row orient.
Flip instance crcpkt1/data40_d_reg[3] to match row orient.
Flip instance crcpkt1/data40_d_reg[0] to match row orient.
Flip instance crcpkt1/data56_d_reg[54] to match row orient.
Flip instance crcpkt1/data56_d_reg[53] to match row orient.
Flip instance crcpkt1/data56_d_reg[52] to match row orient.
Flip instance crcpkt1/data56_d_reg[51] to match row orient.
Flip instance crcpkt1/data56_d_reg[50] to match row orient.
Flip instance crcpkt1/data56_d_reg[49] to match row orient.
Flip instance crcpkt1/data56_d_reg[48] to match row orient.
Flip instance crcpkt1/data56_d_reg[47] to match row orient.
Flip instance crcpkt1/data56_d_reg[46] to match row orient.
Flip instance crcpkt1/data56_d_reg[45] to match row orient.
Flip instance crcpkt1/data56_d_reg[43] to match row orient.
Flip instance crcpkt1/data56_d_reg[39] to match row orient.
Flip instance crcpkt1/data56_d_reg[38] to match row orient.
Flip instance crcpkt1/data56_d_reg[37] to match row orient.
Flip instance crcpkt1/data56_d_reg[35] to match row orient.
Flip instance crcpkt1/data56_d_reg[33] to match row orient.
Flip instance crcpkt1/data56_d_reg[31] to match row orient.
Flip instance crcpkt1/data56_d_reg[29] to match row orient.
Flip instance crcpkt1/data56_d_reg[28] to match row orient.
Flip instance crcpkt1/data56_d_reg[26] to match row orient.
Flip instance crcpkt1/data56_d_reg[24] to match row orient.
Flip instance crcpkt1/data56_d_reg[23] to match row orient.
Flip instance crcpkt1/data56_d_reg[21] to match row orient.
Flip instance crcpkt1/data56_d_reg[19] to match row orient.
Flip instance crcpkt1/data56_d_reg[18] to match row orient.
Flip instance crcpkt1/data56_d_reg[17] to match row orient.
Flip instance crcpkt1/data56_d_reg[16] to match row orient.
Flip instance crcpkt1/data56_d_reg[15] to match row orient.
Flip instance crcpkt1/data56_d_reg[14] to match row orient.
Flip instance crcpkt1/data56_d_reg[10] to match row orient.
Flip instance crcpkt1/data56_d_reg[9] to match row orient.
Flip instance crcpkt1/data56_d_reg[8] to match row orient.
Flip instance crcpkt1/data56_d_reg[7] to match row orient.
Flip instance crcpkt1/data56_d_reg[6] to match row orient.
Flip instance crcpkt1/data56_d_reg[4] to match row orient.
Flip instance crcpkt1/data56_d_reg[2] to match row orient.
Flip instance crcpkt1/data56_d_reg[1] to match row orient.
Flip instance crcpkt1/load8_d_reg to match row orient.
Flip instance crcpkt1/load16_d_reg to match row orient.
Flip instance crcpkt1/load32_d_reg to match row orient.
Flip instance crcpkt1/load56_d_reg to match row orient.
Flip instance crcpkt1/load64_d_reg to match row orient.
Flip instance crcpkt1/crcin40_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[14] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[28] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[27] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[22] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[11] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[9] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[4] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[25] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[25] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[25] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[21] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[21] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[0] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[17] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[19] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[3] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[23] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin32_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[16] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin24_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin40_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin56_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin16_d_reg[20] to match row orient.
Flip instance crcpkt1/crcin48_d_reg[20] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[20] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[18] to match row orient.
Flip instance crcpkt1/crcin64_d_reg[6] to match row orient.
Flip instance crcpkt1/data24_d_reg[23] to match row orient.
Flip instance crcpkt1/data24_d_reg[22] to match row orient.
Flip instance crcpkt1/data24_d_reg[21] to match row orient.
Flip instance crcpkt1/data24_d_reg[20] to match row orient.
Flip instance crcpkt1/data24_d_reg[18] to match row orient.
Flip instance crcpkt1/data24_d_reg[16] to match row orient.
Flip instance crcpkt1/data24_d_reg[14] to match row orient.
Flip instance crcpkt1/data24_d_reg[13] to match row orient.
Flip instance crcpkt1/data24_d_reg[12] to match row orient.
Flip instance crcpkt1/data24_d_reg[9] to match row orient.
Flip instance crcpkt1/data24_d_reg[8] to match row orient.
Flip instance crcpkt1/data24_d_reg[7] to match row orient.
Flip instance crcpkt1/data24_d_reg[6] to match row orient.
Flip instance crcpkt1/data24_d_reg[4] to match row orient.
Flip instance crcpkt1/data24_d_reg[3] to match row orient.
Flip instance crcpkt1/data24_d_reg[2] to match row orient.
Flip instance crcpkt1/data24_d_reg[1] to match row orient.
Flip instance crcpkt1/crc_reg[29] to match row orient.
Flip instance crcpkt1/crc_reg[27] to match row orient.
Flip instance crcpkt1/crc_reg[22] to match row orient.
Flip instance crcpkt1/crc_reg[9] to match row orient.
Flip instance crcpkt1/crc_reg[4] to match row orient.
Flip instance crcpkt1/crc_reg[25] to match row orient.
Flip instance crcpkt1/crc_reg[24] to match row orient.
Flip instance crcpkt1/crc_reg[13] to match row orient.
Flip instance crcpkt1/crc_reg[23] to match row orient.
Flip instance crcpkt1/crc_reg[10] to match row orient.
Flip instance crcpkt1/crc_reg[12] to match row orient.
Flip instance crcpkt1/crc_reg[15] to match row orient.
Flip instance crcpkt1/crc_reg[16] to match row orient.
Flip instance crcpkt1/crc_reg[7] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[26] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[30] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[29] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[2] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[24] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[13] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[8] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[5] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[10] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[12] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[1] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[15] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[6] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[7] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[31] to match row orient.
Flip instance crcpkt1/crcin8_d_reg[20] to match row orient.
Flip instance crcpkt2/data8_d_reg[7] to match row orient.
Flip instance crcpkt2/data8_d_reg[6] to match row orient.
Flip instance crcpkt2/data8_d_reg[2] to match row orient.
Flip instance crcpkt2/data8_d_reg[0] to match row orient.
Flip instance crcpkt2/data16_d_reg[13] to match row orient.
Flip instance crcpkt2/data16_d_reg[12] to match row orient.
Flip instance crcpkt2/data16_d_reg[11] to match row orient.
Flip instance crcpkt2/data16_d_reg[10] to match row orient.
Flip instance crcpkt2/data16_d_reg[7] to match row orient.
Flip instance crcpkt2/data16_d_reg[5] to match row orient.
Flip instance crcpkt2/data16_d_reg[4] to match row orient.
Flip instance crcpkt2/data16_d_reg[3] to match row orient.
Flip instance crcpkt2/data16_d_reg[2] to match row orient.
Flip instance crcpkt2/data16_d_reg[1] to match row orient.
Flip instance crcpkt2/data16_d_reg[0] to match row orient.
Flip instance crcpkt2/data32_d_reg[30] to match row orient.
Flip instance crcpkt2/data32_d_reg[29] to match row orient.
Flip instance crcpkt2/data32_d_reg[28] to match row orient.
Flip instance crcpkt2/data32_d_reg[27] to match row orient.
Flip instance crcpkt2/data32_d_reg[25] to match row orient.
Flip instance crcpkt2/data32_d_reg[23] to match row orient.
Flip instance crcpkt2/data32_d_reg[20] to match row orient.
Flip instance crcpkt2/data32_d_reg[18] to match row orient.
Flip instance crcpkt2/data32_d_reg[16] to match row orient.
Flip instance crcpkt2/data32_d_reg[14] to match row orient.
Flip instance crcpkt2/data32_d_reg[12] to match row orient.
Flip instance crcpkt2/data32_d_reg[10] to match row orient.
Flip instance crcpkt2/data32_d_reg[9] to match row orient.
Flip instance crcpkt2/data32_d_reg[8] to match row orient.
Flip instance crcpkt2/data32_d_reg[7] to match row orient.
Flip instance crcpkt2/data32_d_reg[6] to match row orient.
Flip instance crcpkt2/data32_d_reg[5] to match row orient.
Flip instance crcpkt2/data32_d_reg[1] to match row orient.
Flip instance crcpkt2/data64_d_reg[63] to match row orient.
Flip instance crcpkt2/data64_d_reg[62] to match row orient.
Flip instance crcpkt2/data64_d_reg[60] to match row orient.
Flip instance crcpkt2/data64_d_reg[58] to match row orient.
Flip instance crcpkt2/data64_d_reg[56] to match row orient.
Flip instance crcpkt2/data64_d_reg[51] to match row orient.
Flip instance crcpkt2/data64_d_reg[48] to match row orient.
Flip instance crcpkt2/data64_d_reg[46] to match row orient.
Flip instance crcpkt2/data64_d_reg[44] to match row orient.
Flip instance crcpkt2/data64_d_reg[42] to match row orient.
Flip instance crcpkt2/data64_d_reg[41] to match row orient.
Flip instance crcpkt2/data64_d_reg[34] to match row orient.
Flip instance crcpkt2/data64_d_reg[33] to match row orient.
Flip instance crcpkt2/data64_d_reg[32] to match row orient.
Flip instance crcpkt2/data64_d_reg[29] to match row orient.
Flip instance crcpkt2/data64_d_reg[27] to match row orient.
Flip instance crcpkt2/data64_d_reg[24] to match row orient.
Flip instance crcpkt2/data64_d_reg[23] to match row orient.
Flip instance crcpkt2/data64_d_reg[21] to match row orient.
Flip instance crcpkt2/data64_d_reg[19] to match row orient.
Flip instance crcpkt2/data64_d_reg[17] to match row orient.
Flip instance crcpkt2/data64_d_reg[13] to match row orient.
Flip instance crcpkt2/data64_d_reg[12] to match row orient.
Flip instance crcpkt2/data64_d_reg[11] to match row orient.
Flip instance crcpkt2/data64_d_reg[7] to match row orient.
Flip instance crcpkt2/data64_d_reg[4] to match row orient.
Flip instance crcpkt2/data64_d_reg[3] to match row orient.
Flip instance crcpkt2/data64_d_reg[1] to match row orient.
Flip instance crcpkt2/data64_d_reg[0] to match row orient.
Flip instance crcpkt2/data48_d_reg[47] to match row orient.
Flip instance crcpkt2/data48_d_reg[45] to match row orient.
Flip instance crcpkt2/data48_d_reg[44] to match row orient.
Flip instance crcpkt2/data48_d_reg[42] to match row orient.
Flip instance crcpkt2/data48_d_reg[39] to match row orient.
Flip instance crcpkt2/data48_d_reg[38] to match row orient.
Flip instance crcpkt2/data48_d_reg[35] to match row orient.
Flip instance crcpkt2/data48_d_reg[28] to match row orient.
Flip instance crcpkt2/data48_d_reg[27] to match row orient.
Flip instance crcpkt2/data48_d_reg[25] to match row orient.
Flip instance crcpkt2/data48_d_reg[22] to match row orient.
Flip instance crcpkt2/data48_d_reg[21] to match row orient.
Flip instance crcpkt2/data48_d_reg[18] to match row orient.
Flip instance crcpkt2/data48_d_reg[17] to match row orient.
Flip instance crcpkt2/data48_d_reg[16] to match row orient.
Flip instance crcpkt2/data48_d_reg[14] to match row orient.
Flip instance crcpkt2/data48_d_reg[13] to match row orient.
Flip instance crcpkt2/data48_d_reg[9] to match row orient.
Flip instance crcpkt2/data48_d_reg[8] to match row orient.
Flip instance crcpkt2/data48_d_reg[5] to match row orient.
Flip instance crcpkt2/data48_d_reg[3] to match row orient.
Flip instance crcpkt2/data48_d_reg[2] to match row orient.
Flip instance crcpkt2/data48_d_reg[1] to match row orient.
Flip instance crcpkt2/data40_d_reg[39] to match row orient.
Flip instance crcpkt2/data40_d_reg[38] to match row orient.
Flip instance crcpkt2/data40_d_reg[35] to match row orient.
Flip instance crcpkt2/data40_d_reg[31] to match row orient.
Flip instance crcpkt2/data40_d_reg[30] to match row orient.
Flip instance crcpkt2/data40_d_reg[27] to match row orient.
Flip instance crcpkt2/data40_d_reg[26] to match row orient.
Flip instance crcpkt2/data40_d_reg[23] to match row orient.
Flip instance crcpkt2/data40_d_reg[15] to match row orient.
Flip instance crcpkt2/data40_d_reg[13] to match row orient.
Flip instance crcpkt2/data40_d_reg[11] to match row orient.
Flip instance crcpkt2/data40_d_reg[8] to match row orient.
Flip instance crcpkt2/data40_d_reg[7] to match row orient.
Flip instance crcpkt2/data40_d_reg[6] to match row orient.
Flip instance crcpkt2/data40_d_reg[4] to match row orient.
Flip instance crcpkt2/data40_d_reg[3] to match row orient.
Flip instance crcpkt2/data40_d_reg[2] to match row orient.
Flip instance crcpkt2/data40_d_reg[0] to match row orient.
Flip instance crcpkt2/data56_d_reg[55] to match row orient.
Flip instance crcpkt2/data56_d_reg[52] to match row orient.
Flip instance crcpkt2/data56_d_reg[48] to match row orient.
Flip instance crcpkt2/data56_d_reg[45] to match row orient.
Flip instance crcpkt2/data56_d_reg[44] to match row orient.
Flip instance crcpkt2/data56_d_reg[43] to match row orient.
Flip instance crcpkt2/data56_d_reg[41] to match row orient.
Flip instance crcpkt2/data56_d_reg[40] to match row orient.
Flip instance crcpkt2/data56_d_reg[39] to match row orient.
Flip instance crcpkt2/data56_d_reg[38] to match row orient.
Flip instance crcpkt2/data56_d_reg[34] to match row orient.
Flip instance crcpkt2/data56_d_reg[33] to match row orient.
Flip instance crcpkt2/data56_d_reg[32] to match row orient.
Flip instance crcpkt2/data56_d_reg[30] to match row orient.
Flip instance crcpkt2/data56_d_reg[28] to match row orient.
Flip instance crcpkt2/data56_d_reg[24] to match row orient.
Flip instance crcpkt2/data56_d_reg[21] to match row orient.
Flip instance crcpkt2/data56_d_reg[19] to match row orient.
Flip instance crcpkt2/data56_d_reg[18] to match row orient.
Flip instance crcpkt2/data56_d_reg[17] to match row orient.
Flip instance crcpkt2/data56_d_reg[12] to match row orient.
Flip instance crcpkt2/data56_d_reg[7] to match row orient.
Flip instance crcpkt2/data56_d_reg[5] to match row orient.
Flip instance crcpkt2/data56_d_reg[4] to match row orient.
Flip instance crcpkt2/data56_d_reg[3] to match row orient.
Flip instance crcpkt2/data56_d_reg[2] to match row orient.
Flip instance crcpkt2/data56_d_reg[1] to match row orient.
Flip instance crcpkt2/load40_d_reg to match row orient.
Flip instance crcpkt2/load48_d_reg to match row orient.
Flip instance crcpkt2/load64_d_reg to match row orient.
Flip instance crcpkt2/crcin16_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[14] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[28] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[27] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[22] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[11] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[11] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[9] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[4] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[24] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[17] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[8] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[3] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[12] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[15] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[6] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[16] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[18] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[18] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin48_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin56_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin16_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin24_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin32_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin40_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[20] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[31] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[7] to match row orient.
Flip instance crcpkt2/crcin64_d_reg[18] to match row orient.
Flip instance crcpkt2/data24_d_reg[20] to match row orient.
Flip instance crcpkt2/data24_d_reg[19] to match row orient.
Flip instance crcpkt2/data24_d_reg[18] to match row orient.
Flip instance crcpkt2/data24_d_reg[9] to match row orient.
Flip instance crcpkt2/data24_d_reg[7] to match row orient.
Flip instance crcpkt2/data24_d_reg[6] to match row orient.
Flip instance crcpkt2/data24_d_reg[5] to match row orient.
Flip instance crcpkt2/data24_d_reg[3] to match row orient.
Flip instance crcpkt2/data24_d_reg[0] to match row orient.
Flip instance crcpkt2/crc_reg[29] to match row orient.
Flip instance crcpkt2/crc_reg[28] to match row orient.
Flip instance crcpkt2/crc_reg[27] to match row orient.
Flip instance crcpkt2/crc_reg[2] to match row orient.
Flip instance crcpkt2/crc_reg[11] to match row orient.
Flip instance crcpkt2/crc_reg[9] to match row orient.
Flip instance crcpkt2/crc_reg[25] to match row orient.
Flip instance crcpkt2/crc_reg[24] to match row orient.
Flip instance crcpkt2/crc_reg[21] to match row orient.
Flip instance crcpkt2/crc_reg[8] to match row orient.
Flip instance crcpkt2/crc_reg[1] to match row orient.
Flip instance crcpkt2/crc_reg[15] to match row orient.
Flip instance crcpkt2/crc_reg[6] to match row orient.
Flip instance crcpkt2/crc_reg[18] to match row orient.
Flip instance crcpkt2/crc_reg[7] to match row orient.
Flip instance crcpkt2/crc_reg[31] to match row orient.
Flip instance crcpkt2/crc_reg[20] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[26] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[30] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[29] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[2] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[25] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[21] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[0] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[13] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[19] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[5] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[23] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[10] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[1] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[6] to match row orient.
Flip instance crcpkt2/crcin8_d_reg[20] to match row orient.
Flip instance crcfifo0/depth_left_reg[4] to match row orient.
Flip instance crcfifo0/depth_left_reg[1] to match row orient.
Flip instance crcfifo0/w_ptr_reg[0] to match row orient.
Flip instance crcfifo0/w_ptr_reg[3] to match row orient.
Flip instance crcfifo0/r_ptr_reg[0] to match row orient.
Flip instance crcfifo0/r_ptr_reg[1] to match row orient.
Flip instance crcfifo0/r_ptr_reg[3] to match row orient.
Flip instance crcfifo2/depth_left_reg[0] to match row orient.
Flip instance crcfifo2/depth_left_reg[2] to match row orient.
Flip instance crcfifo2/depth_left_reg[3] to match row orient.
Flip instance crcfifo2/w_ptr_reg[0] to match row orient.
Flip instance crcfifo2/r_ptr_reg[1] to match row orient.
Flip instance crcfifo2/r_ptr_reg[2] to match row orient.
Flip instance crcfifo1/depth_left_reg[0] to match row orient.
Flip instance crcfifo1/depth_left_reg[1] to match row orient.
Flip instance crcfifo1/w_ptr_reg[0] to match row orient.
Flip instance crcfifo1/w_ptr_reg[1] to match row orient.
Flip instance crcfifo1/w_ptr_reg[2] to match row orient.
Flip instance crcfifo1/r_ptr_reg[0] to match row orient.
Flip instance crcfifo1/r_ptr_reg[1] to match row orient.
Flip instance crcfifo1/r_ptr_reg[3] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=559.4M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=129708 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=19954 #term=62523 #term/net=3.13, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=569
stdCell: 129708 single + 0 double + 0 multi
Total standard cell length = 68.3825 (mm), area = 0.1689 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 179954 (168905 um^2) / alloc_area 295666 (277512 um^2).
Pin Density = 0.347.
            = total # of pins 62523 / total Instance area 179954.
Identified 110098 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.771e+05 (3.93e+05 5.84e+05)
              Est.  stn bbox = 1.029e+06 (4.26e+05 6.03e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 559.4M
Iteration  2: Total net bbox = 8.726e+05 (3.93e+05 4.79e+05)
              Est.  stn bbox = 9.452e+05 (4.26e+05 5.19e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 559.4M
Iteration  3: Total net bbox = 7.811e+05 (3.25e+05 4.56e+05)
              Est.  stn bbox = 8.597e+05 (3.65e+05 4.95e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 559.4M
Iteration  4: Total net bbox = 7.163e+05 (3.10e+05 4.06e+05)
              Est.  stn bbox = 8.072e+05 (3.48e+05 4.59e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 559.4M
Iteration  5: Total net bbox = 6.849e+05 (2.82e+05 4.03e+05)
              Est.  stn bbox = 7.782e+05 (3.23e+05 4.56e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 559.4M
Iteration  6: Total net bbox = 7.323e+05 (3.11e+05 4.22e+05)
              Est.  stn bbox = 8.361e+05 (3.55e+05 4.81e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 559.4M
Iteration  7: Total net bbox = 7.311e+05 (3.09e+05 4.22e+05)
              Est.  stn bbox = 8.371e+05 (3.55e+05 4.82e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 559.4M
Iteration  8: Total net bbox = 7.278e+05 (3.08e+05 4.19e+05)
              Est.  stn bbox = 8.372e+05 (3.54e+05 4.83e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 559.4M
Iteration  9: Total net bbox = 7.246e+05 (3.06e+05 4.19e+05)
              Est.  stn bbox = 8.341e+05 (3.52e+05 4.82e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 559.4M
Iteration 10: Total net bbox = 7.369e+05 (3.06e+05 4.31e+05)
              Est.  stn bbox = 8.467e+05 (3.52e+05 4.94e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 559.4M
Iteration 11: Total net bbox = 7.478e+05 (3.17e+05 4.31e+05)
              Est.  stn bbox = 8.577e+05 (3.63e+05 4.94e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 559.4M
Iteration 12: Total net bbox = 7.549e+05 (3.17e+05 4.38e+05)
              Est.  stn bbox = 8.656e+05 (3.63e+05 5.02e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 559.4M
Iteration 13: Total net bbox = 7.616e+05 (3.24e+05 4.38e+05)
              Est.  stn bbox = 8.726e+05 (3.70e+05 5.02e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 559.4M
Iteration 14: Total net bbox = 7.669e+05 (3.24e+05 4.43e+05)
              Est.  stn bbox = 8.785e+05 (3.70e+05 5.08e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 559.4M
Iteration 15: Total net bbox = 7.681e+05 (3.25e+05 4.43e+05)
              Est.  stn bbox = 8.798e+05 (3.72e+05 5.08e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 559.4M
Iteration 16: Total net bbox = 7.676e+05 (3.25e+05 4.43e+05)
              Est.  stn bbox = 8.793e+05 (3.72e+05 5.07e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 559.4M
Iteration 17: Total net bbox = 7.572e+05 (3.19e+05 4.38e+05)
              Est.  stn bbox = 8.701e+05 (3.67e+05 5.03e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 559.4M
*** cost = 7.572e+05 (3.19e+05 4.38e+05) (cpu for global=0:00:23.2) real=0:00:23.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:08.5, Real Time = 0:00:09.0
move report: preRPlace moves 10307 insts, mean move: 0.64 um, max move: 3.61 um
	max move on inst (FILL_12869): (71.44, 543.78) --> (70.30, 541.31)
Placement tweakage begins.
wire length = 7.575e+05 = 3.195e+05 H + 4.380e+05 V
wire length = 7.254e+05 = 2.921e+05 H + 4.333e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 34958 insts, mean move: 3.01 um, max move: 85.69 um
	max move on inst (crcpkt2/U2328): (33.44, 511.67) --> (91.96, 484.50)
move report: rPlace moves 11167 insts, mean move: 0.21 um, max move: 4.37 um
	max move on inst (FILL_17850): (131.86, 449.92) --> (129.96, 447.45)
move report: overall moves 42252 insts, mean move: 2.61 um, max move: 85.69 um
	max move on inst (crcpkt2/U2328): (33.44, 511.67) --> (91.96, 484.50)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        85.69 um
  inst (crcpkt2/U2328) with max move: (33.44, 511.67) -> (91.96, 484.5)
  mean    (X+Y) =         4.12 um
Total instances flipped for legalization: 2524
Total instances moved : 12416
*** cpu=0:00:24.2   mem=559.4M  mem(used)=0.0M***
Total net length = 7.349e+05 (2.965e+05 4.383e+05) (ext = 2.981e+04)
*** End of Placement (cpu=0:00:47.9, real=0:00:48.0, mem=559.4M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 21:45:48 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_ethcrc
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.90Ghz)

Begin option processing ...
(from .sroute_10955.conf) srouteConnectPowerBump set to false
(from .sroute_10955.conf) routeSpecial set to true
(from .sroute_10955.conf) srouteConnectBlockPin set to false
(from .sroute_10955.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10955.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10955.conf) sroutePadPinAllPorts set to true
(from .sroute_10955.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 760.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 22 used
Read in 129708 components
  129708 core components: 0 unplaced, 127862 placed, 1846 fixed
Read in 569 physical pins
  569 physical pins: 0 unplaced, 569 placed, 0 fixed
Read in 569 nets
Read in 2 special nets, 2 routed
Read in 259985 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 430
  Number of Followpin connections: 215
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 760.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 569 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 21:45:51 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 21:45:51 2016

sroute post-processing starts at Tue Nov  8 21:45:51 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 21:45:51 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:4
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 559.43 megs
<CMD> trialRoute
*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1248, multi-gpins=3426, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.800e+05um = 3.250e+05H + 4.551e+05V
Usage: (12.5%H 15.4%V) = (4.042e+05um 7.001e+05um) = (422547 284325)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.036e+05um 7.001e+05um) = (421923 284325)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.032e+05um 7.000e+05um) = (421525 284290)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.032e+05um 7.000e+05um) = (421525 284290)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.032e+05um 7.001e+05um) = (421535 284295)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.032e+05um 7.001e+05um) = (421535 284295)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	5	 0.00%
 -1:	0	 0.00%	8	 0.01%
--------------------------------------
  0:	0	 0.00%	26	 0.02%
  1:	0	 0.00%	53	 0.04%
  2:	0	 0.00%	97	 0.07%
  3:	0	 0.00%	198	 0.14%
  4:	2	 0.00%	1658	 1.21%
  5:	0	 0.00%	1538	 1.12%
  6:	5	 0.00%	2651	 1.94%
  7:	12	 0.01%	5321	 3.89%
  8:	34	 0.02%	7969	 5.82%
  9:	41	 0.03%	11706	 8.55%
 10:	69	 0.05%	16579	12.11%
 11:	192	 0.14%	20561	15.02%
 12:	3162	 2.31%	24878	18.18%
 13:	2731	 2.00%	18723	13.68%
 14:	1252	 0.91%	10949	 8.00%
 15:	1813	 1.32%	7528	 5.50%
 16:	3112	 2.27%	4286	 3.13%
 17:	4202	 3.07%	0	 0.00%
 18:	5957	 4.35%	0	 0.00%
 19:	7701	 5.63%	0	 0.00%
 20:	106595	77.87%	2140	 1.56%


Global route (cpu=0.5s real=0.0s 559.4M)
Phase 1l route (0:00:00.7 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.066e+05um 7.091e+05um) = (425045 287965)
Overflow: 28 = 0 (0.00% H) + 28 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	5	 0.00%
 -1:	0	 0.00%	9	 0.01%
--------------------------------------
  0:	0	 0.00%	32	 0.02%
  1:	0	 0.00%	56	 0.04%
  2:	0	 0.00%	111	 0.08%
  3:	0	 0.00%	289	 0.21%
  4:	2	 0.00%	1757	 1.28%
  5:	0	 0.00%	1660	 1.21%
  6:	5	 0.00%	2827	 2.07%
  7:	13	 0.01%	5436	 3.97%
  8:	36	 0.03%	7851	 5.74%
  9:	39	 0.03%	11675	 8.53%
 10:	79	 0.06%	16406	11.99%
 11:	206	 0.15%	20482	14.96%
 12:	3160	 2.31%	24772	18.10%
 13:	2747	 2.01%	18665	13.64%
 14:	1276	 0.93%	10906	 7.97%
 15:	1827	 1.33%	7515	 5.49%
 16:	3175	 2.32%	4280	 3.13%
 17:	4250	 3.10%	0	 0.00%
 18:	6048	 4.42%	0	 0.00%
 19:	7813	 5.71%	0	 0.00%
 20:	106204	77.59%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.4 559.4M) ***


Total length: 8.276e+05um, number of vias: 135940
M1(H) length: 3.478e+03um, number of vias: 63904
M2(V) length: 3.256e+05um, number of vias: 58919
M3(H) length: 3.328e+05um, number of vias: 11956
M4(V) length: 1.358e+05um, number of vias: 626
M5(H) length: 6.733e+03um, number of vias: 451
M6(V) length: 2.301e+04um, number of vias: 42
M7(H) length: 1.182e+01um, number of vias: 25
M8(V) length: 1.108e+02um, number of vias: 13
M9(H) length: 6.060e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.8 559.4M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:02.5 mem=559.4M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 559.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 559.4M)
Extracted 20.0011% (CPU Time= 0:00:00.3  MEM= 559.4M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 559.4M)
Extracted 40.0011% (CPU Time= 0:00:00.5  MEM= 559.4M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 559.4M)
Extracted 60.0011% (CPU Time= 0:00:00.8  MEM= 559.4M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 559.4M)
Extracted 80.0011% (CPU Time= 0:00:01.4  MEM= 559.4M)
Extracted 90.0008% (CPU Time= 0:00:01.5  MEM= 559.4M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 559.4M)
Nr. Extracted Resistors     : 314161
Nr. Extracted Ground Cap.   : 333924
Nr. Extracted Coupling Cap. : 869028
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 559.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:07.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 559.4M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 19954 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:02.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:10.0  mem= 559.4M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 559.4M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=129708 and nets=20151 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.426M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.505  |
|           TNS (ns):| -4876.2 |
|    Violating Paths:|  2827   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5237 (5237)    |   -0.188   |   5237 (5237)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.027%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 559.4M **
*** Starting optimizing excluded clock nets MEM= 559.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 559.4M) ***
*info: Start fixing DRV (Mem = 559.43M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (559.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=559.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600268
Start fixing design rules ... (0:00:00.4 559.4M)
Done fixing design rule (0:00:01.5 559.4M)

Summary:
524 buffers added on 524 nets (with 132 drivers resized)

Density after buffering = 0.603925
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.8, Real Time = 0:00:06.0
move report: preRPlace moves 1834 insts, mean move: 0.41 um, max move: 2.47 um
	max move on inst (crcpkt1/U1917): (68.78, 217.74) --> (68.78, 215.27)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1834 insts, mean move: 0.41 um, max move: 2.47 um
	max move on inst (crcpkt1/U1917): (68.78, 217.74) --> (68.78, 215.27)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (crcpkt1/U1917) with max move: (68.78, 217.74) -> (68.78, 215.27)
  mean    (X+Y) =         0.41 um
Total instances moved : 1140
*** cpu=0:00:05.9   mem=559.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:08.0 559.4M)

*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1248, multi-gpins=3425, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.807e+05um = 3.258e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.055e+05um 7.028e+05um) = (423973 285425)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.049e+05um 7.028e+05um) = (423343 285425)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.045e+05um 7.028e+05um) = (422938 285413)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.045e+05um 7.028e+05um) = (422938 285413)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.045e+05um 7.028e+05um) = (422952 285420)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.045e+05um 7.028e+05um) = (422952 285420)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	44	 0.03%
  2:	0	 0.00%	105	 0.08%
  3:	0	 0.00%	200	 0.15%
  4:	1	 0.00%	1685	 1.23%
  5:	2	 0.00%	1528	 1.12%
  6:	6	 0.00%	2661	 1.94%
  7:	20	 0.01%	5327	 3.89%
  8:	37	 0.03%	7849	 5.73%
  9:	37	 0.03%	11814	 8.63%
 10:	77	 0.06%	16702	12.20%
 11:	155	 0.11%	20723	15.14%
 12:	3138	 2.29%	24711	18.05%
 13:	2738	 2.00%	18871	13.79%
 14:	1269	 0.93%	10792	 7.88%
 15:	1852	 1.35%	7428	 5.43%
 16:	3134	 2.29%	4252	 3.11%
 17:	4335	 3.17%	0	 0.00%
 18:	5984	 4.37%	0	 0.00%
 19:	7745	 5.66%	0	 0.00%
 20:	106350	77.70%	2140	 1.56%


Global route (cpu=0.6s real=2.0s 559.4M)
Phase 1l route (0:00:00.8 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.081e+05um 7.121e+05um) = (426578 289207)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	50	 0.04%
  2:	0	 0.00%	125	 0.09%
  3:	0	 0.00%	298	 0.22%
  4:	1	 0.00%	1771	 1.29%
  5:	2	 0.00%	1668	 1.22%
  6:	9	 0.01%	2844	 2.08%
  7:	18	 0.01%	5417	 3.96%
  8:	38	 0.03%	7765	 5.67%
  9:	40	 0.03%	11745	 8.58%
 10:	80	 0.06%	16541	12.08%
 11:	168	 0.12%	20633	15.07%
 12:	3141	 2.29%	24621	17.99%
 13:	2755	 2.01%	18799	13.73%
 14:	1296	 0.95%	10757	 7.86%
 15:	1878	 1.37%	7409	 5.41%
 16:	3180	 2.32%	4245	 3.10%
 17:	4416	 3.23%	0	 0.00%
 18:	6064	 4.43%	0	 0.00%
 19:	7822	 5.71%	0	 0.00%
 20:	105972	77.42%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.6 559.4M) ***


Total length: 8.289e+05um, number of vias: 138419
M1(H) length: 3.529e+03um, number of vias: 64952
M2(V) length: 3.222e+05um, number of vias: 60114
M3(H) length: 3.325e+05um, number of vias: 12107
M4(V) length: 1.379e+05um, number of vias: 674
M5(H) length: 7.793e+03um, number of vias: 488
M6(V) length: 2.487e+04um, number of vias: 42
M7(H) length: 1.070e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.8 559.4M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:02.8 mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=130232 and nets=20675 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 559.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    4931
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    5237
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (559.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=559.4M) ***
Start fixing design rules ... (0:00:00.4 559.4M)
Done fixing design rule (0:00:00.6 559.4M)

Summary:
16 buffers added on 16 nets (with 8 drivers resized)

Density after buffering = 0.604047
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.8, Real Time = 0:00:05.0
move report: preRPlace moves 62 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (crcpkt0/FE_OFC1423_n2404): (501.60, 388.17) --> (502.36, 388.17)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 62 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (crcpkt0/FE_OFC1423_n2404): (501.60, 388.17) --> (502.36, 388.17)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (crcpkt0/FE_OFC1423_n2404) with max move: (501.6, 388.17) -> (502.36, 388.17)
  mean    (X+Y) =         0.47 um
Total instances moved : 40
*** cpu=0:00:05.9   mem=559.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:07.1 559.4M)

*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1246, multi-gpins=3423, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.808e+05um = 3.258e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.056e+05um 7.029e+05um) = (424046 285461)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.050e+05um 7.029e+05um) = (423414 285461)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.046e+05um 7.029e+05um) = (422976 285449)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.046e+05um 7.029e+05um) = (422976 285449)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.046e+05um 7.029e+05um) = (422990 285456)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.046e+05um 7.029e+05um) = (422990 285456)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	43	 0.03%
  2:	0	 0.00%	104	 0.08%
  3:	0	 0.00%	202	 0.15%
  4:	1	 0.00%	1684	 1.23%
  5:	2	 0.00%	1530	 1.12%
  6:	6	 0.00%	2671	 1.95%
  7:	20	 0.01%	5302	 3.87%
  8:	37	 0.03%	7854	 5.74%
  9:	37	 0.03%	11825	 8.64%
 10:	77	 0.06%	16660	12.17%
 11:	157	 0.11%	20697	15.12%
 12:	3137	 2.29%	24855	18.16%
 13:	2736	 2.00%	18838	13.76%
 14:	1277	 0.93%	10785	 7.88%
 15:	1853	 1.35%	7384	 5.39%
 16:	3138	 2.29%	4258	 3.11%
 17:	4334	 3.17%	0	 0.00%
 18:	5959	 4.35%	0	 0.00%
 19:	7787	 5.69%	0	 0.00%
 20:	106322	77.68%	2140	 1.56%


Global route (cpu=0.6s real=1.0s 559.4M)
Phase 1l route (0:00:00.8 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.081e+05um 7.122e+05um) = (426625 289251)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	50	 0.04%
  2:	0	 0.00%	125	 0.09%
  3:	0	 0.00%	300	 0.22%
  4:	1	 0.00%	1769	 1.29%
  5:	2	 0.00%	1669	 1.22%
  6:	9	 0.01%	2853	 2.08%
  7:	18	 0.01%	5389	 3.94%
  8:	38	 0.03%	7772	 5.68%
  9:	40	 0.03%	11762	 8.59%
 10:	80	 0.06%	16496	12.05%
 11:	170	 0.12%	20609	15.06%
 12:	3140	 2.29%	24765	18.09%
 13:	2751	 2.01%	18760	13.71%
 14:	1309	 0.96%	10754	 7.86%
 15:	1876	 1.37%	7364	 5.38%
 16:	3188	 2.33%	4251	 3.11%
 17:	4413	 3.22%	0	 0.00%
 18:	6043	 4.41%	0	 0.00%
 19:	7866	 5.75%	0	 0.00%
 20:	105936	77.39%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.7 559.4M) ***


Total length: 8.289e+05um, number of vias: 138510
M1(H) length: 3.530e+03um, number of vias: 64984
M2(V) length: 3.222e+05um, number of vias: 60154
M3(H) length: 3.325e+05um, number of vias: 12099
M4(V) length: 1.377e+05um, number of vias: 690
M5(H) length: 7.834e+03um, number of vias: 499
M6(V) length: 2.504e+04um, number of vias: 42
M7(H) length: 1.070e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.9 559.4M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:03.0 mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=130248 and nets=20691 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 559.4M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    4931
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (559.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=559.4M) ***
Start fixing design rules ... (0:00:00.4 559.4M)
Done fixing design rule (0:00:00.8 559.4M)

Summary:
61 buffers added on 61 nets (with 0 driver resized)

Density after buffering = 0.604658
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.7, Real Time = 0:00:04.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:04.9   mem=559.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:06.3 559.4M)

*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1246, multi-gpins=3423, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.809e+05um = 3.259e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.057e+05um 7.033e+05um) = (424175 285600)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.051e+05um 7.033e+05um) = (423545 285600)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423108 285586)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423108 285586)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285593)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285593)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	42	 0.03%
  2:	0	 0.00%	106	 0.08%
  3:	0	 0.00%	197	 0.14%
  4:	1	 0.00%	1694	 1.24%
  5:	2	 0.00%	1521	 1.11%
  6:	6	 0.00%	2668	 1.95%
  7:	20	 0.01%	5335	 3.90%
  8:	36	 0.03%	7841	 5.73%
  9:	36	 0.03%	11827	 8.64%
 10:	73	 0.05%	16660	12.17%
 11:	163	 0.12%	20715	15.13%
 12:	3135	 2.29%	24826	18.14%
 13:	2729	 1.99%	18843	13.77%
 14:	1289	 0.94%	10793	 7.89%
 15:	1848	 1.35%	7370	 5.38%
 16:	3144	 2.30%	4254	 3.11%
 17:	4346	 3.18%	0	 0.00%
 18:	5957	 4.35%	0	 0.00%
 19:	7768	 5.68%	0	 0.00%
 20:	106327	77.68%	2140	 1.56%


Global route (cpu=0.6s real=1.0s 559.4M)
Phase 1l route (0:00:00.8 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.083e+05um 7.126e+05um) = (426752 289378)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	29	 0.02%
  1:	0	 0.00%	51	 0.04%
  2:	0	 0.00%	123	 0.09%
  3:	0	 0.00%	299	 0.22%
  4:	1	 0.00%	1776	 1.30%
  5:	2	 0.00%	1662	 1.21%
  6:	9	 0.01%	2847	 2.08%
  7:	17	 0.01%	5423	 3.96%
  8:	39	 0.03%	7757	 5.67%
  9:	37	 0.03%	11772	 8.60%
 10:	78	 0.06%	16495	12.05%
 11:	174	 0.13%	20622	15.07%
 12:	3141	 2.29%	24738	18.07%
 13:	2742	 2.00%	18764	13.71%
 14:	1322	 0.97%	10762	 7.86%
 15:	1869	 1.37%	7351	 5.37%
 16:	3197	 2.34%	4247	 3.10%
 17:	4432	 3.24%	0	 0.00%
 18:	6018	 4.40%	0	 0.00%
 19:	7859	 5.74%	0	 0.00%
 20:	105943	77.40%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.7 559.4M) ***


Total length: 8.291e+05um, number of vias: 138717
M1(H) length: 3.543e+03um, number of vias: 65106
M2(V) length: 3.223e+05um, number of vias: 60259
M3(H) length: 3.326e+05um, number of vias: 12101
M4(V) length: 1.384e+05um, number of vias: 678
M5(H) length: 7.851e+03um, number of vias: 489
M6(V) length: 2.432e+04um, number of vias: 42
M7(H) length: 1.014e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.9 559.4M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:03.0 mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=130309 and nets=20752 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 559.4M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:35, Mem = 559.43M).

------------------------------------------------------------
     Summary (cpu=0.59min real=0.65min mem=559.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.159  |
|           TNS (ns):| -3351.8 |
|    Violating Paths:|  2310   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.126   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.466%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:43, mem = 559.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:43, mem = 559.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.159  | -4.159  | -3.535  |  1.421  |  0.976  |   N/A   |
|           TNS (ns):| -3351.8 | -1621.5 | -2863.3 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2310   |   864   |  2204   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.126   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.466%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:47, mem = 559.4M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=559.4M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=559.4M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=559.4M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 559.426M)

Start to trace clock trees ...
*** Begin Tracer (mem=559.4M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=559.4M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.3, real=0:00:00.0, mem=559.4M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 559.4M):
Number of multi-gpin terms=1246, multi-gpins=3423, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.809e+05um = 3.259e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.057e+05um 7.033e+05um) = (424175 285600)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.051e+05um 7.033e+05um) = (423545 285600)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423108 285586)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423108 285586)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285593)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285593)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285593)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	42	 0.03%
  2:	0	 0.00%	106	 0.08%
  3:	0	 0.00%	197	 0.14%
  4:	1	 0.00%	1694	 1.24%
  5:	2	 0.00%	1521	 1.11%
  6:	6	 0.00%	2668	 1.95%
  7:	20	 0.01%	5335	 3.90%
  8:	36	 0.03%	7841	 5.73%
  9:	36	 0.03%	11827	 8.64%
 10:	73	 0.05%	16660	12.17%
 11:	163	 0.12%	20715	15.13%
 12:	3135	 2.29%	24826	18.14%
 13:	2729	 1.99%	18843	13.77%
 14:	1289	 0.94%	10793	 7.89%
 15:	1848	 1.35%	7370	 5.38%
 16:	3144	 2.30%	4254	 3.11%
 17:	4346	 3.18%	0	 0.00%
 18:	5957	 4.35%	0	 0.00%
 19:	7768	 5.68%	0	 0.00%
 20:	106327	77.68%	2140	 1.56%

Global route (cpu=0.6s real=1.0s 559.4M)
Phase 1l route (0:00:00.8 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.083e+05um 7.126e+05um) = (426752 289378)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	29	 0.02%
  1:	0	 0.00%	51	 0.04%
  2:	0	 0.00%	123	 0.09%
  3:	0	 0.00%	299	 0.22%
  4:	1	 0.00%	1776	 1.30%
  5:	2	 0.00%	1662	 1.21%
  6:	9	 0.01%	2847	 2.08%
  7:	17	 0.01%	5423	 3.96%
  8:	39	 0.03%	7757	 5.67%
  9:	37	 0.03%	11772	 8.60%
 10:	78	 0.06%	16495	12.05%
 11:	174	 0.13%	20622	15.07%
 12:	3141	 2.29%	24738	18.07%
 13:	2742	 2.00%	18764	13.71%
 14:	1322	 0.97%	10762	 7.86%
 15:	1869	 1.37%	7351	 5.37%
 16:	3197	 2.34%	4247	 3.10%
 17:	4432	 3.24%	0	 0.00%
 18:	6018	 4.40%	0	 0.00%
 19:	7859	 5.74%	0	 0.00%
 20:	105943	77.40%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.7 559.4M) ***


Total length: 8.291e+05um, number of vias: 138717
M1(H) length: 3.543e+03um, number of vias: 65106
M2(V) length: 3.223e+05um, number of vias: 60259
M3(H) length: 3.326e+05um, number of vias: 12101
M4(V) length: 1.384e+05um, number of vias: 678
M5(H) length: 7.851e+03um, number of vias: 489
M6(V) length: 2.432e+04um, number of vias: 42
M7(H) length: 1.014e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.9 559.4M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:02.9 mem=559.4M) ***

<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=130309 and nets=20752 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 559.426M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|
Total number of adjacent register pair is 200709.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt0/data56_d_reg[9]/CLK 1008.9(ps)
Min trig. edge delay at sink(R): crcpkt1/crcin24_d_reg[2]/CLK 722.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.2~1008.9(ps)       0~10(ps)            
Fall Phase Delay               : 667.9~943.4(ps)        0~10(ps)            
Trig. Edge Skew                : 286.7(ps)              108(ps)             
Rise Skew                      : 286.7(ps)              
Fall Skew                      : 275.5(ps)              
Max. Rise Buffer Tran.         : 451.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 393.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 683.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 623.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 256.7(ps)              0(ps)               
Min. Fall Buffer Tran.         : 219.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 357.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 283(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 200709                 

Max. Local Skew                : 271.8(ps)              
  crcpkt0/data56_d_reg[9]/CLK(R)->
  crcpkt0/crcin24_d_reg[9]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.7)


*** End reportClockTree (cpu=0:00:00.7, real=0:00:01.0, mem=559.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 1797
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): crcpkt0/data56_d_reg[9]/CLK 1008.9(ps)
Min trig. edge delay at sink(R): crcpkt1/crcin24_d_reg[2]/CLK 722.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 722.2~1008.9(ps)       0~10(ps)            
Fall Phase Delay               : 667.9~943.4(ps)        0~10(ps)            
Trig. Edge Skew                : 286.7(ps)              108(ps)             
Rise Skew                      : 286.7(ps)              
Fall Skew                      : 275.5(ps)              
Max. Rise Buffer Tran.         : 451.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 393.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 683.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 623.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 256.7(ps)              0(ps)               
Min. Fall Buffer Tran.         : 219.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 357.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 283(ps)                0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=559.4M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 559.4M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 559.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=559.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.916  |
|           TNS (ns):| -3220.7 |
|    Violating Paths:|  2063   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.126   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.466%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 559.4M **
*** Starting optimizing excluded clock nets MEM= 559.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 559.4M) ***
*** Starting optimizing excluded clock nets MEM= 559.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 559.4M) ***
*info: Start fixing DRV (Mem = 559.43M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (559.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=559.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.604658
Start fixing design rules ... (0:00:00.4 559.4M)
Done fixing design rule (0:00:00.6 559.4M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.604664
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.9, Real Time = 0:00:05.0
move report: preRPlace moves 7 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt1/FE_OFC1486_n4391): (231.42, 235.03) --> (231.80, 235.03)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (crcpkt1/FE_OFC1486_n4391): (231.42, 235.03) --> (231.80, 235.03)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (crcpkt1/FE_OFC1486_n4391) with max move: (231.42, 235.03) -> (231.8, 235.03)
  mean    (X+Y) =         0.38 um
Total instances moved : 2
*** cpu=0:00:06.1   mem=559.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:07.3 559.4M)

*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1246, multi-gpins=3423, moved blk term=0/0

Phase 1a route (0:00:00.2 559.4M):
Est net length = 7.809e+05um = 3.259e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.057e+05um 7.033e+05um) = (424179 285602)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.051e+05um 7.033e+05um) = (423549 285602)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423112 285588)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.032e+05um) = (423112 285588)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423126 285595)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423126 285595)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	42	 0.03%
  2:	0	 0.00%	106	 0.08%
  3:	0	 0.00%	197	 0.14%
  4:	1	 0.00%	1694	 1.24%
  5:	2	 0.00%	1519	 1.11%
  6:	6	 0.00%	2666	 1.95%
  7:	20	 0.01%	5339	 3.90%
  8:	36	 0.03%	7842	 5.73%
  9:	36	 0.03%	11827	 8.64%
 10:	73	 0.05%	16665	12.17%
 11:	163	 0.12%	20709	15.13%
 12:	3135	 2.29%	24826	18.14%
 13:	2729	 1.99%	18843	13.77%
 14:	1289	 0.94%	10793	 7.89%
 15:	1848	 1.35%	7370	 5.38%
 16:	3144	 2.30%	4254	 3.11%
 17:	4346	 3.18%	0	 0.00%
 18:	5959	 4.35%	0	 0.00%
 19:	7767	 5.67%	0	 0.00%
 20:	106326	77.68%	2140	 1.56%


Global route (cpu=0.6s real=1.0s 559.4M)
Phase 1l route (0:00:00.9 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.083e+05um 7.126e+05um) = (426756 289381)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	29	 0.02%
  1:	0	 0.00%	51	 0.04%
  2:	0	 0.00%	123	 0.09%
  3:	0	 0.00%	299	 0.22%
  4:	1	 0.00%	1776	 1.30%
  5:	2	 0.00%	1661	 1.21%
  6:	9	 0.01%	2844	 2.08%
  7:	17	 0.01%	5428	 3.97%
  8:	39	 0.03%	7756	 5.67%
  9:	37	 0.03%	11774	 8.60%
 10:	78	 0.06%	16499	12.05%
 11:	174	 0.13%	20615	15.06%
 12:	3141	 2.29%	24739	18.07%
 13:	2742	 2.00%	18764	13.71%
 14:	1322	 0.97%	10762	 7.86%
 15:	1868	 1.36%	7351	 5.37%
 16:	3197	 2.34%	4247	 3.10%
 17:	4435	 3.24%	0	 0.00%
 18:	6018	 4.40%	0	 0.00%
 19:	7858	 5.74%	0	 0.00%
 20:	105942	77.40%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.8 559.4M) ***


Total length: 8.291e+05um, number of vias: 138722
M1(H) length: 3.543e+03um, number of vias: 65108
M2(V) length: 3.223e+05um, number of vias: 60261
M3(H) length: 3.326e+05um, number of vias: 12104
M4(V) length: 1.384e+05um, number of vias: 677
M5(H) length: 7.848e+03um, number of vias: 488
M6(V) length: 2.429e+04um, number of vias: 42
M7(H) length: 1.014e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.9 559.4M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:03.0 mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=130310 and nets=20753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 559.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (559.4M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=559.4M) ***
Start fixing design rules ... (0:00:00.4 559.4M)
Done fixing design rule (0:00:00.8 559.4M)

Summary:
5 buffers added on 5 nets (with 0 driver resized)

Density after buffering = 0.604711
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.8, Real Time = 0:00:05.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:05.0   mem=559.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:06.4 559.4M)

*** Starting trialRoute (mem=559.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 50
There are 50 nets with 1 extra space.
routingBox: (0 0) (1145430 1137440)
coreBox:    (40280 40280) (1105430 1097440)
There are 50 prerouted nets with extraSpace.
Number of multi-gpin terms=1246, multi-gpins=3423, moved blk term=0/0

Phase 1a route (0:00:00.1 559.4M):
Est net length = 7.809e+05um = 3.259e+05H + 4.550e+05V
Usage: (12.5%H 15.4%V) = (4.057e+05um 7.033e+05um) = (424189 285616)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1b route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.051e+05um 7.033e+05um) = (423559 285616)
Overflow: 30 = 0 (0.00% H) + 30 (0.02% V)

Phase 1c route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285602)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1d route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423122 285602)
Overflow: 29 = 0 (0.00% H) + 29 (0.02% V)

Phase 1e route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423136 285609)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Phase 1f route (0:00:00.1 559.4M):
Usage: (12.5%H 15.4%V) = (4.047e+05um 7.033e+05um) = (423136 285609)
Overflow: 27 = 0 (0.00% H) + 27 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	7	 0.01%
--------------------------------------
  0:	0	 0.00%	30	 0.02%
  1:	0	 0.00%	42	 0.03%
  2:	0	 0.00%	106	 0.08%
  3:	0	 0.00%	194	 0.14%
  4:	1	 0.00%	1696	 1.24%
  5:	2	 0.00%	1519	 1.11%
  6:	6	 0.00%	2668	 1.95%
  7:	20	 0.01%	5335	 3.90%
  8:	36	 0.03%	7851	 5.74%
  9:	36	 0.03%	11823	 8.64%
 10:	73	 0.05%	16662	12.17%
 11:	163	 0.12%	20715	15.13%
 12:	3135	 2.29%	24830	18.14%
 13:	2731	 2.00%	18834	13.76%
 14:	1288	 0.94%	10793	 7.89%
 15:	1846	 1.35%	7370	 5.38%
 16:	3146	 2.30%	4254	 3.11%
 17:	4348	 3.18%	0	 0.00%
 18:	5956	 4.35%	0	 0.00%
 19:	7783	 5.69%	0	 0.00%
 20:	106310	77.67%	2140	 1.56%


Global route (cpu=0.6s real=1.0s 559.4M)
Phase 1l route (0:00:00.9 559.4M):
There are 50 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 15.6%V) = (4.083e+05um 7.126e+05um) = (426766 289394)
Overflow: 31 = 0 (0.00% H) + 31 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	29	 0.02%
  1:	0	 0.00%	51	 0.04%
  2:	0	 0.00%	123	 0.09%
  3:	0	 0.00%	295	 0.22%
  4:	1	 0.00%	1780	 1.30%
  5:	2	 0.00%	1660	 1.21%
  6:	9	 0.01%	2846	 2.08%
  7:	17	 0.01%	5424	 3.96%
  8:	39	 0.03%	7764	 5.67%
  9:	37	 0.03%	11771	 8.60%
 10:	78	 0.06%	16496	12.05%
 11:	174	 0.13%	20621	15.07%
 12:	3141	 2.29%	24743	18.08%
 13:	2744	 2.00%	18755	13.70%
 14:	1320	 0.96%	10762	 7.86%
 15:	1868	 1.36%	7351	 5.37%
 16:	3199	 2.34%	4247	 3.10%
 17:	4437	 3.24%	0	 0.00%
 18:	6014	 4.39%	0	 0.00%
 19:	7872	 5.75%	0	 0.00%
 20:	105928	77.39%	2140	 1.56%



*** Completed Phase 1 route (0:00:01.8 559.4M) ***


Total length: 8.291e+05um, number of vias: 138741
M1(H) length: 3.544e+03um, number of vias: 65118
M2(V) length: 3.224e+05um, number of vias: 60273
M3(H) length: 3.326e+05um, number of vias: 12105
M4(V) length: 1.384e+05um, number of vias: 675
M5(H) length: 7.825e+03um, number of vias: 486
M6(V) length: 2.428e+04um, number of vias: 42
M7(H) length: 1.014e+01um, number of vias: 25
M8(V) length: 4.335e+01um, number of vias: 13
M9(H) length: 5.220e+00um, number of vias: 4
M10(V) length: 3.620e+00um
*** Completed Phase 2 route (0:00:00.9 559.4M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=559.4M) ***
Peak Memory Usage was 559.4M 
*** Finished trialRoute (cpu=0:00:03.0 mem=559.4M) ***

Extraction called for design 'eth_tx_crc' of instances=130315 and nets=20758 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 559.4M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    4930
*info:   Max tran violations:   0
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    4930
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:23, Mem = 559.43M).

------------------------------------------------------------
     Summary (cpu=0.39min real=0.42min mem=559.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.917  |
|           TNS (ns):| -3222.3 |
|    Violating Paths:|  2063   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.126   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.471%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:29, mem = 559.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 559.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.917  | -7.917  | -6.862  |  0.610  |  0.976  |   N/A   |
|           TNS (ns):| -3222.3 | -2114.7 | -2180.8 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  2063   |   934   |  1895   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.126   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.471%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:32, mem = 559.4M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=130315 and nets=20758 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 559.426M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=130315 and nets=20758 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 559.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 559.4M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 559.4M)
Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 559.4M)
Extracted 40.0011% (CPU Time= 0:00:00.6  MEM= 559.4M)
Extracted 50.0011% (CPU Time= 0:00:00.7  MEM= 559.4M)
Extracted 60.0011% (CPU Time= 0:00:00.9  MEM= 559.4M)
Extracted 70.0011% (CPU Time= 0:00:01.2  MEM= 559.4M)
Extracted 80.0011% (CPU Time= 0:00:01.7  MEM= 559.4M)
Extracted 90.0011% (CPU Time= 0:00:01.8  MEM= 559.4M)
Extracted 100% (CPU Time= 0:00:02.3  MEM= 559.4M)
Nr. Extracted Resistors     : 320339
Nr. Extracted Ground Cap.   : 340763
Nr. Extracted Coupling Cap. : 882460
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 559.4M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:09.0  MEM: 559.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 559.4M, InitMEM = 559.4M)
Number of Loop : 0
Start delay calculation (mem=559.426M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 559.4M)
<CMD> violationBrowser -all -no_display_false
<CMD> violationBrowser -all -no_display_false
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=559.426M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 559.4M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 115473 filler insts (cell FILL / prefix FILL).
*INFO: Total 115473 filler insts added - prefix FILL (CPU: 0:00:00.6).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:04.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:04.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:47:47 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 21:47:49 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:47:50 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       68643      23.78%
#  Metal 2        V       68643       1.00%
#  Metal 3        H       68643       0.00%
#  Metal 4        V       68643       1.00%
#  Metal 5        H       68643       2.63%
#  Metal 6        V       68643       2.23%
#  Metal 7        H       68643       0.00%
#  Metal 8        V       68643       0.00%
#  Metal 9        H       68643       0.01%
#  Metal 10       V       68643       0.00%
#  ------------------------------------------
#  Total                 686430       3.06%
#
#  50 nets (0.24%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 595.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 598.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 619.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 619.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 818947 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 7250 um.
#Total wire length on LAYER metal2 = 306224 um.
#Total wire length on LAYER metal3 = 318826 um.
#Total wire length on LAYER metal4 = 170831 um.
#Total wire length on LAYER metal5 = 13384 um.
#Total wire length on LAYER metal6 = 1196 um.
#Total wire length on LAYER metal7 = 364 um.
#Total wire length on LAYER metal8 = 493 um.
#Total wire length on LAYER metal9 = 190 um.
#Total wire length on LAYER metal10 = 189 um.
#Total number of vias = 123147
#Up-Via Summary (total 123147):
#           
#-----------------------
#  Metal 1        64742
#  Metal 2        48158
#  Metal 3         9700
#  Metal 4          388
#  Metal 5           75
#  Metal 6           42
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                123147 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 13.00 (Mb)
#Total memory = 591.00 (Mb)
#Peak memory = 673.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 8461
#cpu time = 00:01:28, elapsed time = 00:01:28, memory = 598.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 7596 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 598.00 (Mb)
#    completing 20% with 6773 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 598.00 (Mb)
#    completing 30% with 5965 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 598.00 (Mb)
#    completing 40% with 5145 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 598.00 (Mb)
#    completing 50% with 4350 violations
#    cpu time = 00:00:22, elapsed time = 00:00:25, memory = 598.00 (Mb)
#    completing 60% with 3547 violations
#    cpu time = 00:00:27, elapsed time = 00:00:29, memory = 598.00 (Mb)
#    completing 70% with 2708 violations
#    cpu time = 00:00:31, elapsed time = 00:00:34, memory = 598.00 (Mb)
#    completing 80% with 1878 violations
#    cpu time = 00:00:36, elapsed time = 00:00:38, memory = 598.00 (Mb)
#    completing 90% with 1114 violations
#    cpu time = 00:00:39, elapsed time = 00:00:42, memory = 598.00 (Mb)
#    completing 100% with 285 violations
#    cpu time = 00:00:43, elapsed time = 00:00:45, memory = 598.00 (Mb)
#    number of violations = 285
#cpu time = 00:00:43, elapsed time = 00:00:45, memory = 598.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 130
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 101
#cpu time = 00:00:01, elapsed time = 00:00:05, memory = 598.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 101
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 598.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 99
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 598.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 103
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 101
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 99
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 97
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 99
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 598.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 96
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 600.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 92
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 600.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 90
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 600.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 600.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 101
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 600.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 100
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 602.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 101
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 602.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 95
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 602.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 100
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 602.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 94
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 602.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 828498 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 25062 um.
#Total wire length on LAYER metal2 = 284756 um.
#Total wire length on LAYER metal3 = 303496 um.
#Total wire length on LAYER metal4 = 194132 um.
#Total wire length on LAYER metal5 = 18615 um.
#Total wire length on LAYER metal6 = 1426 um.
#Total wire length on LAYER metal7 = 283 um.
#Total wire length on LAYER metal8 = 495 um.
#Total wire length on LAYER metal9 = 118 um.
#Total wire length on LAYER metal10 = 113 um.
#Total number of vias = 179400
#Up-Via Summary (total 179400):
#           
#-----------------------
#  Metal 1        78064
#  Metal 2        74707
#  Metal 3        24708
#  Metal 4         1681
#  Metal 5          152
#  Metal 6           46
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                179400 
#
#Total number of DRC violations = 94
#Total number of violations on LAYER metal1 = 87
#Total number of violations on LAYER metal2 = 7
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:03:04
#Elapsed time = 00:03:11
#Increased memory = 2.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 673.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 77
#cpu time = 00:00:37, elapsed time = 00:00:46, memory = 593.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 77
#cpu time = 00:00:29, elapsed time = 00:00:30, memory = 593.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 77
#cpu time = 00:00:37, elapsed time = 00:00:39, memory = 593.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 77
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 593.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:02:13
#Elapsed time = 00:02:26
#Increased memory = 0.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 673.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 828494 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 25087 um.
#Total wire length on LAYER metal2 = 284807 um.
#Total wire length on LAYER metal3 = 303482 um.
#Total wire length on LAYER metal4 = 194065 um.
#Total wire length on LAYER metal5 = 18610 um.
#Total wire length on LAYER metal6 = 1432 um.
#Total wire length on LAYER metal7 = 283 um.
#Total wire length on LAYER metal8 = 495 um.
#Total wire length on LAYER metal9 = 118 um.
#Total wire length on LAYER metal10 = 113 um.
#Total number of vias = 179354
#Up-Via Summary (total 179354):
#           
#-----------------------
#  Metal 1        78059
#  Metal 2        74674
#  Metal 3        24690
#  Metal 4         1685
#  Metal 5          158
#  Metal 6           46
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                179354 
#
#Total number of DRC violations = 77
#Total number of violations on LAYER metal1 = 74
#Total number of violations on LAYER metal2 = 3
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:05:17
#Elapsed time = 00:05:37
#Increased memory = 2.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 673.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:35
#Elapsed time = 00:05:55
#Increased memory = 29.00 (Mb)
#Total memory = 592.00 (Mb)
#Peak memory = 673.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 123
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:53:42 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 592.2M **
#Created 34 library cell signatures
#Created 20758 NETS and 0 SPECIALNETS signatures
#Created 245789 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=601.2M, init mem=600.2M)
*info: Placed = 243942
*info: Unplaced = 0
Placement Density:98.99%(278538/281382)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.1; mem=600.2M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_tx_crc' of instances=245788 and nets=20758 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 600.2M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 600.2M)
Extracted 20.0007% (CPU Time= 0:00:00.4  MEM= 600.2M)
Extracted 30.0005% (CPU Time= 0:00:00.5  MEM= 600.2M)
Extracted 40.0008% (CPU Time= 0:00:00.7  MEM= 600.2M)
Extracted 50.0007% (CPU Time= 0:00:00.8  MEM= 600.2M)
Extracted 60.0006% (CPU Time= 0:00:01.0  MEM= 600.2M)
Extracted 70.0009% (CPU Time= 0:00:01.2  MEM= 600.2M)
Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 600.2M)
Extracted 90.0006% (CPU Time= 0:00:01.5  MEM= 600.2M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 600.2M)
Nr. Extracted Resistors     : 389469
Nr. Extracted Ground Cap.   : 409575
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:03.0  MEM: 600.152M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 600.2M, InitMEM = 600.2M)
Number of Loop : 0
Start delay calculation (mem=600.152M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 600.2M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=600.152M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 600.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.894  |
|           TNS (ns):| -1731.9 |
|    Violating Paths:|  1623   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.061   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.989%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 600.2M **
*info: Start fixing DRV (Mem = 600.15M) ...
*info: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (600.2M)
*info: 50 clock nets excluded
*info: 2 special nets excluded.
*info: 197 no-driver nets excluded.
*info: 50 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.989891
Start fixing design rules ... (0:00:01.0 600.2M)
Done fixing design rule (0:00:01.7 600.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.989891 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.8 600.2M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 600.15M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=600.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.894  |
|           TNS (ns):| -1731.9 |
|    Violating Paths:|  1623   |
|          All Paths:|  3651   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.061   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.989%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 600.2M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 21:53:52 2016
#
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N35 has logical connectivity at (246.620 219.165 M1) that is not on pin geometry(309.320 273.456 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N34 has logical connectivity at (377.668 203.775 M2) that is not on pin geometry(476.405 256.348 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N33 has logical connectivity at (376.960 23.655 M1) that is not on pin geometry(475.760 23.704 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N32 has logical connectivity at (291.080 140.030 M1) that is not on pin geometry(366.320 171.904 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N31 has logical connectivity at (417.240 70.965 M1) that is not on pin geometry(527.440 85.736 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N30 has logical connectivity at (396.720 214.225 M1) that is not on pin geometry(501.220 268.516 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N29 has logical connectivity at (401.755 105.640 M1) that is not on pin geometry(507.142 127.541 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N28 has logical connectivity at (350.360 117.610 M1) that is not on pin geometry(441.940 145.016 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N27 has logical connectivity at (235.220 253.745 M1) that is not on pin geometry(294.880 317.916 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N26 has logical connectivity at (251.940 285.475 M1) that is not on pin geometry(316.160 359.624 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N25 has logical connectivity at (272.840 226.183 M1) that is not on pin geometry(342.760 283.336 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N24 has logical connectivity at (269.800 423.795 M1) that is not on pin geometry(338.960 537.464 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N23 has logical connectivity at (416.100 391.970 M1) that is not on pin geometry(525.920 495.756 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N22 has logical connectivity at (410.400 334.970 M1) that is not on pin geometry(518.700 423.844 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N21 has logical connectivity at (358.340 258.685 M1) that is not on pin geometry(452.200 325.043 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N20 has logical connectivity at (366.320 401.850 M1) that is not on pin geometry(462.460 507.824 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N19 has logical connectivity at (373.255 354.635 M1) that is not on pin geometry(471.845 449.007 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N18 has logical connectivity at (260.300 58.330 M1) that is not on pin geometry(326.800 68.163 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N18 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N17 has logical connectivity at (97.280 127.523 M1) that is not on pin geometry(118.560 157.084 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET FECTS_clks_clk___L4_N16 has logical connectivity at (97.660 31.350 M1) that is not on pin geometry(118.940 33.584 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44 Repeated 20 times. Will be suppressed.) imported NET FECTS_clks_clk___L4_N16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 15 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (309.065 164.763) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (274.105 413.978) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (306.785 164.763) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (271.445 413.978) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (273.062 547.440) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (144.525 416.702) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (148.705 416.702) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (271.543 414.060) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (190.125 171.917) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (192.405 171.917) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (306.882 164.678) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (397.225 413.978) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (401.025 413.978) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (274.202 414.060) on metal1 for NET FECTS_clks_clk___L2_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (423.065 149.942) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (425.725 149.942) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (309.163 164.678) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (255.485 495.743) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (244.085 416.702) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (218.245 372.243) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#65 routed nets are extracted.
#    50 (0.24%) extracted nets are partially routed.
#20497 routed nets are imported.
#196 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 20758.
#Number of eco nets is 50
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 21:54:05 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 21:54:06 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       68643      23.77%
#  Metal 2        V       68643       1.00%
#  Metal 3        H       68643       0.00%
#  Metal 4        V       68643       1.00%
#  Metal 5        H       68643       2.63%
#  Metal 6        V       68643       2.23%
#  Metal 7        H       68643       0.00%
#  Metal 8        V       68643       0.00%
#  Metal 9        H       68643       0.01%
#  Metal 10       V       68643       0.00%
#  ------------------------------------------
#  Total                 686430       3.06%
#
#  50 nets (0.24%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 612.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 617.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1    424(0.67%)   (0.67%)
#   Metal 2     13(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total    437(0.06%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 839248 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 25069 um.
#Total wire length on LAYER metal2 = 284172 um.
#Total wire length on LAYER metal3 = 309878 um.
#Total wire length on LAYER metal4 = 199079 um.
#Total wire length on LAYER metal5 = 18608 um.
#Total wire length on LAYER metal6 = 1432 um.
#Total wire length on LAYER metal7 = 283 um.
#Total wire length on LAYER metal8 = 495 um.
#Total wire length on LAYER metal9 = 118 um.
#Total wire length on LAYER metal10 = 113 um.
#Total number of vias = 178813
#Up-Via Summary (total 178813):
#           
#-----------------------
#  Metal 1        77876
#  Metal 2        74645
#  Metal 3        24363
#  Metal 4         1683
#  Metal 5          158
#  Metal 6           46
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                178813 
#
#Max overcon = 1 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:14
#Increased memory = 8.00 (Mb)
#Total memory = 608.00 (Mb)
#Peak memory = 673.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#WARNING (NRGR-110) Pin around (78.495 53.295 M4) of net FECTS_clks_clk___L4_N16 has data integrety problem.
#WARNING (NRGR-110) Pin around (100.335 49.685 M4) of net FECTS_clks_clk___L3_N3 has data integrety problem.
#WARNING (NRGR-110) Pin around (220.175 47.215 M4) of net FECTS_clks_clk___L4_N18 has data integrety problem.
#WARNING (NRGR-110) Pin around (300.815 56.145 M4) of net FECTS_clks_clk___L4_N33 has data integrety problem.
#WARNING (NRGR-110) Pin around (97.280 78.185 M3) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (98.095 77.045 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (91.295 90.725 M3) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (82.975 80.655 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (86.335 82.935 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (86.335 88.065 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (86.335 90.535 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (97.660 82.935 M2) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (100.335 87.875 M3) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (100.335 90.725 M4) of net FECTS_clks_clk___L4_N17 has data integrety problem.
#WARNING (NRGR-110) Pin around (252.935 100.605 M3) of net FECTS_clks_clk___L4_N32 has data integrety problem.
#WARNING (NRGR-110) Pin around (276.455 117.705 M4) of net FECTS_clks_clk___L3_N7 has data integrety problem.
#WARNING (NRGR-110) Pin around (276.455 132.335 M4) of net FECTS_clks_clk___L3_N7 has data integrety problem.
#WARNING (NRGR-110) Pin around (74.575 137.275 M3) of net FECTS_clks_clk___L4_N12 has data integrety problem.
#WARNING (NRGR-110) Pin around (77.935 145.065 M4) of net FECTS_clks_clk___L4_N12 has data integrety problem.
#WARNING (NRGR-110 Repeated 20 times. Will be suppressed.) Pin around (85.595 135.185 M3) of net FECTS_clks_clk___L4_N12 has data integrety problem.
#WARNING (EMS-27) Message (NRGR-110) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
# ECO: 0.0% of the total area was rechecked for DRC, and 62.9% required routing.
#    number of violations = 1449
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 614.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1422
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1422
#cpu time = 00:00:00, elapsed time = 00:00:06, memory = 615.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 130
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 615.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 100
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 84
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 94
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 83
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 84
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 90
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 615.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 82
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 616.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 75
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 616.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 81
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 616.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 75
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 616.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 66
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 616.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 71
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 64
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 78
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 64
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 61
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 617.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 839668 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 25160 um.
#Total wire length on LAYER metal2 = 284529 um.
#Total wire length on LAYER metal3 = 309019 um.
#Total wire length on LAYER metal4 = 199895 um.
#Total wire length on LAYER metal5 = 18616 um.
#Total wire length on LAYER metal6 = 1439 um.
#Total wire length on LAYER metal7 = 283 um.
#Total wire length on LAYER metal8 = 495 um.
#Total wire length on LAYER metal9 = 118 um.
#Total wire length on LAYER metal10 = 113 um.
#Total number of vias = 180461
#Up-Via Summary (total 180461):
#           
#-----------------------
#  Metal 1        78214
#  Metal 2        74427
#  Metal 3        25881
#  Metal 4         1691
#  Metal 5          160
#  Metal 6           46
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                180461 
#
#Total number of DRC violations = 61
#Total number of violations on LAYER metal1 = 46
#Total number of violations on LAYER metal2 = 15
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:01:10
#Elapsed time = 00:01:16
#Increased memory = 0.00 (Mb)
#Total memory = 608.00 (Mb)
#Peak memory = 673.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 61
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 608.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 61
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 608.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 61
#cpu time = 00:00:24, elapsed time = 00:00:25, memory = 608.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:01:13
#Elapsed time = 00:01:15
#Increased memory = 0.00 (Mb)
#Total memory = 608.00 (Mb)
#Peak memory = 673.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 50
#Total wire length = 839668 um.
#Total half perimeter of net bounding box = 755569 um.
#Total wire length on LAYER metal1 = 25160 um.
#Total wire length on LAYER metal2 = 284529 um.
#Total wire length on LAYER metal3 = 309019 um.
#Total wire length on LAYER metal4 = 199895 um.
#Total wire length on LAYER metal5 = 18616 um.
#Total wire length on LAYER metal6 = 1439 um.
#Total wire length on LAYER metal7 = 283 um.
#Total wire length on LAYER metal8 = 495 um.
#Total wire length on LAYER metal9 = 118 um.
#Total wire length on LAYER metal10 = 113 um.
#Total number of vias = 180461
#Up-Via Summary (total 180461):
#           
#-----------------------
#  Metal 1        78214
#  Metal 2        74427
#  Metal 3        25881
#  Metal 4         1691
#  Metal 5          160
#  Metal 6           46
#  Metal 7           25
#  Metal 8           13
#  Metal 9            4
#-----------------------
#                180461 
#
#Total number of DRC violations = 61
#Total number of violations on LAYER metal1 = 46
#Total number of violations on LAYER metal2 = 15
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:02:23
#Elapsed time = 00:02:30
#Increased memory = 0.00 (Mb)
#Total memory = 608.00 (Mb)
#Peak memory = 673.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 20758 NETS and 0 SPECIALNETS signatures
#Created 245789 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:02:30
#Elapsed time = 00:02:47
#Increased memory = 16.00 (Mb)
#Total memory = 616.00 (Mb)
#Peak memory = 673.00 (Mb)
#Number of warnings = 89
#Total number of warnings = 212
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 21:56:39 2016
#
**optDesign ... cpu = 0:02:39, real = 0:02:57, mem = 616.5M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx_crc' of instances=245788 and nets=20758 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 616.5M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 616.5M)
Extracted 20.0007% (CPU Time= 0:00:00.4  MEM= 616.5M)
Extracted 30.0007% (CPU Time= 0:00:00.5  MEM= 616.5M)
Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 616.5M)
Extracted 50.0009% (CPU Time= 0:00:00.8  MEM= 616.5M)
Extracted 60.0006% (CPU Time= 0:00:01.0  MEM= 616.5M)
Extracted 70.0007% (CPU Time= 0:00:01.1  MEM= 616.5M)
Extracted 80.0007% (CPU Time= 0:00:01.5  MEM= 616.5M)
Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 616.5M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 616.5M)
Nr. Extracted Resistors     : 391924
Nr. Extracted Ground Cap.   : 412044
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 616.465M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 616.5M, InitMEM = 616.5M)
Number of Loop : 0
Start delay calculation (mem=616.465M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 616.5M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=616.465M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 616.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:43, real = 0:03:02, mem = 616.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.072  | -8.072  | -7.033  |  1.141  |  1.294  |   N/A   |
|           TNS (ns):| -2153.1 | -1109.6 | -1847.6 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1705   |   872   |  1122   |    0    |    0    |   N/A   |
|          All Paths:|  3651   |  1770   |  3327   |   129   |   96    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   4930 (4930)    |   -0.061   |   4930 (4930)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.989%
------------------------------------------------------------
**optDesign ... cpu = 0:02:45, real = 0:03:03, mem = 616.5M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'eth_tx_crc' of instances=245788 and nets=20758 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx_crc.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_crc_uXD4dA_10955.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 616.5M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 616.5M)
Extracted 20.0007% (CPU Time= 0:00:00.4  MEM= 616.5M)
Extracted 30.0007% (CPU Time= 0:00:00.5  MEM= 616.5M)
Extracted 40.0008% (CPU Time= 0:00:00.7  MEM= 616.5M)
Extracted 50.0009% (CPU Time= 0:00:00.8  MEM= 616.5M)
Extracted 60.0006% (CPU Time= 0:00:01.0  MEM= 616.5M)
Extracted 70.0007% (CPU Time= 0:00:01.2  MEM= 616.5M)
Extracted 80.0007% (CPU Time= 0:00:01.7  MEM= 616.5M)
Extracted 90.0008% (CPU Time= 0:00:01.8  MEM= 616.5M)
Extracted 100% (CPU Time= 0:00:02.1  MEM= 616.5M)
Nr. Extracted Resistors     : 391924
Nr. Extracted Ground Cap.   : 412044
Nr. Extracted Coupling Cap. : 1078492
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 616.5M)
Creating parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:06.0  MEM: 616.465M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 616.5M, InitMEM = 616.5M)
Number of Loop : 0
Start delay calculation (mem=616.465M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 616.5M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=616.465M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 616.5M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         245788

Ports/Pins                           569
    metal layer metal2               231
    metal layer metal3               156
    metal layer metal4                56
    metal layer metal5                55
    metal layer metal6                29
    metal layer metal7                17
    metal layer metal8                12
    metal layer metal9                 9
    metal layer metal10                4

Nets                              216008
    metal layer metal1             22776
    metal layer metal2            116184
    metal layer metal3             60424
    metal layer metal4             15573
    metal layer metal5               870
    metal layer metal6               113
    metal layer metal7                31
    metal layer metal8                23
    metal layer metal9                10
    metal layer metal10                4

    Via Instances                 180461

Special Nets                         653
    metal layer metal1               645
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                   2158

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 669
    metal layer metal1                 2
    metal layer metal2               231
    metal layer metal3               156
    metal layer metal4               112
    metal layer metal5               110
    metal layer metal6                58


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.9  MEM= 616.5M)
Closing parasitic data file './eth_tx_crc_uXD4dA_10955.rcdb.d/header.seq'. 20561 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 616.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  41 Viols.
  VERIFY GEOMETRY ...... Wiring         :  134 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 175 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  62 Viols.
  VERIFY GEOMETRY ...... Wiring         :  127 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 189 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  103 Viols.
  VERIFY GEOMETRY ...... Wiring         :  267 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 370 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  46 Viols.
  VERIFY GEOMETRY ...... Wiring         :  135 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 181 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 1 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 253
  Wiring      : 204
  Antenna     : 0
  Short       : 459
  Overlap     : 0
End Summary

  Verification Complete : 916 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:06.0  MEM: 41.4M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 21:57:05 2016

Design Name: eth_tx_crc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (572.7150, 568.7200)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L4_N35: dangling Wire.
Net FECTS_clks_clk___L4_N34: dangling Wire.
Net FECTS_clks_clk___L4_N33: dangling Wire.
Net FECTS_clks_clk___L4_N32: dangling Wire.
Net FECTS_clks_clk___L4_N31: dangling Wire.
Net FECTS_clks_clk___L4_N30: dangling Wire.
Net FECTS_clks_clk___L4_N29: dangling Wire.
Net FECTS_clks_clk___L4_N28: dangling Wire.
Net FECTS_clks_clk___L4_N27: dangling Wire.
Net FECTS_clks_clk___L4_N26: dangling Wire.
Net FECTS_clks_clk___L4_N25: dangling Wire.
Net FECTS_clks_clk___L4_N24: dangling Wire.
Net FECTS_clks_clk___L4_N23: dangling Wire.
Net FECTS_clks_clk___L4_N22: dangling Wire.
Net FECTS_clks_clk___L4_N21: dangling Wire.
Net FECTS_clks_clk___L4_N20: dangling Wire.
Net FECTS_clks_clk___L4_N19: dangling Wire.
Net FECTS_clks_clk___L4_N18: dangling Wire.
Net FECTS_clks_clk___L4_N17: dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net FECTS_clks_clk___L4_N16: dangling Wire.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1000 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Tue Nov  8 21:57:06 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> saveDesign eth_tx_crc.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "eth_tx_crc.enc.dat/eth_tx_crc.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_tx_crc.enc.dat/eth_tx_crc.ctstch' ...
Saving configuration ...
Saving preference file eth_tx_crc.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1916 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=616.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=616.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 616.465M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:27:51, real=0:44:23, mem=616.5M) ---
