$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 3 # bcd_in [2:0] $end
  $var wire 1 $ enable $end
  $var wire 8 % raw_out [7:0] $end
  $scope module decoder $end
   $var wire 3 # bcd_in [2:0] $end
   $var wire 1 $ enable $end
   $var wire 8 % raw_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
1$
b00000001 %
#10
b001 #
0$
b00000000 %
#20
b010 #
1$
b00000100 %
#30
b011 #
0$
b00000000 %
#40
b100 #
1$
b00010000 %
#50
b101 #
0$
b00000000 %
#60
b110 #
1$
b01000000 %
#70
b111 #
0$
b00000000 %
#80
b000 #
1$
