[2025-09-18 07:35:30] START suite=qualcomm_srv trace=srv395_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2639608 heartbeat IPC: 3.788 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5044935 heartbeat IPC: 4.157 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5044935 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5044935 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13777846 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22206327 heartbeat IPC: 1.186 cumulative IPC: 1.165 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30577160 heartbeat IPC: 1.195 cumulative IPC: 1.175 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39147160 heartbeat IPC: 1.167 cumulative IPC: 1.173 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47606390 heartbeat IPC: 1.182 cumulative IPC: 1.175 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 56172507 heartbeat IPC: 1.167 cumulative IPC: 1.174 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64791852 heartbeat IPC: 1.16 cumulative IPC: 1.172 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73294420 heartbeat IPC: 1.176 cumulative IPC: 1.172 (Simulation time: 00 hr 10 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 81690319 heartbeat IPC: 1.191 cumulative IPC: 1.174 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85294620 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 33 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85294620 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv395_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000003 cycles: 85294620
CPU 0 Branch Prediction Accuracy: 91.6% MPKI: 14.83 Average ROB Occupancy at Mispredict: 27.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2768
BRANCH_INDIRECT: 0.4203
BRANCH_CONDITIONAL: 12.45
BRANCH_DIRECT_CALL: 0.7108
BRANCH_INDIRECT_CALL: 0.5151
BRANCH_RETURN: 0.4565


====Backend Stall Breakdown====
ROB_STALL: 166253
LQ_STALL: 0
SQ_STALL: 571450


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 143.89148
REPLAY_LOAD: 82.85235
NON_REPLAY_LOAD: 15.996454

== Total ==
ADDR_TRANS: 18562
REPLAY_LOAD: 12345
NON_REPLAY_LOAD: 135346

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 149
NON_REPLAY_LOAD: 8461

cpu0->cpu0_STLB TOTAL        ACCESS:    1765396 HIT:    1760000 MISS:       5396 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1765396 HIT:    1760000 MISS:       5396 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8011985 HIT:    6872333 MISS:    1139652 MSHR_MERGE:      88316
cpu0->cpu0_L2C LOAD         ACCESS:    6216313 HIT:    5363241 MISS:     853072 MSHR_MERGE:      15096
cpu0->cpu0_L2C RFO          ACCESS:     541447 HIT:     402401 MISS:     139046 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     320080 HIT:     192304 MISS:     127776 MSHR_MERGE:      73220
cpu0->cpu0_L2C WRITE        ACCESS:     924489 HIT:     913016 MISS:      11473 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9656 HIT:       1371 MISS:       8285 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     387852 ISSUED:     193587 USEFUL:      13014 USELESS:       8699
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14432668 HIT:    8069630 MISS:    6363038 MSHR_MERGE:    1534791
cpu0->cpu0_L1I LOAD         ACCESS:   14432668 HIT:    8069630 MISS:    6363038 MSHR_MERGE:    1534791
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30473883 HIT:   26904626 MISS:    3569257 MSHR_MERGE:    1468568
cpu0->cpu0_L1D LOAD         ACCESS:   16868644 HIT:   15126598 MISS:    1742046 MSHR_MERGE:     353931
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     580662 HIT:     340215 MISS:     240447 MSHR_MERGE:      79003
cpu0->cpu0_L1D WRITE        ACCESS:   13013454 HIT:   11436363 MISS:    1577091 MSHR_MERGE:    1035617
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11123 HIT:       1450 MISS:       9673 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:     832320 ISSUED:     580664 USEFUL:      29049 USELESS:      43945
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12073581 HIT:   10345821 MISS:    1727760 MSHR_MERGE:     870896
cpu0->cpu0_ITLB LOAD         ACCESS:   12073581 HIT:   10345821 MISS:    1727760 MSHR_MERGE:     870896
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.145 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28281500 HIT:   27068103 MISS:    1213397 MSHR_MERGE:     304865
cpu0->cpu0_DTLB LOAD         ACCESS:   28281500 HIT:   27068103 MISS:    1213397 MSHR_MERGE:     304865
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.174 cycles
cpu0->LLC TOTAL        ACCESS:    1254222 HIT:    1171663 MISS:      82559 MSHR_MERGE:       2419
cpu0->LLC LOAD         ACCESS:     837976 HIT:     812648 MISS:      25328 MSHR_MERGE:        340
cpu0->LLC RFO          ACCESS:     139046 HIT:     100830 MISS:      38216 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      54556 HIT:      40379 MISS:      14177 MSHR_MERGE:       2079
cpu0->LLC WRITE        ACCESS:     214359 HIT:     214086 MISS:        273 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8285 HIT:       3720 MISS:       4565 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4806
  ROW_BUFFER_MISS:      75053
  AVG DBUS CONGESTED CYCLE: 3.595
Channel 0 WQ ROW_BUFFER_HIT:       1667
  ROW_BUFFER_MISS:      35514
  FULL:          0
Channel 0 REFRESHES ISSUED:       7108

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534261       402120        86811         4921
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          501          237          217
  STLB miss resolved @ L2C                0          445          471          484          159
  STLB miss resolved @ LLC                0          147          392         1932          859
  STLB miss resolved @ MEM                0            2          259         2108         2464

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156570        50281      1136579       122429          707
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          309          136           52
  STLB miss resolved @ L2C                0          236          272           61            7
  STLB miss resolved @ LLC                0          117          228          498           82
  STLB miss resolved @ MEM                0            1           75          304          176
[2025-09-18 07:48:03] END   suite=qualcomm_srv trace=srv395_ap (rc=0)
