<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file projeto_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Oct 02 08:59:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 25.000000 MHz (0 errors)</A></LI>            475 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            475 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 35.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            clk

   Delay:               5.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 35.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[24]  (from clk_c +)
   Destination:    FF         Data in        cnt[20]  (to clk_c +)
                   FF                        cnt[19]

   Delay:               4.492ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      4.492ns physical path delay SLICE_15 to SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.084ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C77B.CLK to     R43C77B.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.246     R43C77B.Q1 to     R44C76D.A1 cnt[24]
CTOF_DEL    ---     0.236     R44C76D.A1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76C.LSR un32_cnt (to clk_c)
                  --------
                    4.492   (27.4% logic, 72.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C77B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[24]  (from clk_c +)
   Destination:    FF         Data in        cnt[22]  (to clk_c +)
                   FF                        cnt[21]

   Delay:               4.492ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      4.492ns physical path delay SLICE_15 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.084ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C77B.CLK to     R43C77B.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.246     R43C77B.Q1 to     R44C76D.A1 cnt[24]
CTOF_DEL    ---     0.236     R44C76D.A1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76D.LSR un32_cnt (to clk_c)
                  --------
                    4.492   (27.4% logic, 72.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C77B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[24]  (from clk_c +)
   Destination:    FF         Data in        cnt[12]  (to clk_c +)
                   FF                        cnt[11]

   Delay:               4.492ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      4.492ns physical path delay SLICE_15 to SLICE_7 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.084ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C77B.CLK to     R43C77B.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.246     R43C77B.Q1 to     R44C76D.A1 cnt[24]
CTOF_DEL    ---     0.236     R44C76D.A1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C75C.LSR un32_cnt (to clk_c)
                  --------
                    4.492   (27.4% logic, 72.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C77B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[24]  (from clk_c +)
   Destination:    FF         Data in        cnt[14]  (to clk_c +)
                   FF                        cnt[13]

   Delay:               4.492ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      4.492ns physical path delay SLICE_15 to SLICE_8 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.084ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C77B.CLK to     R43C77B.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.246     R43C77B.Q1 to     R44C76D.A1 cnt[24]
CTOF_DEL    ---     0.236     R44C76D.A1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C75D.LSR un32_cnt (to clk_c)
                  --------
                    4.492   (27.4% logic, 72.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C77B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[14]  (from clk_c +)
   Destination:    FF         Data in        cnt[20]  (to clk_c +)
                   FF                        cnt[19]

   Delay:               4.430ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.430ns physical path delay SLICE_8 to SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.146ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C75D.CLK to     R43C75D.Q1 SLICE_8 (from clk_c)
ROUTE         3     0.972     R43C75D.Q1 to     R44C75A.B1 cnt[14]
CTOF_DEL    ---     0.236     R44C75A.B1 to     R44C75A.F1 SLICE_21
ROUTE         1     0.778     R44C75A.F1 to     R44C76D.B0 un32_cnt_0_a4_10
CTOF_DEL    ---     0.236     R44C76D.B0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76C.LSR un32_cnt (to clk_c)
                  --------
                    4.430   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[14]  (from clk_c +)
   Destination:    FF         Data in        cnt[22]  (to clk_c +)
                   FF                        cnt[21]

   Delay:               4.430ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.430ns physical path delay SLICE_8 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.146ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C75D.CLK to     R43C75D.Q1 SLICE_8 (from clk_c)
ROUTE         3     0.972     R43C75D.Q1 to     R44C75A.B1 cnt[14]
CTOF_DEL    ---     0.236     R44C75A.B1 to     R44C75A.F1 SLICE_21
ROUTE         1     0.778     R44C75A.F1 to     R44C76D.B0 un32_cnt_0_a4_10
CTOF_DEL    ---     0.236     R44C76D.B0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76D.LSR un32_cnt (to clk_c)
                  --------
                    4.430   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[14]  (from clk_c +)
   Destination:    FF         Data in        cnt[12]  (to clk_c +)
                   FF                        cnt[11]

   Delay:               4.430ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.430ns physical path delay SLICE_8 to SLICE_7 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.146ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C75D.CLK to     R43C75D.Q1 SLICE_8 (from clk_c)
ROUTE         3     0.972     R43C75D.Q1 to     R44C75A.B1 cnt[14]
CTOF_DEL    ---     0.236     R44C75A.B1 to     R44C75A.F1 SLICE_21
ROUTE         1     0.778     R44C75A.F1 to     R44C76D.B0 un32_cnt_0_a4_10
CTOF_DEL    ---     0.236     R44C76D.B0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C75C.LSR un32_cnt (to clk_c)
                  --------
                    4.430   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[14]  (from clk_c +)
   Destination:    FF         Data in        cnt[14]  (to clk_c +)
                   FF                        cnt[13]

   Delay:               4.430ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      4.430ns physical path delay SLICE_8 to SLICE_8 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.146ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C75D.CLK to     R43C75D.Q1 SLICE_8 (from clk_c)
ROUTE         3     0.972     R43C75D.Q1 to     R44C75A.B1 cnt[14]
CTOF_DEL    ---     0.236     R44C75A.B1 to     R44C75A.F1 SLICE_21
ROUTE         1     0.778     R44C75A.F1 to     R44C76D.B0 un32_cnt_0_a4_10
CTOF_DEL    ---     0.236     R44C76D.B0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C75D.LSR un32_cnt (to clk_c)
                  --------
                    4.430   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[22]  (from clk_c +)
   Destination:    FF         Data in        cnt[20]  (to clk_c +)
                   FF                        cnt[19]

   Delay:               4.302ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      4.302ns physical path delay SLICE_12 to SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.274ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C76D.CLK to     R43C76D.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.056     R43C76D.Q1 to     R44C76D.D1 cnt[22]
CTOF_DEL    ---     0.236     R44C76D.D1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76C.LSR un32_cnt (to clk_c)
                  --------
                    4.302   (28.6% logic, 71.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[22]  (from clk_c +)
   Destination:    FF         Data in        cnt[22]  (to clk_c +)
                   FF                        cnt[21]

   Delay:               4.302ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      4.302ns physical path delay SLICE_12 to SLICE_12 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.274ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R43C76D.CLK to     R43C76D.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.056     R43C76D.Q1 to     R44C76D.D1 cnt[22]
CTOF_DEL    ---     0.236     R44C76D.D1 to     R44C76D.F1 SLICE_20
ROUTE         1     0.566     R44C76D.F1 to     R44C76D.A0 un32_cnt_0_a4_11
CTOF_DEL    ---     0.236     R44C76D.A0 to     R44C76D.F0 SLICE_20
ROUTE         1     0.602     R44C76D.F0 to     R44C77B.C1 un32_cnt_0_a4_17
CTOF_DEL    ---     0.236     R44C77B.C1 to     R44C77B.F1 SLICE_17
ROUTE         6     0.848     R44C77B.F1 to    R43C76D.LSR un32_cnt (to clk_c)
                  --------
                    4.302   (28.6% logic, 71.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.627       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  200.000MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |   25.000 MHz|  200.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 15
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 475 paths, 1 nets, and 117 connections (78.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Oct 02 08:59:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 25.000000 MHz (0 errors)</A></LI>            475 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            475 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from clk_c +)
   Destination:    FF         Data in        cnt[0]  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_13 to SLICE_13 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C77A.CLK to     R44C77A.Q0 SLICE_13 (from clk_c)
ROUTE         3     0.058     R44C77A.Q0 to     R44C77A.D0 cnt[0]
CTOF_DEL    ---     0.076     R44C77A.D0 to     R44C77A.F0 SLICE_13
ROUTE         1     0.000     R44C77A.F0 to    R44C77A.DI0 cnt_i[0] (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R44C77A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R44C77A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[20]  (from clk_c +)
   Destination:    FF         Data in        cnt[20]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_11 to SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C76C.CLK to     R43C76C.Q1 SLICE_11 (from clk_c)
ROUTE         3     0.156     R43C76C.Q1 to     R43C76C.A1 cnt[20]
CTOF_DEL    ---     0.076     R43C76C.A1 to     R43C76C.F1 SLICE_11
ROUTE         1     0.000     R43C76C.F1 to    R43C76C.DI1 cnt_2[20] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C76C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C76C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[22]  (from clk_c +)
   Destination:    FF         Data in        cnt[22]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_12 to SLICE_12 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C76D.CLK to     R43C76D.Q1 SLICE_12 (from clk_c)
ROUTE         3     0.156     R43C76D.Q1 to     R43C76D.A1 cnt[22]
CTOF_DEL    ---     0.076     R43C76D.A1 to     R43C76D.F1 SLICE_12
ROUTE         1     0.000     R43C76D.F1 to    R43C76D.DI1 cnt_2[22] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C76D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[4]  (from clk_c +)
   Destination:    FF         Data in        cnt[4]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_3 to SLICE_3 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C74C.CLK to     R43C74C.Q1 SLICE_3 (from clk_c)
ROUTE         2     0.156     R43C74C.Q1 to     R43C74C.A1 cnt[4]
CTOF_DEL    ---     0.076     R43C74C.A1 to     R43C74C.F1 SLICE_3
ROUTE         1     0.000     R43C74C.F1 to    R43C74C.DI1 un35_cnt_cry_3_0_S1 (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C74C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C74C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[12]  (from clk_c +)
   Destination:    FF         Data in        cnt[12]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_7 to SLICE_7 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C75C.CLK to     R43C75C.Q1 SLICE_7 (from clk_c)
ROUTE         3     0.156     R43C75C.Q1 to     R43C75C.A1 cnt[12]
CTOF_DEL    ---     0.076     R43C75C.A1 to     R43C75C.F1 SLICE_7
ROUTE         1     0.000     R43C75C.F1 to    R43C75C.DI1 cnt_2[12] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[14]  (from clk_c +)
   Destination:    FF         Data in        cnt[14]  (to clk_c +)

   Delay:               0.396ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.396ns physical path delay SLICE_8 to SLICE_8 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.277ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C75D.CLK to     R43C75D.Q1 SLICE_8 (from clk_c)
ROUTE         3     0.157     R43C75D.Q1 to     R43C75D.A1 cnt[14]
CTOF_DEL    ---     0.076     R43C75D.A1 to     R43C75D.F1 SLICE_8
ROUTE         1     0.000     R43C75D.F1 to    R43C75D.DI1 cnt_2[14] (to clk_c)
                  --------
                    0.396   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[2]  (from clk_c +)
   Destination:    FF         Data in        cnt[2]  (to clk_c +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_2 to SLICE_2 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C74B.CLK to     R43C74B.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.162     R43C74B.Q1 to     R43C74B.B1 cnt[2]
CTOF_DEL    ---     0.076     R43C74B.B1 to     R43C74B.F1 SLICE_2
ROUTE         1     0.000     R43C74B.F1 to    R43C74B.DI1 un35_cnt_cry_1_0_S1 (to clk_c)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C74B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C74B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[8]  (from clk_c +)
   Destination:    FF         Data in        cnt[8]  (to clk_c +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_5 to SLICE_5 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C75A.CLK to     R43C75A.Q1 SLICE_5 (from clk_c)
ROUTE         2     0.162     R43C75A.Q1 to     R43C75A.B1 cnt[8]
CTOF_DEL    ---     0.076     R43C75A.B1 to     R43C75A.F1 SLICE_5
ROUTE         1     0.000     R43C75A.F1 to    R43C75A.DI1 un35_cnt_cry_7_0_S1 (to clk_c)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[10]  (from clk_c +)
   Destination:    FF         Data in        cnt[10]  (to clk_c +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_6 to SLICE_6 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C75B.CLK to     R43C75B.Q1 SLICE_6 (from clk_c)
ROUTE         3     0.162     R43C75B.Q1 to     R43C75B.B1 cnt[10]
CTOF_DEL    ---     0.076     R43C75B.B1 to     R43C75B.F1 SLICE_6
ROUTE         1     0.000     R43C75B.F1 to    R43C75B.DI1 un35_cnt_cry_9_0_S1 (to clk_c)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C75B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[23]  (from clk_c +)
   Destination:    FF         Data in        cnt[23]  (to clk_c +)

   Delay:               0.468ns  (51.3% logic, 48.7% route), 2 logic levels.

 Constraint Details:

      0.468ns physical path delay SLICE_0 to SLICE_0 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.349ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C77A.CLK to     R43C77A.Q0 SLICE_0 (from clk_c)
ROUTE         4     0.228     R43C77A.Q0 to     R43C77A.B0 cnt[23]
CTOF_DEL    ---     0.076     R43C77A.B0 to     R43C77A.F0 SLICE_0
ROUTE         1     0.000     R43C77A.F0 to    R43C77A.DI0 un35_cnt_cry_23_0_S0 (to clk_c)
                  --------
                    0.468   (51.3% logic, 48.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C77A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.787       P3.PADDI to    R43C77A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 15
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 475 paths, 1 nets, and 117 connections (78.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
