

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:59:36 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_20 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_240     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_256     |test_Pipeline_ARRAY_2_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_59_5_fu_272  |test_Pipeline_VITIS_LOOP_59_5  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_309      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    6811|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1008|    5379|   11345|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     551|    -|
|Register         |        -|     -|    5236|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1008|   10615|   18707|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    40|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U128                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U129                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U130                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U131                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U132                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U133                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U134                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U135                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U136                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U137                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U138                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U139                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U140                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U141                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U142                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U143                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U144                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U145                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U146                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U147                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U148                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U149                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U150                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U151                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U152                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U153                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U154                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U155                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U156                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_240     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_256     |test_Pipeline_ARRAY_2_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_309      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_59_5_fu_272  |test_Pipeline_VITIS_LOOP_59_5  |        0|  416|  3009|  8071|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                                     |                               |        8| 1008|  5379| 11345|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln50_10_fu_775_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_11_fu_940_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_12_fu_781_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_13_fu_787_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_15_fu_800_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_16_fu_951_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_17_fu_956_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_18_fu_806_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_19_fu_960_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_1_fu_718_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln50_21_fu_818_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_22_fu_824_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_23_fu_972_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_24_fu_976_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_25_fu_830_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln50_26_fu_980_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln50_3_fu_916_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln50_4_fu_740_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln50_6_fu_928_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln50_7_fu_755_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln50_8_fu_761_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln57_1_fu_882_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln57_2_fu_1001_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln57_3_fu_1005_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln57_4_fu_896_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln57_5_fu_902_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln57_6_fu_1019_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln57_7_fu_1015_p2  |         +|   0|  0|   64|          57|          57|
    |add_ln57_8_fu_1023_p2  |         +|   0|  0|   64|          57|          57|
    |add_ln57_fu_876_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln79_1_fu_1080_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_2_fu_1100_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_3_fu_1120_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_4_fu_1242_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_5_fu_1262_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_6_fu_1282_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln79_7_fu_1302_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln79_fu_1060_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln80_1_fu_1150_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln80_fu_1340_p2    |         +|   0|  0|   79|          72|          72|
    |add_ln81_1_fu_1170_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln81_fu_1450_p2    |         +|   0|  0|   67|          60|          60|
    |add_ln87_fu_1405_p2    |         +|   0|  0|   57|          57|          57|
    |arr_1_fu_701_p2        |         +|   0|  0|  135|         128|         128|
    |arr_2_fu_724_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_922_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_934_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_945_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_965_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_985_p2        |         +|   0|  0|  128|         128|         128|
    |arr_9_fu_1235_p2       |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1441_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1477_p2    |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1190_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_4_fu_1210_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_5_fu_1360_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_6_fu_1379_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_7_fu_1399_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_8_fu_1419_p2    |         +|   0|  0|   57|          57|          57|
    |out1_w_fu_1318_p2      |         +|   0|  0|   65|          58|          58|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 6811|        6573|        6573|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  155|         34|    1|         34|
    |grp_fu_325_p0  |   14|          3|   64|        192|
    |grp_fu_325_p1  |   14|          3|   64|        192|
    |grp_fu_329_p0  |   14|          3|   64|        192|
    |grp_fu_329_p1  |   14|          3|   64|        192|
    |grp_fu_333_p0  |   14|          3|   64|        192|
    |grp_fu_333_p1  |   14|          3|   64|        192|
    |grp_fu_337_p0  |   14|          3|   64|        192|
    |grp_fu_337_p1  |   14|          3|   64|        192|
    |grp_fu_341_p0  |   14|          3|   64|        192|
    |grp_fu_341_p1  |   14|          3|   64|        192|
    |grp_fu_345_p0  |   14|          3|   64|        192|
    |grp_fu_345_p1  |   14|          3|   64|        192|
    |grp_fu_349_p0  |   14|          3|   64|        192|
    |grp_fu_349_p1  |   14|          3|   64|        192|
    |grp_fu_353_p0  |   14|          3|   64|        192|
    |grp_fu_353_p1  |   14|          3|   64|        192|
    |mem_ARADDR     |   26|          5|   64|        320|
    |mem_ARLEN      |   20|          4|   32|        128|
    |mem_ARVALID    |   20|          4|    1|          4|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |   14|          3|    1|          3|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  551|        118| 1225|       3863|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln50_10_reg_1794                                   |  128|   0|  128|          0|
    |add_ln50_13_reg_1799                                   |  128|   0|  128|          0|
    |add_ln50_15_reg_1809                                   |  128|   0|  128|          0|
    |add_ln50_18_reg_1814                                   |  128|   0|  128|          0|
    |add_ln50_21_reg_1819                                   |  128|   0|  128|          0|
    |add_ln50_22_reg_1824                                   |  128|   0|  128|          0|
    |add_ln50_25_reg_1829                                   |  128|   0|  128|          0|
    |add_ln50_4_reg_1769                                    |  128|   0|  128|          0|
    |add_ln50_8_reg_1779                                    |  128|   0|  128|          0|
    |add_ln57_1_reg_1839                                    |  128|   0|  128|          0|
    |add_ln57_2_reg_1892                                    |  128|   0|  128|          0|
    |add_ln57_3_reg_1897                                    |  128|   0|  128|          0|
    |add_ln57_5_reg_1854                                    |  128|   0|  128|          0|
    |add_ln57_6_reg_1912                                    |  128|   0|  128|          0|
    |add_ln57_7_reg_1907                                    |   57|   0|   57|          0|
    |add_ln57_8_reg_1917                                    |   57|   0|   57|          0|
    |add_ln57_reg_1834                                      |  128|   0|  128|          0|
    |add_ln80_1_reg_1933                                    |   58|   0|   58|          0|
    |add_ln81_1_reg_1939                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   33|   0|   33|          0|
    |arr_1_reg_1759                                         |  128|   0|  128|          0|
    |arr_2_reg_1764                                         |  128|   0|  128|          0|
    |arr_3_reg_1867                                         |  128|   0|  128|          0|
    |arr_4_reg_1872                                         |  128|   0|  128|          0|
    |arr_5_reg_1877                                         |  128|   0|  128|          0|
    |arr_6_reg_1882                                         |  128|   0|  128|          0|
    |arr_7_reg_1887                                         |  128|   0|  128|          0|
    |arr_reg_1723                                           |  128|   0|  128|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_240_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_256_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_309_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_59_5_fu_272_ap_start_reg  |    1|   0|    1|          0|
    |mul_ln50_24_reg_1774                                   |  128|   0|  128|          0|
    |mul_ln50_28_reg_1784                                   |  128|   0|  128|          0|
    |mul_ln50_29_reg_1789                                   |  128|   0|  128|          0|
    |mul_ln50_32_reg_1804                                   |  128|   0|  128|          0|
    |out1_w_1_reg_1995                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2000                                      |   59|   0|   59|          0|
    |out1_w_3_reg_1944                                      |   58|   0|   58|          0|
    |out1_w_4_reg_1949                                      |   58|   0|   58|          0|
    |out1_w_5_reg_1970                                      |   58|   0|   58|          0|
    |out1_w_6_reg_1975                                      |   58|   0|   58|          0|
    |out1_w_7_reg_1980                                      |   58|   0|   58|          0|
    |out1_w_8_reg_1985                                      |   57|   0|   57|          0|
    |out1_w_reg_1959                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_1640                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1646                                  |   61|   0|   61|          0|
    |trunc_ln57_1_reg_1849                                  |   57|   0|   57|          0|
    |trunc_ln57_2_reg_1902                                  |   57|   0|   57|          0|
    |trunc_ln57_3_reg_1859                                  |   57|   0|   57|          0|
    |trunc_ln57_reg_1844                                    |   57|   0|   57|          0|
    |trunc_ln79_6_reg_1928                                  |   70|   0|   70|          0|
    |trunc_ln79_reg_1922                                    |   58|   0|   58|          0|
    |trunc_ln80_1_reg_1964                                  |   14|   0|   14|          0|
    |trunc_ln84_1_reg_1954                                  |   58|   0|   58|          0|
    |trunc_ln91_1_reg_1652                                  |   61|   0|   61|          0|
    |zext_ln43_1_reg_1750                                   |   64|   0|  128|         64|
    |zext_ln43_reg_1716                                     |   64|   0|  128|         64|
    |zext_ln50_1_reg_1728                                   |   63|   0|  128|         65|
    |zext_ln50_2_reg_1733                                   |   63|   0|  128|         65|
    |zext_ln50_3_reg_1739                                   |   63|   0|  128|         65|
    |zext_ln50_4_reg_1745                                   |   63|   0|  128|         65|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 5236|   0| 5624|        388|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

