# Scalable-Systolic-Array-Multiplier-Optimized-by-Sparse-Matrix

## Systolic Array
Systolic arrays are hardware structures built for fast and efficient operation of regular algorithms that perform the same task with different data at different time instants.The typical dataflows for systolic array includes the output stationary, weight stationary and input stationary.
### Output Stationary Systolic Array
### Weight Stationary Systolic Array
### Input Stationary Systolic Array

## Sparse Matrix

## Traditional Sysytolic Array Structure

<img width="411" alt="trad_sys" src="https://user-images.githubusercontent.com/62790565/231377915-721fb2e0-b571-447d-96cb-5566a283bdb0.png">

## Proposed Systolic Array Circuit

<img width="386" alt="prop_sys" src="https://user-images.githubusercontent.com/62790565/231376828-82ab92ff-c103-476e-8c9c-0fcb4f49284c.png">
<img width="379" alt="prop_sys" src="https://user-images.githubusercontent.com/62790565/231378376-97deb22e-6d1a-4777-a56b-776c26424ab2.png">
