
firmware_v1_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  00000000  00000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba5c  10000000  10000000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .startup_copro_fw.Reset_Handler 00000050  1000ba5c  1000ba5c  0002ba5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000004fc  1000baac  1000baac  0002baac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  1000bfa8  1000bfa8  000301d0  2**0
                  CONTENTS
  5 .ARM          00000000  1000bfa8  1000bfa8  000301d0  2**0
                  CONTENTS
  6 .preinit_array 00000000  1000bfa8  1000bfa8  000301d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  1000bfa8  1000bfa8  0002bfa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  1000bfac  1000bfac  0002bfac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000144  10020000  1000bfb0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .resource_table 0000008c  10020144  1000c0f4  00030144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .bss          0000061c  100201d0  1000c180  000301d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  100207ec  1000c79c  000301d0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002466e  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000049f7  00000000  00000000  0005486e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015f8  00000000  00000000  00059268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000013e0  00000000  00000000  0005a860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0004cabf  00000000  00000000  0005bc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ec8a  00000000  00000000  000a86ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001d25ce  00000000  00000000  000c7389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00299957  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000064fc  00000000  00000000  002999a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

10000000 <__do_global_dtors_aux>:
10000000:	b510      	push	{r4, lr}
10000002:	4c05      	ldr	r4, [pc, #20]	; (10000018 <__do_global_dtors_aux+0x18>)
10000004:	7823      	ldrb	r3, [r4, #0]
10000006:	b933      	cbnz	r3, 10000016 <__do_global_dtors_aux+0x16>
10000008:	4b04      	ldr	r3, [pc, #16]	; (1000001c <__do_global_dtors_aux+0x1c>)
1000000a:	b113      	cbz	r3, 10000012 <__do_global_dtors_aux+0x12>
1000000c:	4804      	ldr	r0, [pc, #16]	; (10000020 <__do_global_dtors_aux+0x20>)
1000000e:	f3af 8000 	nop.w
10000012:	2301      	movs	r3, #1
10000014:	7023      	strb	r3, [r4, #0]
10000016:	bd10      	pop	{r4, pc}
10000018:	100201d0 	.word	0x100201d0
1000001c:	00000000 	.word	0x00000000
10000020:	1000ba44 	.word	0x1000ba44

10000024 <frame_dummy>:
10000024:	b508      	push	{r3, lr}
10000026:	4b03      	ldr	r3, [pc, #12]	; (10000034 <frame_dummy+0x10>)
10000028:	b11b      	cbz	r3, 10000032 <frame_dummy+0xe>
1000002a:	4903      	ldr	r1, [pc, #12]	; (10000038 <frame_dummy+0x14>)
1000002c:	4803      	ldr	r0, [pc, #12]	; (1000003c <frame_dummy+0x18>)
1000002e:	f3af 8000 	nop.w
10000032:	bd08      	pop	{r3, pc}
10000034:	00000000 	.word	0x00000000
10000038:	100201d4 	.word	0x100201d4
1000003c:	1000ba44 	.word	0x1000ba44

10000040 <strcmp>:
10000040:	f810 2b01 	ldrb.w	r2, [r0], #1
10000044:	f811 3b01 	ldrb.w	r3, [r1], #1
10000048:	2a01      	cmp	r2, #1
1000004a:	bf28      	it	cs
1000004c:	429a      	cmpcs	r2, r3
1000004e:	d0f7      	beq.n	10000040 <strcmp>
10000050:	1ad0      	subs	r0, r2, r3
10000052:	4770      	bx	lr

10000054 <strlen>:
10000054:	4603      	mov	r3, r0
10000056:	f813 2b01 	ldrb.w	r2, [r3], #1
1000005a:	2a00      	cmp	r2, #0
1000005c:	d1fb      	bne.n	10000056 <strlen+0x2>
1000005e:	1a18      	subs	r0, r3, r0
10000060:	3801      	subs	r0, #1
10000062:	4770      	bx	lr
	...

10000070 <memchr>:
10000070:	f001 01ff 	and.w	r1, r1, #255	; 0xff
10000074:	2a10      	cmp	r2, #16
10000076:	db2b      	blt.n	100000d0 <memchr+0x60>
10000078:	f010 0f07 	tst.w	r0, #7
1000007c:	d008      	beq.n	10000090 <memchr+0x20>
1000007e:	f810 3b01 	ldrb.w	r3, [r0], #1
10000082:	3a01      	subs	r2, #1
10000084:	428b      	cmp	r3, r1
10000086:	d02d      	beq.n	100000e4 <memchr+0x74>
10000088:	f010 0f07 	tst.w	r0, #7
1000008c:	b342      	cbz	r2, 100000e0 <memchr+0x70>
1000008e:	d1f6      	bne.n	1000007e <memchr+0xe>
10000090:	b4f0      	push	{r4, r5, r6, r7}
10000092:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
10000096:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1000009a:	f022 0407 	bic.w	r4, r2, #7
1000009e:	f07f 0700 	mvns.w	r7, #0
100000a2:	2300      	movs	r3, #0
100000a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
100000a8:	3c08      	subs	r4, #8
100000aa:	ea85 0501 	eor.w	r5, r5, r1
100000ae:	ea86 0601 	eor.w	r6, r6, r1
100000b2:	fa85 f547 	uadd8	r5, r5, r7
100000b6:	faa3 f587 	sel	r5, r3, r7
100000ba:	fa86 f647 	uadd8	r6, r6, r7
100000be:	faa5 f687 	sel	r6, r5, r7
100000c2:	b98e      	cbnz	r6, 100000e8 <memchr+0x78>
100000c4:	d1ee      	bne.n	100000a4 <memchr+0x34>
100000c6:	bcf0      	pop	{r4, r5, r6, r7}
100000c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
100000cc:	f002 0207 	and.w	r2, r2, #7
100000d0:	b132      	cbz	r2, 100000e0 <memchr+0x70>
100000d2:	f810 3b01 	ldrb.w	r3, [r0], #1
100000d6:	3a01      	subs	r2, #1
100000d8:	ea83 0301 	eor.w	r3, r3, r1
100000dc:	b113      	cbz	r3, 100000e4 <memchr+0x74>
100000de:	d1f8      	bne.n	100000d2 <memchr+0x62>
100000e0:	2000      	movs	r0, #0
100000e2:	4770      	bx	lr
100000e4:	3801      	subs	r0, #1
100000e6:	4770      	bx	lr
100000e8:	2d00      	cmp	r5, #0
100000ea:	bf06      	itte	eq
100000ec:	4635      	moveq	r5, r6
100000ee:	3803      	subeq	r0, #3
100000f0:	3807      	subne	r0, #7
100000f2:	f015 0f01 	tst.w	r5, #1
100000f6:	d107      	bne.n	10000108 <memchr+0x98>
100000f8:	3001      	adds	r0, #1
100000fa:	f415 7f80 	tst.w	r5, #256	; 0x100
100000fe:	bf02      	ittt	eq
10000100:	3001      	addeq	r0, #1
10000102:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
10000106:	3001      	addeq	r0, #1
10000108:	bcf0      	pop	{r4, r5, r6, r7}
1000010a:	3801      	subs	r0, #1
1000010c:	4770      	bx	lr
1000010e:	bf00      	nop

10000110 <__aeabi_drsub>:
10000110:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
10000114:	e002      	b.n	1000011c <__adddf3>
10000116:	bf00      	nop

10000118 <__aeabi_dsub>:
10000118:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1000011c <__adddf3>:
1000011c:	b530      	push	{r4, r5, lr}
1000011e:	ea4f 0441 	mov.w	r4, r1, lsl #1
10000122:	ea4f 0543 	mov.w	r5, r3, lsl #1
10000126:	ea94 0f05 	teq	r4, r5
1000012a:	bf08      	it	eq
1000012c:	ea90 0f02 	teqeq	r0, r2
10000130:	bf1f      	itttt	ne
10000132:	ea54 0c00 	orrsne.w	ip, r4, r0
10000136:	ea55 0c02 	orrsne.w	ip, r5, r2
1000013a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1000013e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
10000142:	f000 80e2 	beq.w	1000030a <__adddf3+0x1ee>
10000146:	ea4f 5454 	mov.w	r4, r4, lsr #21
1000014a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1000014e:	bfb8      	it	lt
10000150:	426d      	neglt	r5, r5
10000152:	dd0c      	ble.n	1000016e <__adddf3+0x52>
10000154:	442c      	add	r4, r5
10000156:	ea80 0202 	eor.w	r2, r0, r2
1000015a:	ea81 0303 	eor.w	r3, r1, r3
1000015e:	ea82 0000 	eor.w	r0, r2, r0
10000162:	ea83 0101 	eor.w	r1, r3, r1
10000166:	ea80 0202 	eor.w	r2, r0, r2
1000016a:	ea81 0303 	eor.w	r3, r1, r3
1000016e:	2d36      	cmp	r5, #54	; 0x36
10000170:	bf88      	it	hi
10000172:	bd30      	pophi	{r4, r5, pc}
10000174:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
10000178:	ea4f 3101 	mov.w	r1, r1, lsl #12
1000017c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
10000180:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
10000184:	d002      	beq.n	1000018c <__adddf3+0x70>
10000186:	4240      	negs	r0, r0
10000188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1000018c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
10000190:	ea4f 3303 	mov.w	r3, r3, lsl #12
10000194:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
10000198:	d002      	beq.n	100001a0 <__adddf3+0x84>
1000019a:	4252      	negs	r2, r2
1000019c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
100001a0:	ea94 0f05 	teq	r4, r5
100001a4:	f000 80a7 	beq.w	100002f6 <__adddf3+0x1da>
100001a8:	f1a4 0401 	sub.w	r4, r4, #1
100001ac:	f1d5 0e20 	rsbs	lr, r5, #32
100001b0:	db0d      	blt.n	100001ce <__adddf3+0xb2>
100001b2:	fa02 fc0e 	lsl.w	ip, r2, lr
100001b6:	fa22 f205 	lsr.w	r2, r2, r5
100001ba:	1880      	adds	r0, r0, r2
100001bc:	f141 0100 	adc.w	r1, r1, #0
100001c0:	fa03 f20e 	lsl.w	r2, r3, lr
100001c4:	1880      	adds	r0, r0, r2
100001c6:	fa43 f305 	asr.w	r3, r3, r5
100001ca:	4159      	adcs	r1, r3
100001cc:	e00e      	b.n	100001ec <__adddf3+0xd0>
100001ce:	f1a5 0520 	sub.w	r5, r5, #32
100001d2:	f10e 0e20 	add.w	lr, lr, #32
100001d6:	2a01      	cmp	r2, #1
100001d8:	fa03 fc0e 	lsl.w	ip, r3, lr
100001dc:	bf28      	it	cs
100001de:	f04c 0c02 	orrcs.w	ip, ip, #2
100001e2:	fa43 f305 	asr.w	r3, r3, r5
100001e6:	18c0      	adds	r0, r0, r3
100001e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
100001ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
100001f0:	d507      	bpl.n	10000202 <__adddf3+0xe6>
100001f2:	f04f 0e00 	mov.w	lr, #0
100001f6:	f1dc 0c00 	rsbs	ip, ip, #0
100001fa:	eb7e 0000 	sbcs.w	r0, lr, r0
100001fe:	eb6e 0101 	sbc.w	r1, lr, r1
10000202:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
10000206:	d31b      	bcc.n	10000240 <__adddf3+0x124>
10000208:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1000020c:	d30c      	bcc.n	10000228 <__adddf3+0x10c>
1000020e:	0849      	lsrs	r1, r1, #1
10000210:	ea5f 0030 	movs.w	r0, r0, rrx
10000214:	ea4f 0c3c 	mov.w	ip, ip, rrx
10000218:	f104 0401 	add.w	r4, r4, #1
1000021c:	ea4f 5244 	mov.w	r2, r4, lsl #21
10000220:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
10000224:	f080 809a 	bcs.w	1000035c <__adddf3+0x240>
10000228:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1000022c:	bf08      	it	eq
1000022e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
10000232:	f150 0000 	adcs.w	r0, r0, #0
10000236:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000023a:	ea41 0105 	orr.w	r1, r1, r5
1000023e:	bd30      	pop	{r4, r5, pc}
10000240:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
10000244:	4140      	adcs	r0, r0
10000246:	eb41 0101 	adc.w	r1, r1, r1
1000024a:	3c01      	subs	r4, #1
1000024c:	bf28      	it	cs
1000024e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
10000252:	d2e9      	bcs.n	10000228 <__adddf3+0x10c>
10000254:	f091 0f00 	teq	r1, #0
10000258:	bf04      	itt	eq
1000025a:	4601      	moveq	r1, r0
1000025c:	2000      	moveq	r0, #0
1000025e:	fab1 f381 	clz	r3, r1
10000262:	bf08      	it	eq
10000264:	3320      	addeq	r3, #32
10000266:	f1a3 030b 	sub.w	r3, r3, #11
1000026a:	f1b3 0220 	subs.w	r2, r3, #32
1000026e:	da0c      	bge.n	1000028a <__adddf3+0x16e>
10000270:	320c      	adds	r2, #12
10000272:	dd08      	ble.n	10000286 <__adddf3+0x16a>
10000274:	f102 0c14 	add.w	ip, r2, #20
10000278:	f1c2 020c 	rsb	r2, r2, #12
1000027c:	fa01 f00c 	lsl.w	r0, r1, ip
10000280:	fa21 f102 	lsr.w	r1, r1, r2
10000284:	e00c      	b.n	100002a0 <__adddf3+0x184>
10000286:	f102 0214 	add.w	r2, r2, #20
1000028a:	bfd8      	it	le
1000028c:	f1c2 0c20 	rsble	ip, r2, #32
10000290:	fa01 f102 	lsl.w	r1, r1, r2
10000294:	fa20 fc0c 	lsr.w	ip, r0, ip
10000298:	bfdc      	itt	le
1000029a:	ea41 010c 	orrle.w	r1, r1, ip
1000029e:	4090      	lslle	r0, r2
100002a0:	1ae4      	subs	r4, r4, r3
100002a2:	bfa2      	ittt	ge
100002a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
100002a8:	4329      	orrge	r1, r5
100002aa:	bd30      	popge	{r4, r5, pc}
100002ac:	ea6f 0404 	mvn.w	r4, r4
100002b0:	3c1f      	subs	r4, #31
100002b2:	da1c      	bge.n	100002ee <__adddf3+0x1d2>
100002b4:	340c      	adds	r4, #12
100002b6:	dc0e      	bgt.n	100002d6 <__adddf3+0x1ba>
100002b8:	f104 0414 	add.w	r4, r4, #20
100002bc:	f1c4 0220 	rsb	r2, r4, #32
100002c0:	fa20 f004 	lsr.w	r0, r0, r4
100002c4:	fa01 f302 	lsl.w	r3, r1, r2
100002c8:	ea40 0003 	orr.w	r0, r0, r3
100002cc:	fa21 f304 	lsr.w	r3, r1, r4
100002d0:	ea45 0103 	orr.w	r1, r5, r3
100002d4:	bd30      	pop	{r4, r5, pc}
100002d6:	f1c4 040c 	rsb	r4, r4, #12
100002da:	f1c4 0220 	rsb	r2, r4, #32
100002de:	fa20 f002 	lsr.w	r0, r0, r2
100002e2:	fa01 f304 	lsl.w	r3, r1, r4
100002e6:	ea40 0003 	orr.w	r0, r0, r3
100002ea:	4629      	mov	r1, r5
100002ec:	bd30      	pop	{r4, r5, pc}
100002ee:	fa21 f004 	lsr.w	r0, r1, r4
100002f2:	4629      	mov	r1, r5
100002f4:	bd30      	pop	{r4, r5, pc}
100002f6:	f094 0f00 	teq	r4, #0
100002fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
100002fe:	bf06      	itte	eq
10000300:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
10000304:	3401      	addeq	r4, #1
10000306:	3d01      	subne	r5, #1
10000308:	e74e      	b.n	100001a8 <__adddf3+0x8c>
1000030a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1000030e:	bf18      	it	ne
10000310:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
10000314:	d029      	beq.n	1000036a <__adddf3+0x24e>
10000316:	ea94 0f05 	teq	r4, r5
1000031a:	bf08      	it	eq
1000031c:	ea90 0f02 	teqeq	r0, r2
10000320:	d005      	beq.n	1000032e <__adddf3+0x212>
10000322:	ea54 0c00 	orrs.w	ip, r4, r0
10000326:	bf04      	itt	eq
10000328:	4619      	moveq	r1, r3
1000032a:	4610      	moveq	r0, r2
1000032c:	bd30      	pop	{r4, r5, pc}
1000032e:	ea91 0f03 	teq	r1, r3
10000332:	bf1e      	ittt	ne
10000334:	2100      	movne	r1, #0
10000336:	2000      	movne	r0, #0
10000338:	bd30      	popne	{r4, r5, pc}
1000033a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1000033e:	d105      	bne.n	1000034c <__adddf3+0x230>
10000340:	0040      	lsls	r0, r0, #1
10000342:	4149      	adcs	r1, r1
10000344:	bf28      	it	cs
10000346:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1000034a:	bd30      	pop	{r4, r5, pc}
1000034c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
10000350:	bf3c      	itt	cc
10000352:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
10000356:	bd30      	popcc	{r4, r5, pc}
10000358:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1000035c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
10000360:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
10000364:	f04f 0000 	mov.w	r0, #0
10000368:	bd30      	pop	{r4, r5, pc}
1000036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1000036e:	bf1a      	itte	ne
10000370:	4619      	movne	r1, r3
10000372:	4610      	movne	r0, r2
10000374:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
10000378:	bf1c      	itt	ne
1000037a:	460b      	movne	r3, r1
1000037c:	4602      	movne	r2, r0
1000037e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
10000382:	bf06      	itte	eq
10000384:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
10000388:	ea91 0f03 	teqeq	r1, r3
1000038c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
10000390:	bd30      	pop	{r4, r5, pc}
10000392:	bf00      	nop

10000394 <__aeabi_ui2d>:
10000394:	f090 0f00 	teq	r0, #0
10000398:	bf04      	itt	eq
1000039a:	2100      	moveq	r1, #0
1000039c:	4770      	bxeq	lr
1000039e:	b530      	push	{r4, r5, lr}
100003a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
100003a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
100003a8:	f04f 0500 	mov.w	r5, #0
100003ac:	f04f 0100 	mov.w	r1, #0
100003b0:	e750      	b.n	10000254 <__adddf3+0x138>
100003b2:	bf00      	nop

100003b4 <__aeabi_i2d>:
100003b4:	f090 0f00 	teq	r0, #0
100003b8:	bf04      	itt	eq
100003ba:	2100      	moveq	r1, #0
100003bc:	4770      	bxeq	lr
100003be:	b530      	push	{r4, r5, lr}
100003c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
100003c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
100003c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
100003cc:	bf48      	it	mi
100003ce:	4240      	negmi	r0, r0
100003d0:	f04f 0100 	mov.w	r1, #0
100003d4:	e73e      	b.n	10000254 <__adddf3+0x138>
100003d6:	bf00      	nop

100003d8 <__aeabi_f2d>:
100003d8:	0042      	lsls	r2, r0, #1
100003da:	ea4f 01e2 	mov.w	r1, r2, asr #3
100003de:	ea4f 0131 	mov.w	r1, r1, rrx
100003e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
100003e6:	bf1f      	itttt	ne
100003e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
100003ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
100003f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
100003f4:	4770      	bxne	lr
100003f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
100003fa:	bf08      	it	eq
100003fc:	4770      	bxeq	lr
100003fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
10000402:	bf04      	itt	eq
10000404:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
10000408:	4770      	bxeq	lr
1000040a:	b530      	push	{r4, r5, lr}
1000040c:	f44f 7460 	mov.w	r4, #896	; 0x380
10000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
10000414:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
10000418:	e71c      	b.n	10000254 <__adddf3+0x138>
1000041a:	bf00      	nop

1000041c <__aeabi_ul2d>:
1000041c:	ea50 0201 	orrs.w	r2, r0, r1
10000420:	bf08      	it	eq
10000422:	4770      	bxeq	lr
10000424:	b530      	push	{r4, r5, lr}
10000426:	f04f 0500 	mov.w	r5, #0
1000042a:	e00a      	b.n	10000442 <__aeabi_l2d+0x16>

1000042c <__aeabi_l2d>:
1000042c:	ea50 0201 	orrs.w	r2, r0, r1
10000430:	bf08      	it	eq
10000432:	4770      	bxeq	lr
10000434:	b530      	push	{r4, r5, lr}
10000436:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1000043a:	d502      	bpl.n	10000442 <__aeabi_l2d+0x16>
1000043c:	4240      	negs	r0, r0
1000043e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
10000442:	f44f 6480 	mov.w	r4, #1024	; 0x400
10000446:	f104 0432 	add.w	r4, r4, #50	; 0x32
1000044a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1000044e:	f43f aed8 	beq.w	10000202 <__adddf3+0xe6>
10000452:	f04f 0203 	mov.w	r2, #3
10000456:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1000045a:	bf18      	it	ne
1000045c:	3203      	addne	r2, #3
1000045e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
10000462:	bf18      	it	ne
10000464:	3203      	addne	r2, #3
10000466:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1000046a:	f1c2 0320 	rsb	r3, r2, #32
1000046e:	fa00 fc03 	lsl.w	ip, r0, r3
10000472:	fa20 f002 	lsr.w	r0, r0, r2
10000476:	fa01 fe03 	lsl.w	lr, r1, r3
1000047a:	ea40 000e 	orr.w	r0, r0, lr
1000047e:	fa21 f102 	lsr.w	r1, r1, r2
10000482:	4414      	add	r4, r2
10000484:	e6bd      	b.n	10000202 <__adddf3+0xe6>
10000486:	bf00      	nop

10000488 <__aeabi_dmul>:
10000488:	b570      	push	{r4, r5, r6, lr}
1000048a:	f04f 0cff 	mov.w	ip, #255	; 0xff
1000048e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
10000492:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
10000496:	bf1d      	ittte	ne
10000498:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1000049c:	ea94 0f0c 	teqne	r4, ip
100004a0:	ea95 0f0c 	teqne	r5, ip
100004a4:	f000 f8de 	bleq	10000664 <__aeabi_dmul+0x1dc>
100004a8:	442c      	add	r4, r5
100004aa:	ea81 0603 	eor.w	r6, r1, r3
100004ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
100004b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
100004b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
100004ba:	bf18      	it	ne
100004bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
100004c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
100004c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
100004c8:	d038      	beq.n	1000053c <__aeabi_dmul+0xb4>
100004ca:	fba0 ce02 	umull	ip, lr, r0, r2
100004ce:	f04f 0500 	mov.w	r5, #0
100004d2:	fbe1 e502 	umlal	lr, r5, r1, r2
100004d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
100004da:	fbe0 e503 	umlal	lr, r5, r0, r3
100004de:	f04f 0600 	mov.w	r6, #0
100004e2:	fbe1 5603 	umlal	r5, r6, r1, r3
100004e6:	f09c 0f00 	teq	ip, #0
100004ea:	bf18      	it	ne
100004ec:	f04e 0e01 	orrne.w	lr, lr, #1
100004f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
100004f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
100004f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
100004fc:	d204      	bcs.n	10000508 <__aeabi_dmul+0x80>
100004fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
10000502:	416d      	adcs	r5, r5
10000504:	eb46 0606 	adc.w	r6, r6, r6
10000508:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1000050c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
10000510:	ea4f 20c5 	mov.w	r0, r5, lsl #11
10000514:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
10000518:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1000051c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
10000520:	bf88      	it	hi
10000522:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
10000526:	d81e      	bhi.n	10000566 <__aeabi_dmul+0xde>
10000528:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1000052c:	bf08      	it	eq
1000052e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
10000532:	f150 0000 	adcs.w	r0, r0, #0
10000536:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000053a:	bd70      	pop	{r4, r5, r6, pc}
1000053c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
10000540:	ea46 0101 	orr.w	r1, r6, r1
10000544:	ea40 0002 	orr.w	r0, r0, r2
10000548:	ea81 0103 	eor.w	r1, r1, r3
1000054c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
10000550:	bfc2      	ittt	gt
10000552:	ebd4 050c 	rsbsgt	r5, r4, ip
10000556:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1000055a:	bd70      	popgt	{r4, r5, r6, pc}
1000055c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
10000560:	f04f 0e00 	mov.w	lr, #0
10000564:	3c01      	subs	r4, #1
10000566:	f300 80ab 	bgt.w	100006c0 <__aeabi_dmul+0x238>
1000056a:	f114 0f36 	cmn.w	r4, #54	; 0x36
1000056e:	bfde      	ittt	le
10000570:	2000      	movle	r0, #0
10000572:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
10000576:	bd70      	pople	{r4, r5, r6, pc}
10000578:	f1c4 0400 	rsb	r4, r4, #0
1000057c:	3c20      	subs	r4, #32
1000057e:	da35      	bge.n	100005ec <__aeabi_dmul+0x164>
10000580:	340c      	adds	r4, #12
10000582:	dc1b      	bgt.n	100005bc <__aeabi_dmul+0x134>
10000584:	f104 0414 	add.w	r4, r4, #20
10000588:	f1c4 0520 	rsb	r5, r4, #32
1000058c:	fa00 f305 	lsl.w	r3, r0, r5
10000590:	fa20 f004 	lsr.w	r0, r0, r4
10000594:	fa01 f205 	lsl.w	r2, r1, r5
10000598:	ea40 0002 	orr.w	r0, r0, r2
1000059c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
100005a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
100005a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
100005a8:	fa21 f604 	lsr.w	r6, r1, r4
100005ac:	eb42 0106 	adc.w	r1, r2, r6
100005b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
100005b4:	bf08      	it	eq
100005b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
100005ba:	bd70      	pop	{r4, r5, r6, pc}
100005bc:	f1c4 040c 	rsb	r4, r4, #12
100005c0:	f1c4 0520 	rsb	r5, r4, #32
100005c4:	fa00 f304 	lsl.w	r3, r0, r4
100005c8:	fa20 f005 	lsr.w	r0, r0, r5
100005cc:	fa01 f204 	lsl.w	r2, r1, r4
100005d0:	ea40 0002 	orr.w	r0, r0, r2
100005d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
100005d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
100005dc:	f141 0100 	adc.w	r1, r1, #0
100005e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
100005e4:	bf08      	it	eq
100005e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
100005ea:	bd70      	pop	{r4, r5, r6, pc}
100005ec:	f1c4 0520 	rsb	r5, r4, #32
100005f0:	fa00 f205 	lsl.w	r2, r0, r5
100005f4:	ea4e 0e02 	orr.w	lr, lr, r2
100005f8:	fa20 f304 	lsr.w	r3, r0, r4
100005fc:	fa01 f205 	lsl.w	r2, r1, r5
10000600:	ea43 0302 	orr.w	r3, r3, r2
10000604:	fa21 f004 	lsr.w	r0, r1, r4
10000608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1000060c:	fa21 f204 	lsr.w	r2, r1, r4
10000610:	ea20 0002 	bic.w	r0, r0, r2
10000614:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
10000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1000061c:	bf08      	it	eq
1000061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
10000622:	bd70      	pop	{r4, r5, r6, pc}
10000624:	f094 0f00 	teq	r4, #0
10000628:	d10f      	bne.n	1000064a <__aeabi_dmul+0x1c2>
1000062a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1000062e:	0040      	lsls	r0, r0, #1
10000630:	eb41 0101 	adc.w	r1, r1, r1
10000634:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
10000638:	bf08      	it	eq
1000063a:	3c01      	subeq	r4, #1
1000063c:	d0f7      	beq.n	1000062e <__aeabi_dmul+0x1a6>
1000063e:	ea41 0106 	orr.w	r1, r1, r6
10000642:	f095 0f00 	teq	r5, #0
10000646:	bf18      	it	ne
10000648:	4770      	bxne	lr
1000064a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1000064e:	0052      	lsls	r2, r2, #1
10000650:	eb43 0303 	adc.w	r3, r3, r3
10000654:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
10000658:	bf08      	it	eq
1000065a:	3d01      	subeq	r5, #1
1000065c:	d0f7      	beq.n	1000064e <__aeabi_dmul+0x1c6>
1000065e:	ea43 0306 	orr.w	r3, r3, r6
10000662:	4770      	bx	lr
10000664:	ea94 0f0c 	teq	r4, ip
10000668:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1000066c:	bf18      	it	ne
1000066e:	ea95 0f0c 	teqne	r5, ip
10000672:	d00c      	beq.n	1000068e <__aeabi_dmul+0x206>
10000674:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000678:	bf18      	it	ne
1000067a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1000067e:	d1d1      	bne.n	10000624 <__aeabi_dmul+0x19c>
10000680:	ea81 0103 	eor.w	r1, r1, r3
10000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
10000688:	f04f 0000 	mov.w	r0, #0
1000068c:	bd70      	pop	{r4, r5, r6, pc}
1000068e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000692:	bf06      	itte	eq
10000694:	4610      	moveq	r0, r2
10000696:	4619      	moveq	r1, r3
10000698:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1000069c:	d019      	beq.n	100006d2 <__aeabi_dmul+0x24a>
1000069e:	ea94 0f0c 	teq	r4, ip
100006a2:	d102      	bne.n	100006aa <__aeabi_dmul+0x222>
100006a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
100006a8:	d113      	bne.n	100006d2 <__aeabi_dmul+0x24a>
100006aa:	ea95 0f0c 	teq	r5, ip
100006ae:	d105      	bne.n	100006bc <__aeabi_dmul+0x234>
100006b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
100006b4:	bf1c      	itt	ne
100006b6:	4610      	movne	r0, r2
100006b8:	4619      	movne	r1, r3
100006ba:	d10a      	bne.n	100006d2 <__aeabi_dmul+0x24a>
100006bc:	ea81 0103 	eor.w	r1, r1, r3
100006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
100006c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
100006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
100006cc:	f04f 0000 	mov.w	r0, #0
100006d0:	bd70      	pop	{r4, r5, r6, pc}
100006d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
100006d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
100006da:	bd70      	pop	{r4, r5, r6, pc}

100006dc <__aeabi_ddiv>:
100006dc:	b570      	push	{r4, r5, r6, lr}
100006de:	f04f 0cff 	mov.w	ip, #255	; 0xff
100006e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
100006e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
100006ea:	bf1d      	ittte	ne
100006ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
100006f0:	ea94 0f0c 	teqne	r4, ip
100006f4:	ea95 0f0c 	teqne	r5, ip
100006f8:	f000 f8a7 	bleq	1000084a <__aeabi_ddiv+0x16e>
100006fc:	eba4 0405 	sub.w	r4, r4, r5
10000700:	ea81 0e03 	eor.w	lr, r1, r3
10000704:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
10000708:	ea4f 3101 	mov.w	r1, r1, lsl #12
1000070c:	f000 8088 	beq.w	10000820 <__aeabi_ddiv+0x144>
10000710:	ea4f 3303 	mov.w	r3, r3, lsl #12
10000714:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
10000718:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1000071c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
10000720:	ea4f 2202 	mov.w	r2, r2, lsl #8
10000724:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
10000728:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1000072c:	ea4f 2600 	mov.w	r6, r0, lsl #8
10000730:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
10000734:	429d      	cmp	r5, r3
10000736:	bf08      	it	eq
10000738:	4296      	cmpeq	r6, r2
1000073a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1000073e:	f504 7440 	add.w	r4, r4, #768	; 0x300
10000742:	d202      	bcs.n	1000074a <__aeabi_ddiv+0x6e>
10000744:	085b      	lsrs	r3, r3, #1
10000746:	ea4f 0232 	mov.w	r2, r2, rrx
1000074a:	1ab6      	subs	r6, r6, r2
1000074c:	eb65 0503 	sbc.w	r5, r5, r3
10000750:	085b      	lsrs	r3, r3, #1
10000752:	ea4f 0232 	mov.w	r2, r2, rrx
10000756:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1000075a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1000075e:	ebb6 0e02 	subs.w	lr, r6, r2
10000762:	eb75 0e03 	sbcs.w	lr, r5, r3
10000766:	bf22      	ittt	cs
10000768:	1ab6      	subcs	r6, r6, r2
1000076a:	4675      	movcs	r5, lr
1000076c:	ea40 000c 	orrcs.w	r0, r0, ip
10000770:	085b      	lsrs	r3, r3, #1
10000772:	ea4f 0232 	mov.w	r2, r2, rrx
10000776:	ebb6 0e02 	subs.w	lr, r6, r2
1000077a:	eb75 0e03 	sbcs.w	lr, r5, r3
1000077e:	bf22      	ittt	cs
10000780:	1ab6      	subcs	r6, r6, r2
10000782:	4675      	movcs	r5, lr
10000784:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
10000788:	085b      	lsrs	r3, r3, #1
1000078a:	ea4f 0232 	mov.w	r2, r2, rrx
1000078e:	ebb6 0e02 	subs.w	lr, r6, r2
10000792:	eb75 0e03 	sbcs.w	lr, r5, r3
10000796:	bf22      	ittt	cs
10000798:	1ab6      	subcs	r6, r6, r2
1000079a:	4675      	movcs	r5, lr
1000079c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
100007a0:	085b      	lsrs	r3, r3, #1
100007a2:	ea4f 0232 	mov.w	r2, r2, rrx
100007a6:	ebb6 0e02 	subs.w	lr, r6, r2
100007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
100007ae:	bf22      	ittt	cs
100007b0:	1ab6      	subcs	r6, r6, r2
100007b2:	4675      	movcs	r5, lr
100007b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
100007b8:	ea55 0e06 	orrs.w	lr, r5, r6
100007bc:	d018      	beq.n	100007f0 <__aeabi_ddiv+0x114>
100007be:	ea4f 1505 	mov.w	r5, r5, lsl #4
100007c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
100007c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
100007ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
100007ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
100007d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
100007d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
100007da:	d1c0      	bne.n	1000075e <__aeabi_ddiv+0x82>
100007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
100007e0:	d10b      	bne.n	100007fa <__aeabi_ddiv+0x11e>
100007e2:	ea41 0100 	orr.w	r1, r1, r0
100007e6:	f04f 0000 	mov.w	r0, #0
100007ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
100007ee:	e7b6      	b.n	1000075e <__aeabi_ddiv+0x82>
100007f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
100007f4:	bf04      	itt	eq
100007f6:	4301      	orreq	r1, r0
100007f8:	2000      	moveq	r0, #0
100007fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
100007fe:	bf88      	it	hi
10000800:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
10000804:	f63f aeaf 	bhi.w	10000566 <__aeabi_dmul+0xde>
10000808:	ebb5 0c03 	subs.w	ip, r5, r3
1000080c:	bf04      	itt	eq
1000080e:	ebb6 0c02 	subseq.w	ip, r6, r2
10000812:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
10000816:	f150 0000 	adcs.w	r0, r0, #0
1000081a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000081e:	bd70      	pop	{r4, r5, r6, pc}
10000820:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
10000824:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
10000828:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1000082c:	bfc2      	ittt	gt
1000082e:	ebd4 050c 	rsbsgt	r5, r4, ip
10000832:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
10000836:	bd70      	popgt	{r4, r5, r6, pc}
10000838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1000083c:	f04f 0e00 	mov.w	lr, #0
10000840:	3c01      	subs	r4, #1
10000842:	e690      	b.n	10000566 <__aeabi_dmul+0xde>
10000844:	ea45 0e06 	orr.w	lr, r5, r6
10000848:	e68d      	b.n	10000566 <__aeabi_dmul+0xde>
1000084a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1000084e:	ea94 0f0c 	teq	r4, ip
10000852:	bf08      	it	eq
10000854:	ea95 0f0c 	teqeq	r5, ip
10000858:	f43f af3b 	beq.w	100006d2 <__aeabi_dmul+0x24a>
1000085c:	ea94 0f0c 	teq	r4, ip
10000860:	d10a      	bne.n	10000878 <__aeabi_ddiv+0x19c>
10000862:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
10000866:	f47f af34 	bne.w	100006d2 <__aeabi_dmul+0x24a>
1000086a:	ea95 0f0c 	teq	r5, ip
1000086e:	f47f af25 	bne.w	100006bc <__aeabi_dmul+0x234>
10000872:	4610      	mov	r0, r2
10000874:	4619      	mov	r1, r3
10000876:	e72c      	b.n	100006d2 <__aeabi_dmul+0x24a>
10000878:	ea95 0f0c 	teq	r5, ip
1000087c:	d106      	bne.n	1000088c <__aeabi_ddiv+0x1b0>
1000087e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
10000882:	f43f aefd 	beq.w	10000680 <__aeabi_dmul+0x1f8>
10000886:	4610      	mov	r0, r2
10000888:	4619      	mov	r1, r3
1000088a:	e722      	b.n	100006d2 <__aeabi_dmul+0x24a>
1000088c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
10000890:	bf18      	it	ne
10000892:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
10000896:	f47f aec5 	bne.w	10000624 <__aeabi_dmul+0x19c>
1000089a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1000089e:	f47f af0d 	bne.w	100006bc <__aeabi_dmul+0x234>
100008a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
100008a6:	f47f aeeb 	bne.w	10000680 <__aeabi_dmul+0x1f8>
100008aa:	e712      	b.n	100006d2 <__aeabi_dmul+0x24a>

100008ac <__gedf2>:
100008ac:	f04f 3cff 	mov.w	ip, #4294967295
100008b0:	e006      	b.n	100008c0 <__cmpdf2+0x4>
100008b2:	bf00      	nop

100008b4 <__ledf2>:
100008b4:	f04f 0c01 	mov.w	ip, #1
100008b8:	e002      	b.n	100008c0 <__cmpdf2+0x4>
100008ba:	bf00      	nop

100008bc <__cmpdf2>:
100008bc:	f04f 0c01 	mov.w	ip, #1
100008c0:	f84d cd04 	str.w	ip, [sp, #-4]!
100008c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
100008c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
100008cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
100008d0:	bf18      	it	ne
100008d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
100008d6:	d01b      	beq.n	10000910 <__cmpdf2+0x54>
100008d8:	b001      	add	sp, #4
100008da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
100008de:	bf0c      	ite	eq
100008e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
100008e4:	ea91 0f03 	teqne	r1, r3
100008e8:	bf02      	ittt	eq
100008ea:	ea90 0f02 	teqeq	r0, r2
100008ee:	2000      	moveq	r0, #0
100008f0:	4770      	bxeq	lr
100008f2:	f110 0f00 	cmn.w	r0, #0
100008f6:	ea91 0f03 	teq	r1, r3
100008fa:	bf58      	it	pl
100008fc:	4299      	cmppl	r1, r3
100008fe:	bf08      	it	eq
10000900:	4290      	cmpeq	r0, r2
10000902:	bf2c      	ite	cs
10000904:	17d8      	asrcs	r0, r3, #31
10000906:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1000090a:	f040 0001 	orr.w	r0, r0, #1
1000090e:	4770      	bx	lr
10000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
10000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10000918:	d102      	bne.n	10000920 <__cmpdf2+0x64>
1000091a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1000091e:	d107      	bne.n	10000930 <__cmpdf2+0x74>
10000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
10000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10000928:	d1d6      	bne.n	100008d8 <__cmpdf2+0x1c>
1000092a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1000092e:	d0d3      	beq.n	100008d8 <__cmpdf2+0x1c>
10000930:	f85d 0b04 	ldr.w	r0, [sp], #4
10000934:	4770      	bx	lr
10000936:	bf00      	nop

10000938 <__aeabi_cdrcmple>:
10000938:	4684      	mov	ip, r0
1000093a:	4610      	mov	r0, r2
1000093c:	4662      	mov	r2, ip
1000093e:	468c      	mov	ip, r1
10000940:	4619      	mov	r1, r3
10000942:	4663      	mov	r3, ip
10000944:	e000      	b.n	10000948 <__aeabi_cdcmpeq>
10000946:	bf00      	nop

10000948 <__aeabi_cdcmpeq>:
10000948:	b501      	push	{r0, lr}
1000094a:	f7ff ffb7 	bl	100008bc <__cmpdf2>
1000094e:	2800      	cmp	r0, #0
10000950:	bf48      	it	mi
10000952:	f110 0f00 	cmnmi.w	r0, #0
10000956:	bd01      	pop	{r0, pc}

10000958 <__aeabi_dcmpeq>:
10000958:	f84d ed08 	str.w	lr, [sp, #-8]!
1000095c:	f7ff fff4 	bl	10000948 <__aeabi_cdcmpeq>
10000960:	bf0c      	ite	eq
10000962:	2001      	moveq	r0, #1
10000964:	2000      	movne	r0, #0
10000966:	f85d fb08 	ldr.w	pc, [sp], #8
1000096a:	bf00      	nop

1000096c <__aeabi_dcmplt>:
1000096c:	f84d ed08 	str.w	lr, [sp, #-8]!
10000970:	f7ff ffea 	bl	10000948 <__aeabi_cdcmpeq>
10000974:	bf34      	ite	cc
10000976:	2001      	movcc	r0, #1
10000978:	2000      	movcs	r0, #0
1000097a:	f85d fb08 	ldr.w	pc, [sp], #8
1000097e:	bf00      	nop

10000980 <__aeabi_dcmple>:
10000980:	f84d ed08 	str.w	lr, [sp, #-8]!
10000984:	f7ff ffe0 	bl	10000948 <__aeabi_cdcmpeq>
10000988:	bf94      	ite	ls
1000098a:	2001      	movls	r0, #1
1000098c:	2000      	movhi	r0, #0
1000098e:	f85d fb08 	ldr.w	pc, [sp], #8
10000992:	bf00      	nop

10000994 <__aeabi_dcmpge>:
10000994:	f84d ed08 	str.w	lr, [sp, #-8]!
10000998:	f7ff ffce 	bl	10000938 <__aeabi_cdrcmple>
1000099c:	bf94      	ite	ls
1000099e:	2001      	movls	r0, #1
100009a0:	2000      	movhi	r0, #0
100009a2:	f85d fb08 	ldr.w	pc, [sp], #8
100009a6:	bf00      	nop

100009a8 <__aeabi_dcmpgt>:
100009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
100009ac:	f7ff ffc4 	bl	10000938 <__aeabi_cdrcmple>
100009b0:	bf34      	ite	cc
100009b2:	2001      	movcc	r0, #1
100009b4:	2000      	movcs	r0, #0
100009b6:	f85d fb08 	ldr.w	pc, [sp], #8
100009ba:	bf00      	nop

100009bc <__aeabi_d2iz>:
100009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
100009c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
100009c4:	d215      	bcs.n	100009f2 <__aeabi_d2iz+0x36>
100009c6:	d511      	bpl.n	100009ec <__aeabi_d2iz+0x30>
100009c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
100009cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
100009d0:	d912      	bls.n	100009f8 <__aeabi_d2iz+0x3c>
100009d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
100009d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
100009da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
100009de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
100009e2:	fa23 f002 	lsr.w	r0, r3, r2
100009e6:	bf18      	it	ne
100009e8:	4240      	negne	r0, r0
100009ea:	4770      	bx	lr
100009ec:	f04f 0000 	mov.w	r0, #0
100009f0:	4770      	bx	lr
100009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
100009f6:	d105      	bne.n	10000a04 <__aeabi_d2iz+0x48>
100009f8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
100009fc:	bf08      	it	eq
100009fe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
10000a02:	4770      	bx	lr
10000a04:	f04f 0000 	mov.w	r0, #0
10000a08:	4770      	bx	lr
10000a0a:	bf00      	nop

10000a0c <__aeabi_d2f>:
10000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
10000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
10000a14:	bf24      	itt	cs
10000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
10000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
10000a1e:	d90d      	bls.n	10000a3c <__aeabi_d2f+0x30>
10000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
10000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
10000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
10000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
10000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
10000a34:	bf08      	it	eq
10000a36:	f020 0001 	biceq.w	r0, r0, #1
10000a3a:	4770      	bx	lr
10000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
10000a40:	d121      	bne.n	10000a86 <__aeabi_d2f+0x7a>
10000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
10000a46:	bfbc      	itt	lt
10000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
10000a4c:	4770      	bxlt	lr
10000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
10000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
10000a56:	f1c2 0218 	rsb	r2, r2, #24
10000a5a:	f1c2 0c20 	rsb	ip, r2, #32
10000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
10000a62:	fa20 f002 	lsr.w	r0, r0, r2
10000a66:	bf18      	it	ne
10000a68:	f040 0001 	orrne.w	r0, r0, #1
10000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
10000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
10000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
10000a78:	ea40 000c 	orr.w	r0, r0, ip
10000a7c:	fa23 f302 	lsr.w	r3, r3, r2
10000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
10000a84:	e7cc      	b.n	10000a20 <__aeabi_d2f+0x14>
10000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
10000a8a:	d107      	bne.n	10000a9c <__aeabi_d2f+0x90>
10000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
10000a90:	bf1e      	ittt	ne
10000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
10000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
10000a9a:	4770      	bxne	lr
10000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
10000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
10000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
10000aa8:	4770      	bx	lr
10000aaa:	bf00      	nop

10000aac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
10000aac:	b480      	push	{r7}
10000aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if defined (CORE_CM4)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
10000ab0:	4b0f      	ldr	r3, [pc, #60]	; (10000af0 <SystemInit+0x44>)
10000ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
10000ab6:	4a0e      	ldr	r2, [pc, #56]	; (10000af0 <SystemInit+0x44>)
10000ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
10000abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (VECT_TAB_SRAM)
  SCB->VTOR = MCU_AHB_SRAM | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif
  /* Disable all interrupts and events */
  CLEAR_REG(EXTI_C2->IMR1);
10000ac0:	4b0c      	ldr	r3, [pc, #48]	; (10000af4 <SystemInit+0x48>)
10000ac2:	2200      	movs	r2, #0
10000ac4:	601a      	str	r2, [r3, #0]
  CLEAR_REG(EXTI_C2->IMR2);
10000ac6:	4b0b      	ldr	r3, [pc, #44]	; (10000af4 <SystemInit+0x48>)
10000ac8:	2200      	movs	r2, #0
10000aca:	611a      	str	r2, [r3, #16]
  CLEAR_REG(EXTI_C2->IMR3);
10000acc:	4b09      	ldr	r3, [pc, #36]	; (10000af4 <SystemInit+0x48>)
10000ace:	2200      	movs	r2, #0
10000ad0:	621a      	str	r2, [r3, #32]
  CLEAR_REG(EXTI_C2->EMR1);
10000ad2:	4b08      	ldr	r3, [pc, #32]	; (10000af4 <SystemInit+0x48>)
10000ad4:	2200      	movs	r2, #0
10000ad6:	605a      	str	r2, [r3, #4]
  CLEAR_REG(EXTI_C2->EMR2);
10000ad8:	4b06      	ldr	r3, [pc, #24]	; (10000af4 <SystemInit+0x48>)
10000ada:	2200      	movs	r2, #0
10000adc:	615a      	str	r2, [r3, #20]
  CLEAR_REG(EXTI_C2->EMR3);
10000ade:	4b05      	ldr	r3, [pc, #20]	; (10000af4 <SystemInit+0x48>)
10000ae0:	2200      	movs	r2, #0
10000ae2:	625a      	str	r2, [r3, #36]	; 0x24
#else
#error Please #define CORE_CM4
#endif	                         
}
10000ae4:	bf00      	nop
10000ae6:	46bd      	mov	sp, r7
10000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
10000aec:	4770      	bx	lr
10000aee:	bf00      	nop
10000af0:	e000ed00 	.word	0xe000ed00
10000af4:	5000d0c0 	.word	0x5000d0c0

10000af8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
10000af8:	b480      	push	{r7}
10000afa:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX_CLK_ENABLE();
10000afc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b00:	2204      	movs	r2, #4
10000b02:	f8c3 2a98 	str.w	r2, [r3, #2712]	; 0xa98
  __HAL_RCC_DMA1_CLK_ENABLE();
10000b06:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b0a:	2201      	movs	r2, #1
10000b0c:	f8c3 2a98 	str.w	r2, [r3, #2712]	; 0xa98

}
10000b10:	bf00      	nop
10000b12:	46bd      	mov	sp, r7
10000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
10000b18:	4770      	bx	lr

10000b1a <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
10000b1a:	b480      	push	{r7}
10000b1c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
10000b1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b22:	2210      	movs	r2, #16
10000b24:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOC_CLK_ENABLE();
10000b28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b2c:	2204      	movs	r2, #4
10000b2e:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  __HAL_RCC_GPIOH_CLK_ENABLE();
10000b32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b36:	2280      	movs	r2, #128	; 0x80
10000b38:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8

}
10000b3c:	bf00      	nop
10000b3e:	46bd      	mov	sp, r7
10000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
10000b44:	4770      	bx	lr
	...

10000b48 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
10000b48:	b580      	push	{r7, lr}
10000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
10000b4c:	4b06      	ldr	r3, [pc, #24]	; (10000b68 <MX_IPCC_Init+0x20>)
10000b4e:	4a07      	ldr	r2, [pc, #28]	; (10000b6c <MX_IPCC_Init+0x24>)
10000b50:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
10000b52:	4805      	ldr	r0, [pc, #20]	; (10000b68 <MX_IPCC_Init+0x20>)
10000b54:	f001 fc12 	bl	1000237c <HAL_IPCC_Init>
10000b58:	4603      	mov	r3, r0
10000b5a:	2b00      	cmp	r3, #0
10000b5c:	d001      	beq.n	10000b62 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
10000b5e:	f000 fce0 	bl	10001522 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
10000b62:	bf00      	nop
10000b64:	bd80      	pop	{r7, pc}
10000b66:	bf00      	nop
10000b68:	100201ec 	.word	0x100201ec
10000b6c:	4c001000 	.word	0x4c001000

10000b70 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
10000b70:	b580      	push	{r7, lr}
10000b72:	b082      	sub	sp, #8
10000b74:	af00      	add	r7, sp, #0
10000b76:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
10000b78:	687b      	ldr	r3, [r7, #4]
10000b7a:	681b      	ldr	r3, [r3, #0]
10000b7c:	4a0e      	ldr	r2, [pc, #56]	; (10000bb8 <HAL_IPCC_MspInit+0x48>)
10000b7e:	4293      	cmp	r3, r2
10000b80:	d115      	bne.n	10000bae <HAL_IPCC_MspInit+0x3e>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
10000b82:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000b86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
10000b8a:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_RX1_IRQn, 1, 0);
10000b8e:	2200      	movs	r2, #0
10000b90:	2101      	movs	r1, #1
10000b92:	2067      	movs	r0, #103	; 0x67
10000b94:	f001 f9d3 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_RX1_IRQn);
10000b98:	2067      	movs	r0, #103	; 0x67
10000b9a:	f001 f9ec 	bl	10001f76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_TX1_IRQn, 1, 0);
10000b9e:	2200      	movs	r2, #0
10000ba0:	2101      	movs	r1, #1
10000ba2:	2068      	movs	r0, #104	; 0x68
10000ba4:	f001 f9cb 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_TX1_IRQn);
10000ba8:	2068      	movs	r0, #104	; 0x68
10000baa:	f001 f9e4 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
10000bae:	bf00      	nop
10000bb0:	3708      	adds	r7, #8
10000bb2:	46bd      	mov	sp, r7
10000bb4:	bd80      	pop	{r7, pc}
10000bb6:	bf00      	nop
10000bb8:	4c001000 	.word	0x4c001000

10000bbc <HAL_TIM_IC_CaptureCallback>:

int index_value;
volatile int encoder_origin = 0;
volatile int encoder_origin2 = 0;
bool is_origin_set = false;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
10000bbc:	b480      	push	{r7}
10000bbe:	b083      	sub	sp, #12
10000bc0:	af00      	add	r7, sp, #0
10000bc2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
10000bc4:	687b      	ldr	r3, [r7, #4]
10000bc6:	681b      	ldr	r3, [r3, #0]
10000bc8:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10000bcc:	d11e      	bne.n	10000c0c <HAL_TIM_IC_CaptureCallback+0x50>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
10000bce:	687b      	ldr	r3, [r7, #4]
10000bd0:	7f1b      	ldrb	r3, [r3, #28]
10000bd2:	2b04      	cmp	r3, #4
10000bd4:	d11a      	bne.n	10000c0c <HAL_TIM_IC_CaptureCallback+0x50>
        	// check origin encoder point
        	if(!is_origin_set){
10000bd6:	4b10      	ldr	r3, [pc, #64]	; (10000c18 <HAL_TIM_IC_CaptureCallback+0x5c>)
10000bd8:	781b      	ldrb	r3, [r3, #0]
10000bda:	f083 0301 	eor.w	r3, r3, #1
10000bde:	b2db      	uxtb	r3, r3
10000be0:	2b00      	cmp	r3, #0
10000be2:	d013      	beq.n	10000c0c <HAL_TIM_IC_CaptureCallback+0x50>
        		encoder_origin = htim1.Instance->CNT;
10000be4:	4b0d      	ldr	r3, [pc, #52]	; (10000c1c <HAL_TIM_IC_CaptureCallback+0x60>)
10000be6:	681b      	ldr	r3, [r3, #0]
10000be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10000bea:	461a      	mov	r2, r3
10000bec:	4b0c      	ldr	r3, [pc, #48]	; (10000c20 <HAL_TIM_IC_CaptureCallback+0x64>)
10000bee:	601a      	str	r2, [r3, #0]
        		if (encoder_origin == encoder_origin2){
10000bf0:	4b0b      	ldr	r3, [pc, #44]	; (10000c20 <HAL_TIM_IC_CaptureCallback+0x64>)
10000bf2:	681a      	ldr	r2, [r3, #0]
10000bf4:	4b0b      	ldr	r3, [pc, #44]	; (10000c24 <HAL_TIM_IC_CaptureCallback+0x68>)
10000bf6:	681b      	ldr	r3, [r3, #0]
10000bf8:	429a      	cmp	r2, r3
10000bfa:	d103      	bne.n	10000c04 <HAL_TIM_IC_CaptureCallback+0x48>
        			is_origin_set = true;
10000bfc:	4b06      	ldr	r3, [pc, #24]	; (10000c18 <HAL_TIM_IC_CaptureCallback+0x5c>)
10000bfe:	2201      	movs	r2, #1
10000c00:	701a      	strb	r2, [r3, #0]
        			return;
10000c02:	e003      	b.n	10000c0c <HAL_TIM_IC_CaptureCallback+0x50>
        		}
        		encoder_origin2 = encoder_origin;
10000c04:	4b06      	ldr	r3, [pc, #24]	; (10000c20 <HAL_TIM_IC_CaptureCallback+0x64>)
10000c06:	681b      	ldr	r3, [r3, #0]
10000c08:	4a06      	ldr	r2, [pc, #24]	; (10000c24 <HAL_TIM_IC_CaptureCallback+0x68>)
10000c0a:	6013      	str	r3, [r2, #0]
        	}
            // Handle the captured value
        }
    }
}
10000c0c:	370c      	adds	r7, #12
10000c0e:	46bd      	mov	sp, r7
10000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
10000c14:	4770      	bx	lr
10000c16:	bf00      	nop
10000c18:	10020280 	.word	0x10020280
10000c1c:	10020648 	.word	0x10020648
10000c20:	10020278 	.word	0x10020278
10000c24:	1002027c 	.word	0x1002027c

10000c28 <calculate_relative_encoder_value>:

// get encoder from start point.
#define ENOCDER_ROTATION_COUNT 40000
int calculate_relative_encoder_value(int origin_encoder, int current_encoder) {
10000c28:	b480      	push	{r7}
10000c2a:	b083      	sub	sp, #12
10000c2c:	af00      	add	r7, sp, #0
10000c2e:	6078      	str	r0, [r7, #4]
10000c30:	6039      	str	r1, [r7, #0]
    if (origin_encoder >= current_encoder) {
10000c32:	687a      	ldr	r2, [r7, #4]
10000c34:	683b      	ldr	r3, [r7, #0]
10000c36:	429a      	cmp	r2, r3
10000c38:	db03      	blt.n	10000c42 <calculate_relative_encoder_value+0x1a>
        return origin_encoder - current_encoder;
10000c3a:	687a      	ldr	r2, [r7, #4]
10000c3c:	683b      	ldr	r3, [r7, #0]
10000c3e:	1ad3      	subs	r3, r2, r3
10000c40:	e005      	b.n	10000c4e <calculate_relative_encoder_value+0x26>
    } else {
        return ENOCDER_ROTATION_COUNT - (current_encoder - origin_encoder);
10000c42:	683a      	ldr	r2, [r7, #0]
10000c44:	687b      	ldr	r3, [r7, #4]
10000c46:	1ad3      	subs	r3, r2, r3
10000c48:	f5c3 431c 	rsb	r3, r3, #39936	; 0x9c00
10000c4c:	3340      	adds	r3, #64	; 0x40
    }
}
10000c4e:	4618      	mov	r0, r3
10000c50:	370c      	adds	r7, #12
10000c52:	46bd      	mov	sp, r7
10000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
10000c58:	4770      	bx	lr
10000c5a:	0000      	movs	r0, r0
10000c5c:	0000      	movs	r0, r0
	...

10000c60 <HAL_TIM_PeriodElapsedCallback>:
float previous_error = 0.0;

// checking run time in ms
uint32_t cur_time_ms = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
10000c60:	b580      	push	{r7, lr}
10000c62:	b086      	sub	sp, #24
10000c64:	af00      	add	r7, sp, #0
10000c66:	6078      	str	r0, [r7, #4]
  // periodic task 1000hz. (1ms)
  if(htim->Instance == TIM2){
10000c68:	687b      	ldr	r3, [r7, #4]
10000c6a:	681b      	ldr	r3, [r3, #0]
10000c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
10000c70:	f040 8141 	bne.w	10000ef6 <HAL_TIM_PeriodElapsedCallback+0x296>
	  ++cur_time_ms;
10000c74:	4ba6      	ldr	r3, [pc, #664]	; (10000f10 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
10000c76:	681b      	ldr	r3, [r3, #0]
10000c78:	3301      	adds	r3, #1
10000c7a:	4aa5      	ldr	r2, [pc, #660]	; (10000f10 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
10000c7c:	6013      	str	r3, [r2, #0]
	  // 1000Hz speed check.
	  encoder_cur_count = htim1.Instance->CNT;
10000c7e:	4ba5      	ldr	r3, [pc, #660]	; (10000f14 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
10000c80:	681b      	ldr	r3, [r3, #0]
10000c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10000c84:	461a      	mov	r2, r3
10000c86:	4ba4      	ldr	r3, [pc, #656]	; (10000f18 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
10000c88:	601a      	str	r2, [r3, #0]

	  if (encoder_cur_count <= encoder_prev_count) {
10000c8a:	4ba3      	ldr	r3, [pc, #652]	; (10000f18 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
10000c8c:	681a      	ldr	r2, [r3, #0]
10000c8e:	4ba3      	ldr	r3, [pc, #652]	; (10000f1c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
10000c90:	681b      	ldr	r3, [r3, #0]
10000c92:	429a      	cmp	r2, r3
10000c94:	dc07      	bgt.n	10000ca6 <HAL_TIM_PeriodElapsedCallback+0x46>
		  count_diff = encoder_prev_count - encoder_cur_count;
10000c96:	4ba1      	ldr	r3, [pc, #644]	; (10000f1c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
10000c98:	681a      	ldr	r2, [r3, #0]
10000c9a:	4b9f      	ldr	r3, [pc, #636]	; (10000f18 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
10000c9c:	681b      	ldr	r3, [r3, #0]
10000c9e:	1ad3      	subs	r3, r2, r3
10000ca0:	4a9f      	ldr	r2, [pc, #636]	; (10000f20 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
10000ca2:	6013      	str	r3, [r2, #0]
10000ca4:	e009      	b.n	10000cba <HAL_TIM_PeriodElapsedCallback+0x5a>
	  } else {
		  count_diff = (encoder_prev_count + 40000) - encoder_cur_count; // Handle counter rollover
10000ca6:	4b9d      	ldr	r3, [pc, #628]	; (10000f1c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
10000ca8:	681b      	ldr	r3, [r3, #0]
10000caa:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
10000cae:	3340      	adds	r3, #64	; 0x40
10000cb0:	4a99      	ldr	r2, [pc, #612]	; (10000f18 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
10000cb2:	6812      	ldr	r2, [r2, #0]
10000cb4:	1a9b      	subs	r3, r3, r2
10000cb6:	4a9a      	ldr	r2, [pc, #616]	; (10000f20 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
10000cb8:	6013      	str	r3, [r2, #0]
	  }
	  encoder_prev_count = encoder_cur_count;
10000cba:	4b97      	ldr	r3, [pc, #604]	; (10000f18 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
10000cbc:	681b      	ldr	r3, [r3, #0]
10000cbe:	4a97      	ldr	r2, [pc, #604]	; (10000f1c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
10000cc0:	6013      	str	r3, [r2, #0]

	  // Update the moving average filter
	  sum_counts -= encoder_counts[moving_average_index];
10000cc2:	4b98      	ldr	r3, [pc, #608]	; (10000f24 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
10000cc4:	681a      	ldr	r2, [r3, #0]
10000cc6:	4b98      	ldr	r3, [pc, #608]	; (10000f28 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
10000cc8:	681b      	ldr	r3, [r3, #0]
10000cca:	4998      	ldr	r1, [pc, #608]	; (10000f2c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
10000ccc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
10000cd0:	1ad3      	subs	r3, r2, r3
10000cd2:	4a94      	ldr	r2, [pc, #592]	; (10000f24 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
10000cd4:	6013      	str	r3, [r2, #0]
	  encoder_counts[moving_average_index] = count_diff;
10000cd6:	4b94      	ldr	r3, [pc, #592]	; (10000f28 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
10000cd8:	681b      	ldr	r3, [r3, #0]
10000cda:	4a91      	ldr	r2, [pc, #580]	; (10000f20 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
10000cdc:	6812      	ldr	r2, [r2, #0]
10000cde:	4993      	ldr	r1, [pc, #588]	; (10000f2c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
10000ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  sum_counts += count_diff;
10000ce4:	4b8f      	ldr	r3, [pc, #572]	; (10000f24 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
10000ce6:	681a      	ldr	r2, [r3, #0]
10000ce8:	4b8d      	ldr	r3, [pc, #564]	; (10000f20 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
10000cea:	681b      	ldr	r3, [r3, #0]
10000cec:	4413      	add	r3, r2
10000cee:	4a8d      	ldr	r2, [pc, #564]	; (10000f24 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
10000cf0:	6013      	str	r3, [r2, #0]
	  moving_average_index = (moving_average_index + 1) % MOVING_AVERAGE_WINDOW;
10000cf2:	4b8d      	ldr	r3, [pc, #564]	; (10000f28 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
10000cf4:	681b      	ldr	r3, [r3, #0]
10000cf6:	1c5a      	adds	r2, r3, #1
10000cf8:	4b8d      	ldr	r3, [pc, #564]	; (10000f30 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
10000cfa:	fb83 1302 	smull	r1, r3, r3, r2
10000cfe:	1159      	asrs	r1, r3, #5
10000d00:	17d3      	asrs	r3, r2, #31
10000d02:	1acb      	subs	r3, r1, r3
10000d04:	2164      	movs	r1, #100	; 0x64
10000d06:	fb01 f303 	mul.w	r3, r1, r3
10000d0a:	1ad3      	subs	r3, r2, r3
10000d0c:	4a86      	ldr	r2, [pc, #536]	; (10000f28 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
10000d0e:	6013      	str	r3, [r2, #0]

	  filtered_count_diff = (float)sum_counts / MOVING_AVERAGE_WINDOW;
10000d10:	4b84      	ldr	r3, [pc, #528]	; (10000f24 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
10000d12:	681b      	ldr	r3, [r3, #0]
10000d14:	ee07 3a90 	vmov	s15, r3
10000d18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
10000d1c:	eddf 6a85 	vldr	s13, [pc, #532]	; 10000f34 <HAL_TIM_PeriodElapsedCallback+0x2d4>
10000d20:	eec7 7a26 	vdiv.f32	s15, s14, s13
10000d24:	4b84      	ldr	r3, [pc, #528]	; (10000f38 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
10000d26:	edc3 7a00 	vstr	s15, [r3]

	  speed = filtered_count_diff * 1000.0;	// encoder_go/1sec
10000d2a:	4b83      	ldr	r3, [pc, #524]	; (10000f38 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
10000d2c:	edd3 7a00 	vldr	s15, [r3]
10000d30:	ed9f 7a82 	vldr	s14, [pc, #520]	; 10000f3c <HAL_TIM_PeriodElapsedCallback+0x2dc>
10000d34:	ee67 7a87 	vmul.f32	s15, s15, s14
10000d38:	4b81      	ldr	r3, [pc, #516]	; (10000f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
10000d3a:	edc3 7a00 	vstr	s15, [r3]
	  rpm = (speed / 40000.0) * 60.0;		// rpm ( rotations/min)
10000d3e:	4b80      	ldr	r3, [pc, #512]	; (10000f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
10000d40:	681b      	ldr	r3, [r3, #0]
10000d42:	4618      	mov	r0, r3
10000d44:	f7ff fb48 	bl	100003d8 <__aeabi_f2d>
10000d48:	a36d      	add	r3, pc, #436	; (adr r3, 10000f00 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
10000d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
10000d4e:	f7ff fcc5 	bl	100006dc <__aeabi_ddiv>
10000d52:	4602      	mov	r2, r0
10000d54:	460b      	mov	r3, r1
10000d56:	4610      	mov	r0, r2
10000d58:	4619      	mov	r1, r3
10000d5a:	f04f 0200 	mov.w	r2, #0
10000d5e:	4b79      	ldr	r3, [pc, #484]	; (10000f44 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
10000d60:	f7ff fb92 	bl	10000488 <__aeabi_dmul>
10000d64:	4602      	mov	r2, r0
10000d66:	460b      	mov	r3, r1
10000d68:	4610      	mov	r0, r2
10000d6a:	4619      	mov	r1, r3
10000d6c:	f7ff fe4e 	bl	10000a0c <__aeabi_d2f>
10000d70:	4603      	mov	r3, r0
10000d72:	4a75      	ldr	r2, [pc, #468]	; (10000f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
10000d74:	6013      	str	r3, [r2, #0]

	  // I control
	  float error = target_rpm - rpm;
10000d76:	4b75      	ldr	r3, [pc, #468]	; (10000f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
10000d78:	ed93 7a00 	vldr	s14, [r3]
10000d7c:	4b72      	ldr	r3, [pc, #456]	; (10000f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
10000d7e:	edd3 7a00 	vldr	s15, [r3]
10000d82:	ee77 7a67 	vsub.f32	s15, s14, s15
10000d86:	edc7 7a05 	vstr	s15, [r7, #20]
	  // 0.15 rpm == 1 encoder error.
	  if(fabs(error) > 0.15){
10000d8a:	edd7 7a05 	vldr	s15, [r7, #20]
10000d8e:	eef0 7ae7 	vabs.f32	s15, s15
10000d92:	ee17 0a90 	vmov	r0, s15
10000d96:	f7ff fb1f 	bl	100003d8 <__aeabi_f2d>
10000d9a:	a35b      	add	r3, pc, #364	; (adr r3, 10000f08 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
10000d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
10000da0:	f7ff fe02 	bl	100009a8 <__aeabi_dcmpgt>
10000da4:	4603      	mov	r3, r0
10000da6:	2b00      	cmp	r3, #0
10000da8:	d009      	beq.n	10000dbe <HAL_TIM_PeriodElapsedCallback+0x15e>
		  integral_error += error;
10000daa:	4b69      	ldr	r3, [pc, #420]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000dac:	ed93 7a00 	vldr	s14, [r3]
10000db0:	edd7 7a05 	vldr	s15, [r7, #20]
10000db4:	ee77 7a27 	vadd.f32	s15, s14, s15
10000db8:	4b65      	ldr	r3, [pc, #404]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000dba:	edc3 7a00 	vstr	s15, [r3]
	  }

	  if (integral_error > MAX_INTEGRAL) {
10000dbe:	4b64      	ldr	r3, [pc, #400]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000dc0:	ed93 7a00 	vldr	s14, [r3]
10000dc4:	4b63      	ldr	r3, [pc, #396]	; (10000f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
10000dc6:	edd3 7a00 	vldr	s15, [r3]
10000dca:	eeb4 7ae7 	vcmpe.f32	s14, s15
10000dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000dd2:	dd04      	ble.n	10000dde <HAL_TIM_PeriodElapsedCallback+0x17e>
	      integral_error = MAX_INTEGRAL;
10000dd4:	4b5f      	ldr	r3, [pc, #380]	; (10000f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
10000dd6:	681b      	ldr	r3, [r3, #0]
10000dd8:	4a5d      	ldr	r2, [pc, #372]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000dda:	6013      	str	r3, [r2, #0]
10000ddc:	e014      	b.n	10000e08 <HAL_TIM_PeriodElapsedCallback+0x1a8>
	  } else if (integral_error < -MAX_INTEGRAL) {
10000dde:	4b5d      	ldr	r3, [pc, #372]	; (10000f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
10000de0:	edd3 7a00 	vldr	s15, [r3]
10000de4:	eeb1 7a67 	vneg.f32	s14, s15
10000de8:	4b59      	ldr	r3, [pc, #356]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000dea:	edd3 7a00 	vldr	s15, [r3]
10000dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
10000df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000df6:	dd07      	ble.n	10000e08 <HAL_TIM_PeriodElapsedCallback+0x1a8>
	      integral_error = -MAX_INTEGRAL;
10000df8:	4b56      	ldr	r3, [pc, #344]	; (10000f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
10000dfa:	edd3 7a00 	vldr	s15, [r3]
10000dfe:	eef1 7a67 	vneg.f32	s15, s15
10000e02:	4b53      	ldr	r3, [pc, #332]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000e04:	edc3 7a00 	vstr	s15, [r3]
	  }

	  // D control
	  float derivative_error = error - previous_error;
10000e08:	4b53      	ldr	r3, [pc, #332]	; (10000f58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
10000e0a:	edd3 7a00 	vldr	s15, [r3]
10000e0e:	ed97 7a05 	vldr	s14, [r7, #20]
10000e12:	ee77 7a67 	vsub.f32	s15, s14, s15
10000e16:	edc7 7a04 	vstr	s15, [r7, #16]
	  previous_error = error;
10000e1a:	4a4f      	ldr	r2, [pc, #316]	; (10000f58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
10000e1c:	697b      	ldr	r3, [r7, #20]
10000e1e:	6013      	str	r3, [r2, #0]

	  // PID part
	  float control_action = Kp * error + (Ki * integral_error) + (Kd * derivative_error);
10000e20:	4b4e      	ldr	r3, [pc, #312]	; (10000f5c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
10000e22:	ed93 7a00 	vldr	s14, [r3]
10000e26:	edd7 7a05 	vldr	s15, [r7, #20]
10000e2a:	ee27 7a27 	vmul.f32	s14, s14, s15
10000e2e:	4b4c      	ldr	r3, [pc, #304]	; (10000f60 <HAL_TIM_PeriodElapsedCallback+0x300>)
10000e30:	edd3 6a00 	vldr	s13, [r3]
10000e34:	4b46      	ldr	r3, [pc, #280]	; (10000f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
10000e36:	edd3 7a00 	vldr	s15, [r3]
10000e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
10000e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
10000e42:	4b48      	ldr	r3, [pc, #288]	; (10000f64 <HAL_TIM_PeriodElapsedCallback+0x304>)
10000e44:	edd3 6a00 	vldr	s13, [r3]
10000e48:	edd7 7a04 	vldr	s15, [r7, #16]
10000e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
10000e50:	ee77 7a27 	vadd.f32	s15, s14, s15
10000e54:	edc7 7a03 	vstr	s15, [r7, #12]


	  target_ccr = (int)(control_action);
10000e58:	edd7 7a03 	vldr	s15, [r7, #12]
10000e5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
10000e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
10000e64:	4b40      	ldr	r3, [pc, #256]	; (10000f68 <HAL_TIM_PeriodElapsedCallback+0x308>)
10000e66:	edc3 7a00 	vstr	s15, [r3]
	  uint32_t cur_ccr2 = htim8.Instance->CCR2+target_ccr;
10000e6a:	4b40      	ldr	r3, [pc, #256]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000e6c:	681b      	ldr	r3, [r3, #0]
10000e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10000e70:	ee07 3a90 	vmov	s15, r3
10000e74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10000e78:	4b3b      	ldr	r3, [pc, #236]	; (10000f68 <HAL_TIM_PeriodElapsedCallback+0x308>)
10000e7a:	edd3 7a00 	vldr	s15, [r3]
10000e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
10000e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10000e86:	ee17 3a90 	vmov	r3, s15
10000e8a:	60bb      	str	r3, [r7, #8]
	  if(cur_ccr2 > 300){
10000e8c:	68bb      	ldr	r3, [r7, #8]
10000e8e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
10000e92:	d919      	bls.n	10000ec8 <HAL_TIM_PeriodElapsedCallback+0x268>
		  if(cur_ccr2 > 20887){
10000e94:	68bb      	ldr	r3, [r7, #8]
10000e96:	f245 1297 	movw	r2, #20887	; 0x5197
10000e9a:	4293      	cmp	r3, r2
10000e9c:	d905      	bls.n	10000eaa <HAL_TIM_PeriodElapsedCallback+0x24a>
			  htim8.Instance->CCR2 = 20887;
10000e9e:	4b33      	ldr	r3, [pc, #204]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000ea0:	681b      	ldr	r3, [r3, #0]
10000ea2:	f245 1297 	movw	r2, #20887	; 0x5197
10000ea6:	639a      	str	r2, [r3, #56]	; 0x38
        	  htim8.Instance->CCR2 = 300;
          }
	  }

  }
}
10000ea8:	e025      	b.n	10000ef6 <HAL_TIM_PeriodElapsedCallback+0x296>
			  htim8.Instance->CCR2 += (int)target_ccr;
10000eaa:	4b30      	ldr	r3, [pc, #192]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000eac:	681b      	ldr	r3, [r3, #0]
10000eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
10000eb0:	4b2d      	ldr	r3, [pc, #180]	; (10000f68 <HAL_TIM_PeriodElapsedCallback+0x308>)
10000eb2:	edd3 7a00 	vldr	s15, [r3]
10000eb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
10000eba:	ee17 1a90 	vmov	r1, s15
10000ebe:	4b2b      	ldr	r3, [pc, #172]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000ec0:	681b      	ldr	r3, [r3, #0]
10000ec2:	440a      	add	r2, r1
10000ec4:	639a      	str	r2, [r3, #56]	; 0x38
}
10000ec6:	e016      	b.n	10000ef6 <HAL_TIM_PeriodElapsedCallback+0x296>
		  htim8.Instance->CCR2 = 0;
10000ec8:	4b28      	ldr	r3, [pc, #160]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000eca:	681b      	ldr	r3, [r3, #0]
10000ecc:	2200      	movs	r2, #0
10000ece:	639a      	str	r2, [r3, #56]	; 0x38
          if(target_rpm == 0 ){
10000ed0:	4b1e      	ldr	r3, [pc, #120]	; (10000f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
10000ed2:	edd3 7a00 	vldr	s15, [r3]
10000ed6:	eef5 7a40 	vcmp.f32	s15, #0.0
10000eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000ede:	d105      	bne.n	10000eec <HAL_TIM_PeriodElapsedCallback+0x28c>
        	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, 1);
10000ee0:	2201      	movs	r2, #1
10000ee2:	2180      	movs	r1, #128	; 0x80
10000ee4:	4822      	ldr	r0, [pc, #136]	; (10000f70 <HAL_TIM_PeriodElapsedCallback+0x310>)
10000ee6:	f001 fa0b 	bl	10002300 <HAL_GPIO_WritePin>
}
10000eea:	e004      	b.n	10000ef6 <HAL_TIM_PeriodElapsedCallback+0x296>
        	  htim8.Instance->CCR2 = 300;
10000eec:	4b1f      	ldr	r3, [pc, #124]	; (10000f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
10000eee:	681b      	ldr	r3, [r3, #0]
10000ef0:	f44f 7296 	mov.w	r2, #300	; 0x12c
10000ef4:	639a      	str	r2, [r3, #56]	; 0x38
}
10000ef6:	bf00      	nop
10000ef8:	3718      	adds	r7, #24
10000efa:	46bd      	mov	sp, r7
10000efc:	bd80      	pop	{r7, pc}
10000efe:	bf00      	nop
10000f00:	00000000 	.word	0x00000000
10000f04:	40e38800 	.word	0x40e38800
10000f08:	33333333 	.word	0x33333333
10000f0c:	3fc33333 	.word	0x3fc33333
10000f10:	1002043c 	.word	0x1002043c
10000f14:	10020648 	.word	0x10020648
10000f18:	1002041c 	.word	0x1002041c
10000f1c:	10020420 	.word	0x10020420
10000f20:	10020424 	.word	0x10020424
10000f24:	10020418 	.word	0x10020418
10000f28:	10020414 	.word	0x10020414
10000f2c:	10020284 	.word	0x10020284
10000f30:	51eb851f 	.word	0x51eb851f
10000f34:	42c80000 	.word	0x42c80000
10000f38:	10020428 	.word	0x10020428
10000f3c:	447a0000 	.word	0x447a0000
10000f40:	1002042c 	.word	0x1002042c
10000f44:	404e0000 	.word	0x404e0000
10000f48:	10020430 	.word	0x10020430
10000f4c:	10020004 	.word	0x10020004
10000f50:	10020434 	.word	0x10020434
10000f54:	10020018 	.word	0x10020018
10000f58:	10020438 	.word	0x10020438
10000f5c:	1002000c 	.word	0x1002000c
10000f60:	10020010 	.word	0x10020010
10000f64:	10020014 	.word	0x10020014
10000f68:	10020008 	.word	0x10020008
10000f6c:	100206c8 	.word	0x100206c8
10000f70:	50007000 	.word	0x50007000

10000f74 <is_number>:
//callback for openAMP(M4 Rx)
//#define RPMSG_PREFIX "RPMSG0 : "
//#define RPMSG_PREFIX_SIZE (sizeof(RPMSG_PREFIX) - 1)
//uint32_t cur_time;

int is_number(const char *str) {
10000f74:	b580      	push	{r7, lr}
10000f76:	b084      	sub	sp, #16
10000f78:	af00      	add	r7, sp, #0
10000f7a:	6078      	str	r0, [r7, #4]
    if (*str == '\0') return 0; // Empty string is not a number
10000f7c:	687b      	ldr	r3, [r7, #4]
10000f7e:	781b      	ldrb	r3, [r3, #0]
10000f80:	2b00      	cmp	r3, #0
10000f82:	d101      	bne.n	10000f88 <is_number+0x14>
10000f84:	2300      	movs	r3, #0
10000f86:	e00d      	b.n	10000fa4 <is_number+0x30>
    char *endptr;
    strtol(str, &endptr, 10);
10000f88:	f107 030c 	add.w	r3, r7, #12
10000f8c:	220a      	movs	r2, #10
10000f8e:	4619      	mov	r1, r3
10000f90:	6878      	ldr	r0, [r7, #4]
10000f92:	f009 ff77 	bl	1000ae84 <strtol>
    return *endptr == '\0'; // If endptr points to the null terminator, the string is a valid number
10000f96:	68fb      	ldr	r3, [r7, #12]
10000f98:	781b      	ldrb	r3, [r3, #0]
10000f9a:	2b00      	cmp	r3, #0
10000f9c:	bf0c      	ite	eq
10000f9e:	2301      	moveq	r3, #1
10000fa0:	2300      	movne	r3, #0
10000fa2:	b2db      	uxtb	r3, r3
}
10000fa4:	4618      	mov	r0, r3
10000fa6:	3710      	adds	r7, #16
10000fa8:	46bd      	mov	sp, r7
10000faa:	bd80      	pop	{r7, pc}

10000fac <VIRT_UART0_RxCpltCallback>:

char VirtUart0ChannelBuffRx[RPMSG_BUFFER_SIZE];
uint16_t VirtUart0ChannelRxSize = 0;
void VIRT_UART0_RxCpltCallback(VIRT_UART_HandleTypeDef *huart)
{
10000fac:	b580      	push	{r7, lr}
10000fae:	b082      	sub	sp, #8
10000fb0:	af00      	add	r7, sp, #0
10000fb2:	6078      	str	r0, [r7, #4]
	// receiving buffer part should be upgraded.
	// current version buffer managing is not good.
    VirtUart0ChannelRxSize = huart->RxXferSize < RPMSG_BUFFER_SIZE? huart->RxXferSize : RPMSG_BUFFER_SIZE-1;
10000fb4:	687b      	ldr	r3, [r7, #4]
10000fb6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
10000fba:	f240 12ff 	movw	r2, #511	; 0x1ff
10000fbe:	4293      	cmp	r3, r2
10000fc0:	bf28      	it	cs
10000fc2:	4613      	movcs	r3, r2
10000fc4:	b29a      	uxth	r2, r3
10000fc6:	4b20      	ldr	r3, [pc, #128]	; (10001048 <VIRT_UART0_RxCpltCallback+0x9c>)
10000fc8:	801a      	strh	r2, [r3, #0]
    memcpy(VirtUart0ChannelBuffRx, huart->pRxBuffPtr, VirtUart0ChannelRxSize);
10000fca:	687b      	ldr	r3, [r7, #4]
10000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10000fce:	4a1e      	ldr	r2, [pc, #120]	; (10001048 <VIRT_UART0_RxCpltCallback+0x9c>)
10000fd0:	8812      	ldrh	r2, [r2, #0]
10000fd2:	4619      	mov	r1, r3
10000fd4:	481d      	ldr	r0, [pc, #116]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10000fd6:	f009 fa83 	bl	1000a4e0 <memcpy>
    if(VirtUart0ChannelBuffRx[VirtUart0ChannelRxSize-1] == '\n'){
10000fda:	4b1b      	ldr	r3, [pc, #108]	; (10001048 <VIRT_UART0_RxCpltCallback+0x9c>)
10000fdc:	881b      	ldrh	r3, [r3, #0]
10000fde:	3b01      	subs	r3, #1
10000fe0:	4a1a      	ldr	r2, [pc, #104]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10000fe2:	5cd3      	ldrb	r3, [r2, r3]
10000fe4:	2b0a      	cmp	r3, #10
10000fe6:	d106      	bne.n	10000ff6 <VIRT_UART0_RxCpltCallback+0x4a>
    	VirtUart0ChannelBuffRx[VirtUart0ChannelRxSize-1] = '\0';
10000fe8:	4b17      	ldr	r3, [pc, #92]	; (10001048 <VIRT_UART0_RxCpltCallback+0x9c>)
10000fea:	881b      	ldrh	r3, [r3, #0]
10000fec:	3b01      	subs	r3, #1
10000fee:	4a17      	ldr	r2, [pc, #92]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10000ff0:	2100      	movs	r1, #0
10000ff2:	54d1      	strb	r1, [r2, r3]
10000ff4:	e005      	b.n	10001002 <VIRT_UART0_RxCpltCallback+0x56>
    } else {
    	VirtUart0ChannelBuffRx[VirtUart0ChannelRxSize] = '\0';
10000ff6:	4b14      	ldr	r3, [pc, #80]	; (10001048 <VIRT_UART0_RxCpltCallback+0x9c>)
10000ff8:	881b      	ldrh	r3, [r3, #0]
10000ffa:	461a      	mov	r2, r3
10000ffc:	4b13      	ldr	r3, [pc, #76]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10000ffe:	2100      	movs	r1, #0
10001000:	5499      	strb	r1, [r3, r2]
    }
    if (is_number(VirtUart0ChannelBuffRx)) {
10001002:	4812      	ldr	r0, [pc, #72]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10001004:	f7ff ffb6 	bl	10000f74 <is_number>
10001008:	4603      	mov	r3, r0
1000100a:	2b00      	cmp	r3, #0
1000100c:	d017      	beq.n	1000103e <VIRT_UART0_RxCpltCallback+0x92>
            target_rpm = (float)atoi(VirtUart0ChannelBuffRx);
1000100e:	480f      	ldr	r0, [pc, #60]	; (1000104c <VIRT_UART0_RxCpltCallback+0xa0>)
10001010:	f009 fa16 	bl	1000a440 <atoi>
10001014:	ee07 0a90 	vmov	s15, r0
10001018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1000101c:	4b0c      	ldr	r3, [pc, #48]	; (10001050 <VIRT_UART0_RxCpltCallback+0xa4>)
1000101e:	edc3 7a00 	vstr	s15, [r3]
            if(target_rpm > 0){
10001022:	4b0b      	ldr	r3, [pc, #44]	; (10001050 <VIRT_UART0_RxCpltCallback+0xa4>)
10001024:	edd3 7a00 	vldr	s15, [r3]
10001028:	eef5 7ac0 	vcmpe.f32	s15, #0.0
1000102c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10001030:	dc00      	bgt.n	10001034 <VIRT_UART0_RxCpltCallback+0x88>
//    if (VirtUart0ChannelRxSize < RPMSG_BUFFER_SIZE) {
//        VirtUart0ChannelBuffRx[VirtUart0ChannelRxSize] = '\0';
//    } else {
//        VirtUart0ChannelBuffRx[RPMSG_BUFFER_SIZE - 1] = '\0';
//    }
}
10001032:	e004      	b.n	1000103e <VIRT_UART0_RxCpltCallback+0x92>
            	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, 0);
10001034:	2200      	movs	r2, #0
10001036:	2180      	movs	r1, #128	; 0x80
10001038:	4806      	ldr	r0, [pc, #24]	; (10001054 <VIRT_UART0_RxCpltCallback+0xa8>)
1000103a:	f001 f961 	bl	10002300 <HAL_GPIO_WritePin>
}
1000103e:	bf00      	nop
10001040:	3708      	adds	r7, #8
10001042:	46bd      	mov	sp, r7
10001044:	bd80      	pop	{r7, pc}
10001046:	bf00      	nop
10001048:	10020640 	.word	0x10020640
1000104c:	10020440 	.word	0x10020440
10001050:	10020004 	.word	0x10020004
10001054:	50007000 	.word	0x50007000

10001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
10001058:	b580      	push	{r7, lr}
1000105a:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
1000105e:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10001060:	f000 fe22 	bl	10001ca8 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  if(IS_ENGINEERING_BOOT_MODE())
10001064:	4b50      	ldr	r3, [pc, #320]	; (100011a8 <main+0x150>)
10001066:	681b      	ldr	r3, [r3, #0]
10001068:	f003 0307 	and.w	r3, r3, #7
1000106c:	2b04      	cmp	r3, #4
1000106e:	d101      	bne.n	10001074 <main+0x1c>
  {
    /* Configure the system clock */
    SystemClock_Config();
10001070:	f000 f8b4 	bl	100011dc <SystemClock_Config>
  }

  if(IS_ENGINEERING_BOOT_MODE())
10001074:	4b4c      	ldr	r3, [pc, #304]	; (100011a8 <main+0x150>)
10001076:	681b      	ldr	r3, [r3, #0]
10001078:	f003 0307 	and.w	r3, r3, #7
1000107c:	2b04      	cmp	r3, #4
1000107e:	d102      	bne.n	10001086 <main+0x2e>
  {
    /* Configure the peripherals common clocks */
    PeriphCommonClock_Config();
10001080:	f000 fa22 	bl	100014c8 <PeriphCommonClock_Config>
10001084:	e005      	b.n	10001092 <main+0x3a>
  }
  else
  {
    /* IPCC initialisation */
    MX_IPCC_Init();
10001086:	f7ff fd5f 	bl	10000b48 <MX_IPCC_Init>
    /* OpenAmp initialisation ---------------------------------*/
    MX_OPENAMP_Init(RPMSG_REMOTE, NULL);
1000108a:	2100      	movs	r1, #0
1000108c:	2001      	movs	r0, #1
1000108e:	f009 f8e7 	bl	1000a260 <MX_OPENAMP_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
10001092:	f7ff fd42 	bl	10000b1a <MX_GPIO_Init>
  MX_DMA_Init();
10001096:	f7ff fd2f 	bl	10000af8 <MX_DMA_Init>
  MX_TIM1_Init();
1000109a:	f000 fbf5 	bl	10001888 <MX_TIM1_Init>
  MX_TIM2_Init();
1000109e:	f000 fc6f 	bl	10001980 <MX_TIM2_Init>
  MX_TIM8_Init();
100010a2:	f000 fcbb 	bl	10001a1c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // OpenAmp setup
  if (VIRT_UART_Init(&huart0) != VIRT_UART_OK) {
100010a6:	4841      	ldr	r0, [pc, #260]	; (100011ac <main+0x154>)
100010a8:	f008 fc36 	bl	10009918 <VIRT_UART_Init>
100010ac:	4603      	mov	r3, r0
100010ae:	2b00      	cmp	r3, #0
100010b0:	d001      	beq.n	100010b6 <main+0x5e>
    Error_Handler();
100010b2:	f000 fa36 	bl	10001522 <Error_Handler>
  }

  if(VIRT_UART_RegisterCallback(&huart0, VIRT_UART_RXCPLT_CB_ID, VIRT_UART0_RxCpltCallback) != VIRT_UART_OK)
100010b6:	4a3e      	ldr	r2, [pc, #248]	; (100011b0 <main+0x158>)
100010b8:	2100      	movs	r1, #0
100010ba:	483c      	ldr	r0, [pc, #240]	; (100011ac <main+0x154>)
100010bc:	f008 fc48 	bl	10009950 <VIRT_UART_RegisterCallback>
100010c0:	4603      	mov	r3, r0
100010c2:	2b00      	cmp	r3, #0
100010c4:	d001      	beq.n	100010ca <main+0x72>
  {
   Error_Handler();
100010c6:	f000 fa2c 	bl	10001522 <Error_Handler>
  }

  // timer setup
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1|TIM_CHANNEL_2);	// encoder mode init (htim1_channel1,2 to read encoder A,B phase)						// inputcapture mode init (htim1_channel3, to read encoder I)
100010ca:	2104      	movs	r1, #4
100010cc:	4839      	ldr	r0, [pc, #228]	; (100011b4 <main+0x15c>)
100010ce:	f005 fa39 	bl	10006544 <HAL_TIM_Encoder_Start>
  if (HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3) != HAL_OK) {
100010d2:	2108      	movs	r1, #8
100010d4:	4837      	ldr	r0, [pc, #220]	; (100011b4 <main+0x15c>)
100010d6:	f005 f92b 	bl	10006330 <HAL_TIM_IC_Start_IT>
100010da:	4603      	mov	r3, r0
100010dc:	2b00      	cmp	r3, #0
100010de:	d001      	beq.n	100010e4 <main+0x8c>
	  Error_Handler();
100010e0:	f000 fa1f 	bl	10001522 <Error_Handler>
  }
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK){
100010e4:	4834      	ldr	r0, [pc, #208]	; (100011b8 <main+0x160>)
100010e6:	f005 f84b 	bl	10006180 <HAL_TIM_Base_Start_IT>
100010ea:	4603      	mov	r3, r0
100010ec:	2b00      	cmp	r3, #0
100010ee:	d001      	beq.n	100010f4 <main+0x9c>
      Error_Handler();
100010f0:	f000 fa17 	bl	10001522 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2) != HAL_OK ){
100010f4:	2104      	movs	r1, #4
100010f6:	4831      	ldr	r0, [pc, #196]	; (100011bc <main+0x164>)
100010f8:	f005 f898 	bl	1000622c <HAL_TIM_PWM_Start>
100010fc:	4603      	mov	r3, r0
100010fe:	2b00      	cmp	r3, #0
10001100:	d001      	beq.n	10001106 <main+0xae>
	  Error_Handler();
10001102:	f000 fa0e 	bl	10001522 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t prev_t = 0;
10001106:	2300      	movs	r3, #0
10001108:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
  while (1)
  {
	  //OpenAMP receive
	  OPENAMP_check_for_message();
1000110c:	f009 f95a 	bl	1000a3c4 <OPENAMP_check_for_message>
	  // send encoder data to A7
		  // calculate encoder from origin, encoder speed/ms.
	  if(send_openAMP){
10001110:	4b2b      	ldr	r3, [pc, #172]	; (100011c0 <main+0x168>)
10001112:	781b      	ldrb	r3, [r3, #0]
10001114:	2b00      	cmp	r3, #0
10001116:	d0f9      	beq.n	1000110c <main+0xb4>
		  if(prev_t == cur_time_ms) continue;
10001118:	4b2a      	ldr	r3, [pc, #168]	; (100011c4 <main+0x16c>)
1000111a:	681b      	ldr	r3, [r3, #0]
1000111c:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
10001120:	429a      	cmp	r2, r3
10001122:	d03f      	beq.n	100011a4 <main+0x14c>
		  int encoder_corrected = calculate_relative_encoder_value(encoder_origin, encoder_cur_count);
10001124:	4b28      	ldr	r3, [pc, #160]	; (100011c8 <main+0x170>)
10001126:	681b      	ldr	r3, [r3, #0]
10001128:	4a28      	ldr	r2, [pc, #160]	; (100011cc <main+0x174>)
1000112a:	6812      	ldr	r2, [r2, #0]
1000112c:	4611      	mov	r1, r2
1000112e:	4618      	mov	r0, r3
10001130:	f7ff fd7a 	bl	10000c28 <calculate_relative_encoder_value>
10001134:	f8c7 0208 	str.w	r0, [r7, #520]	; 0x208
		  int encoder_speed_per_ms = round(filtered_count_diff);
10001138:	4b25      	ldr	r3, [pc, #148]	; (100011d0 <main+0x178>)
1000113a:	681b      	ldr	r3, [r3, #0]
1000113c:	4618      	mov	r0, r3
1000113e:	f7ff f94b 	bl	100003d8 <__aeabi_f2d>
10001142:	4602      	mov	r2, r0
10001144:	460b      	mov	r3, r1
10001146:	ec43 2b10 	vmov	d0, r2, r3
1000114a:	f00a fc35 	bl	1000b9b8 <round>
1000114e:	ec53 2b10 	vmov	r2, r3, d0
10001152:	4610      	mov	r0, r2
10001154:	4619      	mov	r1, r3
10001156:	f7ff fc31 	bl	100009bc <__aeabi_d2iz>
1000115a:	4603      	mov	r3, r0
1000115c:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204

		  // change format to fit the VIRT_UART_Transmit. "%05d%02lu," is the form.
		  char buffer_virtio0[RPMSG_BUFFER_SIZE];
		  snprintf(buffer_virtio0, RPMSG_BUFFER_SIZE, "%09ld%05d%05d%d\n", cur_time_ms, encoder_corrected, encoder_speed_per_ms, (int)is_origin_set);
10001160:	4b18      	ldr	r3, [pc, #96]	; (100011c4 <main+0x16c>)
10001162:	681a      	ldr	r2, [r3, #0]
10001164:	4b1b      	ldr	r3, [pc, #108]	; (100011d4 <main+0x17c>)
10001166:	781b      	ldrb	r3, [r3, #0]
10001168:	1d38      	adds	r0, r7, #4
1000116a:	9302      	str	r3, [sp, #8]
1000116c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
10001170:	9301      	str	r3, [sp, #4]
10001172:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
10001176:	9300      	str	r3, [sp, #0]
10001178:	4613      	mov	r3, r2
1000117a:	4a17      	ldr	r2, [pc, #92]	; (100011d8 <main+0x180>)
1000117c:	f44f 7100 	mov.w	r1, #512	; 0x200
10001180:	f009 fda2 	bl	1000acc8 <sniprintf>
//		  snprintf(buffer_virtio0, RPMSG_BUFFER_SIZE, "%05d%05d%d\n", encoder_corrected, encoder_speed_per_ms, (int)is_origin_set);
		  VIRT_UART_Transmit(&huart0, buffer_virtio0, strlen(buffer_virtio0));
10001184:	1d3b      	adds	r3, r7, #4
10001186:	4618      	mov	r0, r3
10001188:	f7fe ff64 	bl	10000054 <strlen>
1000118c:	4603      	mov	r3, r0
1000118e:	b29a      	uxth	r2, r3
10001190:	1d3b      	adds	r3, r7, #4
10001192:	4619      	mov	r1, r3
10001194:	4805      	ldr	r0, [pc, #20]	; (100011ac <main+0x154>)
10001196:	f008 fbf5 	bl	10009984 <VIRT_UART_Transmit>
		  prev_t = cur_time_ms;
1000119a:	4b0a      	ldr	r3, [pc, #40]	; (100011c4 <main+0x16c>)
1000119c:	681b      	ldr	r3, [r3, #0]
1000119e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
100011a2:	e7b3      	b.n	1000110c <main+0xb4>
		  if(prev_t == cur_time_ms) continue;
100011a4:	bf00      	nop
	  OPENAMP_check_for_message();
100011a6:	e7b1      	b.n	1000110c <main+0xb4>
100011a8:	50020000 	.word	0x50020000
100011ac:	10020228 	.word	0x10020228
100011b0:	10000fad 	.word	0x10000fad
100011b4:	10020648 	.word	0x10020648
100011b8:	10020688 	.word	0x10020688
100011bc:	100206c8 	.word	0x100206c8
100011c0:	1002001c 	.word	0x1002001c
100011c4:	1002043c 	.word	0x1002043c
100011c8:	10020278 	.word	0x10020278
100011cc:	1002041c 	.word	0x1002041c
100011d0:	10020428 	.word	0x10020428
100011d4:	10020280 	.word	0x10020280
100011d8:	1000baac 	.word	0x1000baac

100011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
100011dc:	b580      	push	{r7, lr}
100011de:	b0d2      	sub	sp, #328	; 0x148
100011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
100011e2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100011e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100011ea:	4618      	mov	r0, r3
100011ec:	f44f 738a 	mov.w	r3, #276	; 0x114
100011f0:	461a      	mov	r2, r3
100011f2:	2100      	movs	r1, #0
100011f4:	f009 f982 	bl	1000a4fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
100011f8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100011fc:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001200:	4618      	mov	r0, r3
10001202:	2330      	movs	r3, #48	; 0x30
10001204:	461a      	mov	r2, r3
10001206:	2100      	movs	r1, #0
10001208:	f009 f978 	bl	1000a4fc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
1000120c:	f001 facc 	bl	100027a8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
10001210:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001214:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10001218:	f023 0330 	bic.w	r3, r3, #48	; 0x30
1000121c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10001220:	f043 0320 	orr.w	r3, r3, #32
10001224:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSI
10001228:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000122c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001230:	2217      	movs	r2, #23
10001232:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIG;
10001234:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001238:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000123c:	f44f 62b0 	mov.w	r2, #1408	; 0x580
10001240:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
10001242:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001246:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000124a:	2201      	movs	r2, #1
1000124c:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
1000124e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001252:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001256:	2201      	movs	r2, #1
10001258:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDivValue = RCC_HSI_DIV1;
1000125a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000125e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001262:	2200      	movs	r2, #0
10001264:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
10001266:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000126a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000126e:	2210      	movs	r2, #16
10001270:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
10001272:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001276:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000127a:	2200      	movs	r2, #0
1000127c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
1000127e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001282:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001286:	2202      	movs	r2, #2
10001288:	661a      	str	r2, [r3, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLL12SOURCE_HSE;
1000128a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000128e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001292:	2201      	movs	r2, #1
10001294:	665a      	str	r2, [r3, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLLM = 3;
10001296:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000129a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000129e:	2203      	movs	r2, #3
100012a0:	669a      	str	r2, [r3, #104]	; 0x68
  RCC_OscInitStruct.PLL2.PLLN = 66;
100012a2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012a6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012aa:	2242      	movs	r2, #66	; 0x42
100012ac:	66da      	str	r2, [r3, #108]	; 0x6c
  RCC_OscInitStruct.PLL2.PLLP = 2;
100012ae:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012b6:	2202      	movs	r2, #2
100012b8:	671a      	str	r2, [r3, #112]	; 0x70
  RCC_OscInitStruct.PLL2.PLLQ = 1;
100012ba:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012be:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012c2:	2201      	movs	r2, #1
100012c4:	675a      	str	r2, [r3, #116]	; 0x74
  RCC_OscInitStruct.PLL2.PLLR = 1;
100012c6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012ce:	2201      	movs	r2, #1
100012d0:	679a      	str	r2, [r3, #120]	; 0x78
  RCC_OscInitStruct.PLL2.PLLFRACV = 0x1400;
100012d2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012d6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012da:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
100012de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC_OscInitStruct.PLL2.PLLMODE = RCC_PLL_FRACTIONAL;
100012e2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012ea:	2201      	movs	r2, #1
100012ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
100012f0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100012f4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100012f8:	2202      	movs	r2, #2
100012fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLL3SOURCE_HSE;
100012fe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001302:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001306:	2201      	movs	r2, #1
10001308:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  RCC_OscInitStruct.PLL3.PLLM = 2;
1000130c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001310:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001314:	2202      	movs	r2, #2
10001316:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  RCC_OscInitStruct.PLL3.PLLN = 34;
1000131a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000131e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001322:	2222      	movs	r2, #34	; 0x22
10001324:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  RCC_OscInitStruct.PLL3.PLLP = 2;
10001328:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000132c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001330:	2202      	movs	r2, #2
10001332:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  RCC_OscInitStruct.PLL3.PLLQ = 17;
10001336:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000133a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000133e:	2211      	movs	r2, #17
10001340:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  RCC_OscInitStruct.PLL3.PLLR = 37;
10001344:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001348:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000134c:	2225      	movs	r2, #37	; 0x25
1000134e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  RCC_OscInitStruct.PLL3.PLLRGE = RCC_PLL3IFRANGE_1;
10001352:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001356:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000135a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
1000135e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  RCC_OscInitStruct.PLL3.PLLFRACV = 6660;
10001362:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001366:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000136a:	f641 2204 	movw	r2, #6660	; 0x1a04
1000136e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  RCC_OscInitStruct.PLL3.PLLMODE = RCC_PLL_FRACTIONAL;
10001372:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001376:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000137a:	2201      	movs	r2, #1
1000137c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
10001380:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001384:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001388:	2202      	movs	r2, #2
1000138a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLL4SOURCE_HSE;
1000138e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001392:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001396:	2201      	movs	r2, #1
10001398:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  RCC_OscInitStruct.PLL4.PLLM = 4;
1000139c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013a0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013a4:	2204      	movs	r2, #4
100013a6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_OscInitStruct.PLL4.PLLN = 99;
100013aa:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013ae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013b2:	2263      	movs	r2, #99	; 0x63
100013b4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  RCC_OscInitStruct.PLL4.PLLP = 6;
100013b8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013bc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013c0:	2206      	movs	r2, #6
100013c2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  RCC_OscInitStruct.PLL4.PLLQ = 8;
100013c6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013ce:	2208      	movs	r2, #8
100013d0:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  RCC_OscInitStruct.PLL4.PLLR = 8;
100013d4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013dc:	2208      	movs	r2, #8
100013de:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  RCC_OscInitStruct.PLL4.PLLRGE = RCC_PLL4IFRANGE_0;
100013e2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013ea:	2200      	movs	r2, #0
100013ec:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  RCC_OscInitStruct.PLL4.PLLFRACV = 0;
100013f0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100013f4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100013f8:	2200      	movs	r2, #0
100013fa:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  RCC_OscInitStruct.PLL4.PLLMODE = RCC_PLL_INTEGER;
100013fe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001402:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10001406:	2200      	movs	r2, #0
10001408:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
1000140c:	f107 0334 	add.w	r3, r7, #52	; 0x34
10001410:	4618      	mov	r0, r3
10001412:	f001 f9d9 	bl	100027c8 <HAL_RCC_OscConfig>
10001416:	4603      	mov	r3, r0
10001418:	2b00      	cmp	r3, #0
1000141a:	d001      	beq.n	10001420 <SystemClock_Config+0x244>
  {
    Error_Handler();
1000141c:	f000 f881 	bl	10001522 <Error_Handler>
  }

  /** RCC Clock Config
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_ACLK
10001420:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001424:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001428:	22fe      	movs	r2, #254	; 0xfe
1000142a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3|RCC_CLOCKTYPE_PCLK4
                              |RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.AXISSInit.AXI_Clock = RCC_AXISSOURCE_PLL2;
1000142c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001430:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001434:	2202      	movs	r2, #2
10001436:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.AXISSInit.AXI_Div = RCC_AXI_DIV1;
10001438:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000143c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001440:	2200      	movs	r2, #0
10001442:	611a      	str	r2, [r3, #16]
  RCC_ClkInitStruct.MCUInit.MCU_Clock = RCC_MCUSSOURCE_PLL3;
10001444:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001448:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
1000144c:	2203      	movs	r2, #3
1000144e:	615a      	str	r2, [r3, #20]
  RCC_ClkInitStruct.MCUInit.MCU_Div = RCC_MCU_DIV1;
10001450:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001454:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001458:	2200      	movs	r2, #0
1000145a:	619a      	str	r2, [r3, #24]
  RCC_ClkInitStruct.APB4_Div = RCC_APB4_DIV2;
1000145c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001460:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001464:	2201      	movs	r2, #1
10001466:	61da      	str	r2, [r3, #28]
  RCC_ClkInitStruct.APB5_Div = RCC_APB5_DIV4;
10001468:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000146c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001470:	2202      	movs	r2, #2
10001472:	621a      	str	r2, [r3, #32]
  RCC_ClkInitStruct.APB1_Div = RCC_APB1_DIV2;
10001474:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001478:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
1000147c:	2201      	movs	r2, #1
1000147e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_ClkInitStruct.APB2_Div = RCC_APB2_DIV2;
10001480:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001484:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001488:	2201      	movs	r2, #1
1000148a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_ClkInitStruct.APB3_Div = RCC_APB3_DIV2;
1000148c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10001490:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10001494:	2201      	movs	r2, #1
10001496:	62da      	str	r2, [r3, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
10001498:	1d3b      	adds	r3, r7, #4
1000149a:	4618      	mov	r0, r3
1000149c:	f001 ff32 	bl	10003304 <HAL_RCC_ClockConfig>
100014a0:	4603      	mov	r3, r0
100014a2:	2b00      	cmp	r3, #0
100014a4:	d001      	beq.n	100014aa <SystemClock_Config+0x2ce>
  {
    Error_Handler();
100014a6:	f000 f83c 	bl	10001522 <Error_Handler>
  }

  /** Set the HSE division factor for RTC clock
  */
  __HAL_RCC_RTC_HSEDIV(24);
100014aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100014ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
100014b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
100014b4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100014b8:	f043 0317 	orr.w	r3, r3, #23
100014bc:	6453      	str	r3, [r2, #68]	; 0x44
}
100014be:	bf00      	nop
100014c0:	f507 77a4 	add.w	r7, r7, #328	; 0x148
100014c4:	46bd      	mov	sp, r7
100014c6:	bd80      	pop	{r7, pc}

100014c8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
100014c8:	b580      	push	{r7, lr}
100014ca:	b0d6      	sub	sp, #344	; 0x158
100014cc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
100014ce:	f507 73ac 	add.w	r3, r7, #344	; 0x158
100014d2:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
100014d6:	4618      	mov	r0, r3
100014d8:	f44f 73ac 	mov.w	r3, #344	; 0x158
100014dc:	461a      	mov	r2, r3
100014de:	2100      	movs	r1, #0
100014e0:	f009 f80c 	bl	1000a4fc <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
100014e4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
100014e8:	f5a3 71ac 	sub.w	r1, r3, #344	; 0x158
100014ec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
100014f0:	f04f 0300 	mov.w	r3, #0
100014f4:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInit.CkperClockSelection = RCC_CKPERCLKSOURCE_HSE;
100014f8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
100014fc:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
10001500:	2202      	movs	r2, #2
10001502:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
10001506:	463b      	mov	r3, r7
10001508:	4618      	mov	r0, r3
1000150a:	f002 ff79 	bl	10004400 <HAL_RCCEx_PeriphCLKConfig>
1000150e:	4603      	mov	r3, r0
10001510:	2b00      	cmp	r3, #0
10001512:	d001      	beq.n	10001518 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
10001514:	f000 f805 	bl	10001522 <Error_Handler>
  }
}
10001518:	bf00      	nop
1000151a:	f507 77ac 	add.w	r7, r7, #344	; 0x158
1000151e:	46bd      	mov	sp, r7
10001520:	bd80      	pop	{r7, pc}

10001522 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
10001522:	b480      	push	{r7}
10001524:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10001526:	b672      	cpsid	i
}
10001528:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
1000152a:	e7fe      	b.n	1000152a <Error_Handler+0x8>

1000152c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
1000152c:	b580      	push	{r7, lr}
1000152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
10001530:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001534:	f44f 6200 	mov.w	r2, #2048	; 0x800
10001538:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
1000153c:	2200      	movs	r2, #0
1000153e:	2101      	movs	r1, #1
10001540:	f06f 000b 	mvn.w	r0, #11
10001544:	f000 fcfb 	bl	10001f3e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
10001548:	2200      	movs	r2, #0
1000154a:	2101      	movs	r1, #1
1000154c:	f06f 000a 	mvn.w	r0, #10
10001550:	f000 fcf5 	bl	10001f3e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
10001554:	2200      	movs	r2, #0
10001556:	2101      	movs	r1, #1
10001558:	f06f 0009 	mvn.w	r0, #9
1000155c:	f000 fcef 	bl	10001f3e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
10001560:	2200      	movs	r2, #0
10001562:	2101      	movs	r1, #1
10001564:	f06f 0004 	mvn.w	r0, #4
10001568:	f000 fce9 	bl	10001f3e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
1000156c:	2200      	movs	r2, #0
1000156e:	2101      	movs	r1, #1
10001570:	f06f 0003 	mvn.w	r0, #3
10001574:	f000 fce3 	bl	10001f3e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
10001578:	2200      	movs	r2, #0
1000157a:	2101      	movs	r1, #1
1000157c:	f06f 0001 	mvn.w	r0, #1
10001580:	f000 fcdd 	bl	10001f3e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 1, 0);
10001584:	2200      	movs	r2, #0
10001586:	2101      	movs	r1, #1
10001588:	2005      	movs	r0, #5
1000158a:	f000 fcd8 	bl	10001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
1000158e:	2005      	movs	r0, #5
10001590:	f000 fcf1 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 1, 0);
10001594:	2200      	movs	r2, #0
10001596:	2101      	movs	r1, #1
10001598:	2051      	movs	r0, #81	; 0x51
1000159a:	f000 fcd0 	bl	10001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
1000159e:	2051      	movs	r0, #81	; 0x51
100015a0:	f000 fce9 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* HSEM_IT2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IT2_IRQn, 1, 0);
100015a4:	2200      	movs	r2, #0
100015a6:	2101      	movs	r1, #1
100015a8:	207d      	movs	r0, #125	; 0x7d
100015aa:	f000 fcc8 	bl	10001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IT2_IRQn);
100015ae:	207d      	movs	r0, #125	; 0x7d
100015b0:	f000 fce1 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* MPU_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MPU_SEV_IRQn, 1, 0);
100015b4:	2200      	movs	r2, #0
100015b6:	2101      	movs	r1, #1
100015b8:	2090      	movs	r0, #144	; 0x90
100015ba:	f000 fcc0 	bl	10001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MPU_SEV_IRQn);
100015be:	2090      	movs	r0, #144	; 0x90
100015c0:	f000 fcd9 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* RCC_WAKEUP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_WAKEUP_IRQn, 0, 0);
100015c4:	2200      	movs	r2, #0
100015c6:	2100      	movs	r1, #0
100015c8:	2091      	movs	r0, #145	; 0x91
100015ca:	f000 fcb8 	bl	10001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_WAKEUP_IRQn);
100015ce:	2091      	movs	r0, #145	; 0x91
100015d0:	f000 fcd1 	bl	10001f76 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
100015d4:	bf00      	nop
100015d6:	bd80      	pop	{r7, pc}

100015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
100015d8:	b480      	push	{r7}
100015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
100015dc:	e7fe      	b.n	100015dc <NMI_Handler+0x4>

100015de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
100015de:	b480      	push	{r7}
100015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
100015e2:	e7fe      	b.n	100015e2 <HardFault_Handler+0x4>

100015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
100015e4:	b480      	push	{r7}
100015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
100015e8:	e7fe      	b.n	100015e8 <MemManage_Handler+0x4>

100015ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
100015ea:	b480      	push	{r7}
100015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
100015ee:	e7fe      	b.n	100015ee <BusFault_Handler+0x4>

100015f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
100015f0:	b480      	push	{r7}
100015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
100015f4:	e7fe      	b.n	100015f4 <UsageFault_Handler+0x4>

100015f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
100015f6:	b480      	push	{r7}
100015f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
100015fa:	bf00      	nop
100015fc:	46bd      	mov	sp, r7
100015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
10001602:	4770      	bx	lr

10001604 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
10001604:	b480      	push	{r7}
10001606:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
10001608:	bf00      	nop
1000160a:	46bd      	mov	sp, r7
1000160c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001610:	4770      	bx	lr

10001612 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
10001612:	b480      	push	{r7}
10001614:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10001616:	bf00      	nop
10001618:	46bd      	mov	sp, r7
1000161a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000161e:	4770      	bx	lr

10001620 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
10001620:	b580      	push	{r7, lr}
10001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10001624:	f000 fb90 	bl	10001d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10001628:	bf00      	nop
1000162a:	bd80      	pop	{r7, pc}

1000162c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
1000162c:	b480      	push	{r7}
1000162e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
10001630:	bf00      	nop
10001632:	46bd      	mov	sp, r7
10001634:	f85d 7b04 	ldr.w	r7, [sp], #4
10001638:	4770      	bx	lr
	...

1000163c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
1000163c:	b580      	push	{r7, lr}
1000163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
10001640:	4802      	ldr	r0, [pc, #8]	; (1000164c <TIM1_BRK_IRQHandler+0x10>)
10001642:	f004 ffb7 	bl	100065b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
10001646:	bf00      	nop
10001648:	bd80      	pop	{r7, pc}
1000164a:	bf00      	nop
1000164c:	10020648 	.word	0x10020648

10001650 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
10001650:	b580      	push	{r7, lr}
10001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
10001654:	4802      	ldr	r0, [pc, #8]	; (10001660 <TIM1_UP_IRQHandler+0x10>)
10001656:	f004 ffad 	bl	100065b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
1000165a:	bf00      	nop
1000165c:	bd80      	pop	{r7, pc}
1000165e:	bf00      	nop
10001660:	10020648 	.word	0x10020648

10001664 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupt.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
10001664:	b580      	push	{r7, lr}
10001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
10001668:	4802      	ldr	r0, [pc, #8]	; (10001674 <TIM1_TRG_COM_IRQHandler+0x10>)
1000166a:	f004 ffa3 	bl	100065b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
1000166e:	bf00      	nop
10001670:	bd80      	pop	{r7, pc}
10001672:	bf00      	nop
10001674:	10020648 	.word	0x10020648

10001678 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
10001678:	b580      	push	{r7, lr}
1000167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
1000167c:	4802      	ldr	r0, [pc, #8]	; (10001688 <TIM1_CC_IRQHandler+0x10>)
1000167e:	f004 ff99 	bl	100065b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
10001682:	bf00      	nop
10001684:	bd80      	pop	{r7, pc}
10001686:	bf00      	nop
10001688:	10020648 	.word	0x10020648

1000168c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
1000168c:	b580      	push	{r7, lr}
1000168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
10001690:	4802      	ldr	r0, [pc, #8]	; (1000169c <TIM2_IRQHandler+0x10>)
10001692:	f004 ff8f 	bl	100065b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
10001696:	bf00      	nop
10001698:	bd80      	pop	{r7, pc}
1000169a:	bf00      	nop
1000169c:	10020688 	.word	0x10020688

100016a0 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
100016a0:	b480      	push	{r7}
100016a2:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
100016a4:	bf00      	nop
100016a6:	46bd      	mov	sp, r7
100016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
100016ac:	4770      	bx	lr
	...

100016b0 <IPCC_RX1_IRQHandler>:

/**
  * @brief This function handles IPCC RX1 occupied interrupt.
  */
void IPCC_RX1_IRQHandler(void)
{
100016b0:	b580      	push	{r7, lr}
100016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_RX1_IRQn 0 */

  /* USER CODE END IPCC_RX1_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
100016b4:	4802      	ldr	r0, [pc, #8]	; (100016c0 <IPCC_RX1_IRQHandler+0x10>)
100016b6:	f000 ffa9 	bl	1000260c <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_RX1_IRQn 1 */

  /* USER CODE END IPCC_RX1_IRQn 1 */
}
100016ba:	bf00      	nop
100016bc:	bd80      	pop	{r7, pc}
100016be:	bf00      	nop
100016c0:	100201ec 	.word	0x100201ec

100016c4 <IPCC_TX1_IRQHandler>:

/**
  * @brief This function handles IPCC TX1 free interrupt.
  */
void IPCC_TX1_IRQHandler(void)
{
100016c4:	b580      	push	{r7, lr}
100016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_TX1_IRQn 0 */

  /* USER CODE END IPCC_TX1_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
100016c8:	4802      	ldr	r0, [pc, #8]	; (100016d4 <IPCC_TX1_IRQHandler+0x10>)
100016ca:	f000 ff51 	bl	10002570 <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_TX1_IRQn 1 */

  /* USER CODE END IPCC_TX1_IRQn 1 */
}
100016ce:	bf00      	nop
100016d0:	bd80      	pop	{r7, pc}
100016d2:	bf00      	nop
100016d4:	100201ec 	.word	0x100201ec

100016d8 <HSEM_IT2_IRQHandler>:

/**
  * @brief This function handles HSEM interrupt 2.
  */
void HSEM_IT2_IRQHandler(void)
{
100016d8:	b580      	push	{r7, lr}
100016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IT2_IRQn 0 */

  /* USER CODE END HSEM_IT2_IRQn 0 */
  HAL_HSEM_IRQHandler();
100016dc:	f000 fe2a 	bl	10002334 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IT2_IRQn 1 */

  /* USER CODE END HSEM_IT2_IRQn 1 */
}
100016e0:	bf00      	nop
100016e2:	bd80      	pop	{r7, pc}

100016e4 <MPU_SEV_IRQHandler>:

/**
  * @brief This function handles Cortex-A7 send event interrupt through EXTI line 66.
  */
void MPU_SEV_IRQHandler(void)
{
100016e4:	b480      	push	{r7}
100016e6:	af00      	add	r7, sp, #0

  /* USER CODE END MPU_SEV_IRQn 0 */
  /* USER CODE BEGIN MPU_SEV_IRQn 1 */

  /* USER CODE END MPU_SEV_IRQn 1 */
}
100016e8:	bf00      	nop
100016ea:	46bd      	mov	sp, r7
100016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
100016f0:	4770      	bx	lr

100016f2 <RCC_WAKEUP_IRQHandler>:

/**
  * @brief This function handles RCC wake-up interrupt.
  */
void RCC_WAKEUP_IRQHandler(void)
{
100016f2:	b580      	push	{r7, lr}
100016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 0 */

  /* USER CODE END RCC_WAKEUP_IRQn 0 */
  HAL_RCC_WAKEUP_IRQHandler();
100016f6:	f002 fa23 	bl	10003b40 <HAL_RCC_WAKEUP_IRQHandler>
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 1 */

  /* USER CODE END RCC_WAKEUP_IRQn 1 */
}
100016fa:	bf00      	nop
100016fc:	bd80      	pop	{r7, pc}

100016fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
100016fe:	b480      	push	{r7}
10001700:	af00      	add	r7, sp, #0
  return 1;
10001702:	2301      	movs	r3, #1
}
10001704:	4618      	mov	r0, r3
10001706:	46bd      	mov	sp, r7
10001708:	f85d 7b04 	ldr.w	r7, [sp], #4
1000170c:	4770      	bx	lr

1000170e <_kill>:

int _kill(int pid, int sig)
{
1000170e:	b580      	push	{r7, lr}
10001710:	b082      	sub	sp, #8
10001712:	af00      	add	r7, sp, #0
10001714:	6078      	str	r0, [r7, #4]
10001716:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
10001718:	f008 fe96 	bl	1000a448 <__errno>
1000171c:	4603      	mov	r3, r0
1000171e:	2216      	movs	r2, #22
10001720:	601a      	str	r2, [r3, #0]
  return -1;
10001722:	f04f 33ff 	mov.w	r3, #4294967295
}
10001726:	4618      	mov	r0, r3
10001728:	3708      	adds	r7, #8
1000172a:	46bd      	mov	sp, r7
1000172c:	bd80      	pop	{r7, pc}

1000172e <_exit>:

void _exit (int status)
{
1000172e:	b580      	push	{r7, lr}
10001730:	b082      	sub	sp, #8
10001732:	af00      	add	r7, sp, #0
10001734:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
10001736:	f04f 31ff 	mov.w	r1, #4294967295
1000173a:	6878      	ldr	r0, [r7, #4]
1000173c:	f7ff ffe7 	bl	1000170e <_kill>
  while (1) {}    /* Make sure we hang here */
10001740:	e7fe      	b.n	10001740 <_exit+0x12>

10001742 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
10001742:	b580      	push	{r7, lr}
10001744:	b086      	sub	sp, #24
10001746:	af00      	add	r7, sp, #0
10001748:	60f8      	str	r0, [r7, #12]
1000174a:	60b9      	str	r1, [r7, #8]
1000174c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
1000174e:	2300      	movs	r3, #0
10001750:	617b      	str	r3, [r7, #20]
10001752:	e00a      	b.n	1000176a <_read+0x28>
  {
    *ptr++ = __io_getchar();
10001754:	f3af 8000 	nop.w
10001758:	4601      	mov	r1, r0
1000175a:	68bb      	ldr	r3, [r7, #8]
1000175c:	1c5a      	adds	r2, r3, #1
1000175e:	60ba      	str	r2, [r7, #8]
10001760:	b2ca      	uxtb	r2, r1
10001762:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
10001764:	697b      	ldr	r3, [r7, #20]
10001766:	3301      	adds	r3, #1
10001768:	617b      	str	r3, [r7, #20]
1000176a:	697a      	ldr	r2, [r7, #20]
1000176c:	687b      	ldr	r3, [r7, #4]
1000176e:	429a      	cmp	r2, r3
10001770:	dbf0      	blt.n	10001754 <_read+0x12>
  }

  return len;
10001772:	687b      	ldr	r3, [r7, #4]
}
10001774:	4618      	mov	r0, r3
10001776:	3718      	adds	r7, #24
10001778:	46bd      	mov	sp, r7
1000177a:	bd80      	pop	{r7, pc}

1000177c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
1000177c:	b580      	push	{r7, lr}
1000177e:	b086      	sub	sp, #24
10001780:	af00      	add	r7, sp, #0
10001782:	60f8      	str	r0, [r7, #12]
10001784:	60b9      	str	r1, [r7, #8]
10001786:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
10001788:	2300      	movs	r3, #0
1000178a:	617b      	str	r3, [r7, #20]
1000178c:	e009      	b.n	100017a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
1000178e:	68bb      	ldr	r3, [r7, #8]
10001790:	1c5a      	adds	r2, r3, #1
10001792:	60ba      	str	r2, [r7, #8]
10001794:	781b      	ldrb	r3, [r3, #0]
10001796:	4618      	mov	r0, r3
10001798:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
1000179c:	697b      	ldr	r3, [r7, #20]
1000179e:	3301      	adds	r3, #1
100017a0:	617b      	str	r3, [r7, #20]
100017a2:	697a      	ldr	r2, [r7, #20]
100017a4:	687b      	ldr	r3, [r7, #4]
100017a6:	429a      	cmp	r2, r3
100017a8:	dbf1      	blt.n	1000178e <_write+0x12>
  }
  return len;
100017aa:	687b      	ldr	r3, [r7, #4]
}
100017ac:	4618      	mov	r0, r3
100017ae:	3718      	adds	r7, #24
100017b0:	46bd      	mov	sp, r7
100017b2:	bd80      	pop	{r7, pc}

100017b4 <_close>:

int _close(int file)
{
100017b4:	b480      	push	{r7}
100017b6:	b083      	sub	sp, #12
100017b8:	af00      	add	r7, sp, #0
100017ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
100017bc:	f04f 33ff 	mov.w	r3, #4294967295
}
100017c0:	4618      	mov	r0, r3
100017c2:	370c      	adds	r7, #12
100017c4:	46bd      	mov	sp, r7
100017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
100017ca:	4770      	bx	lr

100017cc <_fstat>:


int _fstat(int file, struct stat *st)
{
100017cc:	b480      	push	{r7}
100017ce:	b083      	sub	sp, #12
100017d0:	af00      	add	r7, sp, #0
100017d2:	6078      	str	r0, [r7, #4]
100017d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
100017d6:	683b      	ldr	r3, [r7, #0]
100017d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
100017dc:	605a      	str	r2, [r3, #4]
  return 0;
100017de:	2300      	movs	r3, #0
}
100017e0:	4618      	mov	r0, r3
100017e2:	370c      	adds	r7, #12
100017e4:	46bd      	mov	sp, r7
100017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
100017ea:	4770      	bx	lr

100017ec <_isatty>:

int _isatty(int file)
{
100017ec:	b480      	push	{r7}
100017ee:	b083      	sub	sp, #12
100017f0:	af00      	add	r7, sp, #0
100017f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
100017f4:	2301      	movs	r3, #1
}
100017f6:	4618      	mov	r0, r3
100017f8:	370c      	adds	r7, #12
100017fa:	46bd      	mov	sp, r7
100017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
10001800:	4770      	bx	lr

10001802 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
10001802:	b480      	push	{r7}
10001804:	b085      	sub	sp, #20
10001806:	af00      	add	r7, sp, #0
10001808:	60f8      	str	r0, [r7, #12]
1000180a:	60b9      	str	r1, [r7, #8]
1000180c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
1000180e:	2300      	movs	r3, #0
}
10001810:	4618      	mov	r0, r3
10001812:	3714      	adds	r7, #20
10001814:	46bd      	mov	sp, r7
10001816:	f85d 7b04 	ldr.w	r7, [sp], #4
1000181a:	4770      	bx	lr

1000181c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
1000181c:	b580      	push	{r7, lr}
1000181e:	b086      	sub	sp, #24
10001820:	af00      	add	r7, sp, #0
10001822:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
10001824:	4a14      	ldr	r2, [pc, #80]	; (10001878 <_sbrk+0x5c>)
10001826:	4b15      	ldr	r3, [pc, #84]	; (1000187c <_sbrk+0x60>)
10001828:	1ad3      	subs	r3, r2, r3
1000182a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
1000182c:	697b      	ldr	r3, [r7, #20]
1000182e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
10001830:	4b13      	ldr	r3, [pc, #76]	; (10001880 <_sbrk+0x64>)
10001832:	681b      	ldr	r3, [r3, #0]
10001834:	2b00      	cmp	r3, #0
10001836:	d102      	bne.n	1000183e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
10001838:	4b11      	ldr	r3, [pc, #68]	; (10001880 <_sbrk+0x64>)
1000183a:	4a12      	ldr	r2, [pc, #72]	; (10001884 <_sbrk+0x68>)
1000183c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
1000183e:	4b10      	ldr	r3, [pc, #64]	; (10001880 <_sbrk+0x64>)
10001840:	681a      	ldr	r2, [r3, #0]
10001842:	687b      	ldr	r3, [r7, #4]
10001844:	4413      	add	r3, r2
10001846:	693a      	ldr	r2, [r7, #16]
10001848:	429a      	cmp	r2, r3
1000184a:	d207      	bcs.n	1000185c <_sbrk+0x40>
  {
    errno = ENOMEM;
1000184c:	f008 fdfc 	bl	1000a448 <__errno>
10001850:	4603      	mov	r3, r0
10001852:	220c      	movs	r2, #12
10001854:	601a      	str	r2, [r3, #0]
    return (void *)-1;
10001856:	f04f 33ff 	mov.w	r3, #4294967295
1000185a:	e009      	b.n	10001870 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
1000185c:	4b08      	ldr	r3, [pc, #32]	; (10001880 <_sbrk+0x64>)
1000185e:	681b      	ldr	r3, [r3, #0]
10001860:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
10001862:	4b07      	ldr	r3, [pc, #28]	; (10001880 <_sbrk+0x64>)
10001864:	681a      	ldr	r2, [r3, #0]
10001866:	687b      	ldr	r3, [r7, #4]
10001868:	4413      	add	r3, r2
1000186a:	4a05      	ldr	r2, [pc, #20]	; (10001880 <_sbrk+0x64>)
1000186c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
1000186e:	68fb      	ldr	r3, [r7, #12]
}
10001870:	4618      	mov	r0, r3
10001872:	3718      	adds	r7, #24
10001874:	46bd      	mov	sp, r7
10001876:	bd80      	pop	{r7, pc}
10001878:	10040000 	.word	0x10040000
1000187c:	00000400 	.word	0x00000400
10001880:	10020644 	.word	0x10020644
10001884:	100207f0 	.word	0x100207f0

10001888 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
10001888:	b580      	push	{r7, lr}
1000188a:	b090      	sub	sp, #64	; 0x40
1000188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
1000188e:	f107 031c 	add.w	r3, r7, #28
10001892:	2224      	movs	r2, #36	; 0x24
10001894:	2100      	movs	r1, #0
10001896:	4618      	mov	r0, r3
10001898:	f008 fe30 	bl	1000a4fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
1000189c:	f107 0310 	add.w	r3, r7, #16
100018a0:	2200      	movs	r2, #0
100018a2:	601a      	str	r2, [r3, #0]
100018a4:	605a      	str	r2, [r3, #4]
100018a6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
100018a8:	463b      	mov	r3, r7
100018aa:	2200      	movs	r2, #0
100018ac:	601a      	str	r2, [r3, #0]
100018ae:	605a      	str	r2, [r3, #4]
100018b0:	609a      	str	r2, [r3, #8]
100018b2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
100018b4:	4b31      	ldr	r3, [pc, #196]	; (1000197c <MX_TIM1_Init+0xf4>)
100018b6:	f04f 4288 	mov.w	r2, #1140850688	; 0x44000000
100018ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
100018bc:	4b2f      	ldr	r3, [pc, #188]	; (1000197c <MX_TIM1_Init+0xf4>)
100018be:	2200      	movs	r2, #0
100018c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
100018c2:	4b2e      	ldr	r3, [pc, #184]	; (1000197c <MX_TIM1_Init+0xf4>)
100018c4:	2200      	movs	r2, #0
100018c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39999;
100018c8:	4b2c      	ldr	r3, [pc, #176]	; (1000197c <MX_TIM1_Init+0xf4>)
100018ca:	f649 423f 	movw	r2, #39999	; 0x9c3f
100018ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
100018d0:	4b2a      	ldr	r3, [pc, #168]	; (1000197c <MX_TIM1_Init+0xf4>)
100018d2:	2200      	movs	r2, #0
100018d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
100018d6:	4b29      	ldr	r3, [pc, #164]	; (1000197c <MX_TIM1_Init+0xf4>)
100018d8:	2200      	movs	r2, #0
100018da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
100018dc:	4b27      	ldr	r3, [pc, #156]	; (1000197c <MX_TIM1_Init+0xf4>)
100018de:	2200      	movs	r2, #0
100018e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
100018e2:	4826      	ldr	r0, [pc, #152]	; (1000197c <MX_TIM1_Init+0xf4>)
100018e4:	f004 fcf8 	bl	100062d8 <HAL_TIM_IC_Init>
100018e8:	4603      	mov	r3, r0
100018ea:	2b00      	cmp	r3, #0
100018ec:	d001      	beq.n	100018f2 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
100018ee:	f7ff fe18 	bl	10001522 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
100018f2:	2303      	movs	r3, #3
100018f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
100018f6:	2300      	movs	r3, #0
100018f8:	623b      	str	r3, [r7, #32]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
100018fa:	2301      	movs	r3, #1
100018fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
100018fe:	2300      	movs	r3, #0
10001900:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC1Filter = 0;
10001902:	2300      	movs	r3, #0
10001904:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
10001906:	2300      	movs	r3, #0
10001908:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
1000190a:	2301      	movs	r3, #1
1000190c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
1000190e:	2300      	movs	r3, #0
10001910:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfig.IC2Filter = 0;
10001912:	2300      	movs	r3, #0
10001914:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
10001916:	f107 031c 	add.w	r3, r7, #28
1000191a:	4619      	mov	r1, r3
1000191c:	4817      	ldr	r0, [pc, #92]	; (1000197c <MX_TIM1_Init+0xf4>)
1000191e:	f004 fd75 	bl	1000640c <HAL_TIM_Encoder_Init>
10001922:	4603      	mov	r3, r0
10001924:	2b00      	cmp	r3, #0
10001926:	d001      	beq.n	1000192c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
10001928:	f7ff fdfb 	bl	10001522 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1000192c:	2300      	movs	r3, #0
1000192e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
10001930:	2300      	movs	r3, #0
10001932:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
10001934:	2300      	movs	r3, #0
10001936:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
10001938:	f107 0310 	add.w	r3, r7, #16
1000193c:	4619      	mov	r1, r3
1000193e:	480f      	ldr	r0, [pc, #60]	; (1000197c <MX_TIM1_Init+0xf4>)
10001940:	f005 ff3c 	bl	100077bc <HAL_TIMEx_MasterConfigSynchronization>
10001944:	4603      	mov	r3, r0
10001946:	2b00      	cmp	r3, #0
10001948:	d001      	beq.n	1000194e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
1000194a:	f7ff fdea 	bl	10001522 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
1000194e:	2300      	movs	r3, #0
10001950:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
10001952:	2301      	movs	r3, #1
10001954:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
10001956:	2300      	movs	r3, #0
10001958:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
1000195a:	2300      	movs	r3, #0
1000195c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
1000195e:	463b      	mov	r3, r7
10001960:	2208      	movs	r2, #8
10001962:	4619      	mov	r1, r3
10001964:	4805      	ldr	r0, [pc, #20]	; (1000197c <MX_TIM1_Init+0xf4>)
10001966:	f004 ff44 	bl	100067f2 <HAL_TIM_IC_ConfigChannel>
1000196a:	4603      	mov	r3, r0
1000196c:	2b00      	cmp	r3, #0
1000196e:	d001      	beq.n	10001974 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
10001970:	f7ff fdd7 	bl	10001522 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
10001974:	bf00      	nop
10001976:	3740      	adds	r7, #64	; 0x40
10001978:	46bd      	mov	sp, r7
1000197a:	bd80      	pop	{r7, pc}
1000197c:	10020648 	.word	0x10020648

10001980 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
10001980:	b580      	push	{r7, lr}
10001982:	b088      	sub	sp, #32
10001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
10001986:	f107 0310 	add.w	r3, r7, #16
1000198a:	2200      	movs	r2, #0
1000198c:	601a      	str	r2, [r3, #0]
1000198e:	605a      	str	r2, [r3, #4]
10001990:	609a      	str	r2, [r3, #8]
10001992:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
10001994:	1d3b      	adds	r3, r7, #4
10001996:	2200      	movs	r2, #0
10001998:	601a      	str	r2, [r3, #0]
1000199a:	605a      	str	r2, [r3, #4]
1000199c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
1000199e:	4b1d      	ldr	r3, [pc, #116]	; (10001a14 <MX_TIM2_Init+0x94>)
100019a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
100019a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
100019a6:	4b1b      	ldr	r3, [pc, #108]	; (10001a14 <MX_TIM2_Init+0x94>)
100019a8:	2200      	movs	r2, #0
100019aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
100019ac:	4b19      	ldr	r3, [pc, #100]	; (10001a14 <MX_TIM2_Init+0x94>)
100019ae:	2200      	movs	r2, #0
100019b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 208878-1 ;
100019b2:	4b18      	ldr	r3, [pc, #96]	; (10001a14 <MX_TIM2_Init+0x94>)
100019b4:	4a18      	ldr	r2, [pc, #96]	; (10001a18 <MX_TIM2_Init+0x98>)
100019b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
100019b8:	4b16      	ldr	r3, [pc, #88]	; (10001a14 <MX_TIM2_Init+0x94>)
100019ba:	2200      	movs	r2, #0
100019bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
100019be:	4b15      	ldr	r3, [pc, #84]	; (10001a14 <MX_TIM2_Init+0x94>)
100019c0:	2200      	movs	r2, #0
100019c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
100019c4:	4813      	ldr	r0, [pc, #76]	; (10001a14 <MX_TIM2_Init+0x94>)
100019c6:	f004 fbaf 	bl	10006128 <HAL_TIM_Base_Init>
100019ca:	4603      	mov	r3, r0
100019cc:	2b00      	cmp	r3, #0
100019ce:	d001      	beq.n	100019d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
100019d0:	f7ff fda7 	bl	10001522 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
100019d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
100019d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
100019da:	f107 0310 	add.w	r3, r7, #16
100019de:	4619      	mov	r1, r3
100019e0:	480c      	ldr	r0, [pc, #48]	; (10001a14 <MX_TIM2_Init+0x94>)
100019e2:	f005 f8bb 	bl	10006b5c <HAL_TIM_ConfigClockSource>
100019e6:	4603      	mov	r3, r0
100019e8:	2b00      	cmp	r3, #0
100019ea:	d001      	beq.n	100019f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
100019ec:	f7ff fd99 	bl	10001522 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
100019f0:	2300      	movs	r3, #0
100019f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
100019f4:	2300      	movs	r3, #0
100019f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
100019f8:	1d3b      	adds	r3, r7, #4
100019fa:	4619      	mov	r1, r3
100019fc:	4805      	ldr	r0, [pc, #20]	; (10001a14 <MX_TIM2_Init+0x94>)
100019fe:	f005 fedd 	bl	100077bc <HAL_TIMEx_MasterConfigSynchronization>
10001a02:	4603      	mov	r3, r0
10001a04:	2b00      	cmp	r3, #0
10001a06:	d001      	beq.n	10001a0c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
10001a08:	f7ff fd8b 	bl	10001522 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
10001a0c:	bf00      	nop
10001a0e:	3720      	adds	r7, #32
10001a10:	46bd      	mov	sp, r7
10001a12:	bd80      	pop	{r7, pc}
10001a14:	10020688 	.word	0x10020688
10001a18:	00032fed 	.word	0x00032fed

10001a1c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
10001a1c:	b580      	push	{r7, lr}
10001a1e:	b098      	sub	sp, #96	; 0x60
10001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
10001a22:	f107 0354 	add.w	r3, r7, #84	; 0x54
10001a26:	2200      	movs	r2, #0
10001a28:	601a      	str	r2, [r3, #0]
10001a2a:	605a      	str	r2, [r3, #4]
10001a2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
10001a2e:	f107 0338 	add.w	r3, r7, #56	; 0x38
10001a32:	2200      	movs	r2, #0
10001a34:	601a      	str	r2, [r3, #0]
10001a36:	605a      	str	r2, [r3, #4]
10001a38:	609a      	str	r2, [r3, #8]
10001a3a:	60da      	str	r2, [r3, #12]
10001a3c:	611a      	str	r2, [r3, #16]
10001a3e:	615a      	str	r2, [r3, #20]
10001a40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
10001a42:	1d3b      	adds	r3, r7, #4
10001a44:	2234      	movs	r2, #52	; 0x34
10001a46:	2100      	movs	r1, #0
10001a48:	4618      	mov	r0, r3
10001a4a:	f008 fd57 	bl	1000a4fc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
10001a4e:	4b3b      	ldr	r3, [pc, #236]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a50:	4a3b      	ldr	r2, [pc, #236]	; (10001b40 <MX_TIM8_Init+0x124>)
10001a52:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
10001a54:	4b39      	ldr	r3, [pc, #228]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a56:	2200      	movs	r2, #0
10001a58:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
10001a5a:	4b38      	ldr	r3, [pc, #224]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a5c:	2200      	movs	r2, #0
10001a5e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20888-1;
10001a60:	4b36      	ldr	r3, [pc, #216]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a62:	f245 1297 	movw	r2, #20887	; 0x5197
10001a66:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
10001a68:	4b34      	ldr	r3, [pc, #208]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a6a:	2200      	movs	r2, #0
10001a6c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
10001a6e:	4b33      	ldr	r3, [pc, #204]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a70:	2200      	movs	r2, #0
10001a72:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
10001a74:	4b31      	ldr	r3, [pc, #196]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a76:	2200      	movs	r2, #0
10001a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
10001a7a:	4830      	ldr	r0, [pc, #192]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a7c:	f004 fbaa 	bl	100061d4 <HAL_TIM_PWM_Init>
10001a80:	4603      	mov	r3, r0
10001a82:	2b00      	cmp	r3, #0
10001a84:	d001      	beq.n	10001a8a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
10001a86:	f7ff fd4c 	bl	10001522 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
10001a8a:	2300      	movs	r3, #0
10001a8c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
10001a8e:	2300      	movs	r3, #0
10001a90:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
10001a92:	2300      	movs	r3, #0
10001a94:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
10001a96:	f107 0354 	add.w	r3, r7, #84	; 0x54
10001a9a:	4619      	mov	r1, r3
10001a9c:	4827      	ldr	r0, [pc, #156]	; (10001b3c <MX_TIM8_Init+0x120>)
10001a9e:	f005 fe8d 	bl	100077bc <HAL_TIMEx_MasterConfigSynchronization>
10001aa2:	4603      	mov	r3, r0
10001aa4:	2b00      	cmp	r3, #0
10001aa6:	d001      	beq.n	10001aac <MX_TIM8_Init+0x90>
  {
    Error_Handler();
10001aa8:	f7ff fd3b 	bl	10001522 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
10001aac:	2360      	movs	r3, #96	; 0x60
10001aae:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 3000;
10001ab0:	f640 33b8 	movw	r3, #3000	; 0xbb8
10001ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
10001ab6:	2300      	movs	r3, #0
10001ab8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
10001aba:	2300      	movs	r3, #0
10001abc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
10001abe:	2300      	movs	r3, #0
10001ac0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
10001ac2:	2300      	movs	r3, #0
10001ac4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
10001ac6:	2300      	movs	r3, #0
10001ac8:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
10001aca:	f107 0338 	add.w	r3, r7, #56	; 0x38
10001ace:	2204      	movs	r2, #4
10001ad0:	4619      	mov	r1, r3
10001ad2:	481a      	ldr	r0, [pc, #104]	; (10001b3c <MX_TIM8_Init+0x120>)
10001ad4:	f004 ff2a 	bl	1000692c <HAL_TIM_PWM_ConfigChannel>
10001ad8:	4603      	mov	r3, r0
10001ada:	2b00      	cmp	r3, #0
10001adc:	d001      	beq.n	10001ae2 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
10001ade:	f7ff fd20 	bl	10001522 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
10001ae2:	2300      	movs	r3, #0
10001ae4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
10001ae6:	2300      	movs	r3, #0
10001ae8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
10001aea:	2300      	movs	r3, #0
10001aec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
10001aee:	2300      	movs	r3, #0
10001af0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
10001af2:	2300      	movs	r3, #0
10001af4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
10001af6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
10001afa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
10001afc:	2300      	movs	r3, #0
10001afe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
10001b00:	2300      	movs	r3, #0
10001b02:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
10001b04:	2300      	movs	r3, #0
10001b06:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
10001b08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
10001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
10001b0e:	2300      	movs	r3, #0
10001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
10001b12:	2300      	movs	r3, #0
10001b14:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
10001b16:	2300      	movs	r3, #0
10001b18:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
10001b1a:	1d3b      	adds	r3, r7, #4
10001b1c:	4619      	mov	r1, r3
10001b1e:	4807      	ldr	r0, [pc, #28]	; (10001b3c <MX_TIM8_Init+0x120>)
10001b20:	f005 fea6 	bl	10007870 <HAL_TIMEx_ConfigBreakDeadTime>
10001b24:	4603      	mov	r3, r0
10001b26:	2b00      	cmp	r3, #0
10001b28:	d001      	beq.n	10001b2e <MX_TIM8_Init+0x112>
  {
    Error_Handler();
10001b2a:	f7ff fcfa 	bl	10001522 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
10001b2e:	4803      	ldr	r0, [pc, #12]	; (10001b3c <MX_TIM8_Init+0x120>)
10001b30:	f000 f88a 	bl	10001c48 <HAL_TIM_MspPostInit>

}
10001b34:	bf00      	nop
10001b36:	3760      	adds	r7, #96	; 0x60
10001b38:	46bd      	mov	sp, r7
10001b3a:	bd80      	pop	{r7, pc}
10001b3c:	100206c8 	.word	0x100206c8
10001b40:	44001000 	.word	0x44001000

10001b44 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
10001b44:	b580      	push	{r7, lr}
10001b46:	b088      	sub	sp, #32
10001b48:	af00      	add	r7, sp, #0
10001b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
10001b4c:	f107 030c 	add.w	r3, r7, #12
10001b50:	2200      	movs	r2, #0
10001b52:	601a      	str	r2, [r3, #0]
10001b54:	605a      	str	r2, [r3, #4]
10001b56:	609a      	str	r2, [r3, #8]
10001b58:	60da      	str	r2, [r3, #12]
10001b5a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
10001b5c:	687b      	ldr	r3, [r7, #4]
10001b5e:	681b      	ldr	r3, [r3, #0]
10001b60:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10001b64:	d13a      	bne.n	10001bdc <HAL_TIM_IC_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
10001b66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001b6a:	2201      	movs	r2, #1
10001b6c:	f8c3 2a88 	str.w	r2, [r3, #2696]	; 0xa88

    __HAL_RCC_GPIOE_CLK_ENABLE();
10001b70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001b74:	2210      	movs	r2, #16
10001b76:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE11     ------> TIM1_CH2
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_11|GPIO_PIN_9;
10001b7a:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
10001b7e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10001b80:	2302      	movs	r3, #2
10001b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
10001b84:	2300      	movs	r3, #0
10001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10001b88:	2300      	movs	r3, #0
10001b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
10001b8c:	2301      	movs	r3, #1
10001b8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
10001b90:	f107 030c 	add.w	r3, r7, #12
10001b94:	4619      	mov	r1, r3
10001b96:	4813      	ldr	r0, [pc, #76]	; (10001be4 <HAL_TIM_IC_MspInit+0xa0>)
10001b98:	f000 fa08 	bl	10001fac <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 1, 0);
10001b9c:	2200      	movs	r2, #0
10001b9e:	2101      	movs	r1, #1
10001ba0:	2018      	movs	r0, #24
10001ba2:	f000 f9cc 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
10001ba6:	2018      	movs	r0, #24
10001ba8:	f000 f9e5 	bl	10001f76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
10001bac:	2200      	movs	r2, #0
10001bae:	2101      	movs	r1, #1
10001bb0:	2019      	movs	r0, #25
10001bb2:	f000 f9c4 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
10001bb6:	2019      	movs	r0, #25
10001bb8:	f000 f9dd 	bl	10001f76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 1, 0);
10001bbc:	2200      	movs	r2, #0
10001bbe:	2101      	movs	r1, #1
10001bc0:	201a      	movs	r0, #26
10001bc2:	f000 f9bc 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
10001bc6:	201a      	movs	r0, #26
10001bc8:	f000 f9d5 	bl	10001f76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
10001bcc:	2200      	movs	r2, #0
10001bce:	2102      	movs	r1, #2
10001bd0:	201b      	movs	r0, #27
10001bd2:	f000 f9b4 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
10001bd6:	201b      	movs	r0, #27
10001bd8:	f000 f9cd 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
10001bdc:	bf00      	nop
10001bde:	3720      	adds	r7, #32
10001be0:	46bd      	mov	sp, r7
10001be2:	bd80      	pop	{r7, pc}
10001be4:	50006000 	.word	0x50006000

10001be8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
10001be8:	b580      	push	{r7, lr}
10001bea:	b082      	sub	sp, #8
10001bec:	af00      	add	r7, sp, #0
10001bee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
10001bf0:	687b      	ldr	r3, [r7, #4]
10001bf2:	681b      	ldr	r3, [r3, #0]
10001bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
10001bf8:	d10c      	bne.n	10001c14 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
10001bfa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001bfe:	2201      	movs	r2, #1
10001c00:	f8c3 2a80 	str.w	r2, [r3, #2688]	; 0xa80

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
10001c04:	2200      	movs	r2, #0
10001c06:	2101      	movs	r1, #1
10001c08:	201c      	movs	r0, #28
10001c0a:	f000 f998 	bl	10001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
10001c0e:	201c      	movs	r0, #28
10001c10:	f000 f9b1 	bl	10001f76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
10001c14:	bf00      	nop
10001c16:	3708      	adds	r7, #8
10001c18:	46bd      	mov	sp, r7
10001c1a:	bd80      	pop	{r7, pc}

10001c1c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
10001c1c:	b480      	push	{r7}
10001c1e:	b083      	sub	sp, #12
10001c20:	af00      	add	r7, sp, #0
10001c22:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
10001c24:	687b      	ldr	r3, [r7, #4]
10001c26:	681b      	ldr	r3, [r3, #0]
10001c28:	4a06      	ldr	r2, [pc, #24]	; (10001c44 <HAL_TIM_PWM_MspInit+0x28>)
10001c2a:	4293      	cmp	r3, r2
10001c2c:	d104      	bne.n	10001c38 <HAL_TIM_PWM_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
10001c2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001c32:	2202      	movs	r2, #2
10001c34:	f8c3 2a88 	str.w	r2, [r3, #2696]	; 0xa88
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
10001c38:	bf00      	nop
10001c3a:	370c      	adds	r7, #12
10001c3c:	46bd      	mov	sp, r7
10001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
10001c42:	4770      	bx	lr
10001c44:	44001000 	.word	0x44001000

10001c48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
10001c48:	b580      	push	{r7, lr}
10001c4a:	b088      	sub	sp, #32
10001c4c:	af00      	add	r7, sp, #0
10001c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
10001c50:	f107 030c 	add.w	r3, r7, #12
10001c54:	2200      	movs	r2, #0
10001c56:	601a      	str	r2, [r3, #0]
10001c58:	605a      	str	r2, [r3, #4]
10001c5a:	609a      	str	r2, [r3, #8]
10001c5c:	60da      	str	r2, [r3, #12]
10001c5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
10001c60:	687b      	ldr	r3, [r7, #4]
10001c62:	681b      	ldr	r3, [r3, #0]
10001c64:	4a0d      	ldr	r2, [pc, #52]	; (10001c9c <HAL_TIM_MspPostInit+0x54>)
10001c66:	4293      	cmp	r3, r2
10001c68:	d114      	bne.n	10001c94 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
10001c6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001c6e:	2204      	movs	r2, #4
10001c70:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
10001c74:	2380      	movs	r3, #128	; 0x80
10001c76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10001c78:	2302      	movs	r3, #2
10001c7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
10001c7c:	2300      	movs	r3, #0
10001c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10001c80:	2300      	movs	r3, #0
10001c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
10001c84:	2303      	movs	r3, #3
10001c86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
10001c88:	f107 030c 	add.w	r3, r7, #12
10001c8c:	4619      	mov	r1, r3
10001c8e:	4804      	ldr	r0, [pc, #16]	; (10001ca0 <HAL_TIM_MspPostInit+0x58>)
10001c90:	f000 f98c 	bl	10001fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
10001c94:	bf00      	nop
10001c96:	3720      	adds	r7, #32
10001c98:	46bd      	mov	sp, r7
10001c9a:	bd80      	pop	{r7, pc}
10001c9c:	44001000 	.word	0x44001000
10001ca0:	50004000 	.word	0x50004000

10001ca4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
10001ca4:	e7fe      	b.n	10001ca4 <ADC1_IRQHandler>
	...

10001ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10001ca8:	b580      	push	{r7, lr}
10001caa:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
#if defined (CORE_CM4)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
10001cac:	2003      	movs	r0, #3
10001cae:	f000 f93b 	bl	10001f28 <HAL_NVIC_SetPriorityGrouping>
#endif

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10001cb2:	f001 ff04 	bl	10003abe <HAL_RCC_GetSystemCoreClockFreq>
10001cb6:	4603      	mov	r3, r0
10001cb8:	4a07      	ldr	r2, [pc, #28]	; (10001cd8 <HAL_Init+0x30>)
10001cba:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10001cbc:	2001      	movs	r0, #1
10001cbe:	f000 f80d 	bl	10001cdc <HAL_InitTick>
10001cc2:	4603      	mov	r3, r0
10001cc4:	2b00      	cmp	r3, #0
10001cc6:	d001      	beq.n	10001ccc <HAL_Init+0x24>
  {
    return HAL_ERROR;
10001cc8:	2301      	movs	r3, #1
10001cca:	e002      	b.n	10001cd2 <HAL_Init+0x2a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
10001ccc:	f7ff fc2e 	bl	1000152c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
10001cd0:	2300      	movs	r3, #0
}
10001cd2:	4618      	mov	r0, r3
10001cd4:	bd80      	pop	{r7, pc}
10001cd6:	bf00      	nop
10001cd8:	10020000 	.word	0x10020000

10001cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
10001cdc:	b580      	push	{r7, lr}
10001cde:	b082      	sub	sp, #8
10001ce0:	af00      	add	r7, sp, #0
10001ce2:	6078      	str	r0, [r7, #4]

#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  if ((uint32_t)uwTickFreq == 0U)
10001ce4:	4b15      	ldr	r3, [pc, #84]	; (10001d3c <HAL_InitTick+0x60>)
10001ce6:	781b      	ldrb	r3, [r3, #0]
10001ce8:	2b00      	cmp	r3, #0
10001cea:	d101      	bne.n	10001cf0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
10001cec:	2301      	movs	r3, #1
10001cee:	e021      	b.n	10001d34 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock /(1000U / uwTickFreq)) > 0U)
10001cf0:	4b13      	ldr	r3, [pc, #76]	; (10001d40 <HAL_InitTick+0x64>)
10001cf2:	681a      	ldr	r2, [r3, #0]
10001cf4:	4b11      	ldr	r3, [pc, #68]	; (10001d3c <HAL_InitTick+0x60>)
10001cf6:	781b      	ldrb	r3, [r3, #0]
10001cf8:	4619      	mov	r1, r3
10001cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
10001cfe:	fbb3 f3f1 	udiv	r3, r3, r1
10001d02:	fbb2 f3f3 	udiv	r3, r2, r3
10001d06:	4618      	mov	r0, r3
10001d08:	f000 f943 	bl	10001f92 <HAL_SYSTICK_Config>
10001d0c:	4603      	mov	r3, r0
10001d0e:	2b00      	cmp	r3, #0
10001d10:	d001      	beq.n	10001d16 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
10001d12:	2301      	movs	r3, #1
10001d14:	e00e      	b.n	10001d34 <HAL_InitTick+0x58>
  }
  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
10001d16:	687b      	ldr	r3, [r7, #4]
10001d18:	2b0f      	cmp	r3, #15
10001d1a:	d80a      	bhi.n	10001d32 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
10001d1c:	2200      	movs	r2, #0
10001d1e:	6879      	ldr	r1, [r7, #4]
10001d20:	f04f 30ff 	mov.w	r0, #4294967295
10001d24:	f000 f90b 	bl	10001f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
10001d28:	4a06      	ldr	r2, [pc, #24]	; (10001d44 <HAL_InitTick+0x68>)
10001d2a:	687b      	ldr	r3, [r7, #4]
10001d2c:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM4 */



  /* Return function status */
  return HAL_OK;
10001d2e:	2300      	movs	r3, #0
10001d30:	e000      	b.n	10001d34 <HAL_InitTick+0x58>
    return HAL_ERROR;
10001d32:	2301      	movs	r3, #1
}
10001d34:	4618      	mov	r0, r3
10001d36:	3708      	adds	r7, #8
10001d38:	46bd      	mov	sp, r7
10001d3a:	bd80      	pop	{r7, pc}
10001d3c:	10020024 	.word	0x10020024
10001d40:	10020000 	.word	0x10020000
10001d44:	10020020 	.word	0x10020020

10001d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
10001d48:	b480      	push	{r7}
10001d4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
10001d4c:	4b06      	ldr	r3, [pc, #24]	; (10001d68 <HAL_IncTick+0x20>)
10001d4e:	781b      	ldrb	r3, [r3, #0]
10001d50:	461a      	mov	r2, r3
10001d52:	4b06      	ldr	r3, [pc, #24]	; (10001d6c <HAL_IncTick+0x24>)
10001d54:	681b      	ldr	r3, [r3, #0]
10001d56:	4413      	add	r3, r2
10001d58:	4a04      	ldr	r2, [pc, #16]	; (10001d6c <HAL_IncTick+0x24>)
10001d5a:	6013      	str	r3, [r2, #0]
}
10001d5c:	bf00      	nop
10001d5e:	46bd      	mov	sp, r7
10001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d64:	4770      	bx	lr
10001d66:	bf00      	nop
10001d68:	10020024 	.word	0x10020024
10001d6c:	10020708 	.word	0x10020708

10001d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
10001d70:	b480      	push	{r7}
10001d72:	af00      	add	r7, sp, #0
#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  /* tick is incremented in systick handler */
  return uwTick;
10001d74:	4b03      	ldr	r3, [pc, #12]	; (10001d84 <HAL_GetTick+0x14>)
10001d76:	681b      	ldr	r3, [r3, #0]
#endif /* CORE_CM4 */

}
10001d78:	4618      	mov	r0, r3
10001d7a:	46bd      	mov	sp, r7
10001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001d80:	4770      	bx	lr
10001d82:	bf00      	nop
10001d84:	10020708 	.word	0x10020708

10001d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10001d88:	b480      	push	{r7}
10001d8a:	b085      	sub	sp, #20
10001d8c:	af00      	add	r7, sp, #0
10001d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
10001d90:	687b      	ldr	r3, [r7, #4]
10001d92:	f003 0307 	and.w	r3, r3, #7
10001d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
10001d98:	4b0c      	ldr	r3, [pc, #48]	; (10001dcc <__NVIC_SetPriorityGrouping+0x44>)
10001d9a:	68db      	ldr	r3, [r3, #12]
10001d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
10001d9e:	68ba      	ldr	r2, [r7, #8]
10001da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
10001da4:	4013      	ands	r3, r2
10001da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
10001da8:	68fb      	ldr	r3, [r7, #12]
10001daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
10001dac:	68bb      	ldr	r3, [r7, #8]
10001dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
10001db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
10001db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
10001db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
10001dba:	4a04      	ldr	r2, [pc, #16]	; (10001dcc <__NVIC_SetPriorityGrouping+0x44>)
10001dbc:	68bb      	ldr	r3, [r7, #8]
10001dbe:	60d3      	str	r3, [r2, #12]
}
10001dc0:	bf00      	nop
10001dc2:	3714      	adds	r7, #20
10001dc4:	46bd      	mov	sp, r7
10001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
10001dca:	4770      	bx	lr
10001dcc:	e000ed00 	.word	0xe000ed00

10001dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
10001dd0:	b480      	push	{r7}
10001dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
10001dd4:	4b04      	ldr	r3, [pc, #16]	; (10001de8 <__NVIC_GetPriorityGrouping+0x18>)
10001dd6:	68db      	ldr	r3, [r3, #12]
10001dd8:	0a1b      	lsrs	r3, r3, #8
10001dda:	f003 0307 	and.w	r3, r3, #7
}
10001dde:	4618      	mov	r0, r3
10001de0:	46bd      	mov	sp, r7
10001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
10001de6:	4770      	bx	lr
10001de8:	e000ed00 	.word	0xe000ed00

10001dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001dec:	b480      	push	{r7}
10001dee:	b083      	sub	sp, #12
10001df0:	af00      	add	r7, sp, #0
10001df2:	4603      	mov	r3, r0
10001df4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
10001df6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001dfa:	2b00      	cmp	r3, #0
10001dfc:	db0b      	blt.n	10001e16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10001dfe:	88fb      	ldrh	r3, [r7, #6]
10001e00:	f003 021f 	and.w	r2, r3, #31
10001e04:	4907      	ldr	r1, [pc, #28]	; (10001e24 <__NVIC_EnableIRQ+0x38>)
10001e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001e0a:	095b      	lsrs	r3, r3, #5
10001e0c:	2001      	movs	r0, #1
10001e0e:	fa00 f202 	lsl.w	r2, r0, r2
10001e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
10001e16:	bf00      	nop
10001e18:	370c      	adds	r7, #12
10001e1a:	46bd      	mov	sp, r7
10001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e20:	4770      	bx	lr
10001e22:	bf00      	nop
10001e24:	e000e100 	.word	0xe000e100

10001e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10001e28:	b480      	push	{r7}
10001e2a:	b083      	sub	sp, #12
10001e2c:	af00      	add	r7, sp, #0
10001e2e:	4603      	mov	r3, r0
10001e30:	6039      	str	r1, [r7, #0]
10001e32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
10001e34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001e38:	2b00      	cmp	r3, #0
10001e3a:	db0a      	blt.n	10001e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10001e3c:	683b      	ldr	r3, [r7, #0]
10001e3e:	b2da      	uxtb	r2, r3
10001e40:	490c      	ldr	r1, [pc, #48]	; (10001e74 <__NVIC_SetPriority+0x4c>)
10001e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001e46:	0112      	lsls	r2, r2, #4
10001e48:	b2d2      	uxtb	r2, r2
10001e4a:	440b      	add	r3, r1
10001e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
10001e50:	e00a      	b.n	10001e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10001e52:	683b      	ldr	r3, [r7, #0]
10001e54:	b2da      	uxtb	r2, r3
10001e56:	4908      	ldr	r1, [pc, #32]	; (10001e78 <__NVIC_SetPriority+0x50>)
10001e58:	88fb      	ldrh	r3, [r7, #6]
10001e5a:	f003 030f 	and.w	r3, r3, #15
10001e5e:	3b04      	subs	r3, #4
10001e60:	0112      	lsls	r2, r2, #4
10001e62:	b2d2      	uxtb	r2, r2
10001e64:	440b      	add	r3, r1
10001e66:	761a      	strb	r2, [r3, #24]
}
10001e68:	bf00      	nop
10001e6a:	370c      	adds	r7, #12
10001e6c:	46bd      	mov	sp, r7
10001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e72:	4770      	bx	lr
10001e74:	e000e100 	.word	0xe000e100
10001e78:	e000ed00 	.word	0xe000ed00

10001e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
10001e7c:	b480      	push	{r7}
10001e7e:	b089      	sub	sp, #36	; 0x24
10001e80:	af00      	add	r7, sp, #0
10001e82:	60f8      	str	r0, [r7, #12]
10001e84:	60b9      	str	r1, [r7, #8]
10001e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
10001e88:	68fb      	ldr	r3, [r7, #12]
10001e8a:	f003 0307 	and.w	r3, r3, #7
10001e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
10001e90:	69fb      	ldr	r3, [r7, #28]
10001e92:	f1c3 0307 	rsb	r3, r3, #7
10001e96:	2b04      	cmp	r3, #4
10001e98:	bf28      	it	cs
10001e9a:	2304      	movcs	r3, #4
10001e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
10001e9e:	69fb      	ldr	r3, [r7, #28]
10001ea0:	3304      	adds	r3, #4
10001ea2:	2b06      	cmp	r3, #6
10001ea4:	d902      	bls.n	10001eac <NVIC_EncodePriority+0x30>
10001ea6:	69fb      	ldr	r3, [r7, #28]
10001ea8:	3b03      	subs	r3, #3
10001eaa:	e000      	b.n	10001eae <NVIC_EncodePriority+0x32>
10001eac:	2300      	movs	r3, #0
10001eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10001eb0:	f04f 32ff 	mov.w	r2, #4294967295
10001eb4:	69bb      	ldr	r3, [r7, #24]
10001eb6:	fa02 f303 	lsl.w	r3, r2, r3
10001eba:	43da      	mvns	r2, r3
10001ebc:	68bb      	ldr	r3, [r7, #8]
10001ebe:	401a      	ands	r2, r3
10001ec0:	697b      	ldr	r3, [r7, #20]
10001ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
10001ec4:	f04f 31ff 	mov.w	r1, #4294967295
10001ec8:	697b      	ldr	r3, [r7, #20]
10001eca:	fa01 f303 	lsl.w	r3, r1, r3
10001ece:	43d9      	mvns	r1, r3
10001ed0:	687b      	ldr	r3, [r7, #4]
10001ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10001ed4:	4313      	orrs	r3, r2
         );
}
10001ed6:	4618      	mov	r0, r3
10001ed8:	3724      	adds	r7, #36	; 0x24
10001eda:	46bd      	mov	sp, r7
10001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
10001ee0:	4770      	bx	lr
	...

10001ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10001ee4:	b580      	push	{r7, lr}
10001ee6:	b082      	sub	sp, #8
10001ee8:	af00      	add	r7, sp, #0
10001eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10001eec:	687b      	ldr	r3, [r7, #4]
10001eee:	3b01      	subs	r3, #1
10001ef0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
10001ef4:	d301      	bcc.n	10001efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
10001ef6:	2301      	movs	r3, #1
10001ef8:	e00f      	b.n	10001f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10001efa:	4a0a      	ldr	r2, [pc, #40]	; (10001f24 <SysTick_Config+0x40>)
10001efc:	687b      	ldr	r3, [r7, #4]
10001efe:	3b01      	subs	r3, #1
10001f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
10001f02:	210f      	movs	r1, #15
10001f04:	f04f 30ff 	mov.w	r0, #4294967295
10001f08:	f7ff ff8e 	bl	10001e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
10001f0c:	4b05      	ldr	r3, [pc, #20]	; (10001f24 <SysTick_Config+0x40>)
10001f0e:	2200      	movs	r2, #0
10001f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10001f12:	4b04      	ldr	r3, [pc, #16]	; (10001f24 <SysTick_Config+0x40>)
10001f14:	2207      	movs	r2, #7
10001f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
10001f18:	2300      	movs	r3, #0
}
10001f1a:	4618      	mov	r0, r3
10001f1c:	3708      	adds	r7, #8
10001f1e:	46bd      	mov	sp, r7
10001f20:	bd80      	pop	{r7, pc}
10001f22:	bf00      	nop
10001f24:	e000e010 	.word	0xe000e010

10001f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10001f28:	b580      	push	{r7, lr}
10001f2a:	b082      	sub	sp, #8
10001f2c:	af00      	add	r7, sp, #0
10001f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
10001f30:	6878      	ldr	r0, [r7, #4]
10001f32:	f7ff ff29 	bl	10001d88 <__NVIC_SetPriorityGrouping>
}
10001f36:	bf00      	nop
10001f38:	3708      	adds	r7, #8
10001f3a:	46bd      	mov	sp, r7
10001f3c:	bd80      	pop	{r7, pc}

10001f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
10001f3e:	b580      	push	{r7, lr}
10001f40:	b086      	sub	sp, #24
10001f42:	af00      	add	r7, sp, #0
10001f44:	4603      	mov	r3, r0
10001f46:	60b9      	str	r1, [r7, #8]
10001f48:	607a      	str	r2, [r7, #4]
10001f4a:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup = 0x00;
10001f4c:	2300      	movs	r3, #0
10001f4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
10001f50:	f7ff ff3e 	bl	10001dd0 <__NVIC_GetPriorityGrouping>
10001f54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
10001f56:	687a      	ldr	r2, [r7, #4]
10001f58:	68b9      	ldr	r1, [r7, #8]
10001f5a:	6978      	ldr	r0, [r7, #20]
10001f5c:	f7ff ff8e 	bl	10001e7c <NVIC_EncodePriority>
10001f60:	4602      	mov	r2, r0
10001f62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
10001f66:	4611      	mov	r1, r2
10001f68:	4618      	mov	r0, r3
10001f6a:	f7ff ff5d 	bl	10001e28 <__NVIC_SetPriority>
}
10001f6e:	bf00      	nop
10001f70:	3718      	adds	r7, #24
10001f72:	46bd      	mov	sp, r7
10001f74:	bd80      	pop	{r7, pc}

10001f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32mp1xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001f76:	b580      	push	{r7, lr}
10001f78:	b082      	sub	sp, #8
10001f7a:	af00      	add	r7, sp, #0
10001f7c:	4603      	mov	r3, r0
10001f7e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
10001f80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001f84:	4618      	mov	r0, r3
10001f86:	f7ff ff31 	bl	10001dec <__NVIC_EnableIRQ>
}
10001f8a:	bf00      	nop
10001f8c:	3708      	adds	r7, #8
10001f8e:	46bd      	mov	sp, r7
10001f90:	bd80      	pop	{r7, pc}

10001f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
10001f92:	b580      	push	{r7, lr}
10001f94:	b082      	sub	sp, #8
10001f96:	af00      	add	r7, sp, #0
10001f98:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
10001f9a:	6878      	ldr	r0, [r7, #4]
10001f9c:	f7ff ffa2 	bl	10001ee4 <SysTick_Config>
10001fa0:	4603      	mov	r3, r0
}
10001fa2:	4618      	mov	r0, r3
10001fa4:	3708      	adds	r7, #8
10001fa6:	46bd      	mov	sp, r7
10001fa8:	bd80      	pop	{r7, pc}
	...

10001fac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
10001fac:	b480      	push	{r7}
10001fae:	b089      	sub	sp, #36	; 0x24
10001fb0:	af00      	add	r7, sp, #0
10001fb2:	6078      	str	r0, [r7, #4]
10001fb4:	6039      	str	r1, [r7, #0]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef * EXTI_CurrentCPU;

#if defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_C2; /* EXTI for CM4 CPU */
10001fb6:	4b8a      	ldr	r3, [pc, #552]	; (100021e0 <HAL_GPIO_Init+0x234>)
10001fb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
10001fba:	2300      	movs	r3, #0
10001fbc:	61fb      	str	r3, [r7, #28]
10001fbe:	e191      	b.n	100022e4 <HAL_GPIO_Init+0x338>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
10001fc0:	2201      	movs	r2, #1
10001fc2:	69fb      	ldr	r3, [r7, #28]
10001fc4:	fa02 f303 	lsl.w	r3, r2, r3
10001fc8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
10001fca:	683b      	ldr	r3, [r7, #0]
10001fcc:	681b      	ldr	r3, [r3, #0]
10001fce:	693a      	ldr	r2, [r7, #16]
10001fd0:	4013      	ands	r3, r2
10001fd2:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
10001fd4:	68fa      	ldr	r2, [r7, #12]
10001fd6:	693b      	ldr	r3, [r7, #16]
10001fd8:	429a      	cmp	r2, r3
10001fda:	f040 8180 	bne.w	100022de <HAL_GPIO_Init+0x332>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
10001fde:	683b      	ldr	r3, [r7, #0]
10001fe0:	685b      	ldr	r3, [r3, #4]
10001fe2:	2b02      	cmp	r3, #2
10001fe4:	d003      	beq.n	10001fee <HAL_GPIO_Init+0x42>
10001fe6:	683b      	ldr	r3, [r7, #0]
10001fe8:	685b      	ldr	r3, [r3, #4]
10001fea:	2b12      	cmp	r3, #18
10001fec:	d123      	bne.n	10002036 <HAL_GPIO_Init+0x8a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
10001fee:	69fb      	ldr	r3, [r7, #28]
10001ff0:	08da      	lsrs	r2, r3, #3
10001ff2:	687b      	ldr	r3, [r7, #4]
10001ff4:	3208      	adds	r2, #8
10001ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
10001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
10001ffc:	69fb      	ldr	r3, [r7, #28]
10001ffe:	f003 0307 	and.w	r3, r3, #7
10002002:	009b      	lsls	r3, r3, #2
10002004:	220f      	movs	r2, #15
10002006:	fa02 f303 	lsl.w	r3, r2, r3
1000200a:	43db      	mvns	r3, r3
1000200c:	69ba      	ldr	r2, [r7, #24]
1000200e:	4013      	ands	r3, r2
10002010:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
10002012:	683b      	ldr	r3, [r7, #0]
10002014:	691a      	ldr	r2, [r3, #16]
10002016:	69fb      	ldr	r3, [r7, #28]
10002018:	f003 0307 	and.w	r3, r3, #7
1000201c:	009b      	lsls	r3, r3, #2
1000201e:	fa02 f303 	lsl.w	r3, r2, r3
10002022:	69ba      	ldr	r2, [r7, #24]
10002024:	4313      	orrs	r3, r2
10002026:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
10002028:	69fb      	ldr	r3, [r7, #28]
1000202a:	08da      	lsrs	r2, r3, #3
1000202c:	687b      	ldr	r3, [r7, #4]
1000202e:	3208      	adds	r2, #8
10002030:	69b9      	ldr	r1, [r7, #24]
10002032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
10002036:	687b      	ldr	r3, [r7, #4]
10002038:	681b      	ldr	r3, [r3, #0]
1000203a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
1000203c:	69fb      	ldr	r3, [r7, #28]
1000203e:	005b      	lsls	r3, r3, #1
10002040:	2203      	movs	r2, #3
10002042:	fa02 f303 	lsl.w	r3, r2, r3
10002046:	43db      	mvns	r3, r3
10002048:	69ba      	ldr	r2, [r7, #24]
1000204a:	4013      	ands	r3, r2
1000204c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
1000204e:	683b      	ldr	r3, [r7, #0]
10002050:	685b      	ldr	r3, [r3, #4]
10002052:	f003 0203 	and.w	r2, r3, #3
10002056:	69fb      	ldr	r3, [r7, #28]
10002058:	005b      	lsls	r3, r3, #1
1000205a:	fa02 f303 	lsl.w	r3, r2, r3
1000205e:	69ba      	ldr	r2, [r7, #24]
10002060:	4313      	orrs	r3, r2
10002062:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
10002064:	687b      	ldr	r3, [r7, #4]
10002066:	69ba      	ldr	r2, [r7, #24]
10002068:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
1000206a:	683b      	ldr	r3, [r7, #0]
1000206c:	685b      	ldr	r3, [r3, #4]
1000206e:	2b01      	cmp	r3, #1
10002070:	d00b      	beq.n	1000208a <HAL_GPIO_Init+0xde>
10002072:	683b      	ldr	r3, [r7, #0]
10002074:	685b      	ldr	r3, [r3, #4]
10002076:	2b02      	cmp	r3, #2
10002078:	d007      	beq.n	1000208a <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
1000207a:	683b      	ldr	r3, [r7, #0]
1000207c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
1000207e:	2b11      	cmp	r3, #17
10002080:	d003      	beq.n	1000208a <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
10002082:	683b      	ldr	r3, [r7, #0]
10002084:	685b      	ldr	r3, [r3, #4]
10002086:	2b12      	cmp	r3, #18
10002088:	d130      	bne.n	100020ec <HAL_GPIO_Init+0x140>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
1000208a:	687b      	ldr	r3, [r7, #4]
1000208c:	689b      	ldr	r3, [r3, #8]
1000208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEEDR0 << (position * 2));
10002090:	69fb      	ldr	r3, [r7, #28]
10002092:	005b      	lsls	r3, r3, #1
10002094:	2203      	movs	r2, #3
10002096:	fa02 f303 	lsl.w	r3, r2, r3
1000209a:	43db      	mvns	r3, r3
1000209c:	69ba      	ldr	r2, [r7, #24]
1000209e:	4013      	ands	r3, r2
100020a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
100020a2:	683b      	ldr	r3, [r7, #0]
100020a4:	68da      	ldr	r2, [r3, #12]
100020a6:	69fb      	ldr	r3, [r7, #28]
100020a8:	005b      	lsls	r3, r3, #1
100020aa:	fa02 f303 	lsl.w	r3, r2, r3
100020ae:	69ba      	ldr	r2, [r7, #24]
100020b0:	4313      	orrs	r3, r2
100020b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
100020b4:	687b      	ldr	r3, [r7, #4]
100020b6:	69ba      	ldr	r2, [r7, #24]
100020b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
100020ba:	687b      	ldr	r3, [r7, #4]
100020bc:	685b      	ldr	r3, [r3, #4]
100020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
100020c0:	2201      	movs	r2, #1
100020c2:	69fb      	ldr	r3, [r7, #28]
100020c4:	fa02 f303 	lsl.w	r3, r2, r3
100020c8:	43db      	mvns	r3, r3
100020ca:	69ba      	ldr	r2, [r7, #24]
100020cc:	4013      	ands	r3, r2
100020ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
100020d0:	683b      	ldr	r3, [r7, #0]
100020d2:	685b      	ldr	r3, [r3, #4]
100020d4:	091b      	lsrs	r3, r3, #4
100020d6:	f003 0201 	and.w	r2, r3, #1
100020da:	69fb      	ldr	r3, [r7, #28]
100020dc:	fa02 f303 	lsl.w	r3, r2, r3
100020e0:	69ba      	ldr	r2, [r7, #24]
100020e2:	4313      	orrs	r3, r2
100020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
100020e6:	687b      	ldr	r3, [r7, #4]
100020e8:	69ba      	ldr	r2, [r7, #24]
100020ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
100020ec:	687b      	ldr	r3, [r7, #4]
100020ee:	68db      	ldr	r3, [r3, #12]
100020f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
100020f2:	69fb      	ldr	r3, [r7, #28]
100020f4:	005b      	lsls	r3, r3, #1
100020f6:	2203      	movs	r2, #3
100020f8:	fa02 f303 	lsl.w	r3, r2, r3
100020fc:	43db      	mvns	r3, r3
100020fe:	69ba      	ldr	r2, [r7, #24]
10002100:	4013      	ands	r3, r2
10002102:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
10002104:	683b      	ldr	r3, [r7, #0]
10002106:	689a      	ldr	r2, [r3, #8]
10002108:	69fb      	ldr	r3, [r7, #28]
1000210a:	005b      	lsls	r3, r3, #1
1000210c:	fa02 f303 	lsl.w	r3, r2, r3
10002110:	69ba      	ldr	r2, [r7, #24]
10002112:	4313      	orrs	r3, r2
10002114:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
10002116:	687b      	ldr	r3, [r7, #4]
10002118:	69ba      	ldr	r2, [r7, #24]
1000211a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
1000211c:	683b      	ldr	r3, [r7, #0]
1000211e:	685b      	ldr	r3, [r3, #4]
10002120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
10002124:	2b00      	cmp	r3, #0
10002126:	f000 80da 	beq.w	100022de <HAL_GPIO_Init+0x332>
      {
        temp = EXTI->EXTICR[position >> 2U];
1000212a:	4a2e      	ldr	r2, [pc, #184]	; (100021e4 <HAL_GPIO_Init+0x238>)
1000212c:	69fb      	ldr	r3, [r7, #28]
1000212e:	089b      	lsrs	r3, r3, #2
10002130:	3318      	adds	r3, #24
10002132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
10002136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFFU << (8U * (position & 0x03U)));
10002138:	69fb      	ldr	r3, [r7, #28]
1000213a:	f003 0303 	and.w	r3, r3, #3
1000213e:	00db      	lsls	r3, r3, #3
10002140:	22ff      	movs	r2, #255	; 0xff
10002142:	fa02 f303 	lsl.w	r3, r2, r3
10002146:	43db      	mvns	r3, r3
10002148:	69ba      	ldr	r2, [r7, #24]
1000214a:	4013      	ands	r3, r2
1000214c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
1000214e:	687b      	ldr	r3, [r7, #4]
10002150:	4a25      	ldr	r2, [pc, #148]	; (100021e8 <HAL_GPIO_Init+0x23c>)
10002152:	4293      	cmp	r3, r2
10002154:	d05e      	beq.n	10002214 <HAL_GPIO_Init+0x268>
10002156:	687b      	ldr	r3, [r7, #4]
10002158:	4a24      	ldr	r2, [pc, #144]	; (100021ec <HAL_GPIO_Init+0x240>)
1000215a:	4293      	cmp	r3, r2
1000215c:	d03d      	beq.n	100021da <HAL_GPIO_Init+0x22e>
1000215e:	687b      	ldr	r3, [r7, #4]
10002160:	4a23      	ldr	r2, [pc, #140]	; (100021f0 <HAL_GPIO_Init+0x244>)
10002162:	4293      	cmp	r3, r2
10002164:	d037      	beq.n	100021d6 <HAL_GPIO_Init+0x22a>
10002166:	687b      	ldr	r3, [r7, #4]
10002168:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
1000216c:	d031      	beq.n	100021d2 <HAL_GPIO_Init+0x226>
1000216e:	687b      	ldr	r3, [r7, #4]
10002170:	4a20      	ldr	r2, [pc, #128]	; (100021f4 <HAL_GPIO_Init+0x248>)
10002172:	4293      	cmp	r3, r2
10002174:	d02b      	beq.n	100021ce <HAL_GPIO_Init+0x222>
10002176:	687b      	ldr	r3, [r7, #4]
10002178:	4a1f      	ldr	r2, [pc, #124]	; (100021f8 <HAL_GPIO_Init+0x24c>)
1000217a:	4293      	cmp	r3, r2
1000217c:	d025      	beq.n	100021ca <HAL_GPIO_Init+0x21e>
1000217e:	687b      	ldr	r3, [r7, #4]
10002180:	4a1e      	ldr	r2, [pc, #120]	; (100021fc <HAL_GPIO_Init+0x250>)
10002182:	4293      	cmp	r3, r2
10002184:	d01f      	beq.n	100021c6 <HAL_GPIO_Init+0x21a>
10002186:	687b      	ldr	r3, [r7, #4]
10002188:	4a1d      	ldr	r2, [pc, #116]	; (10002200 <HAL_GPIO_Init+0x254>)
1000218a:	4293      	cmp	r3, r2
1000218c:	d019      	beq.n	100021c2 <HAL_GPIO_Init+0x216>
1000218e:	687b      	ldr	r3, [r7, #4]
10002190:	4a1c      	ldr	r2, [pc, #112]	; (10002204 <HAL_GPIO_Init+0x258>)
10002192:	4293      	cmp	r3, r2
10002194:	d013      	beq.n	100021be <HAL_GPIO_Init+0x212>
10002196:	687b      	ldr	r3, [r7, #4]
10002198:	4a1b      	ldr	r2, [pc, #108]	; (10002208 <HAL_GPIO_Init+0x25c>)
1000219a:	4293      	cmp	r3, r2
1000219c:	d00d      	beq.n	100021ba <HAL_GPIO_Init+0x20e>
1000219e:	687b      	ldr	r3, [r7, #4]
100021a0:	4a1a      	ldr	r2, [pc, #104]	; (1000220c <HAL_GPIO_Init+0x260>)
100021a2:	4293      	cmp	r3, r2
100021a4:	d007      	beq.n	100021b6 <HAL_GPIO_Init+0x20a>
100021a6:	687b      	ldr	r3, [r7, #4]
100021a8:	4a19      	ldr	r2, [pc, #100]	; (10002210 <HAL_GPIO_Init+0x264>)
100021aa:	4293      	cmp	r3, r2
100021ac:	d101      	bne.n	100021b2 <HAL_GPIO_Init+0x206>
100021ae:	230b      	movs	r3, #11
100021b0:	e031      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021b2:	2319      	movs	r3, #25
100021b4:	e02f      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021b6:	230a      	movs	r3, #10
100021b8:	e02d      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021ba:	2309      	movs	r3, #9
100021bc:	e02b      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021be:	2308      	movs	r3, #8
100021c0:	e029      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021c2:	2307      	movs	r3, #7
100021c4:	e027      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021c6:	2306      	movs	r3, #6
100021c8:	e025      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021ca:	2305      	movs	r3, #5
100021cc:	e023      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021ce:	2304      	movs	r3, #4
100021d0:	e021      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021d2:	2303      	movs	r3, #3
100021d4:	e01f      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021d6:	2302      	movs	r3, #2
100021d8:	e01d      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021da:	2301      	movs	r3, #1
100021dc:	e01b      	b.n	10002216 <HAL_GPIO_Init+0x26a>
100021de:	bf00      	nop
100021e0:	5000d0c0 	.word	0x5000d0c0
100021e4:	5000d000 	.word	0x5000d000
100021e8:	50002000 	.word	0x50002000
100021ec:	50003000 	.word	0x50003000
100021f0:	50004000 	.word	0x50004000
100021f4:	50006000 	.word	0x50006000
100021f8:	50007000 	.word	0x50007000
100021fc:	50008000 	.word	0x50008000
10002200:	50009000 	.word	0x50009000
10002204:	5000a000 	.word	0x5000a000
10002208:	5000b000 	.word	0x5000b000
1000220c:	5000c000 	.word	0x5000c000
10002210:	54004000 	.word	0x54004000
10002214:	2300      	movs	r3, #0
10002216:	69fa      	ldr	r2, [r7, #28]
10002218:	f002 0203 	and.w	r2, r2, #3
1000221c:	00d2      	lsls	r2, r2, #3
1000221e:	4093      	lsls	r3, r2
10002220:	461a      	mov	r2, r3
10002222:	69bb      	ldr	r3, [r7, #24]
10002224:	4313      	orrs	r3, r2
10002226:	61bb      	str	r3, [r7, #24]
        EXTI->EXTICR[position >> 2U] = temp;
10002228:	4934      	ldr	r1, [pc, #208]	; (100022fc <HAL_GPIO_Init+0x350>)
1000222a:	69fb      	ldr	r3, [r7, #28]
1000222c:	089b      	lsrs	r3, r3, #2
1000222e:	3318      	adds	r3, #24
10002230:	69ba      	ldr	r2, [r7, #24]
10002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
10002236:	697b      	ldr	r3, [r7, #20]
10002238:	681b      	ldr	r3, [r3, #0]
1000223a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
1000223c:	68fb      	ldr	r3, [r7, #12]
1000223e:	43db      	mvns	r3, r3
10002240:	69ba      	ldr	r2, [r7, #24]
10002242:	4013      	ands	r3, r2
10002244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
10002246:	683b      	ldr	r3, [r7, #0]
10002248:	685b      	ldr	r3, [r3, #4]
1000224a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
1000224e:	2b00      	cmp	r3, #0
10002250:	d003      	beq.n	1000225a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
10002252:	69ba      	ldr	r2, [r7, #24]
10002254:	68fb      	ldr	r3, [r7, #12]
10002256:	4313      	orrs	r3, r2
10002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
1000225a:	697b      	ldr	r3, [r7, #20]
1000225c:	69ba      	ldr	r2, [r7, #24]
1000225e:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
10002260:	697b      	ldr	r3, [r7, #20]
10002262:	685b      	ldr	r3, [r3, #4]
10002264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10002266:	68fb      	ldr	r3, [r7, #12]
10002268:	43db      	mvns	r3, r3
1000226a:	69ba      	ldr	r2, [r7, #24]
1000226c:	4013      	ands	r3, r2
1000226e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
10002270:	683b      	ldr	r3, [r7, #0]
10002272:	685b      	ldr	r3, [r3, #4]
10002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
10002278:	2b00      	cmp	r3, #0
1000227a:	d003      	beq.n	10002284 <HAL_GPIO_Init+0x2d8>
        {
          temp |= iocurrent;
1000227c:	69ba      	ldr	r2, [r7, #24]
1000227e:	68fb      	ldr	r3, [r7, #12]
10002280:	4313      	orrs	r3, r2
10002282:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
10002284:	697b      	ldr	r3, [r7, #20]
10002286:	69ba      	ldr	r2, [r7, #24]
10002288:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
1000228a:	4b1c      	ldr	r3, [pc, #112]	; (100022fc <HAL_GPIO_Init+0x350>)
1000228c:	681b      	ldr	r3, [r3, #0]
1000228e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10002290:	68fb      	ldr	r3, [r7, #12]
10002292:	43db      	mvns	r3, r3
10002294:	69ba      	ldr	r2, [r7, #24]
10002296:	4013      	ands	r3, r2
10002298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
1000229a:	683b      	ldr	r3, [r7, #0]
1000229c:	685b      	ldr	r3, [r3, #4]
1000229e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
100022a2:	2b00      	cmp	r3, #0
100022a4:	d003      	beq.n	100022ae <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
100022a6:	69ba      	ldr	r2, [r7, #24]
100022a8:	68fb      	ldr	r3, [r7, #12]
100022aa:	4313      	orrs	r3, r2
100022ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
100022ae:	4a13      	ldr	r2, [pc, #76]	; (100022fc <HAL_GPIO_Init+0x350>)
100022b0:	69bb      	ldr	r3, [r7, #24]
100022b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
100022b4:	4b11      	ldr	r3, [pc, #68]	; (100022fc <HAL_GPIO_Init+0x350>)
100022b6:	685b      	ldr	r3, [r3, #4]
100022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
100022ba:	68fb      	ldr	r3, [r7, #12]
100022bc:	43db      	mvns	r3, r3
100022be:	69ba      	ldr	r2, [r7, #24]
100022c0:	4013      	ands	r3, r2
100022c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
100022c4:	683b      	ldr	r3, [r7, #0]
100022c6:	685b      	ldr	r3, [r3, #4]
100022c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
100022cc:	2b00      	cmp	r3, #0
100022ce:	d003      	beq.n	100022d8 <HAL_GPIO_Init+0x32c>
        {
          temp |= iocurrent;
100022d0:	69ba      	ldr	r2, [r7, #24]
100022d2:	68fb      	ldr	r3, [r7, #12]
100022d4:	4313      	orrs	r3, r2
100022d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
100022d8:	4a08      	ldr	r2, [pc, #32]	; (100022fc <HAL_GPIO_Init+0x350>)
100022da:	69bb      	ldr	r3, [r7, #24]
100022dc:	6053      	str	r3, [r2, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
100022de:	69fb      	ldr	r3, [r7, #28]
100022e0:	3301      	adds	r3, #1
100022e2:	61fb      	str	r3, [r7, #28]
100022e4:	69fb      	ldr	r3, [r7, #28]
100022e6:	2b0f      	cmp	r3, #15
100022e8:	f67f ae6a 	bls.w	10001fc0 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
100022ec:	bf00      	nop
100022ee:	bf00      	nop
100022f0:	3724      	adds	r7, #36	; 0x24
100022f2:	46bd      	mov	sp, r7
100022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
100022f8:	4770      	bx	lr
100022fa:	bf00      	nop
100022fc:	5000d000 	.word	0x5000d000

10002300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10002300:	b480      	push	{r7}
10002302:	b083      	sub	sp, #12
10002304:	af00      	add	r7, sp, #0
10002306:	6078      	str	r0, [r7, #4]
10002308:	460b      	mov	r3, r1
1000230a:	807b      	strh	r3, [r7, #2]
1000230c:	4613      	mov	r3, r2
1000230e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
10002310:	787b      	ldrb	r3, [r7, #1]
10002312:	2b00      	cmp	r3, #0
10002314:	d003      	beq.n	1000231e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
10002316:	887a      	ldrh	r2, [r7, #2]
10002318:	687b      	ldr	r3, [r7, #4]
1000231a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
1000231c:	e003      	b.n	10002326 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
1000231e:	887b      	ldrh	r3, [r7, #2]
10002320:	041a      	lsls	r2, r3, #16
10002322:	687b      	ldr	r3, [r7, #4]
10002324:	619a      	str	r2, [r3, #24]
}
10002326:	bf00      	nop
10002328:	370c      	adds	r7, #12
1000232a:	46bd      	mov	sp, r7
1000232c:	f85d 7b04 	ldr.w	r7, [sp], #4
10002330:	4770      	bx	lr
	...

10002334 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
10002334:	b580      	push	{r7, lr}
10002336:	b082      	sub	sp, #8
10002338:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
1000233a:	4b0a      	ldr	r3, [pc, #40]	; (10002364 <HAL_HSEM_IRQHandler+0x30>)
1000233c:	68db      	ldr	r3, [r3, #12]
1000233e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
10002340:	4b08      	ldr	r3, [pc, #32]	; (10002364 <HAL_HSEM_IRQHandler+0x30>)
10002342:	681a      	ldr	r2, [r3, #0]
10002344:	687b      	ldr	r3, [r7, #4]
10002346:	43db      	mvns	r3, r3
10002348:	4906      	ldr	r1, [pc, #24]	; (10002364 <HAL_HSEM_IRQHandler+0x30>)
1000234a:	4013      	ands	r3, r2
1000234c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
1000234e:	4a05      	ldr	r2, [pc, #20]	; (10002364 <HAL_HSEM_IRQHandler+0x30>)
10002350:	687b      	ldr	r3, [r7, #4]
10002352:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
10002354:	6878      	ldr	r0, [r7, #4]
10002356:	f000 f807 	bl	10002368 <HAL_HSEM_FreeCallback>
}
1000235a:	bf00      	nop
1000235c:	3708      	adds	r7, #8
1000235e:	46bd      	mov	sp, r7
10002360:	bd80      	pop	{r7, pc}
10002362:	bf00      	nop
10002364:	4c000110 	.word	0x4c000110

10002368 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
10002368:	b480      	push	{r7}
1000236a:	b083      	sub	sp, #12
1000236c:	af00      	add	r7, sp, #0
1000236e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
10002370:	bf00      	nop
10002372:	370c      	adds	r7, #12
10002374:	46bd      	mov	sp, r7
10002376:	f85d 7b04 	ldr.w	r7, [sp], #4
1000237a:	4770      	bx	lr

1000237c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
1000237c:	b580      	push	{r7, lr}
1000237e:	b084      	sub	sp, #16
10002380:	af00      	add	r7, sp, #0
10002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
10002384:	2300      	movs	r3, #0
10002386:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10002388:	687b      	ldr	r3, [r7, #4]
1000238a:	2b00      	cmp	r3, #0
1000238c:	d01e      	beq.n	100023cc <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

#if defined(CORE_CM4)
    IPCC_CommonTypeDef *currentInstance = IPCC_C2;
1000238e:	4b13      	ldr	r3, [pc, #76]	; (100023dc <HAL_IPCC_Init+0x60>)
10002390:	60bb      	str	r3, [r7, #8]
#else
    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

    if (hipcc->State == HAL_IPCC_STATE_RESET)
10002392:	687b      	ldr	r3, [r7, #4]
10002394:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10002398:	b2db      	uxtb	r3, r3
1000239a:	2b00      	cmp	r3, #0
1000239c:	d102      	bne.n	100023a4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
1000239e:	6878      	ldr	r0, [r7, #4]
100023a0:	f7fe fbe6 	bl	10000b70 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
100023a4:	68b8      	ldr	r0, [r7, #8]
100023a6:	f000 f9eb 	bl	10002780 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
100023aa:	68bb      	ldr	r3, [r7, #8]
100023ac:	681b      	ldr	r3, [r3, #0]
100023ae:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
100023b2:	68bb      	ldr	r3, [r7, #8]
100023b4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
100023b6:	6878      	ldr	r0, [r7, #4]
100023b8:	f000 f9bc 	bl	10002734 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
100023bc:	687b      	ldr	r3, [r7, #4]
100023be:	2200      	movs	r2, #0
100023c0:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
100023c2:	687b      	ldr	r3, [r7, #4]
100023c4:	2201      	movs	r2, #1
100023c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
100023ca:	e001      	b.n	100023d0 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
100023cc:	2301      	movs	r3, #1
100023ce:	73fb      	strb	r3, [r7, #15]
  }

  return err;
100023d0:	7bfb      	ldrb	r3, [r7, #15]
}
100023d2:	4618      	mov	r0, r3
100023d4:	3710      	adds	r7, #16
100023d6:	46bd      	mov	sp, r7
100023d8:	bd80      	pop	{r7, pc}
100023da:	bf00      	nop
100023dc:	4c001010 	.word	0x4c001010

100023e0 <HAL_IPCC_ActivateNotification>:
  * @param  ChannelDir Channel direction
  * @param  cb Interrupt callback
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb)
{
100023e0:	b580      	push	{r7, lr}
100023e2:	b086      	sub	sp, #24
100023e4:	af00      	add	r7, sp, #0
100023e6:	60f8      	str	r0, [r7, #12]
100023e8:	60b9      	str	r1, [r7, #8]
100023ea:	603b      	str	r3, [r7, #0]
100023ec:	4613      	mov	r3, r2
100023ee:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
100023f0:	2300      	movs	r3, #0
100023f2:	75fb      	strb	r3, [r7, #23]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
100023f4:	68fb      	ldr	r3, [r7, #12]
100023f6:	2b00      	cmp	r3, #0
100023f8:	d039      	beq.n	1000246e <HAL_IPCC_ActivateNotification+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    /* Check IPCC state */
    if (hipcc->State == HAL_IPCC_STATE_READY)
100023fa:	68fb      	ldr	r3, [r7, #12]
100023fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10002400:	b2db      	uxtb	r3, r3
10002402:	2b01      	cmp	r3, #1
10002404:	d130      	bne.n	10002468 <HAL_IPCC_ActivateNotification+0x88>
    {
      /* Set callback and register masking information */
      if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10002406:	79fb      	ldrb	r3, [r7, #7]
10002408:	2b00      	cmp	r3, #0
1000240a:	d113      	bne.n	10002434 <HAL_IPCC_ActivateNotification+0x54>
      {
        hipcc->ChannelCallbackTx[ChannelIndex] = cb;
1000240c:	68fa      	ldr	r2, [r7, #12]
1000240e:	68bb      	ldr	r3, [r7, #8]
10002410:	3306      	adds	r3, #6
10002412:	009b      	lsls	r3, r3, #2
10002414:	4413      	add	r3, r2
10002416:	683a      	ldr	r2, [r7, #0]
10002418:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
1000241a:	68fb      	ldr	r3, [r7, #12]
1000241c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000241e:	68bb      	ldr	r3, [r7, #8]
10002420:	f003 030f 	and.w	r3, r3, #15
10002424:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10002428:	fa01 f303 	lsl.w	r3, r1, r3
1000242c:	431a      	orrs	r2, r3
1000242e:	68fb      	ldr	r3, [r7, #12]
10002430:	635a      	str	r2, [r3, #52]	; 0x34
10002432:	e010      	b.n	10002456 <HAL_IPCC_ActivateNotification+0x76>
      }
      else
      {
        hipcc->ChannelCallbackRx[ChannelIndex] = cb;
10002434:	68fa      	ldr	r2, [r7, #12]
10002436:	68bb      	ldr	r3, [r7, #8]
10002438:	009b      	lsls	r3, r3, #2
1000243a:	4413      	add	r3, r2
1000243c:	683a      	ldr	r2, [r7, #0]
1000243e:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10002440:	68fb      	ldr	r3, [r7, #12]
10002442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002444:	68bb      	ldr	r3, [r7, #8]
10002446:	f003 030f 	and.w	r3, r3, #15
1000244a:	2101      	movs	r1, #1
1000244c:	fa01 f303 	lsl.w	r3, r1, r3
10002450:	431a      	orrs	r2, r3
10002452:	68fb      	ldr	r3, [r7, #12]
10002454:	635a      	str	r2, [r3, #52]	; 0x34
      }

      /* Unmask only the channels in reception (Transmission channel mask/unmask is done in HAL_IPCC_NotifyCPU) */
      if (ChannelDir == IPCC_CHANNEL_DIR_RX)
10002456:	79fb      	ldrb	r3, [r7, #7]
10002458:	2b01      	cmp	r3, #1
1000245a:	d10a      	bne.n	10002472 <HAL_IPCC_ActivateNotification+0x92>
      {
        IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
1000245c:	79fb      	ldrb	r3, [r7, #7]
1000245e:	4619      	mov	r1, r3
10002460:	68b8      	ldr	r0, [r7, #8]
10002462:	f000 f939 	bl	100026d8 <IPCC_UnmaskInterrupt>
10002466:	e004      	b.n	10002472 <HAL_IPCC_ActivateNotification+0x92>
      }
    }
    else
    {
      err = HAL_ERROR;
10002468:	2301      	movs	r3, #1
1000246a:	75fb      	strb	r3, [r7, #23]
1000246c:	e001      	b.n	10002472 <HAL_IPCC_ActivateNotification+0x92>
    }
  }
  else
  {
    err = HAL_ERROR;
1000246e:	2301      	movs	r3, #1
10002470:	75fb      	strb	r3, [r7, #23]
  }
  return err;
10002472:	7dfb      	ldrb	r3, [r7, #23]
}
10002474:	4618      	mov	r0, r3
10002476:	3718      	adds	r7, #24
10002478:	46bd      	mov	sp, r7
1000247a:	bd80      	pop	{r7, pc}

1000247c <HAL_IPCC_GetChannelStatus>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval Channel status
  */
IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000247c:	b480      	push	{r7}
1000247e:	b089      	sub	sp, #36	; 0x24
10002480:	af00      	add	r7, sp, #0
10002482:	60f8      	str	r0, [r7, #12]
10002484:	60b9      	str	r1, [r7, #8]
10002486:	4613      	mov	r3, r2
10002488:	71fb      	strb	r3, [r7, #7]
  uint32_t channel_state;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
1000248a:	4b14      	ldr	r3, [pc, #80]	; (100024dc <HAL_IPCC_GetChannelStatus+0x60>)
1000248c:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
1000248e:	4b14      	ldr	r3, [pc, #80]	; (100024e0 <HAL_IPCC_GetChannelStatus+0x64>)
10002490:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Read corresponding channel depending of the MCU and the direction */
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10002492:	79fb      	ldrb	r3, [r7, #7]
10002494:	2b00      	cmp	r3, #0
10002496:	d10a      	bne.n	100024ae <HAL_IPCC_GetChannelStatus+0x32>
  {
    channel_state = (currentInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10002498:	69bb      	ldr	r3, [r7, #24]
1000249a:	68da      	ldr	r2, [r3, #12]
1000249c:	68bb      	ldr	r3, [r7, #8]
1000249e:	f003 030f 	and.w	r3, r3, #15
100024a2:	2101      	movs	r1, #1
100024a4:	fa01 f303 	lsl.w	r3, r1, r3
100024a8:	4013      	ands	r3, r2
100024aa:	61fb      	str	r3, [r7, #28]
100024ac:	e009      	b.n	100024c2 <HAL_IPCC_GetChannelStatus+0x46>
  }
  else
  {
    channel_state = (otherInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
100024ae:	697b      	ldr	r3, [r7, #20]
100024b0:	68da      	ldr	r2, [r3, #12]
100024b2:	68bb      	ldr	r3, [r7, #8]
100024b4:	f003 030f 	and.w	r3, r3, #15
100024b8:	2101      	movs	r1, #1
100024ba:	fa01 f303 	lsl.w	r3, r1, r3
100024be:	4013      	ands	r3, r2
100024c0:	61fb      	str	r3, [r7, #28]
  }

  return (channel_state == 0UL) ? IPCC_CHANNEL_STATUS_FREE : IPCC_CHANNEL_STATUS_OCCUPIED ;
100024c2:	69fb      	ldr	r3, [r7, #28]
100024c4:	2b00      	cmp	r3, #0
100024c6:	bf14      	ite	ne
100024c8:	2301      	movne	r3, #1
100024ca:	2300      	moveq	r3, #0
100024cc:	b2db      	uxtb	r3, r3
}
100024ce:	4618      	mov	r0, r3
100024d0:	3724      	adds	r7, #36	; 0x24
100024d2:	46bd      	mov	sp, r7
100024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
100024d8:	4770      	bx	lr
100024da:	bf00      	nop
100024dc:	4c001010 	.word	0x4c001010
100024e0:	4c001000 	.word	0x4c001000

100024e4 <HAL_IPCC_NotifyCPU>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
100024e4:	b580      	push	{r7, lr}
100024e6:	b088      	sub	sp, #32
100024e8:	af00      	add	r7, sp, #0
100024ea:	60f8      	str	r0, [r7, #12]
100024ec:	60b9      	str	r1, [r7, #8]
100024ee:	4613      	mov	r3, r2
100024f0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
100024f2:	2300      	movs	r3, #0
100024f4:	77fb      	strb	r3, [r7, #31]
  uint32_t mask;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
100024f6:	4b1d      	ldr	r3, [pc, #116]	; (1000256c <HAL_IPCC_NotifyCPU+0x88>)
100024f8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Check if IPCC is initiliased */
  if (hipcc->State == HAL_IPCC_STATE_READY)
100024fa:	68fb      	ldr	r3, [r7, #12]
100024fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10002500:	b2db      	uxtb	r3, r3
10002502:	2b01      	cmp	r3, #1
10002504:	d12a      	bne.n	1000255c <HAL_IPCC_NotifyCPU+0x78>
  {
    /* For IPCC_CHANNEL_DIR_TX, set the status. For IPCC_CHANNEL_DIR_RX, clear the status */
    currentInstance->SCR |= ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_SCR_CH1S : IPCC_SCR_CH1C) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10002506:	69bb      	ldr	r3, [r7, #24]
10002508:	689a      	ldr	r2, [r3, #8]
1000250a:	79fb      	ldrb	r3, [r7, #7]
1000250c:	2b00      	cmp	r3, #0
1000250e:	d102      	bne.n	10002516 <HAL_IPCC_NotifyCPU+0x32>
10002510:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10002514:	e000      	b.n	10002518 <HAL_IPCC_NotifyCPU+0x34>
10002516:	2101      	movs	r1, #1
10002518:	68bb      	ldr	r3, [r7, #8]
1000251a:	f003 030f 	and.w	r3, r3, #15
1000251e:	fa01 f303 	lsl.w	r3, r1, r3
10002522:	431a      	orrs	r2, r3
10002524:	69bb      	ldr	r3, [r7, #24]
10002526:	609a      	str	r2, [r3, #8]

    /* Unmask interrupt if the callback is requested */
    mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10002528:	79fb      	ldrb	r3, [r7, #7]
1000252a:	2b00      	cmp	r3, #0
1000252c:	d102      	bne.n	10002534 <HAL_IPCC_NotifyCPU+0x50>
1000252e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
10002532:	e000      	b.n	10002536 <HAL_IPCC_NotifyCPU+0x52>
10002534:	2201      	movs	r2, #1
10002536:	68bb      	ldr	r3, [r7, #8]
10002538:	f003 030f 	and.w	r3, r3, #15
1000253c:	fa02 f303 	lsl.w	r3, r2, r3
10002540:	617b      	str	r3, [r7, #20]
    if ((hipcc->callbackRequest & mask) == mask)
10002542:	68fb      	ldr	r3, [r7, #12]
10002544:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002546:	697b      	ldr	r3, [r7, #20]
10002548:	4013      	ands	r3, r2
1000254a:	697a      	ldr	r2, [r7, #20]
1000254c:	429a      	cmp	r2, r3
1000254e:	d107      	bne.n	10002560 <HAL_IPCC_NotifyCPU+0x7c>
    {
      IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
10002550:	79fb      	ldrb	r3, [r7, #7]
10002552:	4619      	mov	r1, r3
10002554:	68b8      	ldr	r0, [r7, #8]
10002556:	f000 f8bf 	bl	100026d8 <IPCC_UnmaskInterrupt>
1000255a:	e001      	b.n	10002560 <HAL_IPCC_NotifyCPU+0x7c>
    }
  }
  else
  {
    err = HAL_ERROR;
1000255c:	2301      	movs	r3, #1
1000255e:	77fb      	strb	r3, [r7, #31]
  }

  return err;
10002560:	7ffb      	ldrb	r3, [r7, #31]
}
10002562:	4618      	mov	r0, r3
10002564:	3720      	adds	r7, #32
10002566:	46bd      	mov	sp, r7
10002568:	bd80      	pop	{r7, pc}
1000256a:	bf00      	nop
1000256c:	4c001010 	.word	0x4c001010

10002570 <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
10002570:	b580      	push	{r7, lr}
10002572:	b086      	sub	sp, #24
10002574:	af00      	add	r7, sp, #0
10002576:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10002578:	2300      	movs	r3, #0
1000257a:	613b      	str	r3, [r7, #16]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
1000257c:	4b22      	ldr	r3, [pc, #136]	; (10002608 <HAL_IPCC_TX_IRQHandler+0x98>)
1000257e:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
10002580:	68fb      	ldr	r3, [r7, #12]
10002582:	685b      	ldr	r3, [r3, #4]
10002584:	43db      	mvns	r3, r3
10002586:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
1000258a:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
1000258c:	68fb      	ldr	r3, [r7, #12]
1000258e:	68db      	ldr	r3, [r3, #12]
10002590:	041b      	lsls	r3, r3, #16
10002592:	43db      	mvns	r3, r3
10002594:	697a      	ldr	r2, [r7, #20]
10002596:	4013      	ands	r3, r2
10002598:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
1000259a:	e02c      	b.n	100025f6 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_Msk));
1000259c:	693b      	ldr	r3, [r7, #16]
1000259e:	f003 030f 	and.w	r3, r3, #15
100025a2:	3310      	adds	r3, #16
100025a4:	2201      	movs	r2, #1
100025a6:	fa02 f303 	lsl.w	r3, r2, r3
100025aa:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
100025ac:	697a      	ldr	r2, [r7, #20]
100025ae:	68bb      	ldr	r3, [r7, #8]
100025b0:	4013      	ands	r3, r2
100025b2:	2b00      	cmp	r3, #0
100025b4:	d01c      	beq.n	100025f0 <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
100025b6:	68fb      	ldr	r3, [r7, #12]
100025b8:	685a      	ldr	r2, [r3, #4]
100025ba:	68bb      	ldr	r3, [r7, #8]
100025bc:	431a      	orrs	r2, r3
100025be:	68fb      	ldr	r3, [r7, #12]
100025c0:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
100025c2:	687a      	ldr	r2, [r7, #4]
100025c4:	693b      	ldr	r3, [r7, #16]
100025c6:	3306      	adds	r3, #6
100025c8:	009b      	lsls	r3, r3, #2
100025ca:	4413      	add	r3, r2
100025cc:	685b      	ldr	r3, [r3, #4]
100025ce:	2b00      	cmp	r3, #0
100025d0:	d009      	beq.n	100025e6 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
100025d2:	687a      	ldr	r2, [r7, #4]
100025d4:	693b      	ldr	r3, [r7, #16]
100025d6:	3306      	adds	r3, #6
100025d8:	009b      	lsls	r3, r3, #2
100025da:	4413      	add	r3, r2
100025dc:	685b      	ldr	r3, [r3, #4]
100025de:	2200      	movs	r2, #0
100025e0:	6939      	ldr	r1, [r7, #16]
100025e2:	6878      	ldr	r0, [r7, #4]
100025e4:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
100025e6:	68bb      	ldr	r3, [r7, #8]
100025e8:	43db      	mvns	r3, r3
100025ea:	697a      	ldr	r2, [r7, #20]
100025ec:	4013      	ands	r3, r2
100025ee:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
100025f0:	693b      	ldr	r3, [r7, #16]
100025f2:	3301      	adds	r3, #1
100025f4:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
100025f6:	697b      	ldr	r3, [r7, #20]
100025f8:	2b00      	cmp	r3, #0
100025fa:	d1cf      	bne.n	1000259c <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
100025fc:	bf00      	nop
100025fe:	bf00      	nop
10002600:	3718      	adds	r7, #24
10002602:	46bd      	mov	sp, r7
10002604:	bd80      	pop	{r7, pc}
10002606:	bf00      	nop
10002608:	4c001010 	.word	0x4c001010

1000260c <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
1000260c:	b580      	push	{r7, lr}
1000260e:	b088      	sub	sp, #32
10002610:	af00      	add	r7, sp, #0
10002612:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10002614:	2300      	movs	r3, #0
10002616:	61bb      	str	r3, [r7, #24]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10002618:	4b20      	ldr	r3, [pc, #128]	; (1000269c <HAL_IPCC_RX_IRQHandler+0x90>)
1000261a:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
1000261c:	4b20      	ldr	r3, [pc, #128]	; (100026a0 <HAL_IPCC_RX_IRQHandler+0x94>)
1000261e:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
#endif

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
10002620:	697b      	ldr	r3, [r7, #20]
10002622:	685b      	ldr	r3, [r3, #4]
10002624:	43db      	mvns	r3, r3
10002626:	f003 033f 	and.w	r3, r3, #63	; 0x3f
1000262a:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
1000262c:	693b      	ldr	r3, [r7, #16]
1000262e:	68db      	ldr	r3, [r3, #12]
10002630:	69fa      	ldr	r2, [r7, #28]
10002632:	4013      	ands	r3, r2
10002634:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10002636:	e029      	b.n	1000268c <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk);
10002638:	69bb      	ldr	r3, [r7, #24]
1000263a:	f003 030f 	and.w	r3, r3, #15
1000263e:	2201      	movs	r2, #1
10002640:	fa02 f303 	lsl.w	r3, r2, r3
10002644:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
10002646:	69fa      	ldr	r2, [r7, #28]
10002648:	68fb      	ldr	r3, [r7, #12]
1000264a:	4013      	ands	r3, r2
1000264c:	2b00      	cmp	r3, #0
1000264e:	d01a      	beq.n	10002686 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
10002650:	697b      	ldr	r3, [r7, #20]
10002652:	685a      	ldr	r2, [r3, #4]
10002654:	68fb      	ldr	r3, [r7, #12]
10002656:	431a      	orrs	r2, r3
10002658:	697b      	ldr	r3, [r7, #20]
1000265a:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
1000265c:	687a      	ldr	r2, [r7, #4]
1000265e:	69bb      	ldr	r3, [r7, #24]
10002660:	009b      	lsls	r3, r3, #2
10002662:	4413      	add	r3, r2
10002664:	685b      	ldr	r3, [r3, #4]
10002666:	2b00      	cmp	r3, #0
10002668:	d008      	beq.n	1000267c <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
1000266a:	687a      	ldr	r2, [r7, #4]
1000266c:	69bb      	ldr	r3, [r7, #24]
1000266e:	009b      	lsls	r3, r3, #2
10002670:	4413      	add	r3, r2
10002672:	685b      	ldr	r3, [r3, #4]
10002674:	2201      	movs	r2, #1
10002676:	69b9      	ldr	r1, [r7, #24]
10002678:	6878      	ldr	r0, [r7, #4]
1000267a:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
1000267c:	68fb      	ldr	r3, [r7, #12]
1000267e:	43db      	mvns	r3, r3
10002680:	69fa      	ldr	r2, [r7, #28]
10002682:	4013      	ands	r3, r2
10002684:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
10002686:	69bb      	ldr	r3, [r7, #24]
10002688:	3301      	adds	r3, #1
1000268a:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
1000268c:	69fb      	ldr	r3, [r7, #28]
1000268e:	2b00      	cmp	r3, #0
10002690:	d1d2      	bne.n	10002638 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
10002692:	bf00      	nop
10002694:	bf00      	nop
10002696:	3720      	adds	r7, #32
10002698:	46bd      	mov	sp, r7
1000269a:	bd80      	pop	{r7, pc}
1000269c:	4c001010 	.word	0x4c001010
100026a0:	4c001000 	.word	0x4c001000

100026a4 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
100026a4:	b480      	push	{r7}
100026a6:	b085      	sub	sp, #20
100026a8:	af00      	add	r7, sp, #0
100026aa:	60f8      	str	r0, [r7, #12]
100026ac:	60b9      	str	r1, [r7, #8]
100026ae:	4613      	mov	r3, r2
100026b0:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
100026b2:	bf00      	nop
100026b4:	3714      	adds	r7, #20
100026b6:	46bd      	mov	sp, r7
100026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
100026bc:	4770      	bx	lr

100026be <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
100026be:	b480      	push	{r7}
100026c0:	b085      	sub	sp, #20
100026c2:	af00      	add	r7, sp, #0
100026c4:	60f8      	str	r0, [r7, #12]
100026c6:	60b9      	str	r1, [r7, #8]
100026c8:	4613      	mov	r3, r2
100026ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
100026cc:	bf00      	nop
100026ce:	3714      	adds	r7, #20
100026d0:	46bd      	mov	sp, r7
100026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
100026d6:	4770      	bx	lr

100026d8 <IPCC_UnmaskInterrupt>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  */
void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
100026d8:	b480      	push	{r7}
100026da:	b085      	sub	sp, #20
100026dc:	af00      	add	r7, sp, #0
100026de:	6078      	str	r0, [r7, #4]
100026e0:	460b      	mov	r3, r1
100026e2:	70fb      	strb	r3, [r7, #3]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
100026e4:	4b12      	ldr	r3, [pc, #72]	; (10002730 <IPCC_UnmaskInterrupt+0x58>)
100026e6:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
100026e8:	78fb      	ldrb	r3, [r7, #3]
100026ea:	2b00      	cmp	r3, #0
100026ec:	d10d      	bne.n	1000270a <IPCC_UnmaskInterrupt+0x32>
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
100026ee:	68fb      	ldr	r3, [r7, #12]
100026f0:	685a      	ldr	r2, [r3, #4]
100026f2:	687b      	ldr	r3, [r7, #4]
100026f4:	f003 030f 	and.w	r3, r3, #15
100026f8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
100026fc:	fa01 f303 	lsl.w	r3, r1, r3
10002700:	43db      	mvns	r3, r3
10002702:	401a      	ands	r2, r3
10002704:	68fb      	ldr	r3, [r7, #12]
10002706:	605a      	str	r2, [r3, #4]
  else
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
  }
}
10002708:	e00b      	b.n	10002722 <IPCC_UnmaskInterrupt+0x4a>
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
1000270a:	68fb      	ldr	r3, [r7, #12]
1000270c:	685a      	ldr	r2, [r3, #4]
1000270e:	687b      	ldr	r3, [r7, #4]
10002710:	f003 030f 	and.w	r3, r3, #15
10002714:	2101      	movs	r1, #1
10002716:	fa01 f303 	lsl.w	r3, r1, r3
1000271a:	43db      	mvns	r3, r3
1000271c:	401a      	ands	r2, r3
1000271e:	68fb      	ldr	r3, [r7, #12]
10002720:	605a      	str	r2, [r3, #4]
}
10002722:	bf00      	nop
10002724:	3714      	adds	r7, #20
10002726:	46bd      	mov	sp, r7
10002728:	f85d 7b04 	ldr.w	r7, [sp], #4
1000272c:	4770      	bx	lr
1000272e:	bf00      	nop
10002730:	4c001010 	.word	0x4c001010

10002734 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
10002734:	b480      	push	{r7}
10002736:	b085      	sub	sp, #20
10002738:	af00      	add	r7, sp, #0
1000273a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
1000273c:	2300      	movs	r3, #0
1000273e:	60fb      	str	r3, [r7, #12]
10002740:	e00f      	b.n	10002762 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
10002742:	687a      	ldr	r2, [r7, #4]
10002744:	68fb      	ldr	r3, [r7, #12]
10002746:	009b      	lsls	r3, r3, #2
10002748:	4413      	add	r3, r2
1000274a:	4a0b      	ldr	r2, [pc, #44]	; (10002778 <IPCC_SetDefaultCallbacks+0x44>)
1000274c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
1000274e:	687a      	ldr	r2, [r7, #4]
10002750:	68fb      	ldr	r3, [r7, #12]
10002752:	3306      	adds	r3, #6
10002754:	009b      	lsls	r3, r3, #2
10002756:	4413      	add	r3, r2
10002758:	4a08      	ldr	r2, [pc, #32]	; (1000277c <IPCC_SetDefaultCallbacks+0x48>)
1000275a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
1000275c:	68fb      	ldr	r3, [r7, #12]
1000275e:	3301      	adds	r3, #1
10002760:	60fb      	str	r3, [r7, #12]
10002762:	68fb      	ldr	r3, [r7, #12]
10002764:	2b05      	cmp	r3, #5
10002766:	d9ec      	bls.n	10002742 <IPCC_SetDefaultCallbacks+0xe>
  }
}
10002768:	bf00      	nop
1000276a:	bf00      	nop
1000276c:	3714      	adds	r7, #20
1000276e:	46bd      	mov	sp, r7
10002770:	f85d 7b04 	ldr.w	r7, [sp], #4
10002774:	4770      	bx	lr
10002776:	bf00      	nop
10002778:	100026a5 	.word	0x100026a5
1000277c:	100026bf 	.word	0x100026bf

10002780 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
10002780:	b480      	push	{r7}
10002782:	b083      	sub	sp, #12
10002784:	af00      	add	r7, sp, #0
10002786:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
10002788:	687b      	ldr	r3, [r7, #4]
1000278a:	2200      	movs	r2, #0
1000278c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
1000278e:	687b      	ldr	r3, [r7, #4]
10002790:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
10002794:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
10002796:	687b      	ldr	r3, [r7, #4]
10002798:	223f      	movs	r2, #63	; 0x3f
1000279a:	609a      	str	r2, [r3, #8]
}
1000279c:	bf00      	nop
1000279e:	370c      	adds	r7, #12
100027a0:	46bd      	mov	sp, r7
100027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
100027a6:	4770      	bx	lr

100027a8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
100027a8:	b480      	push	{r7}
100027aa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
100027ac:	4b05      	ldr	r3, [pc, #20]	; (100027c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
100027ae:	681b      	ldr	r3, [r3, #0]
100027b0:	4a04      	ldr	r2, [pc, #16]	; (100027c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
100027b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
100027b6:	6013      	str	r3, [r2, #0]
}
100027b8:	bf00      	nop
100027ba:	46bd      	mov	sp, r7
100027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
100027c0:	4770      	bx	lr
100027c2:	bf00      	nop
100027c4:	50001000 	.word	0x50001000

100027c8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
100027c8:	b580      	push	{r7, lr}
100027ca:	b084      	sub	sp, #16
100027cc:	af00      	add	r7, sp, #0
100027ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef result = HAL_OK;
100027d0:	2300      	movs	r3, #0
100027d2:	73fb      	strb	r3, [r7, #15]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
100027d4:	687b      	ldr	r3, [r7, #4]
100027d6:	2b00      	cmp	r3, #0
100027d8:	d101      	bne.n	100027de <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
100027da:	2301      	movs	r3, #1
100027dc:	e320      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
100027de:	687b      	ldr	r3, [r7, #4]
100027e0:	681b      	ldr	r3, [r3, #0]
100027e2:	f003 0301 	and.w	r3, r3, #1
100027e6:	2b00      	cmp	r3, #0
100027e8:	f000 8081 	beq.w	100028ee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used somewhere in the system it will not be disabled */
    if (IS_HSE_IN_USE())
100027ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027f0:	6a1b      	ldr	r3, [r3, #32]
100027f2:	f003 0303 	and.w	r3, r3, #3
100027f6:	2b01      	cmp	r3, #1
100027f8:	d107      	bne.n	1000280a <HAL_RCC_OscConfig+0x42>
100027fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027fe:	6a1b      	ldr	r3, [r3, #32]
10002800:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002804:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002808:	d054      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
1000280a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002810:	f003 0307 	and.w	r3, r3, #7
10002814:	2b01      	cmp	r3, #1
10002816:	d107      	bne.n	10002828 <HAL_RCC_OscConfig+0x60>
10002818:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000281e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002822:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002826:	d045      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
10002828:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000282c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000282e:	f003 0303 	and.w	r3, r3, #3
10002832:	2b01      	cmp	r3, #1
10002834:	d107      	bne.n	10002846 <HAL_RCC_OscConfig+0x7e>
10002836:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000283a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000283c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002840:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002844:	d036      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
10002846:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000284a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000284c:	f003 0303 	and.w	r3, r3, #3
10002850:	2b01      	cmp	r3, #1
10002852:	d10f      	bne.n	10002874 <HAL_RCC_OscConfig+0xac>
10002854:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002858:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000285c:	f003 0302 	and.w	r3, r3, #2
10002860:	2b02      	cmp	r3, #2
10002862:	d027      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
10002864:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000286c:	f003 0302 	and.w	r3, r3, #2
10002870:	2b02      	cmp	r3, #2
10002872:	d01f      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
10002874:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002878:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
1000287c:	f003 0303 	and.w	r3, r3, #3
10002880:	2b01      	cmp	r3, #1
10002882:	d107      	bne.n	10002894 <HAL_RCC_OscConfig+0xcc>
10002884:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002888:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000288c:	f003 0302 	and.w	r3, r3, #2
10002890:	2b02      	cmp	r3, #2
10002892:	d00f      	beq.n	100028b4 <HAL_RCC_OscConfig+0xec>
10002894:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002898:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
1000289c:	f003 0303 	and.w	r3, r3, #3
100028a0:	2b01      	cmp	r3, #1
100028a2:	d117      	bne.n	100028d4 <HAL_RCC_OscConfig+0x10c>
100028a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100028a8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100028ac:	f003 0302 	and.w	r3, r3, #2
100028b0:	2b02      	cmp	r3, #2
100028b2:	d10f      	bne.n	100028d4 <HAL_RCC_OscConfig+0x10c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
100028b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100028b8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100028bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
100028c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
100028c4:	d112      	bne.n	100028ec <HAL_RCC_OscConfig+0x124>
100028c6:	687b      	ldr	r3, [r7, #4]
100028c8:	685b      	ldr	r3, [r3, #4]
100028ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
100028ce:	d00d      	beq.n	100028ec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
100028d0:	2301      	movs	r3, #1
100028d2:	e2a5      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Configure HSE oscillator */
      result = HAL_RCC_HSEConfig(RCC_OscInitStruct->HSEState);
100028d4:	687b      	ldr	r3, [r7, #4]
100028d6:	685b      	ldr	r3, [r3, #4]
100028d8:	4618      	mov	r0, r3
100028da:	f000 faa7 	bl	10002e2c <HAL_RCC_HSEConfig>
100028de:	4603      	mov	r3, r0
100028e0:	73fb      	strb	r3, [r7, #15]
      if (result != HAL_OK)
100028e2:	7bfb      	ldrb	r3, [r7, #15]
100028e4:	2b00      	cmp	r3, #0
100028e6:	d002      	beq.n	100028ee <HAL_RCC_OscConfig+0x126>
      {
        return result;
100028e8:	7bfb      	ldrb	r3, [r7, #15]
100028ea:	e299      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
100028ec:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
100028ee:	687b      	ldr	r3, [r7, #4]
100028f0:	681b      	ldr	r3, [r3, #0]
100028f2:	f003 0302 	and.w	r3, r3, #2
100028f6:	2b00      	cmp	r3, #0
100028f8:	f000 814e 	beq.w	10002b98 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDivValue));

    /* When the HSI is used as system clock it will not disabled */
    if (IS_HSI_IN_USE())
100028fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002900:	6a1b      	ldr	r3, [r3, #32]
10002902:	f003 0303 	and.w	r3, r3, #3
10002906:	2b00      	cmp	r3, #0
10002908:	d107      	bne.n	1000291a <HAL_RCC_OscConfig+0x152>
1000290a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000290e:	6a1b      	ldr	r3, [r3, #32]
10002910:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002914:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002918:	d055      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
1000291a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002920:	f003 0307 	and.w	r3, r3, #7
10002924:	2b00      	cmp	r3, #0
10002926:	d107      	bne.n	10002938 <HAL_RCC_OscConfig+0x170>
10002928:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000292e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002932:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002936:	d046      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
10002938:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000293c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000293e:	f003 0303 	and.w	r3, r3, #3
10002942:	2b00      	cmp	r3, #0
10002944:	d107      	bne.n	10002956 <HAL_RCC_OscConfig+0x18e>
10002946:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000294a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000294c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002950:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002954:	d037      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
10002956:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000295c:	f003 0303 	and.w	r3, r3, #3
10002960:	2b00      	cmp	r3, #0
10002962:	d10f      	bne.n	10002984 <HAL_RCC_OscConfig+0x1bc>
10002964:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002968:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000296c:	f003 0302 	and.w	r3, r3, #2
10002970:	2b02      	cmp	r3, #2
10002972:	d028      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
10002974:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002978:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000297c:	f003 0302 	and.w	r3, r3, #2
10002980:	2b02      	cmp	r3, #2
10002982:	d020      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
10002984:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002988:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
1000298c:	f003 0303 	and.w	r3, r3, #3
10002990:	2b00      	cmp	r3, #0
10002992:	d107      	bne.n	100029a4 <HAL_RCC_OscConfig+0x1dc>
10002994:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002998:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000299c:	f003 0302 	and.w	r3, r3, #2
100029a0:	2b02      	cmp	r3, #2
100029a2:	d010      	beq.n	100029c6 <HAL_RCC_OscConfig+0x1fe>
100029a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029a8:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
100029ac:	f003 0303 	and.w	r3, r3, #3
100029b0:	2b00      	cmp	r3, #0
100029b2:	f040 8088 	bne.w	10002ac6 <HAL_RCC_OscConfig+0x2fe>
100029b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029ba:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100029be:	f003 0302 	and.w	r3, r3, #2
100029c2:	2b02      	cmp	r3, #2
100029c4:	d17f      	bne.n	10002ac6 <HAL_RCC_OscConfig+0x2fe>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
100029c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029ca:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100029ce:	f003 0301 	and.w	r3, r3, #1
100029d2:	2b01      	cmp	r3, #1
100029d4:	d105      	bne.n	100029e2 <HAL_RCC_OscConfig+0x21a>
100029d6:	687b      	ldr	r3, [r7, #4]
100029d8:	68db      	ldr	r3, [r3, #12]
100029da:	2b01      	cmp	r3, #1
100029dc:	d001      	beq.n	100029e2 <HAL_RCC_OscConfig+0x21a>
      {
        return HAL_ERROR;
100029de:	2301      	movs	r3, #1
100029e0:	e21e      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
100029e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029e6:	699b      	ldr	r3, [r3, #24]
100029e8:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
100029ec:	687b      	ldr	r3, [r7, #4]
100029ee:	691b      	ldr	r3, [r3, #16]
100029f0:	021b      	lsls	r3, r3, #8
100029f2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100029f6:	4313      	orrs	r3, r2
100029f8:	618b      	str	r3, [r1, #24]

        /* It is not allowed to change HSIDIV if HSI is currently used as
         * reference clock for a PLL
         */
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
100029fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002a00:	f003 0303 	and.w	r3, r3, #3
10002a04:	2b00      	cmp	r3, #0
10002a06:	d10f      	bne.n	10002a28 <HAL_RCC_OscConfig+0x260>
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
10002a08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002a10:	f003 0302 	and.w	r3, r3, #2
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
10002a14:	2b02      	cmp	r3, #2
10002a16:	d047      	beq.n	10002aa8 <HAL_RCC_OscConfig+0x2e0>
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
10002a18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10002a20:	f003 0302 	and.w	r3, r3, #2
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
10002a24:	2b02      	cmp	r3, #2
10002a26:	d03f      	beq.n	10002aa8 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
10002a28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a2c:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10002a30:	f003 0303 	and.w	r3, r3, #3
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
10002a34:	2b00      	cmp	r3, #0
10002a36:	d107      	bne.n	10002a48 <HAL_RCC_OscConfig+0x280>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
10002a38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a3c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10002a40:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
10002a44:	2b02      	cmp	r3, #2
10002a46:	d02f      	beq.n	10002aa8 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
10002a48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a4c:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10002a50:	f003 0303 	and.w	r3, r3, #3
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
10002a54:	2b00      	cmp	r3, #0
10002a56:	d107      	bne.n	10002a68 <HAL_RCC_OscConfig+0x2a0>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY))))
10002a58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a5c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10002a60:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
10002a64:	2b02      	cmp	r3, #2
10002a66:	d01f      	beq.n	10002aa8 <HAL_RCC_OscConfig+0x2e0>
        {
          /* Update HSIDIV value */
          __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10002a68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a6c:	699b      	ldr	r3, [r3, #24]
10002a6e:	f023 0203 	bic.w	r2, r3, #3
10002a72:	687b      	ldr	r3, [r7, #4]
10002a74:	695b      	ldr	r3, [r3, #20]
10002a76:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002a7a:	4313      	orrs	r3, r2
10002a7c:	618b      	str	r3, [r1, #24]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
10002a7e:	f7ff f977 	bl	10001d70 <HAL_GetTick>
10002a82:	60b8      	str	r0, [r7, #8]

          /* Wait till HSIDIV is ready */
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002a84:	e008      	b.n	10002a98 <HAL_RCC_OscConfig+0x2d0>
          {
            if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002a86:	f7ff f973 	bl	10001d70 <HAL_GetTick>
10002a8a:	4602      	mov	r2, r0
10002a8c:	68bb      	ldr	r3, [r7, #8]
10002a8e:	1ad3      	subs	r3, r2, r3
10002a90:	2b64      	cmp	r3, #100	; 0x64
10002a92:	d901      	bls.n	10002a98 <HAL_RCC_OscConfig+0x2d0>
            {
              return HAL_TIMEOUT;
10002a94:	2303      	movs	r3, #3
10002a96:	e1c3      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002a98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a9c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002aa0:	f003 0304 	and.w	r3, r3, #4
10002aa4:	2b04      	cmp	r3, #4
10002aa6:	d1ee      	bne.n	10002a86 <HAL_RCC_OscConfig+0x2be>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  HAL_RCC_GetSystemCoreClockFreq();
10002aa8:	f001 f809 	bl	10003abe <HAL_RCC_GetSystemCoreClockFreq>
10002aac:	4603      	mov	r3, r0
10002aae:	4ab3      	ldr	r2, [pc, #716]	; (10002d7c <HAL_RCC_OscConfig+0x5b4>)
10002ab0:	6013      	str	r3, [r2, #0]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
10002ab2:	4bb3      	ldr	r3, [pc, #716]	; (10002d80 <HAL_RCC_OscConfig+0x5b8>)
10002ab4:	681b      	ldr	r3, [r3, #0]
10002ab6:	4618      	mov	r0, r3
10002ab8:	f7ff f910 	bl	10001cdc <HAL_InitTick>
10002abc:	4603      	mov	r3, r0
10002abe:	2b00      	cmp	r3, #0
10002ac0:	d069      	beq.n	10002b96 <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_ERROR;
10002ac2:	2301      	movs	r3, #1
10002ac4:	e1ac      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
10002ac6:	687b      	ldr	r3, [r7, #4]
10002ac8:	68db      	ldr	r3, [r3, #12]
10002aca:	2b00      	cmp	r3, #0
10002acc:	d049      	beq.n	10002b62 <HAL_RCC_OscConfig+0x39a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
10002ace:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ad2:	68db      	ldr	r3, [r3, #12]
10002ad4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002ad8:	f043 0301 	orr.w	r3, r3, #1
10002adc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002ade:	f7ff f947 	bl	10001d70 <HAL_GetTick>
10002ae2:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002ae4:	e008      	b.n	10002af8 <HAL_RCC_OscConfig+0x330>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002ae6:	f7ff f943 	bl	10001d70 <HAL_GetTick>
10002aea:	4602      	mov	r2, r0
10002aec:	68bb      	ldr	r3, [r7, #8]
10002aee:	1ad3      	subs	r3, r2, r3
10002af0:	2b64      	cmp	r3, #100	; 0x64
10002af2:	d901      	bls.n	10002af8 <HAL_RCC_OscConfig+0x330>
          {
            return HAL_TIMEOUT;
10002af4:	2303      	movs	r3, #3
10002af6:	e193      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002af8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002afc:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002b00:	f003 0301 	and.w	r3, r3, #1
10002b04:	2b01      	cmp	r3, #1
10002b06:	d1ee      	bne.n	10002ae6 <HAL_RCC_OscConfig+0x31e>
          }
        }

        /* Update HSIDIV value */
        __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10002b08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b0c:	699b      	ldr	r3, [r3, #24]
10002b0e:	f023 0203 	bic.w	r2, r3, #3
10002b12:	687b      	ldr	r3, [r7, #4]
10002b14:	695b      	ldr	r3, [r3, #20]
10002b16:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002b1a:	4313      	orrs	r3, r2
10002b1c:	618b      	str	r3, [r1, #24]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002b1e:	f7ff f927 	bl	10001d70 <HAL_GetTick>
10002b22:	60b8      	str	r0, [r7, #8]

        /* Wait till HSIDIV is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002b24:	e008      	b.n	10002b38 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002b26:	f7ff f923 	bl	10001d70 <HAL_GetTick>
10002b2a:	4602      	mov	r2, r0
10002b2c:	68bb      	ldr	r3, [r7, #8]
10002b2e:	1ad3      	subs	r3, r2, r3
10002b30:	2b64      	cmp	r3, #100	; 0x64
10002b32:	d901      	bls.n	10002b38 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
10002b34:	2303      	movs	r3, #3
10002b36:	e173      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002b38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b3c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002b40:	f003 0304 	and.w	r3, r3, #4
10002b44:	2b04      	cmp	r3, #4
10002b46:	d1ee      	bne.n	10002b26 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
10002b48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b4c:	699b      	ldr	r3, [r3, #24]
10002b4e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
10002b52:	687b      	ldr	r3, [r7, #4]
10002b54:	691b      	ldr	r3, [r3, #16]
10002b56:	021b      	lsls	r3, r3, #8
10002b58:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002b5c:	4313      	orrs	r3, r2
10002b5e:	618b      	str	r3, [r1, #24]
10002b60:	e01a      	b.n	10002b98 <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
10002b62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b66:	2201      	movs	r2, #1
10002b68:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002b6a:	f7ff f901 	bl	10001d70 <HAL_GetTick>
10002b6e:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10002b70:	e008      	b.n	10002b84 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002b72:	f7ff f8fd 	bl	10001d70 <HAL_GetTick>
10002b76:	4602      	mov	r2, r0
10002b78:	68bb      	ldr	r3, [r7, #8]
10002b7a:	1ad3      	subs	r3, r2, r3
10002b7c:	2b64      	cmp	r3, #100	; 0x64
10002b7e:	d901      	bls.n	10002b84 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
10002b80:	2303      	movs	r3, #3
10002b82:	e14d      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10002b84:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b88:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002b8c:	f003 0301 	and.w	r3, r3, #1
10002b90:	2b01      	cmp	r3, #1
10002b92:	d0ee      	beq.n	10002b72 <HAL_RCC_OscConfig+0x3aa>
10002b94:	e000      	b.n	10002b98 <HAL_RCC_OscConfig+0x3d0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
10002b96:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
10002b98:	687b      	ldr	r3, [r7, #4]
10002b9a:	681b      	ldr	r3, [r3, #0]
10002b9c:	f003 0310 	and.w	r3, r3, #16
10002ba0:	2b00      	cmp	r3, #0
10002ba2:	f000 8091 	beq.w	10002cc8 <HAL_RCC_OscConfig+0x500>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if (IS_CSI_IN_USE())
10002ba6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002baa:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10002bae:	f003 0303 	and.w	r3, r3, #3
10002bb2:	2b02      	cmp	r3, #2
10002bb4:	d107      	bne.n	10002bc6 <HAL_RCC_OscConfig+0x3fe>
10002bb6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002bba:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10002bbe:	f003 0302 	and.w	r3, r3, #2
10002bc2:	2b02      	cmp	r3, #2
10002bc4:	d01e      	beq.n	10002c04 <HAL_RCC_OscConfig+0x43c>
10002bc6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002bcc:	f003 0303 	and.w	r3, r3, #3
10002bd0:	2b02      	cmp	r3, #2
10002bd2:	d107      	bne.n	10002be4 <HAL_RCC_OscConfig+0x41c>
10002bd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002bde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002be2:	d00f      	beq.n	10002c04 <HAL_RCC_OscConfig+0x43c>
10002be4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002be8:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10002bec:	f003 0303 	and.w	r3, r3, #3
10002bf0:	2b02      	cmp	r3, #2
10002bf2:	d122      	bne.n	10002c3a <HAL_RCC_OscConfig+0x472>
10002bf4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002bf8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10002bfc:	f003 0302 	and.w	r3, r3, #2
10002c00:	2b02      	cmp	r3, #2
10002c02:	d11a      	bne.n	10002c3a <HAL_RCC_OscConfig+0x472>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
10002c04:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c08:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002c0c:	f003 0310 	and.w	r3, r3, #16
10002c10:	2b10      	cmp	r3, #16
10002c12:	d105      	bne.n	10002c20 <HAL_RCC_OscConfig+0x458>
10002c14:	687b      	ldr	r3, [r7, #4]
10002c16:	69db      	ldr	r3, [r3, #28]
10002c18:	2b10      	cmp	r3, #16
10002c1a:	d001      	beq.n	10002c20 <HAL_RCC_OscConfig+0x458>
      {
        return HAL_ERROR;
10002c1c:	2301      	movs	r3, #1
10002c1e:	e0ff      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
10002c20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c24:	69db      	ldr	r3, [r3, #28]
10002c26:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
10002c2a:	687b      	ldr	r3, [r7, #4]
10002c2c:	6a1b      	ldr	r3, [r3, #32]
10002c2e:	021b      	lsls	r3, r3, #8
10002c30:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002c34:	4313      	orrs	r3, r2
10002c36:	61cb      	str	r3, [r1, #28]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
10002c38:	e046      	b.n	10002cc8 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
10002c3a:	687b      	ldr	r3, [r7, #4]
10002c3c:	69db      	ldr	r3, [r3, #28]
10002c3e:	2b00      	cmp	r3, #0
10002c40:	d029      	beq.n	10002c96 <HAL_RCC_OscConfig+0x4ce>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
10002c42:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c46:	68db      	ldr	r3, [r3, #12]
10002c48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002c4c:	f043 0310 	orr.w	r3, r3, #16
10002c50:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002c52:	f7ff f88d 	bl	10001d70 <HAL_GetTick>
10002c56:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10002c58:	e008      	b.n	10002c6c <HAL_RCC_OscConfig+0x4a4>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10002c5a:	f7ff f889 	bl	10001d70 <HAL_GetTick>
10002c5e:	4602      	mov	r2, r0
10002c60:	68bb      	ldr	r3, [r7, #8]
10002c62:	1ad3      	subs	r3, r2, r3
10002c64:	2b64      	cmp	r3, #100	; 0x64
10002c66:	d901      	bls.n	10002c6c <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
10002c68:	2303      	movs	r3, #3
10002c6a:	e0d9      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10002c6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c70:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002c74:	f003 0310 	and.w	r3, r3, #16
10002c78:	2b10      	cmp	r3, #16
10002c7a:	d1ee      	bne.n	10002c5a <HAL_RCC_OscConfig+0x492>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
10002c7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c80:	69db      	ldr	r3, [r3, #28]
10002c82:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
10002c86:	687b      	ldr	r3, [r7, #4]
10002c88:	6a1b      	ldr	r3, [r3, #32]
10002c8a:	021b      	lsls	r3, r3, #8
10002c8c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002c90:	4313      	orrs	r3, r2
10002c92:	61cb      	str	r3, [r1, #28]
10002c94:	e018      	b.n	10002cc8 <HAL_RCC_OscConfig+0x500>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
10002c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c9a:	2210      	movs	r2, #16
10002c9c:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002c9e:	f7ff f867 	bl	10001d70 <HAL_GetTick>
10002ca2:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10002ca4:	e008      	b.n	10002cb8 <HAL_RCC_OscConfig+0x4f0>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10002ca6:	f7ff f863 	bl	10001d70 <HAL_GetTick>
10002caa:	4602      	mov	r2, r0
10002cac:	68bb      	ldr	r3, [r7, #8]
10002cae:	1ad3      	subs	r3, r2, r3
10002cb0:	2b64      	cmp	r3, #100	; 0x64
10002cb2:	d901      	bls.n	10002cb8 <HAL_RCC_OscConfig+0x4f0>
          {
            return HAL_TIMEOUT;
10002cb4:	2303      	movs	r3, #3
10002cb6:	e0b3      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10002cb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002cbc:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002cc0:	f003 0310 	and.w	r3, r3, #16
10002cc4:	2b10      	cmp	r3, #16
10002cc6:	d0ee      	beq.n	10002ca6 <HAL_RCC_OscConfig+0x4de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10002cc8:	687b      	ldr	r3, [r7, #4]
10002cca:	681b      	ldr	r3, [r3, #0]
10002ccc:	f003 0308 	and.w	r3, r3, #8
10002cd0:	2b00      	cmp	r3, #0
10002cd2:	d042      	beq.n	10002d5a <HAL_RCC_OscConfig+0x592>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
10002cd4:	687b      	ldr	r3, [r7, #4]
10002cd6:	699b      	ldr	r3, [r3, #24]
10002cd8:	2b00      	cmp	r3, #0
10002cda:	d01f      	beq.n	10002d1c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
10002cdc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ce0:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10002ce4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002ce8:	f043 0301 	orr.w	r3, r3, #1
10002cec:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10002cf0:	f7ff f83e 	bl	10001d70 <HAL_GetTick>
10002cf4:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10002cf6:	e008      	b.n	10002d0a <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10002cf8:	f7ff f83a 	bl	10001d70 <HAL_GetTick>
10002cfc:	4602      	mov	r2, r0
10002cfe:	68bb      	ldr	r3, [r7, #8]
10002d00:	1ad3      	subs	r3, r2, r3
10002d02:	2b64      	cmp	r3, #100	; 0x64
10002d04:	d901      	bls.n	10002d0a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
10002d06:	2303      	movs	r3, #3
10002d08:	e08a      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10002d0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d0e:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10002d12:	f003 0302 	and.w	r3, r3, #2
10002d16:	2b02      	cmp	r3, #2
10002d18:	d1ee      	bne.n	10002cf8 <HAL_RCC_OscConfig+0x530>
10002d1a:	e01e      	b.n	10002d5a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
10002d1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d20:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10002d24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002d28:	f023 0301 	bic.w	r3, r3, #1
10002d2c:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10002d30:	f7ff f81e 	bl	10001d70 <HAL_GetTick>
10002d34:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
10002d36:	e008      	b.n	10002d4a <HAL_RCC_OscConfig+0x582>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10002d38:	f7ff f81a 	bl	10001d70 <HAL_GetTick>
10002d3c:	4602      	mov	r2, r0
10002d3e:	68bb      	ldr	r3, [r7, #8]
10002d40:	1ad3      	subs	r3, r2, r3
10002d42:	2b64      	cmp	r3, #100	; 0x64
10002d44:	d901      	bls.n	10002d4a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
10002d46:	2303      	movs	r3, #3
10002d48:	e06a      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
10002d4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d4e:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10002d52:	f003 0302 	and.w	r3, r3, #2
10002d56:	2b02      	cmp	r3, #2
10002d58:	d0ee      	beq.n	10002d38 <HAL_RCC_OscConfig+0x570>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10002d5a:	687b      	ldr	r3, [r7, #4]
10002d5c:	681b      	ldr	r3, [r3, #0]
10002d5e:	f003 0304 	and.w	r3, r3, #4
10002d62:	2b00      	cmp	r3, #0
10002d64:	d02b      	beq.n	10002dbe <HAL_RCC_OscConfig+0x5f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
10002d66:	4b07      	ldr	r3, [pc, #28]	; (10002d84 <HAL_RCC_OscConfig+0x5bc>)
10002d68:	681b      	ldr	r3, [r3, #0]
10002d6a:	4a06      	ldr	r2, [pc, #24]	; (10002d84 <HAL_RCC_OscConfig+0x5bc>)
10002d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10002d70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
10002d72:	f7fe fffd 	bl	10001d70 <HAL_GetTick>
10002d76:	60b8      	str	r0, [r7, #8]

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10002d78:	e00f      	b.n	10002d9a <HAL_RCC_OscConfig+0x5d2>
10002d7a:	bf00      	nop
10002d7c:	10020000 	.word	0x10020000
10002d80:	10020020 	.word	0x10020020
10002d84:	50001000 	.word	0x50001000
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10002d88:	f7fe fff2 	bl	10001d70 <HAL_GetTick>
10002d8c:	4602      	mov	r2, r0
10002d8e:	68bb      	ldr	r3, [r7, #8]
10002d90:	1ad3      	subs	r3, r2, r3
10002d92:	2b64      	cmp	r3, #100	; 0x64
10002d94:	d901      	bls.n	10002d9a <HAL_RCC_OscConfig+0x5d2>
      {
        return HAL_TIMEOUT;
10002d96:	2303      	movs	r3, #3
10002d98:	e042      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10002d9a:	4b23      	ldr	r3, [pc, #140]	; (10002e28 <HAL_RCC_OscConfig+0x660>)
10002d9c:	681b      	ldr	r3, [r3, #0]
10002d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002da2:	2b00      	cmp	r3, #0
10002da4:	d0f0      	beq.n	10002d88 <HAL_RCC_OscConfig+0x5c0>
      }
    }

    result = HAL_RCC_LSEConfig(RCC_OscInitStruct->LSEState);
10002da6:	687b      	ldr	r3, [r7, #4]
10002da8:	689b      	ldr	r3, [r3, #8]
10002daa:	4618      	mov	r0, r3
10002dac:	f000 f8a9 	bl	10002f02 <HAL_RCC_LSEConfig>
10002db0:	4603      	mov	r3, r0
10002db2:	73fb      	strb	r3, [r7, #15]
    if (result != HAL_OK)
10002db4:	7bfb      	ldrb	r3, [r7, #15]
10002db6:	2b00      	cmp	r3, #0
10002db8:	d001      	beq.n	10002dbe <HAL_RCC_OscConfig+0x5f6>
    {
      return result;
10002dba:	7bfb      	ldrb	r3, [r7, #15]
10002dbc:	e030      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  } /* Close LSE Configuration */

  /*-------------------------------- PLL Configuration -----------------------*/

  /* Configure PLL1 */
  result = RCC_PLL1_Config(&(RCC_OscInitStruct->PLL));
10002dbe:	687b      	ldr	r3, [r7, #4]
10002dc0:	3324      	adds	r3, #36	; 0x24
10002dc2:	4618      	mov	r0, r3
10002dc4:	f000 f91a 	bl	10002ffc <RCC_PLL1_Config>
10002dc8:	4603      	mov	r3, r0
10002dca:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002dcc:	7bfb      	ldrb	r3, [r7, #15]
10002dce:	2b00      	cmp	r3, #0
10002dd0:	d001      	beq.n	10002dd6 <HAL_RCC_OscConfig+0x60e>
  {
    return result;
10002dd2:	7bfb      	ldrb	r3, [r7, #15]
10002dd4:	e024      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL2 */
  result = RCCEx_PLL2_Config(&(RCC_OscInitStruct->PLL2));
10002dd6:	687b      	ldr	r3, [r7, #4]
10002dd8:	3360      	adds	r3, #96	; 0x60
10002dda:	4618      	mov	r0, r3
10002ddc:	f000 fecc 	bl	10003b78 <RCCEx_PLL2_Config>
10002de0:	4603      	mov	r3, r0
10002de2:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002de4:	7bfb      	ldrb	r3, [r7, #15]
10002de6:	2b00      	cmp	r3, #0
10002de8:	d001      	beq.n	10002dee <HAL_RCC_OscConfig+0x626>
  {
    return result;
10002dea:	7bfb      	ldrb	r3, [r7, #15]
10002dec:	e018      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL3 */
  result = RCCEx_PLL3_Config(&(RCC_OscInitStruct->PLL3));
10002dee:	687b      	ldr	r3, [r7, #4]
10002df0:	339c      	adds	r3, #156	; 0x9c
10002df2:	4618      	mov	r0, r3
10002df4:	f001 f842 	bl	10003e7c <RCCEx_PLL3_Config>
10002df8:	4603      	mov	r3, r0
10002dfa:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002dfc:	7bfb      	ldrb	r3, [r7, #15]
10002dfe:	2b00      	cmp	r3, #0
10002e00:	d001      	beq.n	10002e06 <HAL_RCC_OscConfig+0x63e>
  {
    return result;
10002e02:	7bfb      	ldrb	r3, [r7, #15]
10002e04:	e00c      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL4 */
  result = RCCEx_PLL4_Config(&(RCC_OscInitStruct->PLL4));
10002e06:	687b      	ldr	r3, [r7, #4]
10002e08:	33d8      	adds	r3, #216	; 0xd8
10002e0a:	4618      	mov	r0, r3
10002e0c:	f001 f9a0 	bl	10004150 <RCCEx_PLL4_Config>
10002e10:	4603      	mov	r3, r0
10002e12:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002e14:	7bfb      	ldrb	r3, [r7, #15]
10002e16:	2b00      	cmp	r3, #0
10002e18:	d001      	beq.n	10002e1e <HAL_RCC_OscConfig+0x656>
  {
    return result;
10002e1a:	7bfb      	ldrb	r3, [r7, #15]
10002e1c:	e000      	b.n	10002e20 <HAL_RCC_OscConfig+0x658>
  }

  return HAL_OK;
10002e1e:	2300      	movs	r3, #0
}
10002e20:	4618      	mov	r0, r3
10002e22:	3710      	adds	r7, #16
10002e24:	46bd      	mov	sp, r7
10002e26:	bd80      	pop	{r7, pc}
10002e28:	50001000 	.word	0x50001000

10002e2c <HAL_RCC_HSEConfig>:
  *               @arg RCC_HSE_BYPASS_DIG: HSE oscillator bypassed with external
  *                    clock using a full-swing digital signal provided to OSC_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_HSEConfig(uint32_t State)
{
10002e2c:	b580      	push	{r7, lr}
10002e2e:	b084      	sub	sp, #16
10002e30:	af00      	add	r7, sp, #0
10002e32:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_HSE(State));

  /* Disable HSEON before configuring the HSE --------------*/
  WRITE_REG(RCC->OCENCLRR, RCC_OCENCLRR_HSEON);
10002e34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e38:	f44f 7280 	mov.w	r2, #256	; 0x100
10002e3c:	611a      	str	r2, [r3, #16]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002e3e:	f7fe ff97 	bl	10001d70 <HAL_GetTick>
10002e42:	60f8      	str	r0, [r7, #12]

  /* Wait till HSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
10002e44:	e008      	b.n	10002e58 <HAL_RCC_HSEConfig+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10002e46:	f7fe ff93 	bl	10001d70 <HAL_GetTick>
10002e4a:	4602      	mov	r2, r0
10002e4c:	68fb      	ldr	r3, [r7, #12]
10002e4e:	1ad3      	subs	r3, r2, r3
10002e50:	2b64      	cmp	r3, #100	; 0x64
10002e52:	d901      	bls.n	10002e58 <HAL_RCC_HSEConfig+0x2c>
    {
      return HAL_TIMEOUT;
10002e54:	2303      	movs	r3, #3
10002e56:	e050      	b.n	10002efa <HAL_RCC_HSEConfig+0xce>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
10002e58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e5c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002e68:	d0ed      	beq.n	10002e46 <HAL_RCC_HSEConfig+0x1a>
    }
  }

  /* Clear remaining bits */
  WRITE_REG(RCC->OCENCLRR, (RCC_OCENCLRR_DIGBYP | RCC_OCENSETR_HSEBYP));
10002e6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e6e:	f44f 6290 	mov.w	r2, #1152	; 0x480
10002e72:	611a      	str	r2, [r3, #16]

  /* Enable HSE if needed ---------------------------------------*/
  if (State != RCC_HSE_OFF)
10002e74:	687b      	ldr	r3, [r7, #4]
10002e76:	2b00      	cmp	r3, #0
10002e78:	d03e      	beq.n	10002ef8 <HAL_RCC_HSEConfig+0xcc>
  {
    if (State == RCC_HSE_BYPASS)
10002e7a:	687b      	ldr	r3, [r7, #4]
10002e7c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
10002e80:	d108      	bne.n	10002e94 <HAL_RCC_HSEConfig+0x68>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
10002e82:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e86:	68db      	ldr	r3, [r3, #12]
10002e88:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002e8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
10002e90:	60d3      	str	r3, [r2, #12]
10002e92:	e013      	b.n	10002ebc <HAL_RCC_HSEConfig+0x90>
    }
    else if (State == RCC_HSE_BYPASS_DIG)
10002e94:	687b      	ldr	r3, [r7, #4]
10002e96:	f5b3 6fb0 	cmp.w	r3, #1408	; 0x580
10002e9a:	d10f      	bne.n	10002ebc <HAL_RCC_HSEConfig+0x90>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENCLRR_DIGBYP);
10002e9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ea0:	68db      	ldr	r3, [r3, #12]
10002ea2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
10002eaa:	60d3      	str	r3, [r2, #12]
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
10002eac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002eb0:	68db      	ldr	r3, [r3, #12]
10002eb2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
10002eba:	60d3      	str	r3, [r2, #12]
    }

    /* Enable oscillator */
    SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEON);
10002ebc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ec0:	68db      	ldr	r3, [r3, #12]
10002ec2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10002eca:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002ecc:	f7fe ff50 	bl	10001d70 <HAL_GetTick>
10002ed0:	60f8      	str	r0, [r7, #12]

    /* Wait till HSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002ed2:	e008      	b.n	10002ee6 <HAL_RCC_HSEConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10002ed4:	f7fe ff4c 	bl	10001d70 <HAL_GetTick>
10002ed8:	4602      	mov	r2, r0
10002eda:	68fb      	ldr	r3, [r7, #12]
10002edc:	1ad3      	subs	r3, r2, r3
10002ede:	2b64      	cmp	r3, #100	; 0x64
10002ee0:	d901      	bls.n	10002ee6 <HAL_RCC_HSEConfig+0xba>
      {
        return HAL_TIMEOUT;
10002ee2:	2303      	movs	r3, #3
10002ee4:	e009      	b.n	10002efa <HAL_RCC_HSEConfig+0xce>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002ee6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002eea:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002ef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002ef6:	d1ed      	bne.n	10002ed4 <HAL_RCC_HSEConfig+0xa8>
      }
    }
  }

  return HAL_OK;
10002ef8:	2300      	movs	r3, #0
}
10002efa:	4618      	mov	r0, r3
10002efc:	3710      	adds	r7, #16
10002efe:	46bd      	mov	sp, r7
10002f00:	bd80      	pop	{r7, pc}

10002f02 <HAL_RCC_LSEConfig>:
  *            @arg RCC_LSE_BYPASS_DIG: LSE oscillator bypassed with external
  *                 clock using a full-swing digital signal provided to OSC32_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_LSEConfig(uint32_t State)
{
10002f02:	b580      	push	{r7, lr}
10002f04:	b084      	sub	sp, #16
10002f06:	af00      	add	r7, sp, #0
10002f08:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_LSE(State));

  /* Turning LSE off is needed before configuring */
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
10002f0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f0e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002f12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002f16:	f023 0301 	bic.w	r3, r3, #1
10002f1a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002f1e:	f7fe ff27 	bl	10001d70 <HAL_GetTick>
10002f22:	60f8      	str	r0, [r7, #12]

  /* Wait till LSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
10002f24:	e00a      	b.n	10002f3c <HAL_RCC_LSEConfig+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
10002f26:	f7fe ff23 	bl	10001d70 <HAL_GetTick>
10002f2a:	4602      	mov	r2, r0
10002f2c:	68fb      	ldr	r3, [r7, #12]
10002f2e:	1ad3      	subs	r3, r2, r3
10002f30:	f241 3288 	movw	r2, #5000	; 0x1388
10002f34:	4293      	cmp	r3, r2
10002f36:	d901      	bls.n	10002f3c <HAL_RCC_LSEConfig+0x3a>
    {
      return HAL_TIMEOUT;
10002f38:	2303      	movs	r3, #3
10002f3a:	e05b      	b.n	10002ff4 <HAL_RCC_LSEConfig+0xf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
10002f3c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f40:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002f44:	f003 0304 	and.w	r3, r3, #4
10002f48:	2b04      	cmp	r3, #4
10002f4a:	d0ec      	beq.n	10002f26 <HAL_RCC_LSEConfig+0x24>
    }
  }

  /* Clear remaining bits */
  CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEBYP | RCC_BDCR_DIGBYP));
10002f4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f50:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002f54:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002f58:	f023 030a 	bic.w	r3, r3, #10
10002f5c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Enable LSE if needed */
  if (State != RCC_LSE_OFF)
10002f60:	687b      	ldr	r3, [r7, #4]
10002f62:	2b00      	cmp	r3, #0
10002f64:	d045      	beq.n	10002ff2 <HAL_RCC_LSEConfig+0xf0>
  {
    if (State == RCC_LSE_BYPASS)
10002f66:	687b      	ldr	r3, [r7, #4]
10002f68:	2b03      	cmp	r3, #3
10002f6a:	d10a      	bne.n	10002f82 <HAL_RCC_LSEConfig+0x80>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10002f6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f70:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002f74:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002f78:	f043 0302 	orr.w	r3, r3, #2
10002f7c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
10002f80:	e016      	b.n	10002fb0 <HAL_RCC_LSEConfig+0xae>
    }
    else if (State == RCC_LSE_BYPASS_DIG)
10002f82:	687b      	ldr	r3, [r7, #4]
10002f84:	2b0b      	cmp	r3, #11
10002f86:	d113      	bne.n	10002fb0 <HAL_RCC_LSEConfig+0xae>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_DIGBYP);
10002f88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f8c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002f90:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002f94:	f043 0308 	orr.w	r3, r3, #8
10002f98:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10002f9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002fa0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002fa4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002fa8:	f043 0302 	orr.w	r3, r3, #2
10002fac:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
    }

    /* Enable oscillator */
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
10002fb0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002fb4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002fb8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002fbc:	f043 0301 	orr.w	r3, r3, #1
10002fc0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002fc4:	f7fe fed4 	bl	10001d70 <HAL_GetTick>
10002fc8:	60f8      	str	r0, [r7, #12]

    /* Wait till LSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
10002fca:	e00a      	b.n	10002fe2 <HAL_RCC_LSEConfig+0xe0>
    {
      if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
10002fcc:	f7fe fed0 	bl	10001d70 <HAL_GetTick>
10002fd0:	4602      	mov	r2, r0
10002fd2:	68fb      	ldr	r3, [r7, #12]
10002fd4:	1ad3      	subs	r3, r2, r3
10002fd6:	f241 3288 	movw	r2, #5000	; 0x1388
10002fda:	4293      	cmp	r3, r2
10002fdc:	d901      	bls.n	10002fe2 <HAL_RCC_LSEConfig+0xe0>
      {
        return HAL_TIMEOUT;
10002fde:	2303      	movs	r3, #3
10002fe0:	e008      	b.n	10002ff4 <HAL_RCC_LSEConfig+0xf2>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
10002fe2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002fe6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002fea:	f003 0304 	and.w	r3, r3, #4
10002fee:	2b04      	cmp	r3, #4
10002ff0:	d1ec      	bne.n	10002fcc <HAL_RCC_LSEConfig+0xca>
      }
    }
  } /* Enable LSE if needed */

  return HAL_OK;
10002ff2:	2300      	movs	r3, #0
}
10002ff4:	4618      	mov	r0, r3
10002ff6:	3710      	adds	r7, #16
10002ff8:	46bd      	mov	sp, r7
10002ffa:	bd80      	pop	{r7, pc}

10002ffc <RCC_PLL1_Config>:

HAL_StatusTypeDef RCC_PLL1_Config(RCC_PLLInitTypeDef *pll1)
{
10002ffc:	b580      	push	{r7, lr}
10002ffe:	b084      	sub	sp, #16
10003000:	af00      	add	r7, sp, #0
10003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll1->PLLState));
  if ((pll1->PLLState) != RCC_PLL_NONE)
10003004:	687b      	ldr	r3, [r7, #4]
10003006:	681b      	ldr	r3, [r3, #0]
10003008:	2b00      	cmp	r3, #0
1000300a:	f000 8174 	beq.w	100032f6 <RCC_PLL1_Config+0x2fa>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL1_IN_USE()) /* If not used then */
1000300e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003012:	6a1b      	ldr	r3, [r3, #32]
10003014:	f003 0303 	and.w	r3, r3, #3
10003018:	2b02      	cmp	r3, #2
1000301a:	d108      	bne.n	1000302e <RCC_PLL1_Config+0x32>
1000301c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003020:	6a1b      	ldr	r3, [r3, #32]
10003022:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003026:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000302a:	f000 8162 	beq.w	100032f2 <RCC_PLL1_Config+0x2f6>
1000302e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003032:	6a1b      	ldr	r3, [r3, #32]
10003034:	f003 0303 	and.w	r3, r3, #3
10003038:	2b03      	cmp	r3, #3
1000303a:	d108      	bne.n	1000304e <RCC_PLL1_Config+0x52>
1000303c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003040:	6a1b      	ldr	r3, [r3, #32]
10003042:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003046:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000304a:	f000 8152 	beq.w	100032f2 <RCC_PLL1_Config+0x2f6>
    {
      if ((pll1->PLLState) == RCC_PLL_ON)
1000304e:	687b      	ldr	r3, [r7, #4]
10003050:	681b      	ldr	r3, [r3, #0]
10003052:	2b02      	cmp	r3, #2
10003054:	f040 8123 	bne.w	1000329e <RCC_PLL1_Config+0x2a2>
        assert_param(IS_RCC_PLLP1_VALUE(pll1->PLLP));
        assert_param(IS_RCC_PLLQ1_VALUE(pll1->PLLQ));
        assert_param(IS_RCC_PLLR1_VALUE(pll1->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10003058:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000305c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003060:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003068:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the main PLL. */
        __HAL_RCC_PLL1_DISABLE();
1000306c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003074:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003078:	f023 0301 	bic.w	r3, r3, #1
1000307c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003080:	f7fe fe76 	bl	10001d70 <HAL_GetTick>
10003084:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10003086:	e008      	b.n	1000309a <RCC_PLL1_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003088:	f7fe fe72 	bl	10001d70 <HAL_GetTick>
1000308c:	4602      	mov	r2, r0
1000308e:	68fb      	ldr	r3, [r7, #12]
10003090:	1ad3      	subs	r3, r2, r3
10003092:	2b64      	cmp	r3, #100	; 0x64
10003094:	d901      	bls.n	1000309a <RCC_PLL1_Config+0x9e>
          {
            return HAL_TIMEOUT;
10003096:	2303      	movs	r3, #3
10003098:	e12e      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
1000309a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000309e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100030a2:	f003 0302 	and.w	r3, r3, #2
100030a6:	2b02      	cmp	r3, #2
100030a8:	d0ee      	beq.n	10003088 <RCC_PLL1_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL2_IN_USE())
100030aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100030b0:	f003 0307 	and.w	r3, r3, #7
100030b4:	2b02      	cmp	r3, #2
100030b6:	d112      	bne.n	100030de <RCC_PLL1_Config+0xe2>
100030b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100030be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100030c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100030c6:	d10a      	bne.n	100030de <RCC_PLL1_Config+0xe2>
        {
          if (pll1->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
100030c8:	687b      	ldr	r3, [r7, #4]
100030ca:	685a      	ldr	r2, [r3, #4]
100030cc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100030d2:	f003 0303 	and.w	r3, r3, #3
100030d6:	429a      	cmp	r2, r3
100030d8:	d00c      	beq.n	100030f4 <RCC_PLL1_Config+0xf8>
          {
            return HAL_ERROR;
100030da:	2301      	movs	r3, #1
100030dc:	e10c      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll1->PLLSource);
100030de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100030e4:	f023 0203 	bic.w	r2, r3, #3
100030e8:	687b      	ldr	r3, [r7, #4]
100030ea:	685b      	ldr	r3, [r3, #4]
100030ec:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100030f0:	4313      	orrs	r3, r2
100030f2:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
100030f4:	e008      	b.n	10003108 <RCC_PLL1_Config+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100030f6:	f7fe fe3b 	bl	10001d70 <HAL_GetTick>
100030fa:	4602      	mov	r2, r0
100030fc:	68fb      	ldr	r3, [r7, #12]
100030fe:	1ad3      	subs	r3, r2, r3
10003100:	2b64      	cmp	r3, #100	; 0x64
10003102:	d901      	bls.n	10003108 <RCC_PLL1_Config+0x10c>
          {
            return HAL_TIMEOUT;
10003104:	2303      	movs	r3, #3
10003106:	e0f7      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
10003108:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000310c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000310e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003112:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003116:	d1ee      	bne.n	100030f6 <RCC_PLL1_Config+0xfa>
          }
        }

        /* Configure the PLL1 multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(
10003118:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000311c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
10003120:	4b77      	ldr	r3, [pc, #476]	; (10003300 <RCC_PLL1_Config+0x304>)
10003122:	4013      	ands	r3, r2
10003124:	687a      	ldr	r2, [r7, #4]
10003126:	68d2      	ldr	r2, [r2, #12]
10003128:	1e51      	subs	r1, r2, #1
1000312a:	687a      	ldr	r2, [r7, #4]
1000312c:	6892      	ldr	r2, [r2, #8]
1000312e:	3a01      	subs	r2, #1
10003130:	0412      	lsls	r2, r2, #16
10003132:	430a      	orrs	r2, r1
10003134:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003138:	4313      	orrs	r3, r2
1000313a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
1000313e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
10003146:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
1000314a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
1000314e:	687a      	ldr	r2, [r7, #4]
10003150:	6912      	ldr	r2, [r2, #16]
10003152:	1e51      	subs	r1, r2, #1
10003154:	687a      	ldr	r2, [r7, #4]
10003156:	6952      	ldr	r2, [r2, #20]
10003158:	3a01      	subs	r2, #1
1000315a:	0212      	lsls	r2, r2, #8
1000315c:	4311      	orrs	r1, r2
1000315e:	687a      	ldr	r2, [r7, #4]
10003160:	6992      	ldr	r2, [r2, #24]
10003162:	3a01      	subs	r2, #1
10003164:	0412      	lsls	r2, r2, #16
10003166:	430a      	orrs	r2, r1
10003168:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000316c:	4313      	orrs	r3, r2
1000316e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
          pll1->PLLQ,
          pll1->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL1FRACV_DISABLE(); /*Set FRACLE to '0' */
10003172:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003176:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
1000317a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000317e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10003182:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll1->PLLMODE == RCC_PLL_INTEGER))
10003186:	687b      	ldr	r3, [r7, #4]
10003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000318a:	2b02      	cmp	r3, #2
1000318c:	d003      	beq.n	10003196 <RCC_PLL1_Config+0x19a>
1000318e:	687b      	ldr	r3, [r7, #4]
10003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003192:	2b00      	cmp	r3, #0
10003194:	d10c      	bne.n	100031b0 <RCC_PLL1_Config+0x1b4>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL1FRACV_CONFIG(0U); /* Set FRACV to '0' */
10003196:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000319a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
1000319e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100031a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100031a6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100031aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
100031ae:	e00f      	b.n	100031d0 <RCC_PLL1_Config+0x1d4>
        }
        else
        {
          /* Configure PLL  PLL1FRACV  in fractional mode*/
          __HAL_RCC_PLL1FRACV_CONFIG(pll1->PLLFRACV);
100031b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100031b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
100031b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100031bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100031c0:	687a      	ldr	r2, [r7, #4]
100031c2:	6a12      	ldr	r2, [r2, #32]
100031c4:	00d2      	lsls	r2, r2, #3
100031c6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100031ca:	4313      	orrs	r3, r2
100031cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
        }
        __HAL_RCC_PLL1FRACV_ENABLE(); /* Set FRACLE to 1 */
100031d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100031d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
100031d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100031dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
100031e0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c


        /* Configure the Spread Control */
        if (pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
100031e4:	687b      	ldr	r3, [r7, #4]
100031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100031e8:	2b02      	cmp	r3, #2
100031ea:	d124      	bne.n	10003236 <RCC_PLL1_Config+0x23a>
          assert_param(IS_RCC_SSCG_MODE(pll1->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll1->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll1->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll1->MOD_PER));

          __HAL_RCC_PLL1CSGCONFIG(pll1->MOD_PER, pll1->TPDFN_DIS, pll1->RPDFN_DIS,
100031ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100031f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
100031f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
100031f8:	687b      	ldr	r3, [r7, #4]
100031fa:	6a99      	ldr	r1, [r3, #40]	; 0x28
100031fc:	687b      	ldr	r3, [r7, #4]
100031fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10003200:	4319      	orrs	r1, r3
10003202:	687b      	ldr	r3, [r7, #4]
10003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10003206:	4319      	orrs	r1, r3
10003208:	687b      	ldr	r3, [r7, #4]
1000320a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000320c:	4319      	orrs	r1, r3
1000320e:	687b      	ldr	r3, [r7, #4]
10003210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003212:	041b      	lsls	r3, r3, #16
10003214:	430b      	orrs	r3, r1
10003216:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000321a:	4313      	orrs	r3, r2
1000321c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
                                  pll1->SSCG_MODE, pll1->INC_STEP);

          __HAL_RCC_PLL1_SSMODE_ENABLE();
10003220:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003224:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003228:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000322c:	f043 0304 	orr.w	r3, r3, #4
10003230:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
10003234:	e009      	b.n	1000324a <RCC_PLL1_Config+0x24e>
        }
        else
        {
          __HAL_RCC_PLL1_SSMODE_DISABLE();
10003236:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000323a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000323e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003242:	f023 0304 	bic.w	r3, r3, #4
10003246:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        }

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
1000324a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000324e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003252:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003256:	f043 0301 	orr.w	r3, r3, #1
1000325a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000325e:	f7fe fd87 	bl	10001d70 <HAL_GetTick>
10003262:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10003264:	e008      	b.n	10003278 <RCC_PLL1_Config+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003266:	f7fe fd83 	bl	10001d70 <HAL_GetTick>
1000326a:	4602      	mov	r2, r0
1000326c:	68fb      	ldr	r3, [r7, #12]
1000326e:	1ad3      	subs	r3, r2, r3
10003270:	2b64      	cmp	r3, #100	; 0x64
10003272:	d901      	bls.n	10003278 <RCC_PLL1_Config+0x27c>
          {
            return HAL_TIMEOUT;
10003274:	2303      	movs	r3, #3
10003276:	e03f      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10003278:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000327c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003280:	f003 0302 	and.w	r3, r3, #2
10003284:	2b02      	cmp	r3, #2
10003286:	d1ee      	bne.n	10003266 <RCC_PLL1_Config+0x26a>
          }
        }
        /* Enable post-dividers */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10003288:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000328c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003290:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003294:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10003298:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      if ((pll1->PLLState) == RCC_PLL_ON)
1000329c:	e02b      	b.n	100032f6 <RCC_PLL1_Config+0x2fa>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
1000329e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100032a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100032aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100032ae:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
100032b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100032ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100032be:	f023 0301 	bic.w	r3, r3, #1
100032c2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100032c6:	f7fe fd53 	bl	10001d70 <HAL_GetTick>
100032ca:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
100032cc:	e008      	b.n	100032e0 <RCC_PLL1_Config+0x2e4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100032ce:	f7fe fd4f 	bl	10001d70 <HAL_GetTick>
100032d2:	4602      	mov	r2, r0
100032d4:	68fb      	ldr	r3, [r7, #12]
100032d6:	1ad3      	subs	r3, r2, r3
100032d8:	2b64      	cmp	r3, #100	; 0x64
100032da:	d901      	bls.n	100032e0 <RCC_PLL1_Config+0x2e4>
          {
            return HAL_TIMEOUT;
100032dc:	2303      	movs	r3, #3
100032de:	e00b      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
100032e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100032e8:	f003 0302 	and.w	r3, r3, #2
100032ec:	2b02      	cmp	r3, #2
100032ee:	d0ee      	beq.n	100032ce <RCC_PLL1_Config+0x2d2>
      if ((pll1->PLLState) == RCC_PLL_ON)
100032f0:	e001      	b.n	100032f6 <RCC_PLL1_Config+0x2fa>
        }
      }
    }
    else
    {
      return HAL_ERROR;
100032f2:	2301      	movs	r3, #1
100032f4:	e000      	b.n	100032f8 <RCC_PLL1_Config+0x2fc>
    }
  }
  return HAL_OK;
100032f6:	2300      	movs	r3, #0

}
100032f8:	4618      	mov	r0, r3
100032fa:	3710      	adds	r7, #16
100032fc:	46bd      	mov	sp, r7
100032fe:	bd80      	pop	{r7, pc}
10003300:	ffc0fe00 	.word	0xffc0fe00

10003304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct)
{
10003304:	b580      	push	{r7, lr}
10003306:	b084      	sub	sp, #16
10003308:	af00      	add	r7, sp, #0
1000330a:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
1000330c:	2300      	movs	r3, #0
1000330e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
10003310:	687b      	ldr	r3, [r7, #4]
10003312:	2b00      	cmp	r3, #0
10003314:	d101      	bne.n	1000331a <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
10003316:	2301      	movs	r3, #1
10003318:	e102      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
  }

  assert_param(IS_RCC_CLOCKTYPETYPE(RCC_ClkInitStruct->ClockType));

  /* Configure MPU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_MPU) == RCC_CLOCKTYPE_MPU)
1000331a:	687b      	ldr	r3, [r7, #4]
1000331c:	681b      	ldr	r3, [r3, #0]
1000331e:	f003 0301 	and.w	r3, r3, #1
10003322:	2b00      	cmp	r3, #0
10003324:	d00b      	beq.n	1000333e <HAL_RCC_ClockConfig+0x3a>
  {
    status = RCC_MPUConfig(&(RCC_ClkInitStruct->MPUInit));
10003326:	687b      	ldr	r3, [r7, #4]
10003328:	3304      	adds	r3, #4
1000332a:	4618      	mov	r0, r3
1000332c:	f000 f8fc 	bl	10003528 <RCC_MPUConfig>
10003330:	4603      	mov	r3, r0
10003332:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10003334:	7bfb      	ldrb	r3, [r7, #15]
10003336:	2b00      	cmp	r3, #0
10003338:	d001      	beq.n	1000333e <HAL_RCC_ClockConfig+0x3a>
    {
      return status;
1000333a:	7bfb      	ldrb	r3, [r7, #15]
1000333c:	e0f0      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure AXISS block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_ACLK) == RCC_CLOCKTYPE_ACLK)
1000333e:	687b      	ldr	r3, [r7, #4]
10003340:	681b      	ldr	r3, [r3, #0]
10003342:	f003 0302 	and.w	r3, r3, #2
10003346:	2b00      	cmp	r3, #0
10003348:	d00b      	beq.n	10003362 <HAL_RCC_ClockConfig+0x5e>
  {
    status = RCC_AXISSConfig(&(RCC_ClkInitStruct->AXISSInit));
1000334a:	687b      	ldr	r3, [r7, #4]
1000334c:	330c      	adds	r3, #12
1000334e:	4618      	mov	r0, r3
10003350:	f000 f960 	bl	10003614 <RCC_AXISSConfig>
10003354:	4603      	mov	r3, r0
10003356:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10003358:	7bfb      	ldrb	r3, [r7, #15]
1000335a:	2b00      	cmp	r3, #0
1000335c:	d001      	beq.n	10003362 <HAL_RCC_ClockConfig+0x5e>
    {
      return status;
1000335e:	7bfb      	ldrb	r3, [r7, #15]
10003360:	e0de      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure MCU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
10003362:	687b      	ldr	r3, [r7, #4]
10003364:	681b      	ldr	r3, [r3, #0]
10003366:	f003 0304 	and.w	r3, r3, #4
1000336a:	2b00      	cmp	r3, #0
1000336c:	d00b      	beq.n	10003386 <HAL_RCC_ClockConfig+0x82>
  {
    status = RCC_MCUConfig(&(RCC_ClkInitStruct->MCUInit));
1000336e:	687b      	ldr	r3, [r7, #4]
10003370:	3314      	adds	r3, #20
10003372:	4618      	mov	r0, r3
10003374:	f000 f9e6 	bl	10003744 <RCC_MCUConfig>
10003378:	4603      	mov	r3, r0
1000337a:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
1000337c:	7bfb      	ldrb	r3, [r7, #15]
1000337e:	2b00      	cmp	r3, #0
10003380:	d001      	beq.n	10003386 <HAL_RCC_ClockConfig+0x82>
    {
      return status;
10003382:	7bfb      	ldrb	r3, [r7, #15]
10003384:	e0cc      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure APB4 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
10003386:	687b      	ldr	r3, [r7, #4]
10003388:	681b      	ldr	r3, [r3, #0]
1000338a:	f003 0308 	and.w	r3, r3, #8
1000338e:	2b00      	cmp	r3, #0
10003390:	d020      	beq.n	100033d4 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_APB4DIV(RCC_ClkInitStruct->APB4_Div));
    /* Set APB4 division factor */
    __HAL_RCC_APB4_DIV(RCC_ClkInitStruct->APB4_Div);
10003392:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10003398:	f023 0207 	bic.w	r2, r3, #7
1000339c:	687b      	ldr	r3, [r7, #4]
1000339e:	69db      	ldr	r3, [r3, #28]
100033a0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100033a4:	4313      	orrs	r3, r2
100033a6:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100033a8:	f7fe fce2 	bl	10001d70 <HAL_GetTick>
100033ac:	60b8      	str	r0, [r7, #8]

    /* Wait till APB4 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
100033ae:	e009      	b.n	100033c4 <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100033b0:	f7fe fcde 	bl	10001d70 <HAL_GetTick>
100033b4:	4602      	mov	r2, r0
100033b6:	68bb      	ldr	r3, [r7, #8]
100033b8:	1ad3      	subs	r3, r2, r3
100033ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100033be:	d901      	bls.n	100033c4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
100033c0:	2303      	movs	r3, #3
100033c2:	e0ad      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
100033c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100033ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100033ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100033d2:	d1ed      	bne.n	100033b0 <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Configure APB5 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
100033d4:	687b      	ldr	r3, [r7, #4]
100033d6:	681b      	ldr	r3, [r3, #0]
100033d8:	f003 0310 	and.w	r3, r3, #16
100033dc:	2b00      	cmp	r3, #0
100033de:	d020      	beq.n	10003422 <HAL_RCC_ClockConfig+0x11e>
  {
    assert_param(IS_RCC_APB5DIV(RCC_ClkInitStruct->APB5_Div));
    /* Set APB5 division factor */
    __HAL_RCC_APB5_DIV(RCC_ClkInitStruct->APB5_Div);
100033e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100033e6:	f023 0207 	bic.w	r2, r3, #7
100033ea:	687b      	ldr	r3, [r7, #4]
100033ec:	6a1b      	ldr	r3, [r3, #32]
100033ee:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100033f2:	4313      	orrs	r3, r2
100033f4:	640b      	str	r3, [r1, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100033f6:	f7fe fcbb 	bl	10001d70 <HAL_GetTick>
100033fa:	60b8      	str	r0, [r7, #8]

    /* Wait till APB5 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
100033fc:	e009      	b.n	10003412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100033fe:	f7fe fcb7 	bl	10001d70 <HAL_GetTick>
10003402:	4602      	mov	r2, r0
10003404:	68bb      	ldr	r3, [r7, #8]
10003406:	1ad3      	subs	r3, r2, r3
10003408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000340c:	d901      	bls.n	10003412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
1000340e:	2303      	movs	r3, #3
10003410:	e086      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10003412:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003418:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000341c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003420:	d1ed      	bne.n	100033fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Configure APB1 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
10003422:	687b      	ldr	r3, [r7, #4]
10003424:	681b      	ldr	r3, [r3, #0]
10003426:	f003 0320 	and.w	r3, r3, #32
1000342a:	2b00      	cmp	r3, #0
1000342c:	d023      	beq.n	10003476 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_APB1DIV(RCC_ClkInitStruct->APB1_Div));
    /* Set APB1 division factor */
    __HAL_RCC_APB1_DIV(RCC_ClkInitStruct->APB1_Div);
1000342e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003432:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10003436:	f023 0207 	bic.w	r2, r3, #7
1000343a:	687b      	ldr	r3, [r7, #4]
1000343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000343e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003442:	4313      	orrs	r3, r2
10003444:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10003448:	f7fe fc92 	bl	10001d70 <HAL_GetTick>
1000344c:	60b8      	str	r0, [r7, #8]

    /* Wait till APB1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
1000344e:	e009      	b.n	10003464 <HAL_RCC_ClockConfig+0x160>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10003450:	f7fe fc8e 	bl	10001d70 <HAL_GetTick>
10003454:	4602      	mov	r2, r0
10003456:	68bb      	ldr	r3, [r7, #8]
10003458:	1ad3      	subs	r3, r2, r3
1000345a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1000345e:	d901      	bls.n	10003464 <HAL_RCC_ClockConfig+0x160>
      {
        return HAL_TIMEOUT;
10003460:	2303      	movs	r3, #3
10003462:	e05d      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10003464:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003468:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
1000346c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003470:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003474:	d1ec      	bne.n	10003450 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }

  /* Configure APB2 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
10003476:	687b      	ldr	r3, [r7, #4]
10003478:	681b      	ldr	r3, [r3, #0]
1000347a:	f003 0340 	and.w	r3, r3, #64	; 0x40
1000347e:	2b00      	cmp	r3, #0
10003480:	d023      	beq.n	100034ca <HAL_RCC_ClockConfig+0x1c6>
  {
    assert_param(IS_RCC_APB2DIV(RCC_ClkInitStruct->APB2_Div));
    /* Set APB2 division factor */
    __HAL_RCC_APB2_DIV(RCC_ClkInitStruct->APB2_Div);
10003482:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003486:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
1000348a:	f023 0207 	bic.w	r2, r3, #7
1000348e:	687b      	ldr	r3, [r7, #4]
10003490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003492:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003496:	4313      	orrs	r3, r2
10003498:	f8c1 3838 	str.w	r3, [r1, #2104]	; 0x838

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1000349c:	f7fe fc68 	bl	10001d70 <HAL_GetTick>
100034a0:	60b8      	str	r0, [r7, #8]

    /* Wait till APB2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
100034a2:	e009      	b.n	100034b8 <HAL_RCC_ClockConfig+0x1b4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100034a4:	f7fe fc64 	bl	10001d70 <HAL_GetTick>
100034a8:	4602      	mov	r2, r0
100034aa:	68bb      	ldr	r3, [r7, #8]
100034ac:	1ad3      	subs	r3, r2, r3
100034ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100034b2:	d901      	bls.n	100034b8 <HAL_RCC_ClockConfig+0x1b4>
      {
        return HAL_TIMEOUT;
100034b4:	2303      	movs	r3, #3
100034b6:	e033      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
100034b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100034bc:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
100034c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100034c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100034c8:	d1ec      	bne.n	100034a4 <HAL_RCC_ClockConfig+0x1a0>
      }
    }
  }

  /* Configure APB3 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
100034ca:	687b      	ldr	r3, [r7, #4]
100034cc:	681b      	ldr	r3, [r3, #0]
100034ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
100034d2:	2b00      	cmp	r3, #0
100034d4:	d023      	beq.n	1000351e <HAL_RCC_ClockConfig+0x21a>
  {
    assert_param(IS_RCC_APB3DIV(RCC_ClkInitStruct->APB3_Div));
    /* Set APB3 division factor */
    __HAL_RCC_APB3_DIV(RCC_ClkInitStruct->APB3_Div);
100034d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100034da:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
100034de:	f023 0207 	bic.w	r2, r3, #7
100034e2:	687b      	ldr	r3, [r7, #4]
100034e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100034e6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100034ea:	4313      	orrs	r3, r2
100034ec:	f8c1 383c 	str.w	r3, [r1, #2108]	; 0x83c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100034f0:	f7fe fc3e 	bl	10001d70 <HAL_GetTick>
100034f4:	60b8      	str	r0, [r7, #8]

    /* Wait till APB3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
100034f6:	e009      	b.n	1000350c <HAL_RCC_ClockConfig+0x208>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100034f8:	f7fe fc3a 	bl	10001d70 <HAL_GetTick>
100034fc:	4602      	mov	r2, r0
100034fe:	68bb      	ldr	r3, [r7, #8]
10003500:	1ad3      	subs	r3, r2, r3
10003502:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10003506:	d901      	bls.n	1000350c <HAL_RCC_ClockConfig+0x208>
      {
        return HAL_TIMEOUT;
10003508:	2303      	movs	r3, #3
1000350a:	e009      	b.n	10003520 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
1000350c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003510:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
10003514:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003518:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000351c:	d1ec      	bne.n	100034f8 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  return HAL_OK;
1000351e:	2300      	movs	r3, #0
}
10003520:	4618      	mov	r0, r3
10003522:	3710      	adds	r7, #16
10003524:	46bd      	mov	sp, r7
10003526:	bd80      	pop	{r7, pc}

10003528 <RCC_MPUConfig>:

HAL_StatusTypeDef RCC_MPUConfig(RCC_MPUInitTypeDef *RCC_MPUInitStruct)
{
10003528:	b580      	push	{r7, lr}
1000352a:	b084      	sub	sp, #16
1000352c:	af00      	add	r7, sp, #0
1000352e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  assert_param(IS_RCC_MPUSOURCE(RCC_MPUInitStruct->MPU_Clock));

  /* Ensure clock source is ready*/
  switch (RCC_MPUInitStruct->MPU_Clock)
10003530:	687b      	ldr	r3, [r7, #4]
10003532:	681b      	ldr	r3, [r3, #0]
10003534:	2b03      	cmp	r3, #3
10003536:	d840      	bhi.n	100035ba <RCC_MPUConfig+0x92>
10003538:	a201      	add	r2, pc, #4	; (adr r2, 10003540 <RCC_MPUConfig+0x18>)
1000353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000353e:	bf00      	nop
10003540:	10003551 	.word	0x10003551
10003544:	10003565 	.word	0x10003565
10003548:	1000357b 	.word	0x1000357b
1000354c:	1000358f 	.word	0x1000358f
  {
    case (RCC_MPUSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10003550:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003554:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003558:	f003 0301 	and.w	r3, r3, #1
1000355c:	2b01      	cmp	r3, #1
1000355e:	d02e      	beq.n	100035be <RCC_MPUConfig+0x96>
      {
        return HAL_ERROR;
10003560:	2301      	movs	r3, #1
10003562:	e053      	b.n	1000360c <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10003564:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003568:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000356c:	f403 7380 	and.w	r3, r3, #256	; 0x100
10003570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10003574:	d025      	beq.n	100035c2 <RCC_MPUConfig+0x9a>
      {
        return HAL_ERROR;
10003576:	2301      	movs	r3, #1
10003578:	e048      	b.n	1000360c <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_PLL1):
    {
      /* Check the PLL1 ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
1000357a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000357e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003582:	f003 0302 	and.w	r3, r3, #2
10003586:	2b02      	cmp	r3, #2
10003588:	d01d      	beq.n	100035c6 <RCC_MPUConfig+0x9e>
      {
        return HAL_ERROR;
1000358a:	2301      	movs	r3, #1
1000358c:	e03e      	b.n	1000360c <RCC_MPUConfig+0xe4>
    case (RCC_MPUSOURCE_MPUDIV):
    {
      assert_param(IS_RCC_MPUDIV(RCC_MPUInitStruct->MPU_Div));

      /* Check the PLL1 ready flag (as PLL1_P is the MPUDIV source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
1000358e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10003596:	f003 0302 	and.w	r3, r3, #2
1000359a:	2b02      	cmp	r3, #2
1000359c:	d001      	beq.n	100035a2 <RCC_MPUConfig+0x7a>
      {
        return HAL_ERROR;
1000359e:	2301      	movs	r3, #1
100035a0:	e034      	b.n	1000360c <RCC_MPUConfig+0xe4>
      }

      /* Set MPU division factor */
      __HAL_RCC_MPU_DIV(RCC_MPUInitStruct->MPU_Div);
100035a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100035a8:	f023 0207 	bic.w	r2, r3, #7
100035ac:	687b      	ldr	r3, [r7, #4]
100035ae:	685b      	ldr	r3, [r3, #4]
100035b0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100035b4:	4313      	orrs	r3, r2
100035b6:	62cb      	str	r3, [r1, #44]	; 0x2c

      break;
100035b8:	e006      	b.n	100035c8 <RCC_MPUConfig+0xa0>
    }

    default:
      /* This case is impossible */
      return HAL_ERROR;
100035ba:	2301      	movs	r3, #1
100035bc:	e026      	b.n	1000360c <RCC_MPUConfig+0xe4>
      break;
100035be:	bf00      	nop
100035c0:	e002      	b.n	100035c8 <RCC_MPUConfig+0xa0>
      break;
100035c2:	bf00      	nop
100035c4:	e000      	b.n	100035c8 <RCC_MPUConfig+0xa0>
      break;
100035c6:	bf00      	nop
      break;
  }

  /* Set MPU clock source */
  __HAL_RCC_MPU_SOURCE(RCC_MPUInitStruct->MPU_Clock);
100035c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100035cc:	6a1b      	ldr	r3, [r3, #32]
100035ce:	f023 0203 	bic.w	r2, r3, #3
100035d2:	687b      	ldr	r3, [r7, #4]
100035d4:	681b      	ldr	r3, [r3, #0]
100035d6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100035da:	4313      	orrs	r3, r2
100035dc:	620b      	str	r3, [r1, #32]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100035de:	f7fe fbc7 	bl	10001d70 <HAL_GetTick>
100035e2:	60f8      	str	r0, [r7, #12]

  /* Wait till MPU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
100035e4:	e009      	b.n	100035fa <RCC_MPUConfig+0xd2>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100035e6:	f7fe fbc3 	bl	10001d70 <HAL_GetTick>
100035ea:	4602      	mov	r2, r0
100035ec:	68fb      	ldr	r3, [r7, #12]
100035ee:	1ad3      	subs	r3, r2, r3
100035f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100035f4:	d901      	bls.n	100035fa <RCC_MPUConfig+0xd2>
    {
      return HAL_TIMEOUT;
100035f6:	2303      	movs	r3, #3
100035f8:	e008      	b.n	1000360c <RCC_MPUConfig+0xe4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
100035fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100035fe:	6a1b      	ldr	r3, [r3, #32]
10003600:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003604:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003608:	d1ed      	bne.n	100035e6 <RCC_MPUConfig+0xbe>

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
#endif

  return HAL_OK;
1000360a:	2300      	movs	r3, #0
}
1000360c:	4618      	mov	r0, r3
1000360e:	3710      	adds	r7, #16
10003610:	46bd      	mov	sp, r7
10003612:	bd80      	pop	{r7, pc}

10003614 <RCC_AXISSConfig>:


HAL_StatusTypeDef RCC_AXISSConfig(RCC_AXISSInitTypeDef *RCC_AXISSInitStruct)
{
10003614:	b580      	push	{r7, lr}
10003616:	b084      	sub	sp, #16
10003618:	af00      	add	r7, sp, #0
1000361a:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_AXISSOURCE(RCC_AXISSInitStruct->AXI_Clock));
  assert_param(IS_RCC_AXIDIV(RCC_AXISSInitStruct->AXI_Div));

  /* Ensure clock source is ready*/
  switch (RCC_AXISSInitStruct->AXI_Clock)
1000361c:	687b      	ldr	r3, [r7, #4]
1000361e:	681b      	ldr	r3, [r3, #0]
10003620:	2b02      	cmp	r3, #2
10003622:	d01b      	beq.n	1000365c <RCC_AXISSConfig+0x48>
10003624:	2b02      	cmp	r3, #2
10003626:	d823      	bhi.n	10003670 <RCC_AXISSConfig+0x5c>
10003628:	2b00      	cmp	r3, #0
1000362a:	d002      	beq.n	10003632 <RCC_AXISSConfig+0x1e>
1000362c:	2b01      	cmp	r3, #1
1000362e:	d00a      	beq.n	10003646 <RCC_AXISSConfig+0x32>
      }
      break;
    }

    default:
      break;
10003630:	e01e      	b.n	10003670 <RCC_AXISSConfig+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10003632:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003636:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000363a:	f003 0301 	and.w	r3, r3, #1
1000363e:	2b01      	cmp	r3, #1
10003640:	d018      	beq.n	10003674 <RCC_AXISSConfig+0x60>
        return HAL_ERROR;
10003642:	2301      	movs	r3, #1
10003644:	e079      	b.n	1000373a <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10003646:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000364a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000364e:	f403 7380 	and.w	r3, r3, #256	; 0x100
10003652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10003656:	d00f      	beq.n	10003678 <RCC_AXISSConfig+0x64>
        return HAL_ERROR;
10003658:	2301      	movs	r3, #1
1000365a:	e06e      	b.n	1000373a <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
1000365c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003660:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003664:	f003 0302 	and.w	r3, r3, #2
10003668:	2b02      	cmp	r3, #2
1000366a:	d007      	beq.n	1000367c <RCC_AXISSConfig+0x68>
        return HAL_ERROR;
1000366c:	2301      	movs	r3, #1
1000366e:	e064      	b.n	1000373a <RCC_AXISSConfig+0x126>
      break;
10003670:	bf00      	nop
10003672:	e004      	b.n	1000367e <RCC_AXISSConfig+0x6a>
      break;
10003674:	bf00      	nop
10003676:	e002      	b.n	1000367e <RCC_AXISSConfig+0x6a>
      break;
10003678:	bf00      	nop
1000367a:	e000      	b.n	1000367e <RCC_AXISSConfig+0x6a>
      break;
1000367c:	bf00      	nop

  }

  /* Set AXISS clock source */
  __HAL_RCC_AXISS_SOURCE(RCC_AXISSInitStruct->AXI_Clock);
1000367e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003684:	f023 0207 	bic.w	r2, r3, #7
10003688:	687b      	ldr	r3, [r7, #4]
1000368a:	681b      	ldr	r3, [r3, #0]
1000368c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003690:	4313      	orrs	r3, r2
10003692:	624b      	str	r3, [r1, #36]	; 0x24

  if (RCC_AXISSInitStruct->AXI_Clock != RCC_AXISSOURCE_OFF)
10003694:	687b      	ldr	r3, [r7, #4]
10003696:	681b      	ldr	r3, [r3, #0]
10003698:	2b03      	cmp	r3, #3
1000369a:	d016      	beq.n	100036ca <RCC_AXISSConfig+0xb6>
  {
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1000369c:	f7fe fb68 	bl	10001d70 <HAL_GetTick>
100036a0:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
100036a2:	e009      	b.n	100036b8 <RCC_AXISSConfig+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100036a4:	f7fe fb64 	bl	10001d70 <HAL_GetTick>
100036a8:	4602      	mov	r2, r0
100036aa:	68fb      	ldr	r3, [r7, #12]
100036ac:	1ad3      	subs	r3, r2, r3
100036ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100036b2:	d901      	bls.n	100036b8 <RCC_AXISSConfig+0xa4>
      {
        return HAL_TIMEOUT;
100036b4:	2303      	movs	r3, #3
100036b6:	e040      	b.n	1000373a <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
100036b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100036be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100036c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100036c6:	d1ed      	bne.n	100036a4 <RCC_AXISSConfig+0x90>
100036c8:	e015      	b.n	100036f6 <RCC_AXISSConfig+0xe2>
  }
  else
  {
    // RCC_AXISSOURCE_OFF case
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100036ca:	f7fe fb51 	bl	10001d70 <HAL_GetTick>
100036ce:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
100036d0:	e009      	b.n	100036e6 <RCC_AXISSConfig+0xd2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100036d2:	f7fe fb4d 	bl	10001d70 <HAL_GetTick>
100036d6:	4602      	mov	r2, r0
100036d8:	68fb      	ldr	r3, [r7, #12]
100036da:	1ad3      	subs	r3, r2, r3
100036dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100036e0:	d901      	bls.n	100036e6 <RCC_AXISSConfig+0xd2>
      {
        return HAL_TIMEOUT;
100036e2:	2303      	movs	r3, #3
100036e4:	e029      	b.n	1000373a <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
100036e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100036ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100036f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100036f4:	d0ed      	beq.n	100036d2 <RCC_AXISSConfig+0xbe>
      }
    }
  }

  /* Set AXISS division factor */
  __HAL_RCC_AXI_DIV(RCC_AXISSInitStruct->AXI_Div);
100036f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100036fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100036fc:	f023 0207 	bic.w	r2, r3, #7
10003700:	687b      	ldr	r3, [r7, #4]
10003702:	685b      	ldr	r3, [r3, #4]
10003704:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003708:	4313      	orrs	r3, r2
1000370a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
1000370c:	f7fe fb30 	bl	10001d70 <HAL_GetTick>
10003710:	60f8      	str	r0, [r7, #12]

  /* Wait till AXISS is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10003712:	e009      	b.n	10003728 <RCC_AXISSConfig+0x114>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10003714:	f7fe fb2c 	bl	10001d70 <HAL_GetTick>
10003718:	4602      	mov	r2, r0
1000371a:	68fb      	ldr	r3, [r7, #12]
1000371c:	1ad3      	subs	r3, r2, r3
1000371e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10003722:	d901      	bls.n	10003728 <RCC_AXISSConfig+0x114>
    {
      return HAL_TIMEOUT;
10003724:	2303      	movs	r3, #3
10003726:	e008      	b.n	1000373a <RCC_AXISSConfig+0x126>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10003728:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000372c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000372e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003736:	d1ed      	bne.n	10003714 <RCC_AXISSConfig+0x100>
    }
  }

  return HAL_OK;
10003738:	2300      	movs	r3, #0
}
1000373a:	4618      	mov	r0, r3
1000373c:	3710      	adds	r7, #16
1000373e:	46bd      	mov	sp, r7
10003740:	bd80      	pop	{r7, pc}
	...

10003744 <RCC_MCUConfig>:


HAL_StatusTypeDef RCC_MCUConfig(RCC_MCUInitTypeDef *MCUInitStruct)
{
10003744:	b580      	push	{r7, lr}
10003746:	b084      	sub	sp, #16
10003748:	af00      	add	r7, sp, #0
1000374a:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_MCUSSOURCE(MCUInitStruct->MCU_Clock));
  assert_param(IS_RCC_MCUDIV(MCUInitStruct->MCU_Div));

  /* Ensure clock source is ready*/
  switch (MCUInitStruct->MCU_Clock)
1000374c:	687b      	ldr	r3, [r7, #4]
1000374e:	681b      	ldr	r3, [r3, #0]
10003750:	2b03      	cmp	r3, #3
10003752:	d834      	bhi.n	100037be <RCC_MCUConfig+0x7a>
10003754:	a201      	add	r2, pc, #4	; (adr r2, 1000375c <RCC_MCUConfig+0x18>)
10003756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1000375a:	bf00      	nop
1000375c:	1000376d 	.word	0x1000376d
10003760:	10003781 	.word	0x10003781
10003764:	10003797 	.word	0x10003797
10003768:	100037ab 	.word	0x100037ab
  {
    case (RCC_MCUSSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
1000376c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003770:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003774:	f003 0301 	and.w	r3, r3, #1
10003778:	2b01      	cmp	r3, #1
1000377a:	d022      	beq.n	100037c2 <RCC_MCUConfig+0x7e>
      {
        return HAL_ERROR;
1000377c:	2301      	movs	r3, #1
1000377e:	e081      	b.n	10003884 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10003780:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003784:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003788:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000378c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10003790:	d019      	beq.n	100037c6 <RCC_MCUConfig+0x82>
      {
        return HAL_ERROR;
10003792:	2301      	movs	r3, #1
10003794:	e076      	b.n	10003884 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_CSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10003796:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000379a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000379e:	f003 0310 	and.w	r3, r3, #16
100037a2:	2b10      	cmp	r3, #16
100037a4:	d011      	beq.n	100037ca <RCC_MCUConfig+0x86>
      {
        return HAL_ERROR;
100037a6:	2301      	movs	r3, #1
100037a8:	e06c      	b.n	10003884 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_PLL3):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
100037aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100037ae:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100037b2:	f003 0302 	and.w	r3, r3, #2
100037b6:	2b02      	cmp	r3, #2
100037b8:	d009      	beq.n	100037ce <RCC_MCUConfig+0x8a>
      {
        return HAL_ERROR;
100037ba:	2301      	movs	r3, #1
100037bc:	e062      	b.n	10003884 <RCC_MCUConfig+0x140>
      }
      break;
    }

    default:
      break;
100037be:	bf00      	nop
100037c0:	e006      	b.n	100037d0 <RCC_MCUConfig+0x8c>
      break;
100037c2:	bf00      	nop
100037c4:	e004      	b.n	100037d0 <RCC_MCUConfig+0x8c>
      break;
100037c6:	bf00      	nop
100037c8:	e002      	b.n	100037d0 <RCC_MCUConfig+0x8c>
      break;
100037ca:	bf00      	nop
100037cc:	e000      	b.n	100037d0 <RCC_MCUConfig+0x8c>
      break;
100037ce:	bf00      	nop

  }

  /* Set MCU clock source */
  __HAL_RCC_MCU_SOURCE(MCUInitStruct->MCU_Clock);
100037d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100037d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100037d6:	f023 0203 	bic.w	r2, r3, #3
100037da:	687b      	ldr	r3, [r7, #4]
100037dc:	681b      	ldr	r3, [r3, #0]
100037de:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100037e2:	4313      	orrs	r3, r2
100037e4:	648b      	str	r3, [r1, #72]	; 0x48

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100037e6:	f7fe fac3 	bl	10001d70 <HAL_GetTick>
100037ea:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */

  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
100037ec:	e009      	b.n	10003802 <RCC_MCUConfig+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100037ee:	f7fe fabf 	bl	10001d70 <HAL_GetTick>
100037f2:	4602      	mov	r2, r0
100037f4:	68fb      	ldr	r3, [r7, #12]
100037f6:	1ad3      	subs	r3, r2, r3
100037f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100037fc:	d901      	bls.n	10003802 <RCC_MCUConfig+0xbe>
    {
      return HAL_TIMEOUT;
100037fe:	2303      	movs	r3, #3
10003800:	e040      	b.n	10003884 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10003802:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003808:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000380c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003810:	d1ed      	bne.n	100037ee <RCC_MCUConfig+0xaa>
    }
  }

#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10003812:	f000 f954 	bl	10003abe <HAL_RCC_GetSystemCoreClockFreq>
10003816:	4603      	mov	r3, r0
10003818:	4a1c      	ldr	r2, [pc, #112]	; (1000388c <RCC_MCUConfig+0x148>)
1000381a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
1000381c:	4b1c      	ldr	r3, [pc, #112]	; (10003890 <RCC_MCUConfig+0x14c>)
1000381e:	681b      	ldr	r3, [r3, #0]
10003820:	4618      	mov	r0, r3
10003822:	f7fe fa5b 	bl	10001cdc <HAL_InitTick>
#endif

  /* Set MCU division factor */
  __HAL_RCC_MCU_DIV(MCUInitStruct->MCU_Div);
10003826:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000382a:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
1000382e:	f023 020f 	bic.w	r2, r3, #15
10003832:	687b      	ldr	r3, [r7, #4]
10003834:	685b      	ldr	r3, [r3, #4]
10003836:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000383a:	4313      	orrs	r3, r2
1000383c:	f8c1 3830 	str.w	r3, [r1, #2096]	; 0x830

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10003840:	f7fe fa96 	bl	10001d70 <HAL_GetTick>
10003844:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10003846:	e009      	b.n	1000385c <RCC_MCUConfig+0x118>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10003848:	f7fe fa92 	bl	10001d70 <HAL_GetTick>
1000384c:	4602      	mov	r2, r0
1000384e:	68fb      	ldr	r3, [r7, #12]
10003850:	1ad3      	subs	r3, r2, r3
10003852:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10003856:	d901      	bls.n	1000385c <RCC_MCUConfig+0x118>
    {
      return HAL_TIMEOUT;
10003858:	2303      	movs	r3, #3
1000385a:	e013      	b.n	10003884 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
1000385c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003860:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10003864:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003868:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000386c:	d1ec      	bne.n	10003848 <RCC_MCUConfig+0x104>
    }
  }
#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
1000386e:	f000 f926 	bl	10003abe <HAL_RCC_GetSystemCoreClockFreq>
10003872:	4603      	mov	r3, r0
10003874:	4a05      	ldr	r2, [pc, #20]	; (1000388c <RCC_MCUConfig+0x148>)
10003876:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10003878:	4b05      	ldr	r3, [pc, #20]	; (10003890 <RCC_MCUConfig+0x14c>)
1000387a:	681b      	ldr	r3, [r3, #0]
1000387c:	4618      	mov	r0, r3
1000387e:	f7fe fa2d 	bl	10001cdc <HAL_InitTick>
#endif

  return HAL_OK;
10003882:	2300      	movs	r3, #0
}
10003884:	4618      	mov	r0, r3
10003886:	3710      	adds	r7, #16
10003888:	46bd      	mov	sp, r7
1000388a:	bd80      	pop	{r7, pc}
1000388c:	10020000 	.word	0x10020000
10003890:	10020020 	.word	0x10020020

10003894 <HAL_RCC_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
10003894:	b480      	push	{r7}
10003896:	b089      	sub	sp, #36	; 0x24
10003898:	af00      	add	r7, sp, #0
1000389a:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0, pll3m = 1, pll3fracen = 0, hsivalue = 0;
1000389c:	2300      	movs	r3, #0
1000389e:	61bb      	str	r3, [r7, #24]
100038a0:	2301      	movs	r3, #1
100038a2:	617b      	str	r3, [r7, #20]
100038a4:	2300      	movs	r3, #0
100038a6:	613b      	str	r3, [r7, #16]
100038a8:	2300      	movs	r3, #0
100038aa:	60fb      	str	r3, [r7, #12]
  float fracn1, pll3vco = 0;
100038ac:	f04f 0300 	mov.w	r3, #0
100038b0:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL3_SOURCE();
100038b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038b6:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
100038ba:	f003 0303 	and.w	r3, r3, #3
100038be:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVM3) >> RCC_PLL3CFGR1_DIVM3_Pos) + 1U;
100038c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038c4:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
100038c8:	0c1b      	lsrs	r3, r3, #16
100038ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
100038ce:	3301      	adds	r3, #1
100038d0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACLE) >> RCC_PLL3FRACR_FRACLE_Pos;
100038d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038d6:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
100038da:	0c1b      	lsrs	r3, r3, #16
100038dc:	f003 0301 	and.w	r3, r3, #1
100038e0:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACV) >> RCC_PLL3FRACR_FRACV_Pos));
100038e2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038e6:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
100038ea:	08db      	lsrs	r3, r3, #3
100038ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
100038f0:	693a      	ldr	r2, [r7, #16]
100038f2:	fb02 f303 	mul.w	r3, r2, r3
100038f6:	ee07 3a90 	vmov	s15, r3
100038fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
100038fe:	edc7 7a02 	vstr	s15, [r7, #8]
  pll3vco = (float)((float)((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVN) + 1U) + (fracn1 / (float) 0x2000));  //Intermediary value
10003902:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003906:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
1000390a:	f3c3 0308 	ubfx	r3, r3, #0, #9
1000390e:	3301      	adds	r3, #1
10003910:	ee07 3a90 	vmov	s15, r3
10003914:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10003918:	edd7 6a02 	vldr	s13, [r7, #8]
1000391c:	ed9f 6a56 	vldr	s12, [pc, #344]	; 10003a78 <HAL_RCC_GetPLL3ClockFreq+0x1e4>
10003920:	eec6 7a86 	vdiv.f32	s15, s13, s12
10003924:	ee77 7a27 	vadd.f32	s15, s14, s15
10003928:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
1000392c:	69bb      	ldr	r3, [r7, #24]
1000392e:	2b03      	cmp	r3, #3
10003930:	d85b      	bhi.n	100039ea <HAL_RCC_GetPLL3ClockFreq+0x156>
10003932:	a201      	add	r2, pc, #4	; (adr r2, 10003938 <HAL_RCC_GetPLL3ClockFreq+0xa4>)
10003934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10003938:	10003949 	.word	0x10003949
1000393c:	100039a7 	.word	0x100039a7
10003940:	100039c5 	.word	0x100039c5
10003944:	100039e3 	.word	0x100039e3
  {
    case RCC_PLL3SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10003948:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000394c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10003950:	f003 0304 	and.w	r3, r3, #4
10003954:	2b04      	cmp	r3, #4
10003956:	d117      	bne.n	10003988 <HAL_RCC_GetPLL3ClockFreq+0xf4>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10003958:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000395c:	699b      	ldr	r3, [r3, #24]
1000395e:	f003 0303 	and.w	r3, r3, #3
10003962:	4a46      	ldr	r2, [pc, #280]	; (10003a7c <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
10003964:	fa22 f303 	lsr.w	r3, r2, r3
10003968:	60fb      	str	r3, [r7, #12]
        pll3vco *= (float)(hsivalue / pll3m);
1000396a:	68fa      	ldr	r2, [r7, #12]
1000396c:	697b      	ldr	r3, [r7, #20]
1000396e:	fbb2 f3f3 	udiv	r3, r2, r3
10003972:	ee07 3a90 	vmov	s15, r3
10003976:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000397a:	ed97 7a07 	vldr	s14, [r7, #28]
1000397e:	ee67 7a27 	vmul.f32	s15, s14, s15
10003982:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco *= (float)(HSI_VALUE / pll3m);
      }
      break;
10003986:	e030      	b.n	100039ea <HAL_RCC_GetPLL3ClockFreq+0x156>
        pll3vco *= (float)(HSI_VALUE / pll3m);
10003988:	4a3c      	ldr	r2, [pc, #240]	; (10003a7c <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
1000398a:	697b      	ldr	r3, [r7, #20]
1000398c:	fbb2 f3f3 	udiv	r3, r2, r3
10003990:	ee07 3a90 	vmov	s15, r3
10003994:	eef8 7a67 	vcvt.f32.u32	s15, s15
10003998:	ed97 7a07 	vldr	s14, [r7, #28]
1000399c:	ee67 7a27 	vmul.f32	s15, s14, s15
100039a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
100039a4:	e021      	b.n	100039ea <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco *= (float)(HSE_VALUE / pll3m);
100039a6:	4a36      	ldr	r2, [pc, #216]	; (10003a80 <HAL_RCC_GetPLL3ClockFreq+0x1ec>)
100039a8:	697b      	ldr	r3, [r7, #20]
100039aa:	fbb2 f3f3 	udiv	r3, r2, r3
100039ae:	ee07 3a90 	vmov	s15, r3
100039b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
100039b6:	ed97 7a07 	vldr	s14, [r7, #28]
100039ba:	ee67 7a27 	vmul.f32	s15, s14, s15
100039be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
100039c2:	e012      	b.n	100039ea <HAL_RCC_GetPLL3ClockFreq+0x156>



    case RCC_PLL3SOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco *= (float)(CSI_VALUE / pll3m);
100039c4:	4a2f      	ldr	r2, [pc, #188]	; (10003a84 <HAL_RCC_GetPLL3ClockFreq+0x1f0>)
100039c6:	697b      	ldr	r3, [r7, #20]
100039c8:	fbb2 f3f3 	udiv	r3, r2, r3
100039cc:	ee07 3a90 	vmov	s15, r3
100039d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
100039d4:	ed97 7a07 	vldr	s14, [r7, #28]
100039d8:	ee67 7a27 	vmul.f32	s15, s14, s15
100039dc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
100039e0:	e003      	b.n	100039ea <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_OFF:  /* No clock source for PLL */
      pll3vco = 0;
100039e2:	f04f 0300 	mov.w	r3, #0
100039e6:	61fb      	str	r3, [r7, #28]
      break;
100039e8:	bf00      	nop
  }

  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVP) >> RCC_PLL3CFGR2_DIVP_Pos) + 1U)));
100039ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100039ee:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
100039f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
100039f6:	3301      	adds	r3, #1
100039f8:	ee07 3a90 	vmov	s15, r3
100039fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10003a00:	edd7 6a07 	vldr	s13, [r7, #28]
10003a04:	eec6 7a87 	vdiv.f32	s15, s13, s14
10003a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10003a0c:	ee17 2a90 	vmov	r2, s15
10003a10:	687b      	ldr	r3, [r7, #4]
10003a12:	601a      	str	r2, [r3, #0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVQ) >> RCC_PLL3CFGR2_DIVQ_Pos) + 1U)));
10003a14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a18:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10003a1c:	0a1b      	lsrs	r3, r3, #8
10003a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10003a22:	3301      	adds	r3, #1
10003a24:	ee07 3a90 	vmov	s15, r3
10003a28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10003a2c:	edd7 6a07 	vldr	s13, [r7, #28]
10003a30:	eec6 7a87 	vdiv.f32	s15, s13, s14
10003a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10003a38:	ee17 2a90 	vmov	r2, s15
10003a3c:	687b      	ldr	r3, [r7, #4]
10003a3e:	605a      	str	r2, [r3, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVR) >> RCC_PLL3CFGR2_DIVR_Pos) + 1U)));
10003a40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a44:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10003a48:	0c1b      	lsrs	r3, r3, #16
10003a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10003a4e:	3301      	adds	r3, #1
10003a50:	ee07 3a90 	vmov	s15, r3
10003a54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10003a58:	edd7 6a07 	vldr	s13, [r7, #28]
10003a5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
10003a60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10003a64:	ee17 2a90 	vmov	r2, s15
10003a68:	687b      	ldr	r3, [r7, #4]
10003a6a:	609a      	str	r2, [r3, #8]
}
10003a6c:	bf00      	nop
10003a6e:	3724      	adds	r7, #36	; 0x24
10003a70:	46bd      	mov	sp, r7
10003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
10003a76:	4770      	bx	lr
10003a78:	46000000 	.word	0x46000000
10003a7c:	03d09000 	.word	0x03d09000
10003a80:	016e3600 	.word	0x016e3600
10003a84:	003d0900 	.word	0x003d0900

10003a88 <HAL_RCC_GetMCUFreq>:
  * @note   Each time MCU changes, this function must be called to update the
  *         right MCU value. Otherwise, any configuration based on this function will be incorrect.
  * @retval MCU frequency
  */
uint32_t HAL_RCC_GetMCUFreq(void)
{
10003a88:	b580      	push	{r7, lr}
10003a8a:	b082      	sub	sp, #8
10003a8c:	af00      	add	r7, sp, #0
  uint32_t mcudiv = 0;
10003a8e:	2300      	movs	r3, #0
10003a90:	607b      	str	r3, [r7, #4]

  /* Compute MCU frequency ---------------------------*/
  mcudiv = __HAL_RCC_GET_MCU_DIV();
10003a92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a96:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10003a9a:	f003 030f 	and.w	r3, r3, #15
10003a9e:	607b      	str	r3, [r7, #4]
  if (mcudiv > RCC_MCU_DIV512)
10003aa0:	687b      	ldr	r3, [r7, #4]
10003aa2:	2b09      	cmp	r3, #9
10003aa4:	d901      	bls.n	10003aaa <HAL_RCC_GetMCUFreq+0x22>
  {
    mcudiv = RCC_MCU_DIV512;
10003aa6:	2309      	movs	r3, #9
10003aa8:	607b      	str	r3, [r7, #4]
  }

  return HAL_RCC_GetMCUSSFreq() >> mcudiv;
10003aaa:	f000 f80f 	bl	10003acc <HAL_RCC_GetMCUSSFreq>
10003aae:	4602      	mov	r2, r0
10003ab0:	687b      	ldr	r3, [r7, #4]
10003ab2:	fa22 f303 	lsr.w	r3, r2, r3
}
10003ab6:	4618      	mov	r0, r3
10003ab8:	3708      	adds	r7, #8
10003aba:	46bd      	mov	sp, r7
10003abc:	bd80      	pop	{r7, pc}

10003abe <HAL_RCC_GetSystemCoreClockFreq>:
  *         frequency in the chip. It is calculated based on the predefined
  *         constants and the selected clock source
  * @retval System Core frequency
  */
uint32_t HAL_RCC_GetSystemCoreClockFreq(void)
{
10003abe:	b580      	push	{r7, lr}
10003ac0:	af00      	add	r7, sp, #0
#ifdef CORE_CA7
  return HAL_RCC_GetMPUSSFreq();
#else /* CORE_CM4 */
  return HAL_RCC_GetMCUFreq();
10003ac2:	f7ff ffe1 	bl	10003a88 <HAL_RCC_GetMCUFreq>
10003ac6:	4603      	mov	r3, r0
#endif
}
10003ac8:	4618      	mov	r0, r3
10003aca:	bd80      	pop	{r7, pc}

10003acc <HAL_RCC_GetMCUSSFreq>:

  return axissfreq;
}

uint32_t HAL_RCC_GetMCUSSFreq()
{
10003acc:	b580      	push	{r7, lr}
10003ace:	b084      	sub	sp, #16
10003ad0:	af00      	add	r7, sp, #0
  uint32_t mcussfreq = 0;
10003ad2:	2300      	movs	r3, #0
10003ad4:	60fb      	str	r3, [r7, #12]
  PLL3_ClocksTypeDef pll3_clocks;

  switch (__HAL_RCC_GET_MCU_SOURCE())
10003ad6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003adc:	f003 0303 	and.w	r3, r3, #3
10003ae0:	2b03      	cmp	r3, #3
10003ae2:	d822      	bhi.n	10003b2a <HAL_RCC_GetMCUSSFreq+0x5e>
10003ae4:	a201      	add	r2, pc, #4	; (adr r2, 10003aec <HAL_RCC_GetMCUSSFreq+0x20>)
10003ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10003aea:	bf00      	nop
10003aec:	10003b0b 	.word	0x10003b0b
10003af0:	10003b1f 	.word	0x10003b1f
10003af4:	10003b25 	.word	0x10003b25
10003af8:	10003afd 	.word	0x10003afd
  {
    case RCC_MCUSSOURCE_PLL3:
      HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10003afc:	463b      	mov	r3, r7
10003afe:	4618      	mov	r0, r3
10003b00:	f7ff fec8 	bl	10003894 <HAL_RCC_GetPLL3ClockFreq>
      mcussfreq = pll3_clocks.PLL3_P_Frequency;
10003b04:	683b      	ldr	r3, [r7, #0]
10003b06:	60fb      	str	r3, [r7, #12]
      break;
10003b08:	e00f      	b.n	10003b2a <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSI:
      mcussfreq = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10003b0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b0e:	699b      	ldr	r3, [r3, #24]
10003b10:	f003 0303 	and.w	r3, r3, #3
10003b14:	4a07      	ldr	r2, [pc, #28]	; (10003b34 <HAL_RCC_GetMCUSSFreq+0x68>)
10003b16:	fa22 f303 	lsr.w	r3, r2, r3
10003b1a:	60fb      	str	r3, [r7, #12]

      break;
10003b1c:	e005      	b.n	10003b2a <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSE:
      mcussfreq = HSE_VALUE;
10003b1e:	4b06      	ldr	r3, [pc, #24]	; (10003b38 <HAL_RCC_GetMCUSSFreq+0x6c>)
10003b20:	60fb      	str	r3, [r7, #12]
      break;
10003b22:	e002      	b.n	10003b2a <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_CSI:
      mcussfreq = CSI_VALUE;
10003b24:	4b05      	ldr	r3, [pc, #20]	; (10003b3c <HAL_RCC_GetMCUSSFreq+0x70>)
10003b26:	60fb      	str	r3, [r7, #12]
      break;
10003b28:	bf00      	nop
  }

  return mcussfreq;
10003b2a:	68fb      	ldr	r3, [r7, #12]
}
10003b2c:	4618      	mov	r0, r3
10003b2e:	3710      	adds	r7, #16
10003b30:	46bd      	mov	sp, r7
10003b32:	bd80      	pop	{r7, pc}
10003b34:	03d09000 	.word	0x03d09000
10003b38:	016e3600 	.word	0x016e3600
10003b3c:	003d0900 	.word	0x003d0900

10003b40 <HAL_RCC_WAKEUP_IRQHandler>:
  * @brief This function handles the RCC Wake up interrupt (rcc_mcu_wkup_irq/rcc_mpu_wkup_irq)
  * @note This API should be called under the RCC_WAKEUP_Handler().
  * @retval None
  */
void HAL_RCC_WAKEUP_IRQHandler(void)
{
10003b40:	b580      	push	{r7, lr}
10003b42:	af00      	add	r7, sp, #0
  /* Check RCC WKUP flag is set */
  if (__HAL_RCC_GET_IT(RCC_IT_WKUP) != RESET)
10003b44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b48:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	; 0xc18
10003b4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
10003b50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
10003b54:	d107      	bne.n	10003b66 <HAL_RCC_WAKEUP_IRQHandler+0x26>
  {
    /* Clear the RCC WKUP flag bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_WKUP);
10003b56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
10003b5e:	f8c3 2c18 	str.w	r2, [r3, #3096]	; 0xc18

    /* RCC WKUP interrupt user callback */
    HAL_RCC_WAKEUP_Callback();
10003b62:	f000 f802 	bl	10003b6a <HAL_RCC_WAKEUP_Callback>
  }
}
10003b66:	bf00      	nop
10003b68:	bd80      	pop	{r7, pc}

10003b6a <HAL_RCC_WAKEUP_Callback>:
/**
  * @brief  RCC WAKEUP interrupt callback
  * @retval None
  */
__weak void HAL_RCC_WAKEUP_Callback(void)
{
10003b6a:	b480      	push	{r7}
10003b6c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_WAKEUP_Callback could be implemented in the user file
  */
}
10003b6e:	bf00      	nop
10003b70:	46bd      	mov	sp, r7
10003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
10003b76:	4770      	bx	lr

10003b78 <RCCEx_PLL2_Config>:
  *
  * @retval HAL status
  */

HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLLInitTypeDef *pll2)
{
10003b78:	b580      	push	{r7, lr}
10003b7a:	b084      	sub	sp, #16
10003b7c:	af00      	add	r7, sp, #0
10003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll2->PLLState));
  if ((pll2->PLLState) != RCC_PLL_NONE)
10003b80:	687b      	ldr	r3, [r7, #4]
10003b82:	681b      	ldr	r3, [r3, #0]
10003b84:	2b00      	cmp	r3, #0
10003b86:	f000 8171 	beq.w	10003e6c <RCCEx_PLL2_Config+0x2f4>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL2_IN_USE()) /* If not used then */
10003b8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003b90:	f003 0307 	and.w	r3, r3, #7
10003b94:	2b02      	cmp	r3, #2
10003b96:	d108      	bne.n	10003baa <RCCEx_PLL2_Config+0x32>
10003b98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003b9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003ba2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003ba6:	f000 815f 	beq.w	10003e68 <RCCEx_PLL2_Config+0x2f0>
    {
      if ((pll2->PLLState) == RCC_PLL_ON)
10003baa:	687b      	ldr	r3, [r7, #4]
10003bac:	681b      	ldr	r3, [r3, #0]
10003bae:	2b02      	cmp	r3, #2
10003bb0:	f040 8130 	bne.w	10003e14 <RCCEx_PLL2_Config+0x29c>
        assert_param(IS_RCC_PLLP2_VALUE(pll2->PLLP));
        assert_param(IS_RCC_PLLQ2_VALUE(pll2->PLLQ));
        assert_param(IS_RCC_PLLR2_VALUE(pll2->PLLR));

        /* Check that PLL2 OSC clock source is already set */
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10003bb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003bba:	f003 0303 	and.w	r3, r3, #3
10003bbe:	2b00      	cmp	r3, #0
10003bc0:	d008      	beq.n	10003bd4 <RCCEx_PLL2_Config+0x5c>
            (__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSE))
10003bc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003bc8:	f003 0303 	and.w	r3, r3, #3
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10003bcc:	2b01      	cmp	r3, #1
10003bce:	d001      	beq.n	10003bd4 <RCCEx_PLL2_Config+0x5c>
        {
          return HAL_ERROR;
10003bd0:	2301      	movs	r3, #1
10003bd2:	e14c      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
        }

        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003bd4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003bdc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003be4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the main PLL. */
        __HAL_RCC_PLL2_DISABLE();
10003be8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003bf0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003bf4:	f023 0301 	bic.w	r3, r3, #1
10003bf8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003bfc:	f7fe f8b8 	bl	10001d70 <HAL_GetTick>
10003c00:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003c02:	e008      	b.n	10003c16 <RCCEx_PLL2_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003c04:	f7fe f8b4 	bl	10001d70 <HAL_GetTick>
10003c08:	4602      	mov	r2, r0
10003c0a:	68fb      	ldr	r3, [r7, #12]
10003c0c:	1ad3      	subs	r3, r2, r3
10003c0e:	2b64      	cmp	r3, #100	; 0x64
10003c10:	d901      	bls.n	10003c16 <RCCEx_PLL2_Config+0x9e>
          {
            return HAL_TIMEOUT;
10003c12:	2303      	movs	r3, #3
10003c14:	e12b      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003c16:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003c1e:	f003 0302 	and.w	r3, r3, #2
10003c22:	2b02      	cmp	r3, #2
10003c24:	d0ee      	beq.n	10003c04 <RCCEx_PLL2_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL1_IN_USE())
10003c26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c2a:	6a1b      	ldr	r3, [r3, #32]
10003c2c:	f003 0303 	and.w	r3, r3, #3
10003c30:	2b02      	cmp	r3, #2
10003c32:	d107      	bne.n	10003c44 <RCCEx_PLL2_Config+0xcc>
10003c34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c38:	6a1b      	ldr	r3, [r3, #32]
10003c3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003c3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003c42:	d00e      	beq.n	10003c62 <RCCEx_PLL2_Config+0xea>
10003c44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c48:	6a1b      	ldr	r3, [r3, #32]
10003c4a:	f003 0303 	and.w	r3, r3, #3
10003c4e:	2b03      	cmp	r3, #3
10003c50:	d112      	bne.n	10003c78 <RCCEx_PLL2_Config+0x100>
10003c52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c56:	6a1b      	ldr	r3, [r3, #32]
10003c58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003c60:	d10a      	bne.n	10003c78 <RCCEx_PLL2_Config+0x100>
        {
          if (pll2->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
10003c62:	687b      	ldr	r3, [r7, #4]
10003c64:	685a      	ldr	r2, [r3, #4]
10003c66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003c6c:	f003 0303 	and.w	r3, r3, #3
10003c70:	429a      	cmp	r2, r3
10003c72:	d00c      	beq.n	10003c8e <RCCEx_PLL2_Config+0x116>
          {
            return HAL_ERROR;
10003c74:	2301      	movs	r3, #1
10003c76:	e0fa      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll2->PLLSource);
10003c78:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10003c7e:	f023 0203 	bic.w	r2, r3, #3
10003c82:	687b      	ldr	r3, [r7, #4]
10003c84:	685b      	ldr	r3, [r3, #4]
10003c86:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003c8a:	4313      	orrs	r3, r2
10003c8c:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Configure the PLL2 multiplication and division factors. */
        __HAL_RCC_PLL2_CONFIG(
10003c8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003c92:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
10003c96:	4b78      	ldr	r3, [pc, #480]	; (10003e78 <RCCEx_PLL2_Config+0x300>)
10003c98:	4013      	ands	r3, r2
10003c9a:	687a      	ldr	r2, [r7, #4]
10003c9c:	68d2      	ldr	r2, [r2, #12]
10003c9e:	1e51      	subs	r1, r2, #1
10003ca0:	687a      	ldr	r2, [r7, #4]
10003ca2:	6892      	ldr	r2, [r2, #8]
10003ca4:	3a01      	subs	r2, #1
10003ca6:	0412      	lsls	r2, r2, #16
10003ca8:	430a      	orrs	r2, r1
10003caa:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003cae:	4313      	orrs	r3, r2
10003cb0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
10003cb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10003cbc:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
10003cc0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10003cc4:	687a      	ldr	r2, [r7, #4]
10003cc6:	6912      	ldr	r2, [r2, #16]
10003cc8:	1e51      	subs	r1, r2, #1
10003cca:	687a      	ldr	r2, [r7, #4]
10003ccc:	6952      	ldr	r2, [r2, #20]
10003cce:	3a01      	subs	r2, #1
10003cd0:	0212      	lsls	r2, r2, #8
10003cd2:	4311      	orrs	r1, r2
10003cd4:	687a      	ldr	r2, [r7, #4]
10003cd6:	6992      	ldr	r2, [r2, #24]
10003cd8:	3a01      	subs	r2, #1
10003cda:	0412      	lsls	r2, r2, #16
10003cdc:	430a      	orrs	r2, r1
10003cde:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003ce2:	4313      	orrs	r3, r2
10003ce4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
          pll2->PLLQ,
          pll2->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL2FRACV_DISABLE(); //Set FRACLE to 0
10003ce8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003cec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003cf0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003cf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10003cf8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll2->PLLMODE == RCC_PLL_INTEGER))
10003cfc:	687b      	ldr	r3, [r7, #4]
10003cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003d00:	2b02      	cmp	r3, #2
10003d02:	d003      	beq.n	10003d0c <RCCEx_PLL2_Config+0x194>
10003d04:	687b      	ldr	r3, [r7, #4]
10003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003d08:	2b00      	cmp	r3, #0
10003d0a:	d10c      	bne.n	10003d26 <RCCEx_PLL2_Config+0x1ae>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL2FRACV_CONFIG(0); //Set FRACV to '0'
10003d0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003d14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003d18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003d1c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003d20:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
10003d24:	e00f      	b.n	10003d46 <RCCEx_PLL2_Config+0x1ce>
        }
        else
        {
          /* Configure PLL  PLL2FRACV  in fractional mode*/
          __HAL_RCC_PLL2FRACV_CONFIG(pll2->PLLFRACV);
10003d26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003d2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003d32:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003d36:	687a      	ldr	r2, [r7, #4]
10003d38:	6a12      	ldr	r2, [r2, #32]
10003d3a:	00d2      	lsls	r2, r2, #3
10003d3c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003d40:	4313      	orrs	r3, r2
10003d42:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
        }
        __HAL_RCC_PLL2FRACV_ENABLE(); //Set FRACLE to 1
10003d46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003d4e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
10003d56:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0


        /* Configure the Spread Control */
        if (pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10003d5a:	687b      	ldr	r3, [r7, #4]
10003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003d5e:	2b02      	cmp	r3, #2
10003d60:	d124      	bne.n	10003dac <RCCEx_PLL2_Config+0x234>
          assert_param(IS_RCC_SSCG_MODE(pll2->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll2->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll2->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll2->MOD_PER));

          __HAL_RCC_PLL2CSGCONFIG(pll2->MOD_PER, pll2->TPDFN_DIS, pll2->RPDFN_DIS,
10003d62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
10003d6a:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10003d6e:	687b      	ldr	r3, [r7, #4]
10003d70:	6a99      	ldr	r1, [r3, #40]	; 0x28
10003d72:	687b      	ldr	r3, [r7, #4]
10003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10003d76:	4319      	orrs	r1, r3
10003d78:	687b      	ldr	r3, [r7, #4]
10003d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10003d7c:	4319      	orrs	r1, r3
10003d7e:	687b      	ldr	r3, [r7, #4]
10003d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10003d82:	4319      	orrs	r1, r3
10003d84:	687b      	ldr	r3, [r7, #4]
10003d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003d88:	041b      	lsls	r3, r3, #16
10003d8a:	430b      	orrs	r3, r1
10003d8c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003d90:	4313      	orrs	r3, r2
10003d92:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
                                  pll2->SSCG_MODE, pll2->INC_STEP);
          __HAL_RCC_PLL2_SSMODE_ENABLE();
10003d96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003d9e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003da2:	f043 0304 	orr.w	r3, r3, #4
10003da6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
10003daa:	e009      	b.n	10003dc0 <RCCEx_PLL2_Config+0x248>
        }
        else
        {
          __HAL_RCC_PLL2_SSMODE_DISABLE();
10003dac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003db4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003db8:	f023 0304 	bic.w	r3, r3, #4
10003dbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }


        /* Enable the PLL2. */
        __HAL_RCC_PLL2_ENABLE();
10003dc0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003dc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003dc8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003dcc:	f043 0301 	orr.w	r3, r3, #1
10003dd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003dd4:	f7fd ffcc 	bl	10001d70 <HAL_GetTick>
10003dd8:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10003dda:	e008      	b.n	10003dee <RCCEx_PLL2_Config+0x276>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003ddc:	f7fd ffc8 	bl	10001d70 <HAL_GetTick>
10003de0:	4602      	mov	r2, r0
10003de2:	68fb      	ldr	r3, [r7, #12]
10003de4:	1ad3      	subs	r3, r2, r3
10003de6:	2b64      	cmp	r3, #100	; 0x64
10003de8:	d901      	bls.n	10003dee <RCCEx_PLL2_Config+0x276>
          {
            return HAL_TIMEOUT;
10003dea:	2303      	movs	r3, #3
10003dec:	e03f      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10003dee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003df6:	f003 0302 	and.w	r3, r3, #2
10003dfa:	2b02      	cmp	r3, #2
10003dfc:	d1ee      	bne.n	10003ddc <RCCEx_PLL2_Config+0x264>
          }
        }
        /*Enable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003dfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003e06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003e0a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10003e0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      if ((pll2->PLLState) == RCC_PLL_ON)
10003e12:	e02b      	b.n	10003e6c <RCCEx_PLL2_Config+0x2f4>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003e14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003e1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003e20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003e24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the PLL2. */
        __HAL_RCC_PLL2_DISABLE();
10003e28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003e30:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003e34:	f023 0301 	bic.w	r3, r3, #1
10003e38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003e3c:	f7fd ff98 	bl	10001d70 <HAL_GetTick>
10003e40:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003e42:	e008      	b.n	10003e56 <RCCEx_PLL2_Config+0x2de>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003e44:	f7fd ff94 	bl	10001d70 <HAL_GetTick>
10003e48:	4602      	mov	r2, r0
10003e4a:	68fb      	ldr	r3, [r7, #12]
10003e4c:	1ad3      	subs	r3, r2, r3
10003e4e:	2b64      	cmp	r3, #100	; 0x64
10003e50:	d901      	bls.n	10003e56 <RCCEx_PLL2_Config+0x2de>
          {
            return HAL_TIMEOUT;
10003e52:	2303      	movs	r3, #3
10003e54:	e00b      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003e56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003e5e:	f003 0302 	and.w	r3, r3, #2
10003e62:	2b02      	cmp	r3, #2
10003e64:	d0ee      	beq.n	10003e44 <RCCEx_PLL2_Config+0x2cc>
      if ((pll2->PLLState) == RCC_PLL_ON)
10003e66:	e001      	b.n	10003e6c <RCCEx_PLL2_Config+0x2f4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10003e68:	2301      	movs	r3, #1
10003e6a:	e000      	b.n	10003e6e <RCCEx_PLL2_Config+0x2f6>
    }
  }
  return HAL_OK;
10003e6c:	2300      	movs	r3, #0

}
10003e6e:	4618      	mov	r0, r3
10003e70:	3710      	adds	r7, #16
10003e72:	46bd      	mov	sp, r7
10003e74:	bd80      	pop	{r7, pc}
10003e76:	bf00      	nop
10003e78:	ffc0fe00 	.word	0xffc0fe00

10003e7c <RCCEx_PLL3_Config>:
  * @param  pll3: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLLInitTypeDef *pll3)
{
10003e7c:	b580      	push	{r7, lr}
10003e7e:	b084      	sub	sp, #16
10003e80:	af00      	add	r7, sp, #0
10003e82:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll3->PLLState));
  if ((pll3->PLLState) != RCC_PLL_NONE)
10003e84:	687b      	ldr	r3, [r7, #4]
10003e86:	681b      	ldr	r3, [r3, #0]
10003e88:	2b00      	cmp	r3, #0
10003e8a:	f000 815a 	beq.w	10004142 <RCCEx_PLL3_Config+0x2c6>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL3_IN_USE()) /* If not used then*/
10003e8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003e94:	f003 0303 	and.w	r3, r3, #3
10003e98:	2b03      	cmp	r3, #3
10003e9a:	d108      	bne.n	10003eae <RCCEx_PLL3_Config+0x32>
10003e9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003eaa:	f000 8148 	beq.w	1000413e <RCCEx_PLL3_Config+0x2c2>
    {
      if ((pll3->PLLState) == RCC_PLL_ON)
10003eae:	687b      	ldr	r3, [r7, #4]
10003eb0:	681b      	ldr	r3, [r3, #0]
10003eb2:	2b02      	cmp	r3, #2
10003eb4:	f040 8119 	bne.w	100040ea <RCCEx_PLL3_Config+0x26e>
        assert_param(IS_RCC_PLLP3_VALUE(pll3->PLLP));
        assert_param(IS_RCC_PLLQ3_VALUE(pll3->PLLQ));
        assert_param(IS_RCC_PLLR3_VALUE(pll3->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10003eb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ebc:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003ec0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003ec8:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the main PLL. */
        __HAL_RCC_PLL3_DISABLE();
10003ecc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ed0:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003ed4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003ed8:	f023 0301 	bic.w	r3, r3, #1
10003edc:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003ee0:	f7fd ff46 	bl	10001d70 <HAL_GetTick>
10003ee4:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10003ee6:	e008      	b.n	10003efa <RCCEx_PLL3_Config+0x7e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003ee8:	f7fd ff42 	bl	10001d70 <HAL_GetTick>
10003eec:	4602      	mov	r2, r0
10003eee:	68fb      	ldr	r3, [r7, #12]
10003ef0:	1ad3      	subs	r3, r2, r3
10003ef2:	2b64      	cmp	r3, #100	; 0x64
10003ef4:	d901      	bls.n	10003efa <RCCEx_PLL3_Config+0x7e>
          {
            return HAL_TIMEOUT;
10003ef6:	2303      	movs	r3, #3
10003ef8:	e124      	b.n	10004144 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10003efa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003efe:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003f02:	f003 0302 	and.w	r3, r3, #2
10003f06:	2b02      	cmp	r3, #2
10003f08:	d0ee      	beq.n	10003ee8 <RCCEx_PLL3_Config+0x6c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Configure PLL3 clock source */
        __HAL_RCC_PLL3_SOURCE(pll3->PLLSource);
10003f0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f0e:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003f12:	f023 0203 	bic.w	r2, r3, #3
10003f16:	687b      	ldr	r3, [r7, #4]
10003f18:	685b      	ldr	r3, [r3, #4]
10003f1a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003f1e:	4313      	orrs	r3, r2
10003f20:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
10003f24:	e008      	b.n	10003f38 <RCCEx_PLL3_Config+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003f26:	f7fd ff23 	bl	10001d70 <HAL_GetTick>
10003f2a:	4602      	mov	r2, r0
10003f2c:	68fb      	ldr	r3, [r7, #12]
10003f2e:	1ad3      	subs	r3, r2, r3
10003f30:	2b64      	cmp	r3, #100	; 0x64
10003f32:	d901      	bls.n	10003f38 <RCCEx_PLL3_Config+0xbc>
          {
            return HAL_TIMEOUT;
10003f34:	2303      	movs	r3, #3
10003f36:	e105      	b.n	10004144 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
10003f38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f3c:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003f40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003f44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003f48:	d1ed      	bne.n	10003f26 <RCCEx_PLL3_Config+0xaa>
          }
        }

        /* Select PLL3 input reference frequency range */
        __HAL_RCC_PLL3_IFRANGE(pll3->PLLRGE) ;
10003f4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f4e:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10003f52:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
10003f56:	687b      	ldr	r3, [r7, #4]
10003f58:	69db      	ldr	r3, [r3, #28]
10003f5a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003f5e:	4313      	orrs	r3, r2
10003f60:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884

        /* Configure the PLL3 multiplication and division factors. */
        __HAL_RCC_PLL3_CONFIG(
10003f64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f68:	f8d3 2884 	ldr.w	r2, [r3, #2180]	; 0x884
10003f6c:	4b77      	ldr	r3, [pc, #476]	; (1000414c <RCCEx_PLL3_Config+0x2d0>)
10003f6e:	4013      	ands	r3, r2
10003f70:	687a      	ldr	r2, [r7, #4]
10003f72:	68d2      	ldr	r2, [r2, #12]
10003f74:	1e51      	subs	r1, r2, #1
10003f76:	687a      	ldr	r2, [r7, #4]
10003f78:	6892      	ldr	r2, [r2, #8]
10003f7a:	3a01      	subs	r2, #1
10003f7c:	0412      	lsls	r2, r2, #16
10003f7e:	430a      	orrs	r2, r1
10003f80:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003f84:	4313      	orrs	r3, r2
10003f86:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884
10003f8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003f8e:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10003f92:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
10003f96:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10003f9a:	687a      	ldr	r2, [r7, #4]
10003f9c:	6912      	ldr	r2, [r2, #16]
10003f9e:	1e51      	subs	r1, r2, #1
10003fa0:	687a      	ldr	r2, [r7, #4]
10003fa2:	6952      	ldr	r2, [r2, #20]
10003fa4:	3a01      	subs	r2, #1
10003fa6:	0212      	lsls	r2, r2, #8
10003fa8:	4311      	orrs	r1, r2
10003faa:	687a      	ldr	r2, [r7, #4]
10003fac:	6992      	ldr	r2, [r2, #24]
10003fae:	3a01      	subs	r2, #1
10003fb0:	0412      	lsls	r2, r2, #16
10003fb2:	430a      	orrs	r2, r1
10003fb4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003fb8:	4313      	orrs	r3, r2
10003fba:	f8c1 3888 	str.w	r3, [r1, #2184]	; 0x888
          pll3->PLLP,
          pll3->PLLQ,
          pll3->PLLR);

        /* Configure the Fractional Divider */
        __HAL_RCC_PLL3FRACV_DISABLE(); //Set FRACLE to 0
10003fbe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003fc2:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003fc6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10003fce:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll3->PLLMODE == RCC_PLL_INTEGER))
10003fd2:	687b      	ldr	r3, [r7, #4]
10003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003fd6:	2b02      	cmp	r3, #2
10003fd8:	d003      	beq.n	10003fe2 <RCCEx_PLL3_Config+0x166>
10003fda:	687b      	ldr	r3, [r7, #4]
10003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003fde:	2b00      	cmp	r3, #0
10003fe0:	d10c      	bne.n	10003ffc <RCCEx_PLL3_Config+0x180>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL3FRACV_CONFIG(0); //Set FRACV to '0'
10003fe2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003fe6:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003fea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003fee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003ff2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003ff6:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
10003ffa:	e00f      	b.n	1000401c <RCCEx_PLL3_Config+0x1a0>
        }
        else
        {
          /* Configure PLL  PLL3FRACV  in fractional mode*/
          __HAL_RCC_PLL3FRACV_CONFIG(pll3->PLLFRACV);
10003ffc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004000:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10004004:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10004008:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
1000400c:	687a      	ldr	r2, [r7, #4]
1000400e:	6a12      	ldr	r2, [r2, #32]
10004010:	00d2      	lsls	r2, r2, #3
10004012:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004016:	4313      	orrs	r3, r2
10004018:	f8c1 388c 	str.w	r3, [r1, #2188]	; 0x88c
        }
        __HAL_RCC_PLL3FRACV_ENABLE(); //Set FRACLE to 1
1000401c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004020:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10004024:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1000402c:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c


        /* Configure the Spread Control */
        if (pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10004030:	687b      	ldr	r3, [r7, #4]
10004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004034:	2b02      	cmp	r3, #2
10004036:	d124      	bne.n	10004082 <RCCEx_PLL3_Config+0x206>
          assert_param(IS_RCC_SSCG_MODE(pll3->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll3->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll3->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll3->MOD_PER));

          __HAL_RCC_PLL3CSGCONFIG(pll3->MOD_PER, pll3->TPDFN_DIS, pll3->RPDFN_DIS,
10004038:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000403c:	f8d3 3890 	ldr.w	r3, [r3, #2192]	; 0x890
10004040:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10004044:	687b      	ldr	r3, [r7, #4]
10004046:	6a99      	ldr	r1, [r3, #40]	; 0x28
10004048:	687b      	ldr	r3, [r7, #4]
1000404a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000404c:	4319      	orrs	r1, r3
1000404e:	687b      	ldr	r3, [r7, #4]
10004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004052:	4319      	orrs	r1, r3
10004054:	687b      	ldr	r3, [r7, #4]
10004056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10004058:	4319      	orrs	r1, r3
1000405a:	687b      	ldr	r3, [r7, #4]
1000405c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000405e:	041b      	lsls	r3, r3, #16
10004060:	430b      	orrs	r3, r1
10004062:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004066:	4313      	orrs	r3, r2
10004068:	f8c1 3890 	str.w	r3, [r1, #2192]	; 0x890
                                  pll3->SSCG_MODE, pll3->INC_STEP);
          __HAL_RCC_PLL3_SSMODE_ENABLE();
1000406c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004070:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004074:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004078:	f043 0304 	orr.w	r3, r3, #4
1000407c:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
10004080:	e009      	b.n	10004096 <RCCEx_PLL3_Config+0x21a>
        }
        else
        {
          __HAL_RCC_PLL3_SSMODE_DISABLE();
10004082:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004086:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000408a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000408e:	f023 0304 	bic.w	r3, r3, #4
10004092:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        }


        /* Enable the PLL3. */
        __HAL_RCC_PLL3_ENABLE();
10004096:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000409a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000409e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100040a2:	f043 0301 	orr.w	r3, r3, #1
100040a6:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100040aa:	f7fd fe61 	bl	10001d70 <HAL_GetTick>
100040ae:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
100040b0:	e008      	b.n	100040c4 <RCCEx_PLL3_Config+0x248>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100040b2:	f7fd fe5d 	bl	10001d70 <HAL_GetTick>
100040b6:	4602      	mov	r2, r0
100040b8:	68fb      	ldr	r3, [r7, #12]
100040ba:	1ad3      	subs	r3, r2, r3
100040bc:	2b64      	cmp	r3, #100	; 0x64
100040be:	d901      	bls.n	100040c4 <RCCEx_PLL3_Config+0x248>
          {
            return HAL_TIMEOUT;
100040c0:	2303      	movs	r3, #3
100040c2:	e03f      	b.n	10004144 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
100040c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100040c8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100040cc:	f003 0302 	and.w	r3, r3, #2
100040d0:	2b02      	cmp	r3, #2
100040d2:	d1ee      	bne.n	100040b2 <RCCEx_PLL3_Config+0x236>
          }
        }
        /* Enable the post-dividers */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
100040d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100040d8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100040dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100040e0:	f043 0370 	orr.w	r3, r3, #112	; 0x70
100040e4:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
      if ((pll3->PLLState) == RCC_PLL_ON)
100040e8:	e02b      	b.n	10004142 <RCCEx_PLL3_Config+0x2c6>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
100040ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100040ee:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100040f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100040f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100040fa:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the PLL3. */
        __HAL_RCC_PLL3_DISABLE();
100040fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004102:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004106:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000410a:	f023 0301 	bic.w	r3, r3, #1
1000410e:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10004112:	f7fd fe2d 	bl	10001d70 <HAL_GetTick>
10004116:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10004118:	e008      	b.n	1000412c <RCCEx_PLL3_Config+0x2b0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000411a:	f7fd fe29 	bl	10001d70 <HAL_GetTick>
1000411e:	4602      	mov	r2, r0
10004120:	68fb      	ldr	r3, [r7, #12]
10004122:	1ad3      	subs	r3, r2, r3
10004124:	2b64      	cmp	r3, #100	; 0x64
10004126:	d901      	bls.n	1000412c <RCCEx_PLL3_Config+0x2b0>
          {
            return HAL_TIMEOUT;
10004128:	2303      	movs	r3, #3
1000412a:	e00b      	b.n	10004144 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
1000412c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004130:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004134:	f003 0302 	and.w	r3, r3, #2
10004138:	2b02      	cmp	r3, #2
1000413a:	d0ee      	beq.n	1000411a <RCCEx_PLL3_Config+0x29e>
      if ((pll3->PLLState) == RCC_PLL_ON)
1000413c:	e001      	b.n	10004142 <RCCEx_PLL3_Config+0x2c6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
1000413e:	2301      	movs	r3, #1
10004140:	e000      	b.n	10004144 <RCCEx_PLL3_Config+0x2c8>
    }
  }
  return HAL_OK;
10004142:	2300      	movs	r3, #0
}
10004144:	4618      	mov	r0, r3
10004146:	3710      	adds	r7, #16
10004148:	46bd      	mov	sp, r7
1000414a:	bd80      	pop	{r7, pc}
1000414c:	ffc0fe00 	.word	0xffc0fe00

10004150 <RCCEx_PLL4_Config>:
  * @param  pll4: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL4_Config(RCC_PLLInitTypeDef *pll4)
{
10004150:	b580      	push	{r7, lr}
10004152:	b084      	sub	sp, #16
10004154:	af00      	add	r7, sp, #0
10004156:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll4->PLLState));
  if ((pll4->PLLState) != RCC_PLL_NONE)
10004158:	687b      	ldr	r3, [r7, #4]
1000415a:	681b      	ldr	r3, [r3, #0]
1000415c:	2b00      	cmp	r3, #0
1000415e:	f000 8147 	beq.w	100043f0 <RCCEx_PLL4_Config+0x2a0>
  {

    if ((pll4->PLLState) == RCC_PLL_ON)
10004162:	687b      	ldr	r3, [r7, #4]
10004164:	681b      	ldr	r3, [r3, #0]
10004166:	2b02      	cmp	r3, #2
10004168:	f040 8119 	bne.w	1000439e <RCCEx_PLL4_Config+0x24e>
      assert_param(IS_RCC_PLLP4_VALUE(pll4->PLLP));
      assert_param(IS_RCC_PLLQ4_VALUE(pll4->PLLQ));
      assert_param(IS_RCC_PLLR4_VALUE(pll4->PLLR));

      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
1000416c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004170:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004174:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004178:	f023 0370 	bic.w	r3, r3, #112	; 0x70
1000417c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the main PLL. */
      __HAL_RCC_PLL4_DISABLE();
10004180:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004184:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004188:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000418c:	f023 0301 	bic.w	r3, r3, #1
10004190:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10004194:	f7fd fdec 	bl	10001d70 <HAL_GetTick>
10004198:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
1000419a:	e008      	b.n	100041ae <RCCEx_PLL4_Config+0x5e>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000419c:	f7fd fde8 	bl	10001d70 <HAL_GetTick>
100041a0:	4602      	mov	r2, r0
100041a2:	68fb      	ldr	r3, [r7, #12]
100041a4:	1ad3      	subs	r3, r2, r3
100041a6:	2b64      	cmp	r3, #100	; 0x64
100041a8:	d901      	bls.n	100041ae <RCCEx_PLL4_Config+0x5e>
        {
          return HAL_TIMEOUT;
100041aa:	2303      	movs	r3, #3
100041ac:	e121      	b.n	100043f2 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
100041ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041b2:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100041b6:	f003 0302 	and.w	r3, r3, #2
100041ba:	2b02      	cmp	r3, #2
100041bc:	d0ee      	beq.n	1000419c <RCCEx_PLL4_Config+0x4c>
      -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
      -Fractional Division Enable (PLLxFRACNEN)
      -Fractional Division factor (FRACNx)*/

      /* Configure PLL4 and PLL4 clock source */
      __HAL_RCC_PLL4_SOURCE(pll4->PLLSource);
100041be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041c2:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
100041c6:	f023 0203 	bic.w	r2, r3, #3
100041ca:	687b      	ldr	r3, [r7, #4]
100041cc:	685b      	ldr	r3, [r3, #4]
100041ce:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100041d2:	4313      	orrs	r3, r2
100041d4:	f8c1 3824 	str.w	r3, [r1, #2084]	; 0x824

      /* Wait till PLL SOURCE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
100041d8:	e008      	b.n	100041ec <RCCEx_PLL4_Config+0x9c>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100041da:	f7fd fdc9 	bl	10001d70 <HAL_GetTick>
100041de:	4602      	mov	r2, r0
100041e0:	68fb      	ldr	r3, [r7, #12]
100041e2:	1ad3      	subs	r3, r2, r3
100041e4:	2b64      	cmp	r3, #100	; 0x64
100041e6:	d901      	bls.n	100041ec <RCCEx_PLL4_Config+0x9c>
        {
          return HAL_TIMEOUT;
100041e8:	2303      	movs	r3, #3
100041ea:	e102      	b.n	100043f2 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
100041ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100041f0:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
100041f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100041f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100041fc:	d1ed      	bne.n	100041da <RCCEx_PLL4_Config+0x8a>
        }
      }

      /* Select PLL4 input reference frequency range */
      __HAL_RCC_PLL4_IFRANGE(pll4->PLLRGE) ;
100041fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004202:	f8d3 3898 	ldr.w	r3, [r3, #2200]	; 0x898
10004206:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
1000420a:	687b      	ldr	r3, [r7, #4]
1000420c:	69db      	ldr	r3, [r3, #28]
1000420e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004212:	4313      	orrs	r3, r2
10004214:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898

      /* Configure the PLL4 multiplication and division factors. */
      __HAL_RCC_PLL4_CONFIG(
10004218:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000421c:	f8d3 2898 	ldr.w	r2, [r3, #2200]	; 0x898
10004220:	4b76      	ldr	r3, [pc, #472]	; (100043fc <RCCEx_PLL4_Config+0x2ac>)
10004222:	4013      	ands	r3, r2
10004224:	687a      	ldr	r2, [r7, #4]
10004226:	68d2      	ldr	r2, [r2, #12]
10004228:	1e51      	subs	r1, r2, #1
1000422a:	687a      	ldr	r2, [r7, #4]
1000422c:	6892      	ldr	r2, [r2, #8]
1000422e:	3a01      	subs	r2, #1
10004230:	0412      	lsls	r2, r2, #16
10004232:	430a      	orrs	r2, r1
10004234:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10004238:	4313      	orrs	r3, r2
1000423a:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898
1000423e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004242:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
10004246:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
1000424a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
1000424e:	687a      	ldr	r2, [r7, #4]
10004250:	6912      	ldr	r2, [r2, #16]
10004252:	1e51      	subs	r1, r2, #1
10004254:	687a      	ldr	r2, [r7, #4]
10004256:	6952      	ldr	r2, [r2, #20]
10004258:	3a01      	subs	r2, #1
1000425a:	0212      	lsls	r2, r2, #8
1000425c:	4311      	orrs	r1, r2
1000425e:	687a      	ldr	r2, [r7, #4]
10004260:	6992      	ldr	r2, [r2, #24]
10004262:	3a01      	subs	r2, #1
10004264:	0412      	lsls	r2, r2, #16
10004266:	430a      	orrs	r2, r1
10004268:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000426c:	4313      	orrs	r3, r2
1000426e:	f8c1 389c 	str.w	r3, [r1, #2204]	; 0x89c
        pll4->PLLP,
        pll4->PLLQ,
        pll4->PLLR);

      /* Configure the Fractional Divider */
      __HAL_RCC_PLL4FRACV_DISABLE(); //Set FRACLE to 0
10004272:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004276:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
1000427a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000427e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10004282:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
      /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
      if ((pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll4->PLLMODE == RCC_PLL_INTEGER))
10004286:	687b      	ldr	r3, [r7, #4]
10004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000428a:	2b02      	cmp	r3, #2
1000428c:	d003      	beq.n	10004296 <RCCEx_PLL4_Config+0x146>
1000428e:	687b      	ldr	r3, [r7, #4]
10004290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004292:	2b00      	cmp	r3, #0
10004294:	d10c      	bne.n	100042b0 <RCCEx_PLL4_Config+0x160>
      {
        /* Do not use the fractional divider */
        __HAL_RCC_PLL4FRACV_CONFIG(0); //Set FRACV to '0'
10004296:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000429a:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
1000429e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100042a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100042a6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100042aa:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
100042ae:	e00f      	b.n	100042d0 <RCCEx_PLL4_Config+0x180>
      }
      else
      {
        /* Configure PLL  PLL4FRACV  in fractional mode*/
        __HAL_RCC_PLL4FRACV_CONFIG(pll4->PLLFRACV);
100042b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042b4:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
100042b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100042bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100042c0:	687a      	ldr	r2, [r7, #4]
100042c2:	6a12      	ldr	r2, [r2, #32]
100042c4:	00d2      	lsls	r2, r2, #3
100042c6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100042ca:	4313      	orrs	r3, r2
100042cc:	f8c1 38a0 	str.w	r3, [r1, #2208]	; 0x8a0
      }
      __HAL_RCC_PLL4FRACV_ENABLE(); //Set FRACLE to 1
100042d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042d4:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
100042d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100042dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
100042e0:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0

      /* Configure the Spread Control */
      if (pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
100042e4:	687b      	ldr	r3, [r7, #4]
100042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100042e8:	2b02      	cmp	r3, #2
100042ea:	d124      	bne.n	10004336 <RCCEx_PLL4_Config+0x1e6>
        assert_param(IS_RCC_SSCG_MODE(pll4->SSCG_MODE));
        assert_param(IS_RCC_RPDFN_DIS(pll4->RPDFN_DIS));
        assert_param(IS_RCC_TPDFN_DIS(pll4->TPDFN_DIS));
        assert_param(IS_RCC_MOD_PER(pll4->MOD_PER));

        __HAL_RCC_PLL4CSGCONFIG(pll4->MOD_PER, pll4->TPDFN_DIS, pll4->RPDFN_DIS,
100042ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100042f0:	f8d3 38a4 	ldr.w	r3, [r3, #2212]	; 0x8a4
100042f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
100042f8:	687b      	ldr	r3, [r7, #4]
100042fa:	6a99      	ldr	r1, [r3, #40]	; 0x28
100042fc:	687b      	ldr	r3, [r7, #4]
100042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10004300:	4319      	orrs	r1, r3
10004302:	687b      	ldr	r3, [r7, #4]
10004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004306:	4319      	orrs	r1, r3
10004308:	687b      	ldr	r3, [r7, #4]
1000430a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000430c:	4319      	orrs	r1, r3
1000430e:	687b      	ldr	r3, [r7, #4]
10004310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10004312:	041b      	lsls	r3, r3, #16
10004314:	430b      	orrs	r3, r1
10004316:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000431a:	4313      	orrs	r3, r2
1000431c:	f8c1 38a4 	str.w	r3, [r1, #2212]	; 0x8a4
                                pll4->SSCG_MODE, pll4->INC_STEP);
        __HAL_RCC_PLL4_SSMODE_ENABLE();
10004320:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004324:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004328:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000432c:	f043 0304 	orr.w	r3, r3, #4
10004330:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
10004334:	e009      	b.n	1000434a <RCCEx_PLL4_Config+0x1fa>
      }
      else
      {
        __HAL_RCC_PLL4_SSMODE_DISABLE();
10004336:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000433a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000433e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004342:	f023 0304 	bic.w	r3, r3, #4
10004346:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      }

      /* Enable the PLL4. */
      __HAL_RCC_PLL4_ENABLE();
1000434a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000434e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004352:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004356:	f043 0301 	orr.w	r3, r3, #1
1000435a:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1000435e:	f7fd fd07 	bl	10001d70 <HAL_GetTick>
10004362:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10004364:	e008      	b.n	10004378 <RCCEx_PLL4_Config+0x228>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10004366:	f7fd fd03 	bl	10001d70 <HAL_GetTick>
1000436a:	4602      	mov	r2, r0
1000436c:	68fb      	ldr	r3, [r7, #12]
1000436e:	1ad3      	subs	r3, r2, r3
10004370:	2b64      	cmp	r3, #100	; 0x64
10004372:	d901      	bls.n	10004378 <RCCEx_PLL4_Config+0x228>
        {
          return HAL_TIMEOUT;
10004374:	2303      	movs	r3, #3
10004376:	e03c      	b.n	100043f2 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10004378:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000437c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004380:	f003 0302 	and.w	r3, r3, #2
10004384:	2b02      	cmp	r3, #2
10004386:	d1ee      	bne.n	10004366 <RCCEx_PLL4_Config+0x216>
        }
      }
      /* Enable PLL4P Clock output. */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10004388:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000438c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004390:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004394:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10004398:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
1000439c:	e028      	b.n	100043f0 <RCCEx_PLL4_Config+0x2a0>
    }
    else
    {
      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
1000439e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043a2:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100043a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100043aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100043ae:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the PLL4. */
      __HAL_RCC_PLL4_DISABLE();
100043b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043b6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100043ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100043be:	f023 0301 	bic.w	r3, r3, #1
100043c2:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100043c6:	f7fd fcd3 	bl	10001d70 <HAL_GetTick>
100043ca:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
100043cc:	e008      	b.n	100043e0 <RCCEx_PLL4_Config+0x290>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100043ce:	f7fd fccf 	bl	10001d70 <HAL_GetTick>
100043d2:	4602      	mov	r2, r0
100043d4:	68fb      	ldr	r3, [r7, #12]
100043d6:	1ad3      	subs	r3, r2, r3
100043d8:	2b64      	cmp	r3, #100	; 0x64
100043da:	d901      	bls.n	100043e0 <RCCEx_PLL4_Config+0x290>
        {
          return HAL_TIMEOUT;
100043dc:	2303      	movs	r3, #3
100043de:	e008      	b.n	100043f2 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
100043e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100043e4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100043e8:	f003 0302 	and.w	r3, r3, #2
100043ec:	2b02      	cmp	r3, #2
100043ee:	d0ee      	beq.n	100043ce <RCCEx_PLL4_Config+0x27e>
        }
      }
    }
  }
  return HAL_OK;
100043f0:	2300      	movs	r3, #0
}
100043f2:	4618      	mov	r0, r3
100043f4:	3710      	adds	r7, #16
100043f6:	46bd      	mov	sp, r7
100043f8:	bd80      	pop	{r7, pc}
100043fa:	bf00      	nop
100043fc:	ffc0fe00 	.word	0xffc0fe00

10004400 <HAL_RCCEx_PeriphCLKConfig>:
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef
                                            *PeriphClkInit)
{
10004400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
10004404:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
10004408:	af00      	add	r7, sp, #0
1000440a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000440e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004412:	6018      	str	r0, [r3, #0]
  uint32_t tmpreg = 0, RESERVED_BDCR_MASK = 0;
10004414:	2300      	movs	r3, #0
10004416:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
1000441a:	2300      	movs	r3, #0
1000441c:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
10004420:	2300      	movs	r3, #0
10004422:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
10004426:	2300      	movs	r3, #0
10004428:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- CKPER configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) ==
1000442c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004430:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004434:	681b      	ldr	r3, [r3, #0]
10004436:	e9d3 2300 	ldrd	r2, r3, [r3]
1000443a:	f402 0400 	and.w	r4, r2, #8388608	; 0x800000
1000443e:	2500      	movs	r5, #0
10004440:	ea54 0305 	orrs.w	r3, r4, r5
10004444:	d011      	beq.n	1000446a <HAL_RCCEx_PeriphCLKConfig+0x6a>
      RCC_PERIPHCLK_CKPER)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    __HAL_RCC_CKPER_CONFIG(PeriphClkInit->CkperClockSelection);
10004446:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000444a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
1000444e:	f023 0103 	bic.w	r1, r3, #3
10004452:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004456:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000445a:	681b      	ldr	r3, [r3, #0]
1000445c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
10004460:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004464:	430b      	orrs	r3, r1
10004466:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
  }

  /*------------------------------ I2C12 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C12) ==
1000446a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000446e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004472:	681b      	ldr	r3, [r3, #0]
10004474:	e9d3 2300 	ldrd	r2, r3, [r3]
10004478:	f002 0810 	and.w	r8, r2, #16
1000447c:	f04f 0900 	mov.w	r9, #0
10004480:	ea58 0309 	orrs.w	r3, r8, r9
10004484:	d038      	beq.n	100044f8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      RCC_PERIPHCLK_I2C12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C12CLKSOURCE(PeriphClkInit->I2c12ClockSelection));

    if ((PeriphClkInit->I2c12ClockSelection) == RCC_I2C12CLKSOURCE_PLL4)
10004486:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000448a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000448e:	681b      	ldr	r3, [r3, #0]
10004490:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
10004494:	2b01      	cmp	r3, #1
10004496:	d11d      	bne.n	100044d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004498:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000449c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100044a0:	681b      	ldr	r3, [r3, #0]
100044a2:	3380      	adds	r3, #128	; 0x80
100044a4:	4618      	mov	r0, r3
100044a6:	f7ff fe53 	bl	10004150 <RCCEx_PLL4_Config>
100044aa:	4603      	mov	r3, r0
100044ac:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100044b0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100044b4:	2b00      	cmp	r3, #0
100044b6:	d003      	beq.n	100044c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return status;
100044b8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100044bc:	f001 be2a 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100044c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100044c4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100044c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100044cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100044d0:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_I2C12_CONFIG(PeriphClkInit->I2c12ClockSelection);
100044d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100044d8:	f8d3 38c0 	ldr.w	r3, [r3, #2240]	; 0x8c0
100044dc:	f023 0107 	bic.w	r1, r3, #7
100044e0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100044e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100044e8:	681b      	ldr	r3, [r3, #0]
100044ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
100044ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100044f2:	430b      	orrs	r3, r1
100044f4:	f8c2 38c0 	str.w	r3, [r2, #2240]	; 0x8c0
  }

  /*------------------------------ I2C35 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C35) ==
100044f8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100044fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004500:	681b      	ldr	r3, [r3, #0]
10004502:	e9d3 2300 	ldrd	r2, r3, [r3]
10004506:	f002 0a20 	and.w	sl, r2, #32
1000450a:	f04f 0b00 	mov.w	fp, #0
1000450e:	ea5a 030b 	orrs.w	r3, sl, fp
10004512:	d038      	beq.n	10004586 <HAL_RCCEx_PeriphCLKConfig+0x186>
      RCC_PERIPHCLK_I2C35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C35CLKSOURCE(PeriphClkInit->I2c35ClockSelection));

    if ((PeriphClkInit->I2c35ClockSelection) == RCC_I2C35CLKSOURCE_PLL4)
10004514:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004518:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000451c:	681b      	ldr	r3, [r3, #0]
1000451e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10004522:	2b01      	cmp	r3, #1
10004524:	d11d      	bne.n	10004562 <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004526:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000452a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000452e:	681b      	ldr	r3, [r3, #0]
10004530:	3380      	adds	r3, #128	; 0x80
10004532:	4618      	mov	r0, r3
10004534:	f7ff fe0c 	bl	10004150 <RCCEx_PLL4_Config>
10004538:	4603      	mov	r3, r0
1000453a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
1000453e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004542:	2b00      	cmp	r3, #0
10004544:	d003      	beq.n	1000454e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        return status;
10004546:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000454a:	f001 bde3 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000454e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004552:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004556:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000455a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000455e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_I2C35_CONFIG(PeriphClkInit->I2c35ClockSelection);
10004562:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004566:	f8d3 38c4 	ldr.w	r3, [r3, #2244]	; 0x8c4
1000456a:	f023 0107 	bic.w	r1, r3, #7
1000456e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004572:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004576:	681b      	ldr	r3, [r3, #0]
10004578:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
1000457c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004580:	430b      	orrs	r3, r1
10004582:	f8c2 38c4 	str.w	r3, [r2, #2244]	; 0x8c4
  }

  /*------------------------------ I2C46 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C46) ==
10004586:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000458a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000458e:	681b      	ldr	r3, [r3, #0]
10004590:	e9d3 2300 	ldrd	r2, r3, [r3]
10004594:	2100      	movs	r1, #0
10004596:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
1000459a:	f003 0320 	and.w	r3, r3, #32
1000459e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
100045a2:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
100045a6:	460b      	mov	r3, r1
100045a8:	4313      	orrs	r3, r2
100045aa:	d038      	beq.n	1000461e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      RCC_PERIPHCLK_I2C46)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C46CLKSOURCE(PeriphClkInit->I2c46ClockSelection));

    if ((PeriphClkInit->I2c46ClockSelection) == RCC_I2C46CLKSOURCE_PLL3)
100045ac:	f507 7312 	add.w	r3, r7, #584	; 0x248
100045b0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100045b4:	681b      	ldr	r3, [r3, #0]
100045b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
100045ba:	2b01      	cmp	r3, #1
100045bc:	d11d      	bne.n	100045fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100045be:	f507 7312 	add.w	r3, r7, #584	; 0x248
100045c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100045c6:	681b      	ldr	r3, [r3, #0]
100045c8:	3344      	adds	r3, #68	; 0x44
100045ca:	4618      	mov	r0, r3
100045cc:	f7ff fc56 	bl	10003e7c <RCCEx_PLL3_Config>
100045d0:	4603      	mov	r3, r0
100045d2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100045d6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100045da:	2b00      	cmp	r3, #0
100045dc:	d003      	beq.n	100045e6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      {
        return status;
100045de:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100045e2:	f001 bd97 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100045e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100045ea:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100045ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100045f2:	f043 0320 	orr.w	r3, r3, #32
100045f6:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
    }

    __HAL_RCC_I2C46_CONFIG(PeriphClkInit->I2c46ClockSelection);
100045fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100045fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
10004602:	f023 0107 	bic.w	r1, r3, #7
10004606:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000460a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000460e:	681b      	ldr	r3, [r3, #0]
10004610:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
10004614:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004618:	430b      	orrs	r3, r1
1000461a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) ==
1000461e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004622:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004626:	681b      	ldr	r3, [r3, #0]
10004628:	e9d3 2300 	ldrd	r2, r3, [r3]
1000462c:	f002 0380 	and.w	r3, r2, #128	; 0x80
10004630:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
10004634:	2300      	movs	r3, #0
10004636:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
1000463a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
1000463e:	460b      	mov	r3, r1
10004640:	4313      	orrs	r3, r2
10004642:	d07e      	beq.n	10004742 <HAL_RCCEx_PeriphCLKConfig+0x342>
      RCC_PERIPHCLK_SAI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
10004644:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004648:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000464c:	681b      	ldr	r3, [r3, #0]
1000464e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10004652:	2b04      	cmp	r3, #4
10004654:	d044      	beq.n	100046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
10004656:	2b04      	cmp	r3, #4
10004658:	d861      	bhi.n	1000471e <HAL_RCCEx_PeriphCLKConfig+0x31e>
1000465a:	2b00      	cmp	r3, #0
1000465c:	d002      	beq.n	10004664 <HAL_RCCEx_PeriphCLKConfig+0x264>
1000465e:	2b01      	cmp	r3, #1
10004660:	d01f      	beq.n	100046a2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
10004662:	e05c      	b.n	1000471e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    {
      case RCC_SAI1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI1*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004664:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004668:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000466c:	681b      	ldr	r3, [r3, #0]
1000466e:	3380      	adds	r3, #128	; 0x80
10004670:	4618      	mov	r0, r3
10004672:	f7ff fd6d 	bl	10004150 <RCCEx_PLL4_Config>
10004676:	4603      	mov	r3, r0
10004678:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000467c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004680:	2b00      	cmp	r3, #0
10004682:	d003      	beq.n	1000468c <HAL_RCCEx_PeriphCLKConfig+0x28c>
        {
          return status;
10004684:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004688:	f001 bd44 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000468c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004690:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004694:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004698:	f043 0320 	orr.w	r3, r3, #32
1000469c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100046a0:	e03d      	b.n	1000471e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_Q:  /* PLL3_Q is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100046a2:	f507 7312 	add.w	r3, r7, #584	; 0x248
100046a6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100046aa:	681b      	ldr	r3, [r3, #0]
100046ac:	3344      	adds	r3, #68	; 0x44
100046ae:	4618      	mov	r0, r3
100046b0:	f7ff fbe4 	bl	10003e7c <RCCEx_PLL3_Config>
100046b4:	4603      	mov	r3, r0
100046b6:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100046ba:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100046be:	2b00      	cmp	r3, #0
100046c0:	d003      	beq.n	100046ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
        {
          return status;
100046c2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100046c6:	f001 bd25 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100046ca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100046ce:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100046d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100046d6:	f043 0320 	orr.w	r3, r3, #32
100046da:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100046de:	e01e      	b.n	1000471e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_R:  /* PLL3_R is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100046e0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100046e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100046e8:	681b      	ldr	r3, [r3, #0]
100046ea:	3344      	adds	r3, #68	; 0x44
100046ec:	4618      	mov	r0, r3
100046ee:	f7ff fbc5 	bl	10003e7c <RCCEx_PLL3_Config>
100046f2:	4603      	mov	r3, r0
100046f4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100046f8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100046fc:	2b00      	cmp	r3, #0
100046fe:	d003      	beq.n	10004708 <HAL_RCCEx_PeriphCLKConfig+0x308>
        {
          return status;
10004700:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004704:	f001 bd06 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10004708:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000470c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004710:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10004718:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000471c:	bf00      	nop
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
1000471e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004722:	f8d3 38c8 	ldr.w	r3, [r3, #2248]	; 0x8c8
10004726:	f023 0107 	bic.w	r1, r3, #7
1000472a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000472e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004732:	681b      	ldr	r3, [r3, #0]
10004734:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
10004738:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000473c:	430b      	orrs	r3, r1
1000473e:	f8c2 38c8 	str.w	r3, [r2, #2248]	; 0x8c8
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) ==
10004742:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004746:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000474a:	681b      	ldr	r3, [r3, #0]
1000474c:	e9d3 2300 	ldrd	r2, r3, [r3]
10004750:	f402 7380 	and.w	r3, r2, #256	; 0x100
10004754:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
10004758:	2300      	movs	r3, #0
1000475a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
1000475e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
10004762:	460b      	mov	r3, r1
10004764:	4313      	orrs	r3, r2
10004766:	d07e      	beq.n	10004866 <HAL_RCCEx_PeriphCLKConfig+0x466>
      RCC_PERIPHCLK_SAI2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
10004768:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000476c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004770:	681b      	ldr	r3, [r3, #0]
10004772:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
10004776:	2b05      	cmp	r3, #5
10004778:	d044      	beq.n	10004804 <HAL_RCCEx_PeriphCLKConfig+0x404>
1000477a:	2b05      	cmp	r3, #5
1000477c:	d861      	bhi.n	10004842 <HAL_RCCEx_PeriphCLKConfig+0x442>
1000477e:	2b00      	cmp	r3, #0
10004780:	d002      	beq.n	10004788 <HAL_RCCEx_PeriphCLKConfig+0x388>
10004782:	2b01      	cmp	r3, #1
10004784:	d01f      	beq.n	100047c6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
10004786:	e05c      	b.n	10004842 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      case RCC_SAI2CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI2*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004788:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000478c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004790:	681b      	ldr	r3, [r3, #0]
10004792:	3380      	adds	r3, #128	; 0x80
10004794:	4618      	mov	r0, r3
10004796:	f7ff fcdb 	bl	10004150 <RCCEx_PLL4_Config>
1000479a:	4603      	mov	r3, r0
1000479c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100047a0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100047a4:	2b00      	cmp	r3, #0
100047a6:	d003      	beq.n	100047b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          return status;
100047a8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100047ac:	f001 bcb2 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100047b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100047b4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100047b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100047bc:	f043 0320 	orr.w	r3, r3, #32
100047c0:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100047c4:	e03d      	b.n	10004842 <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100047c6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100047ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100047ce:	681b      	ldr	r3, [r3, #0]
100047d0:	3344      	adds	r3, #68	; 0x44
100047d2:	4618      	mov	r0, r3
100047d4:	f7ff fb52 	bl	10003e7c <RCCEx_PLL3_Config>
100047d8:	4603      	mov	r3, r0
100047da:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100047de:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100047e2:	2b00      	cmp	r3, #0
100047e4:	d003      	beq.n	100047ee <HAL_RCCEx_PeriphCLKConfig+0x3ee>
        {
          return status;
100047e6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100047ea:	f001 bc93 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100047ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100047f2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100047f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100047fa:	f043 0320 	orr.w	r3, r3, #32
100047fe:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004802:	e01e      	b.n	10004842 <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004804:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004808:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000480c:	681b      	ldr	r3, [r3, #0]
1000480e:	3344      	adds	r3, #68	; 0x44
10004810:	4618      	mov	r0, r3
10004812:	f7ff fb33 	bl	10003e7c <RCCEx_PLL3_Config>
10004816:	4603      	mov	r3, r0
10004818:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000481c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004820:	2b00      	cmp	r3, #0
10004822:	d003      	beq.n	1000482c <HAL_RCCEx_PeriphCLKConfig+0x42c>
        {
          return status;
10004824:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004828:	f001 bc74 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
1000482c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004830:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004834:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000483c:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004840:	bf00      	nop
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
10004842:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004846:	f8d3 38cc 	ldr.w	r3, [r3, #2252]	; 0x8cc
1000484a:	f023 0107 	bic.w	r1, r3, #7
1000484e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004852:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004856:	681b      	ldr	r3, [r3, #0]
10004858:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
1000485c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004860:	430b      	orrs	r3, r1
10004862:	f8c2 38cc 	str.w	r3, [r2, #2252]	; 0x8cc
  }

  /*---------------------------- SAI3 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI3) ==
10004866:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000486a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000486e:	681b      	ldr	r3, [r3, #0]
10004870:	e9d3 2300 	ldrd	r2, r3, [r3]
10004874:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
10004878:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
1000487c:	2300      	movs	r3, #0
1000487e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
10004882:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
10004886:	460b      	mov	r3, r1
10004888:	4313      	orrs	r3, r2
1000488a:	d07e      	beq.n	1000498a <HAL_RCCEx_PeriphCLKConfig+0x58a>
      RCC_PERIPHCLK_SAI3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI3CLKSOURCE(PeriphClkInit->Sai3ClockSelection));

    switch (PeriphClkInit->Sai3ClockSelection)
1000488c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004890:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004894:	681b      	ldr	r3, [r3, #0]
10004896:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
1000489a:	2b04      	cmp	r3, #4
1000489c:	d044      	beq.n	10004928 <HAL_RCCEx_PeriphCLKConfig+0x528>
1000489e:	2b04      	cmp	r3, #4
100048a0:	d861      	bhi.n	10004966 <HAL_RCCEx_PeriphCLKConfig+0x566>
100048a2:	2b00      	cmp	r3, #0
100048a4:	d002      	beq.n	100048ac <HAL_RCCEx_PeriphCLKConfig+0x4ac>
100048a6:	2b01      	cmp	r3, #1
100048a8:	d01f      	beq.n	100048ea <HAL_RCCEx_PeriphCLKConfig+0x4ea>
100048aa:	e05c      	b.n	10004966 <HAL_RCCEx_PeriphCLKConfig+0x566>
    {
      case RCC_SAI3CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI3*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100048ac:	f507 7312 	add.w	r3, r7, #584	; 0x248
100048b0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100048b4:	681b      	ldr	r3, [r3, #0]
100048b6:	3380      	adds	r3, #128	; 0x80
100048b8:	4618      	mov	r0, r3
100048ba:	f7ff fc49 	bl	10004150 <RCCEx_PLL4_Config>
100048be:	4603      	mov	r3, r0
100048c0:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100048c4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100048c8:	2b00      	cmp	r3, #0
100048ca:	d003      	beq.n	100048d4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        {
          return status;
100048cc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100048d0:	f001 bc20 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100048d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100048d8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100048dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100048e0:	f043 0320 	orr.w	r3, r3, #32
100048e4:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100048e8:	e03d      	b.n	10004966 <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100048ea:	f507 7312 	add.w	r3, r7, #584	; 0x248
100048ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100048f2:	681b      	ldr	r3, [r3, #0]
100048f4:	3344      	adds	r3, #68	; 0x44
100048f6:	4618      	mov	r0, r3
100048f8:	f7ff fac0 	bl	10003e7c <RCCEx_PLL3_Config>
100048fc:	4603      	mov	r3, r0
100048fe:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004902:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004906:	2b00      	cmp	r3, #0
10004908:	d003      	beq.n	10004912 <HAL_RCCEx_PeriphCLKConfig+0x512>
        {
          return status;
1000490a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000490e:	f001 bc01 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10004912:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004916:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000491a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000491e:	f043 0320 	orr.w	r3, r3, #32
10004922:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004926:	e01e      	b.n	10004966 <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004928:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000492c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004930:	681b      	ldr	r3, [r3, #0]
10004932:	3344      	adds	r3, #68	; 0x44
10004934:	4618      	mov	r0, r3
10004936:	f7ff faa1 	bl	10003e7c <RCCEx_PLL3_Config>
1000493a:	4603      	mov	r3, r0
1000493c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004940:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004944:	2b00      	cmp	r3, #0
10004946:	d003      	beq.n	10004950 <HAL_RCCEx_PeriphCLKConfig+0x550>
        {
          return status;
10004948:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000494c:	f001 bbe2 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10004950:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004954:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004958:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000495c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10004960:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004964:	bf00      	nop
    }

    /* Set the source of SAI3 clock*/
    __HAL_RCC_SAI3_CONFIG(PeriphClkInit->Sai3ClockSelection);
10004966:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000496a:	f8d3 38d0 	ldr.w	r3, [r3, #2256]	; 0x8d0
1000496e:	f023 0107 	bic.w	r1, r3, #7
10004972:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004976:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000497a:	681b      	ldr	r3, [r3, #0]
1000497c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
10004980:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004984:	430b      	orrs	r3, r1
10004986:	f8c2 38d0 	str.w	r3, [r2, #2256]	; 0x8d0
  }

  /*---------------------------- SAI4 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4) ==
1000498a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000498e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004992:	681b      	ldr	r3, [r3, #0]
10004994:	e9d3 2300 	ldrd	r2, r3, [r3]
10004998:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
1000499c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
100049a0:	2300      	movs	r3, #0
100049a2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
100049a6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
100049aa:	460b      	mov	r3, r1
100049ac:	4313      	orrs	r3, r2
100049ae:	d07e      	beq.n	10004aae <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      RCC_PERIPHCLK_SAI4)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI4CLKSOURCE(PeriphClkInit->Sai4ClockSelection));

    switch (PeriphClkInit->Sai4ClockSelection)
100049b0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100049b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100049b8:	681b      	ldr	r3, [r3, #0]
100049ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
100049be:	2b04      	cmp	r3, #4
100049c0:	d044      	beq.n	10004a4c <HAL_RCCEx_PeriphCLKConfig+0x64c>
100049c2:	2b04      	cmp	r3, #4
100049c4:	d861      	bhi.n	10004a8a <HAL_RCCEx_PeriphCLKConfig+0x68a>
100049c6:	2b00      	cmp	r3, #0
100049c8:	d002      	beq.n	100049d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
100049ca:	2b01      	cmp	r3, #1
100049cc:	d01f      	beq.n	10004a0e <HAL_RCCEx_PeriphCLKConfig+0x60e>
100049ce:	e05c      	b.n	10004a8a <HAL_RCCEx_PeriphCLKConfig+0x68a>
    {
      case RCC_SAI4CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI4 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100049d0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100049d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100049d8:	681b      	ldr	r3, [r3, #0]
100049da:	3380      	adds	r3, #128	; 0x80
100049dc:	4618      	mov	r0, r3
100049de:	f7ff fbb7 	bl	10004150 <RCCEx_PLL4_Config>
100049e2:	4603      	mov	r3, r0
100049e4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100049e8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100049ec:	2b00      	cmp	r3, #0
100049ee:	d003      	beq.n	100049f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
        {
          return status;
100049f0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100049f4:	f001 bb8e 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100049f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100049fc:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004a00:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004a04:	f043 0320 	orr.w	r3, r3, #32
10004a08:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10004a0c:	e03d      	b.n	10004a8a <HAL_RCCEx_PeriphCLKConfig+0x68a>


      case RCC_SAI4CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004a0e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004a12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004a16:	681b      	ldr	r3, [r3, #0]
10004a18:	3344      	adds	r3, #68	; 0x44
10004a1a:	4618      	mov	r0, r3
10004a1c:	f7ff fa2e 	bl	10003e7c <RCCEx_PLL3_Config>
10004a20:	4603      	mov	r3, r0
10004a22:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004a26:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004a2a:	2b00      	cmp	r3, #0
10004a2c:	d003      	beq.n	10004a36 <HAL_RCCEx_PeriphCLKConfig+0x636>
        {
          return status;
10004a2e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004a32:	f001 bb6f 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_Q */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10004a36:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a3a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004a3e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004a42:	f043 0320 	orr.w	r3, r3, #32
10004a46:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004a4a:	e01e      	b.n	10004a8a <HAL_RCCEx_PeriphCLKConfig+0x68a>

      case RCC_SAI4CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004a4c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004a50:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004a54:	681b      	ldr	r3, [r3, #0]
10004a56:	3344      	adds	r3, #68	; 0x44
10004a58:	4618      	mov	r0, r3
10004a5a:	f7ff fa0f 	bl	10003e7c <RCCEx_PLL3_Config>
10004a5e:	4603      	mov	r3, r0
10004a60:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004a64:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004a68:	2b00      	cmp	r3, #0
10004a6a:	d003      	beq.n	10004a74 <HAL_RCCEx_PeriphCLKConfig+0x674>
        {
          return status;
10004a6c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004a70:	f001 bb50 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_R */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10004a74:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a78:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004a7c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10004a84:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004a88:	bf00      	nop
    }

    /* Set the source of SAI4 clock*/
    __HAL_RCC_SAI4_CONFIG(PeriphClkInit->Sai4ClockSelection);
10004a8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004a8e:	f8d3 38d4 	ldr.w	r3, [r3, #2260]	; 0x8d4
10004a92:	f023 0107 	bic.w	r1, r3, #7
10004a96:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004a9a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004a9e:	681b      	ldr	r3, [r3, #0]
10004aa0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
10004aa4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004aa8:	430b      	orrs	r3, r1
10004aaa:	f8c2 38d4 	str.w	r3, [r2, #2260]	; 0x8d4
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) ==
10004aae:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004ab2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004ab6:	681b      	ldr	r3, [r3, #0]
10004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
10004abc:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
10004ac0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
10004ac4:	2300      	movs	r3, #0
10004ac6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
10004aca:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
10004ace:	460b      	mov	r3, r1
10004ad0:	4313      	orrs	r3, r2
10004ad2:	d07e      	beq.n	10004bd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      RCC_PERIPHCLK_SPI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
10004ad4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004ad8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004adc:	681b      	ldr	r3, [r3, #0]
10004ade:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
10004ae2:	2b04      	cmp	r3, #4
10004ae4:	d044      	beq.n	10004b70 <HAL_RCCEx_PeriphCLKConfig+0x770>
10004ae6:	2b04      	cmp	r3, #4
10004ae8:	d861      	bhi.n	10004bae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
10004aea:	2b00      	cmp	r3, #0
10004aec:	d002      	beq.n	10004af4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
10004aee:	2b01      	cmp	r3, #1
10004af0:	d01f      	beq.n	10004b32 <HAL_RCCEx_PeriphCLKConfig+0x732>
10004af2:	e05c      	b.n	10004bae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      case RCC_SPI1CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004af4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004af8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004afc:	681b      	ldr	r3, [r3, #0]
10004afe:	3380      	adds	r3, #128	; 0x80
10004b00:	4618      	mov	r0, r3
10004b02:	f7ff fb25 	bl	10004150 <RCCEx_PLL4_Config>
10004b06:	4603      	mov	r3, r0
10004b08:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004b0c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b10:	2b00      	cmp	r3, #0
10004b12:	d003      	beq.n	10004b1c <HAL_RCCEx_PeriphCLKConfig+0x71c>
        {
          return status;
10004b14:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b18:	f001 bafc 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10004b1c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b20:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004b24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004b28:	f043 0310 	orr.w	r3, r3, #16
10004b2c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10004b30:	e03d      	b.n	10004bae <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004b32:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004b36:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004b3a:	681b      	ldr	r3, [r3, #0]
10004b3c:	3344      	adds	r3, #68	; 0x44
10004b3e:	4618      	mov	r0, r3
10004b40:	f7ff f99c 	bl	10003e7c <RCCEx_PLL3_Config>
10004b44:	4603      	mov	r3, r0
10004b46:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004b4a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b4e:	2b00      	cmp	r3, #0
10004b50:	d003      	beq.n	10004b5a <HAL_RCCEx_PeriphCLKConfig+0x75a>
        {
          return status;
10004b52:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b56:	f001 badd 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10004b5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b5e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004b62:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004b66:	f043 0320 	orr.w	r3, r3, #32
10004b6a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004b6e:	e01e      	b.n	10004bae <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004b70:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004b74:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004b78:	681b      	ldr	r3, [r3, #0]
10004b7a:	3344      	adds	r3, #68	; 0x44
10004b7c:	4618      	mov	r0, r3
10004b7e:	f7ff f97d 	bl	10003e7c <RCCEx_PLL3_Config>
10004b82:	4603      	mov	r3, r0
10004b84:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004b88:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b8c:	2b00      	cmp	r3, #0
10004b8e:	d003      	beq.n	10004b98 <HAL_RCCEx_PeriphCLKConfig+0x798>
        {
          return status;
10004b90:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004b94:	f001 babe 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10004b98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004b9c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004ba0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004ba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10004ba8:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004bac:	bf00      	nop

    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
10004bae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004bb2:	f8d3 38d8 	ldr.w	r3, [r3, #2264]	; 0x8d8
10004bb6:	f023 0107 	bic.w	r1, r3, #7
10004bba:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004bbe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004bc2:	681b      	ldr	r3, [r3, #0]
10004bc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
10004bc8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004bcc:	430b      	orrs	r3, r1
10004bce:	f8c2 38d8 	str.w	r3, [r2, #2264]	; 0x8d8
  }

  /*---------------------------- SPI23 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI23) ==
10004bd2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004bd6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004bda:	681b      	ldr	r3, [r3, #0]
10004bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
10004be0:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
10004be4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
10004be8:	2300      	movs	r3, #0
10004bea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
10004bee:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
10004bf2:	460b      	mov	r3, r1
10004bf4:	4313      	orrs	r3, r2
10004bf6:	d07e      	beq.n	10004cf6 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      RCC_PERIPHCLK_SPI23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
10004bf8:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004bfc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004c00:	681b      	ldr	r3, [r3, #0]
10004c02:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
10004c06:	2b04      	cmp	r3, #4
10004c08:	d044      	beq.n	10004c94 <HAL_RCCEx_PeriphCLKConfig+0x894>
10004c0a:	2b04      	cmp	r3, #4
10004c0c:	d861      	bhi.n	10004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
10004c0e:	2b00      	cmp	r3, #0
10004c10:	d002      	beq.n	10004c18 <HAL_RCCEx_PeriphCLKConfig+0x818>
10004c12:	2b01      	cmp	r3, #1
10004c14:	d01f      	beq.n	10004c56 <HAL_RCCEx_PeriphCLKConfig+0x856>
10004c16:	e05c      	b.n	10004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
    {
      case RCC_SPI23CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI23 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004c18:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004c1c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004c20:	681b      	ldr	r3, [r3, #0]
10004c22:	3380      	adds	r3, #128	; 0x80
10004c24:	4618      	mov	r0, r3
10004c26:	f7ff fa93 	bl	10004150 <RCCEx_PLL4_Config>
10004c2a:	4603      	mov	r3, r0
10004c2c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004c30:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004c34:	2b00      	cmp	r3, #0
10004c36:	d003      	beq.n	10004c40 <HAL_RCCEx_PeriphCLKConfig+0x840>
        {
          return status;
10004c38:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004c3c:	f001 ba6a 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10004c40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004c44:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004c48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004c4c:	f043 0310 	orr.w	r3, r3, #16
10004c50:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10004c54:	e03d      	b.n	10004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004c56:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004c5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004c5e:	681b      	ldr	r3, [r3, #0]
10004c60:	3344      	adds	r3, #68	; 0x44
10004c62:	4618      	mov	r0, r3
10004c64:	f7ff f90a 	bl	10003e7c <RCCEx_PLL3_Config>
10004c68:	4603      	mov	r3, r0
10004c6a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004c6e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004c72:	2b00      	cmp	r3, #0
10004c74:	d003      	beq.n	10004c7e <HAL_RCCEx_PeriphCLKConfig+0x87e>
        {
          return status;
10004c76:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004c7a:	f001 ba4b 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10004c7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004c82:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004c86:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004c8a:	f043 0320 	orr.w	r3, r3, #32
10004c8e:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004c92:	e01e      	b.n	10004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004c94:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004c98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004c9c:	681b      	ldr	r3, [r3, #0]
10004c9e:	3344      	adds	r3, #68	; 0x44
10004ca0:	4618      	mov	r0, r3
10004ca2:	f7ff f8eb 	bl	10003e7c <RCCEx_PLL3_Config>
10004ca6:	4603      	mov	r3, r0
10004ca8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004cac:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004cb0:	2b00      	cmp	r3, #0
10004cb2:	d003      	beq.n	10004cbc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
        {
          return status;
10004cb4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004cb8:	f001 ba2c 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10004cbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004cc0:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004cc4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10004ccc:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004cd0:	bf00      	nop
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
10004cd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004cd6:	f8d3 38dc 	ldr.w	r3, [r3, #2268]	; 0x8dc
10004cda:	f023 0107 	bic.w	r1, r3, #7
10004cde:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004ce2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004ce6:	681b      	ldr	r3, [r3, #0]
10004ce8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
10004cec:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004cf0:	430b      	orrs	r3, r1
10004cf2:	f8c2 38dc 	str.w	r3, [r2, #2268]	; 0x8dc
  }

  /*---------------------------- SPI45 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) ==
10004cf6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004cfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004cfe:	681b      	ldr	r3, [r3, #0]
10004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
10004d04:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
10004d08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
10004d0c:	2300      	movs	r3, #0
10004d0e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
10004d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
10004d16:	460b      	mov	r3, r1
10004d18:	4313      	orrs	r3, r2
10004d1a:	d038      	beq.n	10004d8e <HAL_RCCEx_PeriphCLKConfig+0x98e>
      RCC_PERIPHCLK_SPI45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    if (PeriphClkInit->Spi45ClockSelection == RCC_SPI45CLKSOURCE_PLL4)
10004d1c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004d20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004d24:	681b      	ldr	r3, [r3, #0]
10004d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
10004d2a:	2b01      	cmp	r3, #1
10004d2c:	d11d      	bne.n	10004d6a <HAL_RCCEx_PeriphCLKConfig+0x96a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004d2e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004d32:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004d36:	681b      	ldr	r3, [r3, #0]
10004d38:	3380      	adds	r3, #128	; 0x80
10004d3a:	4618      	mov	r0, r3
10004d3c:	f7ff fa08 	bl	10004150 <RCCEx_PLL4_Config>
10004d40:	4603      	mov	r3, r0
10004d42:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10004d46:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004d4a:	2b00      	cmp	r3, #0
10004d4c:	d003      	beq.n	10004d56 <HAL_RCCEx_PeriphCLKConfig+0x956>
      {
        return status;
10004d4e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004d52:	f001 b9df 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable SPI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10004d56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d5a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004d5e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004d62:	f043 0320 	orr.w	r3, r3, #32
10004d66:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of SPI45 clock*/
    __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
10004d6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004d6e:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
10004d72:	f023 0107 	bic.w	r1, r3, #7
10004d76:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004d7a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004d7e:	681b      	ldr	r3, [r3, #0]
10004d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
10004d84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004d88:	430b      	orrs	r3, r1
10004d8a:	f8c2 38e0 	str.w	r3, [r2, #2272]	; 0x8e0
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) ==
10004d8e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004d92:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004d96:	681b      	ldr	r3, [r3, #0]
10004d98:	e9d3 2300 	ldrd	r2, r3, [r3]
10004d9c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
10004da0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
10004da4:	2300      	movs	r3, #0
10004da6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
10004daa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
10004dae:	460b      	mov	r3, r1
10004db0:	4313      	orrs	r3, r2
10004db2:	d05b      	beq.n	10004e6c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
      RCC_PERIPHCLK_SPI6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
10004db4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004db8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004dbc:	681b      	ldr	r3, [r3, #0]
10004dbe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
10004dc2:	2b01      	cmp	r3, #1
10004dc4:	d002      	beq.n	10004dcc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
10004dc6:	2b05      	cmp	r3, #5
10004dc8:	d01f      	beq.n	10004e0a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
10004dca:	e03d      	b.n	10004e48 <HAL_RCCEx_PeriphCLKConfig+0xa48>
    {
      case RCC_SPI6CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI6 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004dcc:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004dd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004dd4:	681b      	ldr	r3, [r3, #0]
10004dd6:	3380      	adds	r3, #128	; 0x80
10004dd8:	4618      	mov	r0, r3
10004dda:	f7ff f9b9 	bl	10004150 <RCCEx_PLL4_Config>
10004dde:	4603      	mov	r3, r0
10004de0:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004de4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004de8:	2b00      	cmp	r3, #0
10004dea:	d003      	beq.n	10004df4 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
        {
          return status;
10004dec:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004df0:	f001 b990 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10004df4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004df8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004dfc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004e00:	f043 0320 	orr.w	r3, r3, #32
10004e04:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10004e08:	e01e      	b.n	10004e48 <HAL_RCCEx_PeriphCLKConfig+0xa48>

      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004e0a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004e0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004e12:	681b      	ldr	r3, [r3, #0]
10004e14:	3344      	adds	r3, #68	; 0x44
10004e16:	4618      	mov	r0, r3
10004e18:	f7ff f830 	bl	10003e7c <RCCEx_PLL3_Config>
10004e1c:	4603      	mov	r3, r0
10004e1e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10004e22:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004e26:	2b00      	cmp	r3, #0
10004e28:	d003      	beq.n	10004e32 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        {
          return status;
10004e2a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004e2e:	f001 b971 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10004e32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004e36:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10004e3a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004e3e:	f043 0320 	orr.w	r3, r3, #32
10004e42:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10004e46:	bf00      	nop
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
10004e48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004e4c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
10004e50:	f023 0107 	bic.w	r1, r3, #7
10004e54:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004e58:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004e5c:	681b      	ldr	r3, [r3, #0]
10004e5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
10004e62:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004e66:	430b      	orrs	r3, r1
10004e68:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  /*---------------------------- USART6 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) ==
10004e6c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004e70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004e74:	681b      	ldr	r3, [r3, #0]
10004e76:	e9d3 2300 	ldrd	r2, r3, [r3]
10004e7a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
10004e7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
10004e82:	2300      	movs	r3, #0
10004e84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
10004e88:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
10004e8c:	460b      	mov	r3, r1
10004e8e:	4313      	orrs	r3, r2
10004e90:	d038      	beq.n	10004f04 <HAL_RCCEx_PeriphCLKConfig+0xb04>
      RCC_PERIPHCLK_USART6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_PLL4)
10004e92:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004e96:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004e9a:	681b      	ldr	r3, [r3, #0]
10004e9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
10004ea0:	2b01      	cmp	r3, #1
10004ea2:	d11d      	bne.n	10004ee0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
    {
      /* PLL4 is used as clock source for USART6 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004ea4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004ea8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004eac:	681b      	ldr	r3, [r3, #0]
10004eae:	3380      	adds	r3, #128	; 0x80
10004eb0:	4618      	mov	r0, r3
10004eb2:	f7ff f94d 	bl	10004150 <RCCEx_PLL4_Config>
10004eb6:	4603      	mov	r3, r0
10004eb8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10004ebc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004ec0:	2b00      	cmp	r3, #0
10004ec2:	d003      	beq.n	10004ecc <HAL_RCCEx_PeriphCLKConfig+0xacc>
      {
        return status;
10004ec4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004ec8:	f001 b924 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10004ecc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004ed0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004ed4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004ed8:	f043 0320 	orr.w	r3, r3, #32
10004edc:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of USART6 clock*/
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
10004ee0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004ee4:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
10004ee8:	f023 0107 	bic.w	r1, r3, #7
10004eec:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004ef0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004ef4:	681b      	ldr	r3, [r3, #0]
10004ef6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
10004efa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004efe:	430b      	orrs	r3, r1
10004f00:	f8c2 38e4 	str.w	r3, [r2, #2276]	; 0x8e4
  }

  /*---------------------------- UART24 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART24) ==
10004f04:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004f08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004f0c:	681b      	ldr	r3, [r3, #0]
10004f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
10004f12:	f002 0302 	and.w	r3, r2, #2
10004f16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
10004f1a:	2300      	movs	r3, #0
10004f1c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
10004f20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
10004f24:	460b      	mov	r3, r1
10004f26:	4313      	orrs	r3, r2
10004f28:	d038      	beq.n	10004f9c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      RCC_PERIPHCLK_UART24)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART24CLKSOURCE(PeriphClkInit->Uart24ClockSelection));

    if (PeriphClkInit->Uart24ClockSelection == RCC_UART24CLKSOURCE_PLL4)
10004f2a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004f2e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004f32:	681b      	ldr	r3, [r3, #0]
10004f34:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
10004f38:	2b01      	cmp	r3, #1
10004f3a:	d11d      	bne.n	10004f78 <HAL_RCCEx_PeriphCLKConfig+0xb78>
    {
      /* PLL4 is used as clock source for UART24 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004f3c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004f40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004f44:	681b      	ldr	r3, [r3, #0]
10004f46:	3380      	adds	r3, #128	; 0x80
10004f48:	4618      	mov	r0, r3
10004f4a:	f7ff f901 	bl	10004150 <RCCEx_PLL4_Config>
10004f4e:	4603      	mov	r3, r0
10004f50:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10004f54:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004f58:	2b00      	cmp	r3, #0
10004f5a:	d003      	beq.n	10004f64 <HAL_RCCEx_PeriphCLKConfig+0xb64>
      {
        return status;
10004f5c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004f60:	f001 b8d8 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10004f64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f68:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10004f6c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004f70:	f043 0320 	orr.w	r3, r3, #32
10004f74:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART24 clock*/
    __HAL_RCC_UART24_CONFIG(PeriphClkInit->Uart24ClockSelection);
10004f78:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10004f7c:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
10004f80:	f023 0107 	bic.w	r1, r3, #7
10004f84:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004f88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004f8c:	681b      	ldr	r3, [r3, #0]
10004f8e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
10004f92:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10004f96:	430b      	orrs	r3, r1
10004f98:	f8c2 38e8 	str.w	r3, [r2, #2280]	; 0x8e8
  }

  /*---------------------------- UART35 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART35) ==
10004f9c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004fa0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004fa4:	681b      	ldr	r3, [r3, #0]
10004fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
10004faa:	f002 0304 	and.w	r3, r2, #4
10004fae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
10004fb2:	2300      	movs	r3, #0
10004fb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
10004fb8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
10004fbc:	460b      	mov	r3, r1
10004fbe:	4313      	orrs	r3, r2
10004fc0:	d038      	beq.n	10005034 <HAL_RCCEx_PeriphCLKConfig+0xc34>
      RCC_PERIPHCLK_UART35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART35CLKSOURCE(PeriphClkInit->Uart35ClockSelection));

    if (PeriphClkInit->Uart35ClockSelection == RCC_UART35CLKSOURCE_PLL4)
10004fc2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004fc6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004fca:	681b      	ldr	r3, [r3, #0]
10004fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
10004fd0:	2b01      	cmp	r3, #1
10004fd2:	d11d      	bne.n	10005010 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
      /* PLL4 is used as clock source for UART35 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004fd4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10004fd8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10004fdc:	681b      	ldr	r3, [r3, #0]
10004fde:	3380      	adds	r3, #128	; 0x80
10004fe0:	4618      	mov	r0, r3
10004fe2:	f7ff f8b5 	bl	10004150 <RCCEx_PLL4_Config>
10004fe6:	4603      	mov	r3, r0
10004fe8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10004fec:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004ff0:	2b00      	cmp	r3, #0
10004ff2:	d003      	beq.n	10004ffc <HAL_RCCEx_PeriphCLKConfig+0xbfc>
      {
        return status;
10004ff4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10004ff8:	f001 b88c 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10004ffc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005000:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005004:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005008:	f043 0320 	orr.w	r3, r3, #32
1000500c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART35 clock*/
    __HAL_RCC_UART35_CONFIG(PeriphClkInit->Uart35ClockSelection);
10005010:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005014:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
10005018:	f023 0107 	bic.w	r1, r3, #7
1000501c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005020:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005024:	681b      	ldr	r3, [r3, #0]
10005026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
1000502a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000502e:	430b      	orrs	r3, r1
10005030:	f8c2 38ec 	str.w	r3, [r2, #2284]	; 0x8ec
  }

  /*---------------------------- UAUART78 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART78) ==
10005034:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005038:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000503c:	681b      	ldr	r3, [r3, #0]
1000503e:	e9d3 2300 	ldrd	r2, r3, [r3]
10005042:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
10005046:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
1000504a:	2300      	movs	r3, #0
1000504c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
10005050:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
10005054:	460b      	mov	r3, r1
10005056:	4313      	orrs	r3, r2
10005058:	d038      	beq.n	100050cc <HAL_RCCEx_PeriphCLKConfig+0xccc>
      RCC_PERIPHCLK_UART78)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART78CLKSOURCE(PeriphClkInit->Uart78ClockSelection));

    if (PeriphClkInit->Uart78ClockSelection == RCC_UART78CLKSOURCE_PLL4)
1000505a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000505e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005062:	681b      	ldr	r3, [r3, #0]
10005064:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
10005068:	2b01      	cmp	r3, #1
1000506a:	d11d      	bne.n	100050a8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* PLL4 is used as clock source for UART78 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000506c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005070:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005074:	681b      	ldr	r3, [r3, #0]
10005076:	3380      	adds	r3, #128	; 0x80
10005078:	4618      	mov	r0, r3
1000507a:	f7ff f869 	bl	10004150 <RCCEx_PLL4_Config>
1000507e:	4603      	mov	r3, r0
10005080:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005084:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005088:	2b00      	cmp	r3, #0
1000508a:	d003      	beq.n	10005094 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        return status;
1000508c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005090:	f001 b840 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10005094:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005098:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000509c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100050a0:	f043 0320 	orr.w	r3, r3, #32
100050a4:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of UART78 clock*/
    __HAL_RCC_UART78_CONFIG(PeriphClkInit->Uart78ClockSelection);
100050a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100050ac:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
100050b0:	f023 0107 	bic.w	r1, r3, #7
100050b4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100050b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100050bc:	681b      	ldr	r3, [r3, #0]
100050be:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
100050c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100050c6:	430b      	orrs	r3, r1
100050c8:	f8c2 38f0 	str.w	r3, [r2, #2288]	; 0x8f0
  }

  /*---------------------------- USART1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) ==
100050cc:	f507 7312 	add.w	r3, r7, #584	; 0x248
100050d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100050d4:	681b      	ldr	r3, [r3, #0]
100050d6:	e9d3 2300 	ldrd	r2, r3, [r3]
100050da:	f002 0301 	and.w	r3, r2, #1
100050de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
100050e2:	2300      	movs	r3, #0
100050e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
100050e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
100050ec:	460b      	mov	r3, r1
100050ee:	4313      	orrs	r3, r2
100050f0:	d05b      	beq.n	100051aa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
      RCC_PERIPHCLK_USART1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
100050f2:	f507 7312 	add.w	r3, r7, #584	; 0x248
100050f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100050fa:	681b      	ldr	r3, [r3, #0]
100050fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
10005100:	2b01      	cmp	r3, #1
10005102:	d002      	beq.n	1000510a <HAL_RCCEx_PeriphCLKConfig+0xd0a>
10005104:	2b04      	cmp	r3, #4
10005106:	d01f      	beq.n	10005148 <HAL_RCCEx_PeriphCLKConfig+0xd48>
10005108:	e03d      	b.n	10005186 <HAL_RCCEx_PeriphCLKConfig+0xd86>
    {
      case RCC_USART1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for USART1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000510a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000510e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005112:	681b      	ldr	r3, [r3, #0]
10005114:	3344      	adds	r3, #68	; 0x44
10005116:	4618      	mov	r0, r3
10005118:	f7fe feb0 	bl	10003e7c <RCCEx_PLL3_Config>
1000511c:	4603      	mov	r3, r0
1000511e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005122:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005126:	2b00      	cmp	r3, #0
10005128:	d003      	beq.n	10005132 <HAL_RCCEx_PeriphCLKConfig+0xd32>
        {
          return status;
1000512a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000512e:	f000 bff1 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable UART Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005132:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005136:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000513a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000513e:	f043 0320 	orr.w	r3, r3, #32
10005142:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005146:	e01e      	b.n	10005186 <HAL_RCCEx_PeriphCLKConfig+0xd86>

      case RCC_USART1CLKSOURCE_PLL4: /* PLL4 is used as clock source for USART1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005148:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000514c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005150:	681b      	ldr	r3, [r3, #0]
10005152:	3380      	adds	r3, #128	; 0x80
10005154:	4618      	mov	r0, r3
10005156:	f7fe fffb 	bl	10004150 <RCCEx_PLL4_Config>
1000515a:	4603      	mov	r3, r0
1000515c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005160:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005164:	2b00      	cmp	r3, #0
10005166:	d003      	beq.n	10005170 <HAL_RCCEx_PeriphCLKConfig+0xd70>
        {
          return status;
10005168:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000516c:	f000 bfd2 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable USART Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10005170:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005174:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005178:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000517c:	f043 0320 	orr.w	r3, r3, #32
10005180:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005184:	bf00      	nop
    }

    /* Set the source of USART1 clock*/
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
10005186:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000518a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
1000518e:	f023 0107 	bic.w	r1, r3, #7
10005192:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005196:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000519a:	681b      	ldr	r3, [r3, #0]
1000519c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
100051a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100051a4:	430b      	orrs	r3, r1
100051a6:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  }

  /*---------------------------- SDMMC12 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC12) ==
100051aa:	f507 7312 	add.w	r3, r7, #584	; 0x248
100051ae:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100051b2:	681b      	ldr	r3, [r3, #0]
100051b4:	e9d3 2300 	ldrd	r2, r3, [r3]
100051b8:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
100051bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
100051c0:	2300      	movs	r3, #0
100051c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
100051c6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
100051ca:	460b      	mov	r3, r1
100051cc:	4313      	orrs	r3, r2
100051ce:	d05b      	beq.n	10005288 <HAL_RCCEx_PeriphCLKConfig+0xe88>
      RCC_PERIPHCLK_SDMMC12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
100051d0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100051d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100051d8:	681b      	ldr	r3, [r3, #0]
100051da:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
100051de:	2b01      	cmp	r3, #1
100051e0:	d002      	beq.n	100051e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
100051e2:	2b02      	cmp	r3, #2
100051e4:	d01f      	beq.n	10005226 <HAL_RCCEx_PeriphCLKConfig+0xe26>
100051e6:	e03d      	b.n	10005264 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      case RCC_SDMMC12CLKSOURCE_PLL3: /* PLL3 is used as clock source for SDMMC12 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100051e8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100051ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100051f0:	681b      	ldr	r3, [r3, #0]
100051f2:	3344      	adds	r3, #68	; 0x44
100051f4:	4618      	mov	r0, r3
100051f6:	f7fe fe41 	bl	10003e7c <RCCEx_PLL3_Config>
100051fa:	4603      	mov	r3, r0
100051fc:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005200:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005204:	2b00      	cmp	r3, #0
10005206:	d003      	beq.n	10005210 <HAL_RCCEx_PeriphCLKConfig+0xe10>
        {
          return status;
10005208:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000520c:	f000 bf82 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10005210:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005214:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005218:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000521c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005220:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005224:	e01e      	b.n	10005264 <HAL_RCCEx_PeriphCLKConfig+0xe64>

      case RCC_SDMMC12CLKSOURCE_PLL4: /* PLL4 is used as clock source for SDMMC12 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005226:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000522a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000522e:	681b      	ldr	r3, [r3, #0]
10005230:	3380      	adds	r3, #128	; 0x80
10005232:	4618      	mov	r0, r3
10005234:	f7fe ff8c 	bl	10004150 <RCCEx_PLL4_Config>
10005238:	4603      	mov	r3, r0
1000523a:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000523e:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005242:	2b00      	cmp	r3, #0
10005244:	d003      	beq.n	1000524e <HAL_RCCEx_PeriphCLKConfig+0xe4e>
        {
          return status;
10005246:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000524a:	f000 bf63 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
1000524e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005252:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005256:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000525a:	f043 0310 	orr.w	r3, r3, #16
1000525e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005262:	bf00      	nop
    }

    /* Set the source of SDMMC12 clock*/
    __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
10005264:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005268:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
1000526c:	f023 0107 	bic.w	r1, r3, #7
10005270:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005274:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005278:	681b      	ldr	r3, [r3, #0]
1000527a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
1000527e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005282:	430b      	orrs	r3, r1
10005284:	f8c2 38f4 	str.w	r3, [r2, #2292]	; 0x8f4
  }

  /*---------------------------- SDMMC3 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC3) ==
10005288:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000528c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005290:	681b      	ldr	r3, [r3, #0]
10005292:	e9d3 2300 	ldrd	r2, r3, [r3]
10005296:	2100      	movs	r1, #0
10005298:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
1000529c:	f003 0301 	and.w	r3, r3, #1
100052a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
100052a4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
100052a8:	460b      	mov	r3, r1
100052aa:	4313      	orrs	r3, r2
100052ac:	d05b      	beq.n	10005366 <HAL_RCCEx_PeriphCLKConfig+0xf66>
      RCC_PERIPHCLK_SDMMC3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC3CLKSOURCE(PeriphClkInit->Sdmmc3ClockSelection));

    switch (PeriphClkInit->Sdmmc3ClockSelection)
100052ae:	f507 7312 	add.w	r3, r7, #584	; 0x248
100052b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100052b6:	681b      	ldr	r3, [r3, #0]
100052b8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
100052bc:	2b01      	cmp	r3, #1
100052be:	d002      	beq.n	100052c6 <HAL_RCCEx_PeriphCLKConfig+0xec6>
100052c0:	2b02      	cmp	r3, #2
100052c2:	d01f      	beq.n	10005304 <HAL_RCCEx_PeriphCLKConfig+0xf04>
100052c4:	e03d      	b.n	10005342 <HAL_RCCEx_PeriphCLKConfig+0xf42>
    {
      case RCC_SDMMC3CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SDMMC3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100052c6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100052ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100052ce:	681b      	ldr	r3, [r3, #0]
100052d0:	3344      	adds	r3, #68	; 0x44
100052d2:	4618      	mov	r0, r3
100052d4:	f7fe fdd2 	bl	10003e7c <RCCEx_PLL3_Config>
100052d8:	4603      	mov	r3, r0
100052da:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100052de:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100052e2:	2b00      	cmp	r3, #0
100052e4:	d003      	beq.n	100052ee <HAL_RCCEx_PeriphCLKConfig+0xeee>
        {
          return status;
100052e6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100052ea:	f000 bf13 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
100052ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100052f2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100052f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100052fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100052fe:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005302:	e01e      	b.n	10005342 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_SDMMC3CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SDMMC3 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005304:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005308:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000530c:	681b      	ldr	r3, [r3, #0]
1000530e:	3380      	adds	r3, #128	; 0x80
10005310:	4618      	mov	r0, r3
10005312:	f7fe ff1d 	bl	10004150 <RCCEx_PLL4_Config>
10005316:	4603      	mov	r3, r0
10005318:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000531c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005320:	2b00      	cmp	r3, #0
10005322:	d003      	beq.n	1000532c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
        {
          return status;
10005324:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005328:	f000 bef4 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
1000532c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005330:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005334:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005338:	f043 0310 	orr.w	r3, r3, #16
1000533c:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005340:	bf00      	nop
    }

    /* Set the source of SDMMC3 clock*/
    __HAL_RCC_SDMMC3_CONFIG(PeriphClkInit->Sdmmc3ClockSelection);
10005342:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005346:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
1000534a:	f023 0107 	bic.w	r1, r3, #7
1000534e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005352:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005356:	681b      	ldr	r3, [r3, #0]
10005358:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
1000535c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005360:	430b      	orrs	r3, r1
10005362:	f8c2 38f8 	str.w	r3, [r2, #2296]	; 0x8f8
  }

  /*---------------------------- ETH configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ETH) ==
10005366:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000536a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000536e:	681b      	ldr	r3, [r3, #0]
10005370:	e9d3 2300 	ldrd	r2, r3, [r3]
10005374:	2100      	movs	r1, #0
10005376:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
1000537a:	f003 0302 	and.w	r3, r3, #2
1000537e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
10005382:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
10005386:	460b      	mov	r3, r1
10005388:	4313      	orrs	r3, r2
1000538a:	d05b      	beq.n	10005444 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      RCC_PERIPHCLK_ETH)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETHCLKSOURCE(PeriphClkInit->EthClockSelection));

    switch (PeriphClkInit->EthClockSelection)
1000538c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005390:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005394:	681b      	ldr	r3, [r3, #0]
10005396:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
1000539a:	2b00      	cmp	r3, #0
1000539c:	d002      	beq.n	100053a4 <HAL_RCCEx_PeriphCLKConfig+0xfa4>
1000539e:	2b01      	cmp	r3, #1
100053a0:	d01f      	beq.n	100053e2 <HAL_RCCEx_PeriphCLKConfig+0xfe2>
100053a2:	e03d      	b.n	10005420 <HAL_RCCEx_PeriphCLKConfig+0x1020>
    {
      case RCC_ETHCLKSOURCE_PLL4:     /* PLL4 is used as clock source for ETH */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100053a4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100053a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100053ac:	681b      	ldr	r3, [r3, #0]
100053ae:	3380      	adds	r3, #128	; 0x80
100053b0:	4618      	mov	r0, r3
100053b2:	f7fe fecd 	bl	10004150 <RCCEx_PLL4_Config>
100053b6:	4603      	mov	r3, r0
100053b8:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100053bc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100053c0:	2b00      	cmp	r3, #0
100053c2:	d003      	beq.n	100053cc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
        {
          return status;
100053c4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100053c8:	f000 bea4 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL2 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100053cc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100053d0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100053d4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100053d8:	f043 0310 	orr.w	r3, r3, #16
100053dc:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100053e0:	e01e      	b.n	10005420 <HAL_RCCEx_PeriphCLKConfig+0x1020>

      case RCC_ETHCLKSOURCE_PLL3:     /* PLL3 is used as clock source for ETH */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100053e2:	f507 7312 	add.w	r3, r7, #584	; 0x248
100053e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100053ea:	681b      	ldr	r3, [r3, #0]
100053ec:	3344      	adds	r3, #68	; 0x44
100053ee:	4618      	mov	r0, r3
100053f0:	f7fe fd44 	bl	10003e7c <RCCEx_PLL3_Config>
100053f4:	4603      	mov	r3, r0
100053f6:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100053fa:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100053fe:	2b00      	cmp	r3, #0
10005400:	d003      	beq.n	1000540a <HAL_RCCEx_PeriphCLKConfig+0x100a>
        {
          return status;
10005402:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005406:	f000 be85 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000540a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000540e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005412:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005416:	f043 0320 	orr.w	r3, r3, #32
1000541a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000541e:	bf00      	nop
    }

    /* Set the source of ETH clock*/
    __HAL_RCC_ETH_CONFIG(PeriphClkInit->EthClockSelection);
10005420:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005424:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
10005428:	f023 0103 	bic.w	r1, r3, #3
1000542c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005430:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005434:	681b      	ldr	r3, [r3, #0]
10005436:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
1000543a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000543e:	430b      	orrs	r3, r1
10005440:	f8c2 38fc 	str.w	r3, [r2, #2300]	; 0x8fc
  }

  /*---------------------------- QSPI configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) ==
10005444:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005448:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000544c:	681b      	ldr	r3, [r3, #0]
1000544e:	e9d3 2300 	ldrd	r2, r3, [r3]
10005452:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
10005456:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
1000545a:	2300      	movs	r3, #0
1000545c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
10005460:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
10005464:	460b      	mov	r3, r1
10005466:	4313      	orrs	r3, r2
10005468:	d05b      	beq.n	10005522 <HAL_RCCEx_PeriphCLKConfig+0x1122>
      RCC_PERIPHCLK_QSPI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    switch (PeriphClkInit->QspiClockSelection)
1000546a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000546e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005472:	681b      	ldr	r3, [r3, #0]
10005474:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
10005478:	2b01      	cmp	r3, #1
1000547a:	d002      	beq.n	10005482 <HAL_RCCEx_PeriphCLKConfig+0x1082>
1000547c:	2b02      	cmp	r3, #2
1000547e:	d01f      	beq.n	100054c0 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
10005480:	e03d      	b.n	100054fe <HAL_RCCEx_PeriphCLKConfig+0x10fe>
    {
      case RCC_QSPICLKSOURCE_PLL3:   /* PLL3 is used as clock source for QSPI */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005482:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005486:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000548a:	681b      	ldr	r3, [r3, #0]
1000548c:	3344      	adds	r3, #68	; 0x44
1000548e:	4618      	mov	r0, r3
10005490:	f7fe fcf4 	bl	10003e7c <RCCEx_PLL3_Config>
10005494:	4603      	mov	r3, r0
10005496:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000549a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000549e:	2b00      	cmp	r3, #0
100054a0:	d003      	beq.n	100054aa <HAL_RCCEx_PeriphCLKConfig+0x10aa>
        {
          return status;
100054a2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100054a6:	f000 be35 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
100054aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054ae:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100054b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100054b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100054ba:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100054be:	e01e      	b.n	100054fe <HAL_RCCEx_PeriphCLKConfig+0x10fe>

      case RCC_QSPICLKSOURCE_PLL4:   /* PLL4 is used as clock source for QSPI */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100054c0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100054c4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100054c8:	681b      	ldr	r3, [r3, #0]
100054ca:	3380      	adds	r3, #128	; 0x80
100054cc:	4618      	mov	r0, r3
100054ce:	f7fe fe3f 	bl	10004150 <RCCEx_PLL4_Config>
100054d2:	4603      	mov	r3, r0
100054d4:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100054d8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100054dc:	2b00      	cmp	r3, #0
100054de:	d003      	beq.n	100054e8 <HAL_RCCEx_PeriphCLKConfig+0x10e8>
        {
          return status;
100054e0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100054e4:	f000 be16 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100054e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100054ec:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100054f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100054f4:	f043 0310 	orr.w	r3, r3, #16
100054f8:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100054fc:	bf00      	nop
    }

    /* Set the source of QSPI clock*/
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
100054fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005502:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
10005506:	f023 0103 	bic.w	r1, r3, #3
1000550a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000550e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005512:	681b      	ldr	r3, [r3, #0]
10005514:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
10005518:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000551c:	430b      	orrs	r3, r1
1000551e:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  }

  /*---------------------------- FMC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) ==
10005522:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005526:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000552a:	681b      	ldr	r3, [r3, #0]
1000552c:	e9d3 2300 	ldrd	r2, r3, [r3]
10005530:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
10005534:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
10005538:	2300      	movs	r3, #0
1000553a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
1000553e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
10005542:	460b      	mov	r3, r1
10005544:	4313      	orrs	r3, r2
10005546:	d05b      	beq.n	10005600 <HAL_RCCEx_PeriphCLKConfig+0x1200>
      RCC_PERIPHCLK_FMC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
10005548:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000554c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005550:	681b      	ldr	r3, [r3, #0]
10005552:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
10005556:	2b01      	cmp	r3, #1
10005558:	d002      	beq.n	10005560 <HAL_RCCEx_PeriphCLKConfig+0x1160>
1000555a:	2b02      	cmp	r3, #2
1000555c:	d01f      	beq.n	1000559e <HAL_RCCEx_PeriphCLKConfig+0x119e>
1000555e:	e03d      	b.n	100055dc <HAL_RCCEx_PeriphCLKConfig+0x11dc>
    {
      case RCC_FMCCLKSOURCE_PLL3: /* PLL3 is used as clock source for FMC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005560:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005564:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005568:	681b      	ldr	r3, [r3, #0]
1000556a:	3344      	adds	r3, #68	; 0x44
1000556c:	4618      	mov	r0, r3
1000556e:	f7fe fc85 	bl	10003e7c <RCCEx_PLL3_Config>
10005572:	4603      	mov	r3, r0
10005574:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005578:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000557c:	2b00      	cmp	r3, #0
1000557e:	d003      	beq.n	10005588 <HAL_RCCEx_PeriphCLKConfig+0x1188>
        {
          return status;
10005580:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005584:	f000 bdc6 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10005588:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000558c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005590:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005598:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000559c:	e01e      	b.n	100055dc <HAL_RCCEx_PeriphCLKConfig+0x11dc>

      case RCC_FMCCLKSOURCE_PLL4: /* PLL4 is used as clock source for FMC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000559e:	f507 7312 	add.w	r3, r7, #584	; 0x248
100055a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100055a6:	681b      	ldr	r3, [r3, #0]
100055a8:	3380      	adds	r3, #128	; 0x80
100055aa:	4618      	mov	r0, r3
100055ac:	f7fe fdd0 	bl	10004150 <RCCEx_PLL4_Config>
100055b0:	4603      	mov	r3, r0
100055b2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100055b6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100055ba:	2b00      	cmp	r3, #0
100055bc:	d003      	beq.n	100055c6 <HAL_RCCEx_PeriphCLKConfig+0x11c6>
        {
          return status;
100055be:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100055c2:	f000 bda7 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100055c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100055ca:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100055ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100055d2:	f043 0310 	orr.w	r3, r3, #16
100055d6:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100055da:	bf00      	nop
    }

    /* Set the source of FMC clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
100055dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100055e0:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
100055e4:	f023 0103 	bic.w	r1, r3, #3
100055e8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100055ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100055f0:	681b      	ldr	r3, [r3, #0]
100055f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
100055f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100055fa:	430b      	orrs	r3, r1
100055fc:	f8c2 3904 	str.w	r3, [r2, #2308]	; 0x904
  }

#if defined(FDCAN1)
  /*---------------------------- FDCAN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) ==
10005600:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005604:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005608:	681b      	ldr	r3, [r3, #0]
1000560a:	e9d3 2300 	ldrd	r2, r3, [r3]
1000560e:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
10005612:	67bb      	str	r3, [r7, #120]	; 0x78
10005614:	2300      	movs	r3, #0
10005616:	67fb      	str	r3, [r7, #124]	; 0x7c
10005618:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
1000561c:	460b      	mov	r3, r1
1000561e:	4313      	orrs	r3, r2
10005620:	d07e      	beq.n	10005720 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      RCC_PERIPHCLK_FDCAN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
10005622:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005626:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000562a:	681b      	ldr	r3, [r3, #0]
1000562c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
10005630:	2b03      	cmp	r3, #3
10005632:	d044      	beq.n	100056be <HAL_RCCEx_PeriphCLKConfig+0x12be>
10005634:	2b03      	cmp	r3, #3
10005636:	d861      	bhi.n	100056fc <HAL_RCCEx_PeriphCLKConfig+0x12fc>
10005638:	2b01      	cmp	r3, #1
1000563a:	d002      	beq.n	10005642 <HAL_RCCEx_PeriphCLKConfig+0x1242>
1000563c:	2b02      	cmp	r3, #2
1000563e:	d01f      	beq.n	10005680 <HAL_RCCEx_PeriphCLKConfig+0x1280>
10005640:	e05c      	b.n	100056fc <HAL_RCCEx_PeriphCLKConfig+0x12fc>
    {
      case RCC_FDCANCLKSOURCE_PLL3: /* PLL3 is used as clock source for FDCAN */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005642:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005646:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000564a:	681b      	ldr	r3, [r3, #0]
1000564c:	3344      	adds	r3, #68	; 0x44
1000564e:	4618      	mov	r0, r3
10005650:	f7fe fc14 	bl	10003e7c <RCCEx_PLL3_Config>
10005654:	4603      	mov	r3, r0
10005656:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
1000565a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000565e:	2b00      	cmp	r3, #0
10005660:	d003      	beq.n	1000566a <HAL_RCCEx_PeriphCLKConfig+0x126a>
        {
          return status;
10005662:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005666:	f000 bd55 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000566a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000566e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005672:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005676:	f043 0320 	orr.w	r3, r3, #32
1000567a:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
1000567e:	e03d      	b.n	100056fc <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_Q: /* PLL4_Q is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005680:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005684:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005688:	681b      	ldr	r3, [r3, #0]
1000568a:	3380      	adds	r3, #128	; 0x80
1000568c:	4618      	mov	r0, r3
1000568e:	f7fe fd5f 	bl	10004150 <RCCEx_PLL4_Config>
10005692:	4603      	mov	r3, r0
10005694:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005698:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000569c:	2b00      	cmp	r3, #0
1000569e:	d003      	beq.n	100056a8 <HAL_RCCEx_PeriphCLKConfig+0x12a8>
        {
          return status;
100056a0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100056a4:	f000 bd36 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100056a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100056ac:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100056b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100056b4:	f043 0320 	orr.w	r3, r3, #32
100056b8:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100056bc:	e01e      	b.n	100056fc <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_R: /* PLL4_R is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100056be:	f507 7312 	add.w	r3, r7, #584	; 0x248
100056c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100056c6:	681b      	ldr	r3, [r3, #0]
100056c8:	3380      	adds	r3, #128	; 0x80
100056ca:	4618      	mov	r0, r3
100056cc:	f7fe fd40 	bl	10004150 <RCCEx_PLL4_Config>
100056d0:	4603      	mov	r3, r0
100056d2:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100056d6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100056da:	2b00      	cmp	r3, #0
100056dc:	d003      	beq.n	100056e6 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
        {
          return status;
100056de:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100056e2:	f000 bd17 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100056e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100056ea:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100056ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100056f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100056f6:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
100056fa:	bf00      	nop
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
100056fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005700:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
10005704:	f023 0103 	bic.w	r1, r3, #3
10005708:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000570c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005710:	681b      	ldr	r3, [r3, #0]
10005712:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
10005716:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000571a:	430b      	orrs	r3, r1
1000571c:	f8c2 390c 	str.w	r3, [r2, #2316]	; 0x90c
  }
#endif /*FDCAN1*/

  /*---------------------------- SPDIFRX configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) ==
10005720:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005724:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005728:	681b      	ldr	r3, [r3, #0]
1000572a:	e9d3 2300 	ldrd	r2, r3, [r3]
1000572e:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
10005732:	673b      	str	r3, [r7, #112]	; 0x70
10005734:	2300      	movs	r3, #0
10005736:	677b      	str	r3, [r7, #116]	; 0x74
10005738:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
1000573c:	460b      	mov	r3, r1
1000573e:	4313      	orrs	r3, r2
10005740:	d05b      	beq.n	100057fa <HAL_RCCEx_PeriphCLKConfig+0x13fa>
      RCC_PERIPHCLK_SPDIFRX)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
10005742:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005746:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000574a:	681b      	ldr	r3, [r3, #0]
1000574c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
10005750:	2b00      	cmp	r3, #0
10005752:	d002      	beq.n	1000575a <HAL_RCCEx_PeriphCLKConfig+0x135a>
10005754:	2b01      	cmp	r3, #1
10005756:	d01f      	beq.n	10005798 <HAL_RCCEx_PeriphCLKConfig+0x1398>
10005758:	e03d      	b.n	100057d6 <HAL_RCCEx_PeriphCLKConfig+0x13d6>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL4: /* PLL4 is used as clock source for SPDIF */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000575a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000575e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005762:	681b      	ldr	r3, [r3, #0]
10005764:	3380      	adds	r3, #128	; 0x80
10005766:	4618      	mov	r0, r3
10005768:	f7fe fcf2 	bl	10004150 <RCCEx_PLL4_Config>
1000576c:	4603      	mov	r3, r0
1000576e:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005772:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005776:	2b00      	cmp	r3, #0
10005778:	d003      	beq.n	10005782 <HAL_RCCEx_PeriphCLKConfig+0x1382>
        {
          return status;
1000577a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000577e:	f000 bcc9 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10005782:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005786:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000578a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000578e:	f043 0310 	orr.w	r3, r3, #16
10005792:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005796:	e01e      	b.n	100057d6 <HAL_RCCEx_PeriphCLKConfig+0x13d6>

      case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIF */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005798:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000579c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100057a0:	681b      	ldr	r3, [r3, #0]
100057a2:	3344      	adds	r3, #68	; 0x44
100057a4:	4618      	mov	r0, r3
100057a6:	f7fe fb69 	bl	10003e7c <RCCEx_PLL3_Config>
100057aa:	4603      	mov	r3, r0
100057ac:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
100057b0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100057b4:	2b00      	cmp	r3, #0
100057b6:	d003      	beq.n	100057c0 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
        {
          return status;
100057b8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100057bc:	f000 bcaa 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100057c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100057c4:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100057c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100057cc:	f043 0320 	orr.w	r3, r3, #32
100057d0:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
100057d4:	bf00      	nop
    }

    /* Set the source of SPDIF clock*/
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
100057d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100057da:	f8d3 3914 	ldr.w	r3, [r3, #2324]	; 0x914
100057de:	f023 0103 	bic.w	r1, r3, #3
100057e2:	f507 7312 	add.w	r3, r7, #584	; 0x248
100057e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100057ea:	681b      	ldr	r3, [r3, #0]
100057ec:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
100057f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100057f4:	430b      	orrs	r3, r1
100057f6:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
  }

  /*---------------------------- CEC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) ==
100057fa:	f507 7312 	add.w	r3, r7, #584	; 0x248
100057fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005802:	681b      	ldr	r3, [r3, #0]
10005804:	e9d3 2300 	ldrd	r2, r3, [r3]
10005808:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
1000580c:	66bb      	str	r3, [r7, #104]	; 0x68
1000580e:	2300      	movs	r3, #0
10005810:	66fb      	str	r3, [r7, #108]	; 0x6c
10005812:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
10005816:	460b      	mov	r3, r1
10005818:	4313      	orrs	r3, r2
1000581a:	d011      	beq.n	10005840 <HAL_RCCEx_PeriphCLKConfig+0x1440>
      RCC_PERIPHCLK_CEC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
1000581c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005820:	f8d3 3918 	ldr.w	r3, [r3, #2328]	; 0x918
10005824:	f023 0103 	bic.w	r1, r3, #3
10005828:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000582c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005830:	681b      	ldr	r3, [r3, #0]
10005832:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
10005836:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000583a:	430b      	orrs	r3, r1
1000583c:	f8c2 3918 	str.w	r3, [r2, #2328]	; 0x918
  }

  /*---------------------------- USBPHY configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) ==
10005840:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005844:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005848:	681b      	ldr	r3, [r3, #0]
1000584a:	e9d3 2300 	ldrd	r2, r3, [r3]
1000584e:	f402 7300 	and.w	r3, r2, #512	; 0x200
10005852:	663b      	str	r3, [r7, #96]	; 0x60
10005854:	2300      	movs	r3, #0
10005856:	667b      	str	r3, [r7, #100]	; 0x64
10005858:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
1000585c:	460b      	mov	r3, r1
1000585e:	4313      	orrs	r3, r2
10005860:	d038      	beq.n	100058d4 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
      RCC_PERIPHCLK_USBPHY)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(PeriphClkInit->UsbphyClockSelection));

    if (PeriphClkInit->UsbphyClockSelection == RCC_USBPHYCLKSOURCE_PLL4)
10005862:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005866:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000586a:	681b      	ldr	r3, [r3, #0]
1000586c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
10005870:	2b01      	cmp	r3, #1
10005872:	d11d      	bne.n	100058b0 <HAL_RCCEx_PeriphCLKConfig+0x14b0>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005874:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005878:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000587c:	681b      	ldr	r3, [r3, #0]
1000587e:	3380      	adds	r3, #128	; 0x80
10005880:	4618      	mov	r0, r3
10005882:	f7fe fc65 	bl	10004150 <RCCEx_PLL4_Config>
10005886:	4603      	mov	r3, r0
10005888:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
1000588c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005890:	2b00      	cmp	r3, #0
10005892:	d003      	beq.n	1000589c <HAL_RCCEx_PeriphCLKConfig+0x149c>
      {
        return status;
10005894:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005898:	f000 bc3c 	b.w	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB PHY Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000589c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100058a0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100058a4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100058a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100058ac:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_USBPHY_CONFIG(PeriphClkInit->UsbphyClockSelection);
100058b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100058b4:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
100058b8:	f023 0103 	bic.w	r1, r3, #3
100058bc:	f507 7312 	add.w	r3, r7, #584	; 0x248
100058c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100058c4:	681b      	ldr	r3, [r3, #0]
100058c6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
100058ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100058ce:	430b      	orrs	r3, r1
100058d0:	f8c2 391c 	str.w	r3, [r2, #2332]	; 0x91c
  }

  /*---------------------------- USBO configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBO) ==
100058d4:	f507 7312 	add.w	r3, r7, #584	; 0x248
100058d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100058dc:	681b      	ldr	r3, [r3, #0]
100058de:	e9d3 2300 	ldrd	r2, r3, [r3]
100058e2:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
100058e6:	65bb      	str	r3, [r7, #88]	; 0x58
100058e8:	2300      	movs	r3, #0
100058ea:	65fb      	str	r3, [r7, #92]	; 0x5c
100058ec:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
100058f0:	460b      	mov	r3, r1
100058f2:	4313      	orrs	r3, r2
100058f4:	d037      	beq.n	10005966 <HAL_RCCEx_PeriphCLKConfig+0x1566>
      RCC_PERIPHCLK_USBO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOCLKSOURCE(PeriphClkInit->UsboClockSelection));

    if (PeriphClkInit->UsboClockSelection == RCC_USBOCLKSOURCE_PLL4)
100058f6:	f507 7312 	add.w	r3, r7, #584	; 0x248
100058fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100058fe:	681b      	ldr	r3, [r3, #0]
10005900:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
10005904:	2b00      	cmp	r3, #0
10005906:	d11c      	bne.n	10005942 <HAL_RCCEx_PeriphCLKConfig+0x1542>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005908:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000590c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005910:	681b      	ldr	r3, [r3, #0]
10005912:	3380      	adds	r3, #128	; 0x80
10005914:	4618      	mov	r0, r3
10005916:	f7fe fc1b 	bl	10004150 <RCCEx_PLL4_Config>
1000591a:	4603      	mov	r3, r0
1000591c:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005920:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005924:	2b00      	cmp	r3, #0
10005926:	d002      	beq.n	1000592e <HAL_RCCEx_PeriphCLKConfig+0x152e>
      {
        return status;
10005928:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
1000592c:	e3f2      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB OTG Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000592e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005932:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005936:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000593a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000593e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_USBO_CONFIG(PeriphClkInit->UsboClockSelection);
10005942:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005946:	f8d3 391c 	ldr.w	r3, [r3, #2332]	; 0x91c
1000594a:	f023 0110 	bic.w	r1, r3, #16
1000594e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005952:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005956:	681b      	ldr	r3, [r3, #0]
10005958:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
1000595c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005960:	430b      	orrs	r3, r1
10005962:	f8c2 391c 	str.w	r3, [r2, #2332]	; 0x91c
  }

  /*---------------------------- RNG1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG1) ==
10005966:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000596a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000596e:	681b      	ldr	r3, [r3, #0]
10005970:	e9d3 2300 	ldrd	r2, r3, [r3]
10005974:	2100      	movs	r1, #0
10005976:	6539      	str	r1, [r7, #80]	; 0x50
10005978:	f003 0304 	and.w	r3, r3, #4
1000597c:	657b      	str	r3, [r7, #84]	; 0x54
1000597e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
10005982:	460b      	mov	r3, r1
10005984:	4313      	orrs	r3, r2
10005986:	d037      	beq.n	100059f8 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
      RCC_PERIPHCLK_RNG1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG1CLKSOURCE(PeriphClkInit->Rng1ClockSelection));

    if (PeriphClkInit->Rng1ClockSelection == RCC_RNG1CLKSOURCE_PLL4)
10005988:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000598c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005990:	681b      	ldr	r3, [r3, #0]
10005992:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
10005996:	2b01      	cmp	r3, #1
10005998:	d11c      	bne.n	100059d4 <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000599a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000599e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100059a2:	681b      	ldr	r3, [r3, #0]
100059a4:	3380      	adds	r3, #128	; 0x80
100059a6:	4618      	mov	r0, r3
100059a8:	f7fe fbd2 	bl	10004150 <RCCEx_PLL4_Config>
100059ac:	4603      	mov	r3, r0
100059ae:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
100059b2:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100059b6:	2b00      	cmp	r3, #0
100059b8:	d002      	beq.n	100059c0 <HAL_RCCEx_PeriphCLKConfig+0x15c0>
      {
        return status;
100059ba:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
100059be:	e3a9      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG1 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100059c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100059c4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100059c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100059cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
100059d0:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of RNG1 clock*/
    __HAL_RCC_RNG1_CONFIG(PeriphClkInit->Rng1ClockSelection);
100059d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100059d8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
100059dc:	f023 0103 	bic.w	r1, r3, #3
100059e0:	f507 7312 	add.w	r3, r7, #584	; 0x248
100059e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100059e8:	681b      	ldr	r3, [r3, #0]
100059ea:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
100059ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100059f2:	430b      	orrs	r3, r1
100059f4:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
  }

  /*---------------------------- RNG2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG2) ==
100059f8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100059fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005a00:	681b      	ldr	r3, [r3, #0]
10005a02:	e9d3 2300 	ldrd	r2, r3, [r3]
10005a06:	2100      	movs	r1, #0
10005a08:	64b9      	str	r1, [r7, #72]	; 0x48
10005a0a:	f003 0308 	and.w	r3, r3, #8
10005a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
10005a10:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
10005a14:	460b      	mov	r3, r1
10005a16:	4313      	orrs	r3, r2
10005a18:	d037      	beq.n	10005a8a <HAL_RCCEx_PeriphCLKConfig+0x168a>
      RCC_PERIPHCLK_RNG2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG2CLKSOURCE(PeriphClkInit->Rng2ClockSelection));

    if (PeriphClkInit->Rng2ClockSelection == RCC_RNG2CLKSOURCE_PLL4)
10005a1a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005a1e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005a22:	681b      	ldr	r3, [r3, #0]
10005a24:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
10005a28:	2b01      	cmp	r3, #1
10005a2a:	d11c      	bne.n	10005a66 <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005a2c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005a30:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005a34:	681b      	ldr	r3, [r3, #0]
10005a36:	3380      	adds	r3, #128	; 0x80
10005a38:	4618      	mov	r0, r3
10005a3a:	f7fe fb89 	bl	10004150 <RCCEx_PLL4_Config>
10005a3e:	4603      	mov	r3, r0
10005a40:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005a44:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005a48:	2b00      	cmp	r3, #0
10005a4a:	d002      	beq.n	10005a52 <HAL_RCCEx_PeriphCLKConfig+0x1652>
      {
        return status;
10005a4c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005a50:	e360      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG2 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10005a52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a56:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005a5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005a5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005a62:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of RNG2 clock*/
    __HAL_RCC_RNG2_CONFIG(PeriphClkInit->Rng2ClockSelection);
10005a66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005a6a:	f8d3 3920 	ldr.w	r3, [r3, #2336]	; 0x920
10005a6e:	f023 0103 	bic.w	r1, r3, #3
10005a72:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005a76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005a7a:	681b      	ldr	r3, [r3, #0]
10005a7c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
10005a80:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005a84:	430b      	orrs	r3, r1
10005a86:	f8c2 3920 	str.w	r3, [r2, #2336]	; 0x920
  }

  /*---------------------------- STGEN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_STGEN) ==
10005a8a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005a8e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005a92:	681b      	ldr	r3, [r3, #0]
10005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
10005a98:	2100      	movs	r1, #0
10005a9a:	6439      	str	r1, [r7, #64]	; 0x40
10005a9c:	f003 0310 	and.w	r3, r3, #16
10005aa0:	647b      	str	r3, [r7, #68]	; 0x44
10005aa2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
10005aa6:	460b      	mov	r3, r1
10005aa8:	4313      	orrs	r3, r2
10005aaa:	d011      	beq.n	10005ad0 <HAL_RCCEx_PeriphCLKConfig+0x16d0>
      RCC_PERIPHCLK_STGEN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_STGENCLKSOURCE(PeriphClkInit->StgenClockSelection));

    __HAL_RCC_STGEN_CONFIG(PeriphClkInit->StgenClockSelection);
10005aac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005ab0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
10005ab4:	f023 0103 	bic.w	r1, r3, #3
10005ab8:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005abc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ac0:	681b      	ldr	r3, [r3, #0]
10005ac2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
10005ac6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005aca:	430b      	orrs	r3, r1
10005acc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
  }

#if defined(DSI)
  /*---------------------------- DSI configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) ==
10005ad0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ad4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ad8:	681b      	ldr	r3, [r3, #0]
10005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
10005ade:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
10005ae2:	63bb      	str	r3, [r7, #56]	; 0x38
10005ae4:	2300      	movs	r3, #0
10005ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
10005ae8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
10005aec:	460b      	mov	r3, r1
10005aee:	4313      	orrs	r3, r2
10005af0:	d037      	beq.n	10005b62 <HAL_RCCEx_PeriphCLKConfig+0x1762>
      RCC_PERIPHCLK_DSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    if (PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLL4)
10005af2:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005af6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005afa:	681b      	ldr	r3, [r3, #0]
10005afc:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
10005b00:	2b01      	cmp	r3, #1
10005b02:	d11c      	bne.n	10005b3e <HAL_RCCEx_PeriphCLKConfig+0x173e>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005b04:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005b08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005b0c:	681b      	ldr	r3, [r3, #0]
10005b0e:	3380      	adds	r3, #128	; 0x80
10005b10:	4618      	mov	r0, r3
10005b12:	f7fe fb1d 	bl	10004150 <RCCEx_PLL4_Config>
10005b16:	4603      	mov	r3, r0
10005b18:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005b1c:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005b20:	2b00      	cmp	r3, #0
10005b22:	d002      	beq.n	10005b2a <HAL_RCCEx_PeriphCLKConfig+0x172a>
      {
        return status;
10005b24:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005b28:	e2f4      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable DSI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10005b2a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b2e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005b32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005b36:	f043 0310 	orr.w	r3, r3, #16
10005b3a:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
10005b3e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005b42:	f8d3 3924 	ldr.w	r3, [r3, #2340]	; 0x924
10005b46:	f023 0101 	bic.w	r1, r3, #1
10005b4a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005b4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005b52:	681b      	ldr	r3, [r3, #0]
10005b54:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
10005b58:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005b5c:	430b      	orrs	r3, r1
10005b5e:	f8c2 3924 	str.w	r3, [r2, #2340]	; 0x924
  }
#endif /*DSI*/

  /*---------------------------- ADC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) ==
10005b62:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005b66:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005b6a:	681b      	ldr	r3, [r3, #0]
10005b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
10005b70:	f002 0308 	and.w	r3, r2, #8
10005b74:	633b      	str	r3, [r7, #48]	; 0x30
10005b76:	2300      	movs	r3, #0
10005b78:	637b      	str	r3, [r7, #52]	; 0x34
10005b7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
10005b7e:	460b      	mov	r3, r1
10005b80:	4313      	orrs	r3, r2
10005b82:	d059      	beq.n	10005c38 <HAL_RCCEx_PeriphCLKConfig+0x1838>
      RCC_PERIPHCLK_ADC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
10005b84:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005b88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005b8c:	681b      	ldr	r3, [r3, #0]
10005b8e:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10005b92:	2b00      	cmp	r3, #0
10005b94:	d002      	beq.n	10005b9c <HAL_RCCEx_PeriphCLKConfig+0x179c>
10005b96:	2b02      	cmp	r3, #2
10005b98:	d01e      	beq.n	10005bd8 <HAL_RCCEx_PeriphCLKConfig+0x17d8>
10005b9a:	e03b      	b.n	10005c14 <HAL_RCCEx_PeriphCLKConfig+0x1814>
    {
      case RCC_ADCCLKSOURCE_PLL4: /* PLL4 is used as clock source for ADC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005b9c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ba0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ba4:	681b      	ldr	r3, [r3, #0]
10005ba6:	3380      	adds	r3, #128	; 0x80
10005ba8:	4618      	mov	r0, r3
10005baa:	f7fe fad1 	bl	10004150 <RCCEx_PLL4_Config>
10005bae:	4603      	mov	r3, r0
10005bb0:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005bb4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005bb8:	2b00      	cmp	r3, #0
10005bba:	d002      	beq.n	10005bc2 <HAL_RCCEx_PeriphCLKConfig+0x17c2>
        {
          return status;
10005bbc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005bc0:	e2a8      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10005bc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005bc6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005bca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10005bd2:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
        break;
10005bd6:	e01d      	b.n	10005c14 <HAL_RCCEx_PeriphCLKConfig+0x1814>

      case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005bd8:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005bdc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005be0:	681b      	ldr	r3, [r3, #0]
10005be2:	3344      	adds	r3, #68	; 0x44
10005be4:	4618      	mov	r0, r3
10005be6:	f7fe f949 	bl	10003e7c <RCCEx_PLL3_Config>
10005bea:	4603      	mov	r3, r0
10005bec:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005bf0:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005bf4:	2b00      	cmp	r3, #0
10005bf6:	d002      	beq.n	10005bfe <HAL_RCCEx_PeriphCLKConfig+0x17fe>
        {
          return status;
10005bf8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005bfc:	e28a      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005bfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c02:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005c06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005c0a:	f043 0320 	orr.w	r3, r3, #32
10005c0e:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005c12:	bf00      	nop
    }

    /* Set the source of ADC clock*/
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
10005c14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c18:	f8d3 3928 	ldr.w	r3, [r3, #2344]	; 0x928
10005c1c:	f023 0103 	bic.w	r1, r3, #3
10005c20:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005c24:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005c28:	681b      	ldr	r3, [r3, #0]
10005c2a:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10005c2e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005c32:	430b      	orrs	r3, r1
10005c34:	f8c2 3928 	str.w	r3, [r2, #2344]	; 0x928
  }

  /*---------------------------- LPTIM45 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM45) ==
10005c38:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005c3c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005c40:	681b      	ldr	r3, [r3, #0]
10005c42:	e9d3 2300 	ldrd	r2, r3, [r3]
10005c46:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
10005c4a:	62bb      	str	r3, [r7, #40]	; 0x28
10005c4c:	2300      	movs	r3, #0
10005c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
10005c50:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
10005c54:	460b      	mov	r3, r1
10005c56:	4313      	orrs	r3, r2
10005c58:	d058      	beq.n	10005d0c <HAL_RCCEx_PeriphCLKConfig+0x190c>
      RCC_PERIPHCLK_LPTIM45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM45CLKSOURCE(PeriphClkInit->Lptim45ClockSelection));

    switch (PeriphClkInit->Lptim45ClockSelection)
10005c5a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005c5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005c62:	681b      	ldr	r3, [r3, #0]
10005c64:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005c68:	2b01      	cmp	r3, #1
10005c6a:	d01f      	beq.n	10005cac <HAL_RCCEx_PeriphCLKConfig+0x18ac>
10005c6c:	2b02      	cmp	r3, #2
10005c6e:	d13b      	bne.n	10005ce8 <HAL_RCCEx_PeriphCLKConfig+0x18e8>
    {
      case RCC_LPTIM45CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM45 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005c70:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005c74:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005c78:	681b      	ldr	r3, [r3, #0]
10005c7a:	3344      	adds	r3, #68	; 0x44
10005c7c:	4618      	mov	r0, r3
10005c7e:	f7fe f8fd 	bl	10003e7c <RCCEx_PLL3_Config>
10005c82:	4603      	mov	r3, r0
10005c84:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005c88:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005c8c:	2b00      	cmp	r3, #0
10005c8e:	d002      	beq.n	10005c96 <HAL_RCCEx_PeriphCLKConfig+0x1896>
        {
          return status;
10005c90:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005c94:	e23e      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005c96:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005c9a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005c9e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005ca2:	f043 0320 	orr.w	r3, r3, #32
10005ca6:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005caa:	e01d      	b.n	10005ce8 <HAL_RCCEx_PeriphCLKConfig+0x18e8>

      case RCC_LPTIM45CLKSOURCE_PLL4: /* PLL4 is used as clock source for LPTIM45 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005cac:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005cb0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005cb4:	681b      	ldr	r3, [r3, #0]
10005cb6:	3380      	adds	r3, #128	; 0x80
10005cb8:	4618      	mov	r0, r3
10005cba:	f7fe fa49 	bl	10004150 <RCCEx_PLL4_Config>
10005cbe:	4603      	mov	r3, r0
10005cc0:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005cc4:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005cc8:	2b00      	cmp	r3, #0
10005cca:	d002      	beq.n	10005cd2 <HAL_RCCEx_PeriphCLKConfig+0x18d2>
        {
          return status;
10005ccc:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005cd0:	e220      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10005cd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005cd6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005cda:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005cde:	f043 0310 	orr.w	r3, r3, #16
10005ce2:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005ce6:	bf00      	nop
    }

    /* Set the source of LPTIM45 clock*/
    __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
10005ce8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005cec:	f8d3 392c 	ldr.w	r3, [r3, #2348]	; 0x92c
10005cf0:	f023 0207 	bic.w	r2, r3, #7
10005cf4:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005cf8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005cfc:	681b      	ldr	r3, [r3, #0]
10005cfe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005d02:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005d06:	4313      	orrs	r3, r2
10005d08:	f8c1 392c 	str.w	r3, [r1, #2348]	; 0x92c
  }

  /*---------------------------- LPTIM23 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM23) ==
10005d0c:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d10:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d14:	681b      	ldr	r3, [r3, #0]
10005d16:	e9d3 2300 	ldrd	r2, r3, [r3]
10005d1a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
10005d1e:	623b      	str	r3, [r7, #32]
10005d20:	2300      	movs	r3, #0
10005d22:	627b      	str	r3, [r7, #36]	; 0x24
10005d24:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
10005d28:	460b      	mov	r3, r1
10005d2a:	4313      	orrs	r3, r2
10005d2c:	d037      	beq.n	10005d9e <HAL_RCCEx_PeriphCLKConfig+0x199e>
      RCC_PERIPHCLK_LPTIM23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM23CLKSOURCE(PeriphClkInit->Lptim23ClockSelection));

    if (PeriphClkInit->Lptim23ClockSelection == RCC_LPTIM23CLKSOURCE_PLL4)
10005d2e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d32:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d36:	681b      	ldr	r3, [r3, #0]
10005d38:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
10005d3c:	2b01      	cmp	r3, #1
10005d3e:	d11c      	bne.n	10005d7a <HAL_RCCEx_PeriphCLKConfig+0x197a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005d40:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d48:	681b      	ldr	r3, [r3, #0]
10005d4a:	3380      	adds	r3, #128	; 0x80
10005d4c:	4618      	mov	r0, r3
10005d4e:	f7fe f9ff 	bl	10004150 <RCCEx_PLL4_Config>
10005d52:	4603      	mov	r3, r0
10005d54:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
      if (status != HAL_OK)
10005d58:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005d5c:	2b00      	cmp	r3, #0
10005d5e:	d002      	beq.n	10005d66 <HAL_RCCEx_PeriphCLKConfig+0x1966>
      {
        return status;
10005d60:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005d64:	e1d6      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10005d66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005d6a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005d6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005d72:	f043 0320 	orr.w	r3, r3, #32
10005d76:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
    }

    /* Set the source of LPTIM23 clock*/
    __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
10005d7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005d7e:	f8d3 3930 	ldr.w	r3, [r3, #2352]	; 0x930
10005d82:	f023 0207 	bic.w	r2, r3, #7
10005d86:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005d8a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005d8e:	681b      	ldr	r3, [r3, #0]
10005d90:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
10005d94:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005d98:	4313      	orrs	r3, r2
10005d9a:	f8c1 3930 	str.w	r3, [r1, #2352]	; 0x930
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) ==
10005d9e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005da2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005da6:	681b      	ldr	r3, [r3, #0]
10005da8:	e9d3 2300 	ldrd	r2, r3, [r3]
10005dac:	f002 0340 	and.w	r3, r2, #64	; 0x40
10005db0:	61bb      	str	r3, [r7, #24]
10005db2:	2300      	movs	r3, #0
10005db4:	61fb      	str	r3, [r7, #28]
10005db6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
10005dba:	460b      	mov	r3, r1
10005dbc:	4313      	orrs	r3, r2
10005dbe:	d058      	beq.n	10005e72 <HAL_RCCEx_PeriphCLKConfig+0x1a72>
      RCC_PERIPHCLK_LPTIM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
10005dc0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005dc4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005dc8:	681b      	ldr	r3, [r3, #0]
10005dca:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
10005dce:	2b01      	cmp	r3, #1
10005dd0:	d01f      	beq.n	10005e12 <HAL_RCCEx_PeriphCLKConfig+0x1a12>
10005dd2:	2b02      	cmp	r3, #2
10005dd4:	d13b      	bne.n	10005e4e <HAL_RCCEx_PeriphCLKConfig+0x1a4e>
    {
      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10005dd6:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005dda:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005dde:	681b      	ldr	r3, [r3, #0]
10005de0:	3344      	adds	r3, #68	; 0x44
10005de2:	4618      	mov	r0, r3
10005de4:	f7fe f84a 	bl	10003e7c <RCCEx_PLL3_Config>
10005de8:	4603      	mov	r3, r0
10005dea:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005dee:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005df2:	2b00      	cmp	r3, #0
10005df4:	d002      	beq.n	10005dfc <HAL_RCCEx_PeriphCLKConfig+0x19fc>
        {
          return status;
10005df6:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005dfa:	e18b      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10005dfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e00:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10005e04:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005e08:	f043 0320 	orr.w	r3, r3, #32
10005e0c:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        break;
10005e10:	e01d      	b.n	10005e4e <HAL_RCCEx_PeriphCLKConfig+0x1a4e>

      case RCC_LPTIM1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for LPTIM1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10005e12:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e16:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e1a:	681b      	ldr	r3, [r3, #0]
10005e1c:	3380      	adds	r3, #128	; 0x80
10005e1e:	4618      	mov	r0, r3
10005e20:	f7fe f996 	bl	10004150 <RCCEx_PLL4_Config>
10005e24:	4603      	mov	r3, r0
10005e26:	f887 323b 	strb.w	r3, [r7, #571]	; 0x23b
        if (status != HAL_OK)
10005e2a:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005e2e:	2b00      	cmp	r3, #0
10005e30:	d002      	beq.n	10005e38 <HAL_RCCEx_PeriphCLKConfig+0x1a38>
        {
          return status;
10005e32:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
10005e36:	e16d      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10005e38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e3c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10005e40:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005e44:	f043 0310 	orr.w	r3, r3, #16
10005e48:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

        break;
10005e4c:	bf00      	nop
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
10005e4e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005e52:	f8d3 3934 	ldr.w	r3, [r3, #2356]	; 0x934
10005e56:	f023 0207 	bic.w	r2, r3, #7
10005e5a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e62:	681b      	ldr	r3, [r3, #0]
10005e64:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
10005e68:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005e6c:	4313      	orrs	r3, r2
10005e6e:	f8c1 3934 	str.w	r3, [r1, #2356]	; 0x934
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) ==
10005e72:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005e76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005e7a:	681b      	ldr	r3, [r3, #0]
10005e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
10005e80:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
10005e84:	613b      	str	r3, [r7, #16]
10005e86:	2300      	movs	r3, #0
10005e88:	617b      	str	r3, [r7, #20]
10005e8a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
10005e8e:	460b      	mov	r3, r1
10005e90:	4313      	orrs	r3, r2
10005e92:	f000 80c6 	beq.w	10006022 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
10005e96:	4ba2      	ldr	r3, [pc, #648]	; (10006120 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10005e98:	681b      	ldr	r3, [r3, #0]
10005e9a:	4aa1      	ldr	r2, [pc, #644]	; (10006120 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10005e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10005ea0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
10005ea2:	f7fb ff65 	bl	10001d70 <HAL_GetTick>
10005ea6:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10005eaa:	e00a      	b.n	10005ec2 <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10005eac:	f7fb ff60 	bl	10001d70 <HAL_GetTick>
10005eb0:	4602      	mov	r2, r0
10005eb2:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
10005eb6:	1ad3      	subs	r3, r2, r3
10005eb8:	2b64      	cmp	r3, #100	; 0x64
10005eba:	d902      	bls.n	10005ec2 <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
      {
        ret = HAL_TIMEOUT;
10005ebc:	2303      	movs	r3, #3
10005ebe:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10005ec2:	4b97      	ldr	r3, [pc, #604]	; (10006120 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10005ec4:	681b      	ldr	r3, [r3, #0]
10005ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
10005eca:	2b00      	cmp	r3, #0
10005ecc:	d0ee      	beq.n	10005eac <HAL_RCCEx_PeriphCLKConfig+0x1aac>
      }
    }

    if (ret == HAL_OK)
10005ece:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
10005ed2:	2b00      	cmp	r3, #0
10005ed4:	f040 80a2 	bne.w	1000601c <HAL_RCCEx_PeriphCLKConfig+0x1c1c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSRC) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSRC))
10005ed8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005edc:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
10005ee0:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005ee4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005ee8:	681b      	ldr	r3, [r3, #0]
10005eea:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
10005eee:	4053      	eors	r3, r2
10005ef0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
10005ef4:	2b00      	cmp	r3, #0
10005ef6:	f000 8086 	beq.w	10006006 <HAL_RCCEx_PeriphCLKConfig+0x1c06>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSRC));
10005efa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005efe:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005f02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
10005f06:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
10005f0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005f0e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005f12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005f16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
10005f1a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
        __HAL_RCC_BACKUPRESET_RELEASE();
10005f1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005f22:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005f26:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10005f2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
10005f2e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

        /* Set the LSEDrive value */
        __HAL_RCC_LSEDRIVE_CONFIG(tmpreg & RCC_BDCR_LSEDRV);
10005f32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005f36:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005f3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
10005f3e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
10005f42:	f003 0330 	and.w	r3, r3, #48	; 0x30
10005f46:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005f4a:	4313      	orrs	r3, r2
10005f4c:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

        /* RCC_BDCR_LSEON can be enabled for RTC or another IP, re-enable it */
        RCC_OscInitTypeDef RCC_OscInitStructure;
        /* Configure LSE Oscillator*/
        RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_LSE;
10005f50:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f54:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f58:	2204      	movs	r2, #4
10005f5a:	601a      	str	r2, [r3, #0]
        RCC_OscInitStructure.LSEState = (tmpreg & LSE_MASK);
10005f5c:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
10005f60:	f003 020b 	and.w	r2, r3, #11
10005f64:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f68:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f6c:	609a      	str	r2, [r3, #8]

        RCC_OscInitStructure.PLL.PLLState = RCC_PLL_NONE;
10005f6e:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f72:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f76:	2200      	movs	r2, #0
10005f78:	625a      	str	r2, [r3, #36]	; 0x24
        RCC_OscInitStructure.PLL2.PLLState = RCC_PLL_NONE;
10005f7a:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f7e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f82:	2200      	movs	r2, #0
10005f84:	661a      	str	r2, [r3, #96]	; 0x60
        RCC_OscInitStructure.PLL3.PLLState = RCC_PLL_NONE;
10005f86:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f8a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f8e:	2200      	movs	r2, #0
10005f90:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        RCC_OscInitStructure.PLL4.PLLState = RCC_PLL_NONE;
10005f94:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005f98:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
10005f9c:	2200      	movs	r2, #0
10005f9e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
        ret = HAL_RCC_OscConfig(&RCC_OscInitStructure);
10005fa2:	f507 7390 	add.w	r3, r7, #288	; 0x120
10005fa6:	4618      	mov	r0, r3
10005fa8:	f7fc fc0e 	bl	100027c8 <HAL_RCC_OscConfig>
10005fac:	4603      	mov	r3, r0
10005fae:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
        if (ret != HAL_OK)
10005fb2:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
10005fb6:	2b00      	cmp	r3, #0
10005fb8:	d002      	beq.n	10005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1bc0>
        {
          return ret;
10005fba:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
10005fbe:	e0a9      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }

        /* Write the RTCSRC */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
10005fc0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005fc4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10005fc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
10005fcc:	f507 7312 	add.w	r3, r7, #584	; 0x248
10005fd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10005fd4:	681b      	ldr	r3, [r3, #0]
10005fd6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
10005fda:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10005fde:	4313      	orrs	r3, r2
10005fe0:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

        /* Fill up Reserved register mask for BDCR
         * All already filled up or what shouldn't be modified must be put on the mask */
        RESERVED_BDCR_MASK = ~(RCC_BDCR_VSWRST | RCC_BDCR_RTCCKEN | RCC_BDCR_RTCSRC |
10005fe4:	4b4f      	ldr	r3, [pc, #316]	; (10006124 <HAL_RCCEx_PeriphCLKConfig+0x1d24>)
10005fe6:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
                               RCC_BDCR_LSECSSD | RCC_BDCR_LSEDRV | RCC_BDCR_DIGBYP |
                               RCC_BDCR_LSERDY | RCC_BDCR_LSEBYP | RCC_BDCR_LSEON);

        /* Restore the BDCR context: RESERVED registers plus RCC_BDCR_LSECSSON */
        WRITE_REG(RCC->BDCR, (READ_REG(RCC->BDCR) | (tmpreg & RESERVED_BDCR_MASK)));
10005fea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10005fee:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
10005ff2:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
10005ff6:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
10005ffa:	400b      	ands	r3, r1
10005ffc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10006000:	4313      	orrs	r3, r2
10006002:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140

      }/* End RTCSRC changed */

      /*Enable RTC clock   */
      __HAL_RCC_RTC_ENABLE();
10006006:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000600a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000600e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10006012:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
10006016:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
1000601a:	e002      	b.n	10006022 <HAL_RCCEx_PeriphCLKConfig+0x1c22>
    }
    else
    {
      // Enable write access to Backup domain failed
      /* return the error */
      return ret;
1000601c:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
10006020:	e078      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    }
  }

  /*---------------------------- TIMG1 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG1) ==
10006022:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006026:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
1000602a:	681b      	ldr	r3, [r3, #0]
1000602c:	e9d3 2300 	ldrd	r2, r3, [r3]
10006030:	f402 6380 	and.w	r3, r2, #1024	; 0x400
10006034:	60bb      	str	r3, [r7, #8]
10006036:	2300      	movs	r3, #0
10006038:	60fb      	str	r3, [r7, #12]
1000603a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
1000603e:	460b      	mov	r3, r1
10006040:	4313      	orrs	r3, r2
10006042:	d02a      	beq.n	1000609a <HAL_RCCEx_PeriphCLKConfig+0x1c9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection);
10006044:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006048:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
1000604c:	f023 0201 	bic.w	r2, r3, #1
10006050:	f507 7312 	add.w	r3, r7, #584	; 0x248
10006054:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
10006058:	681b      	ldr	r3, [r3, #0]
1000605a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
1000605e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10006062:	4313      	orrs	r3, r2
10006064:	f8c1 3828 	str.w	r3, [r1, #2088]	; 0x828

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10006068:	f7fb fe82 	bl	10001d70 <HAL_GetTick>
1000606c:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
10006070:	e00a      	b.n	10006088 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10006072:	f7fb fe7d 	bl	10001d70 <HAL_GetTick>
10006076:	4602      	mov	r2, r0
10006078:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
1000607c:	1ad3      	subs	r3, r2, r3
1000607e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10006082:	d901      	bls.n	10006088 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
      {
        return HAL_TIMEOUT;
10006084:	2303      	movs	r3, #3
10006086:	e045      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
10006088:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000608c:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
10006090:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10006094:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10006098:	d1eb      	bne.n	10006072 <HAL_RCCEx_PeriphCLKConfig+0x1c72>
      }
    }
  }

  /*---------------------------- TIMG2 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG2) ==
1000609a:	f507 7312 	add.w	r3, r7, #584	; 0x248
1000609e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100060a2:	681b      	ldr	r3, [r3, #0]
100060a4:	e9d3 2300 	ldrd	r2, r3, [r3]
100060a8:	f402 6300 	and.w	r3, r2, #2048	; 0x800
100060ac:	603b      	str	r3, [r7, #0]
100060ae:	2300      	movs	r3, #0
100060b0:	607b      	str	r3, [r7, #4]
100060b2:	e9d7 1200 	ldrd	r1, r2, [r7]
100060b6:	460b      	mov	r3, r1
100060b8:	4313      	orrs	r3, r2
100060ba:	d02a      	beq.n	10006112 <HAL_RCCEx_PeriphCLKConfig+0x1d12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection);
100060bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100060c0:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
100060c4:	f023 0201 	bic.w	r2, r3, #1
100060c8:	f507 7312 	add.w	r3, r7, #584	; 0x248
100060cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
100060d0:	681b      	ldr	r3, [r3, #0]
100060d2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
100060d6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100060da:	4313      	orrs	r3, r2
100060dc:	f8c1 382c 	str.w	r3, [r1, #2092]	; 0x82c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100060e0:	f7fb fe46 	bl	10001d70 <HAL_GetTick>
100060e4:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
100060e8:	e00a      	b.n	10006100 <HAL_RCCEx_PeriphCLKConfig+0x1d00>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100060ea:	f7fb fe41 	bl	10001d70 <HAL_GetTick>
100060ee:	4602      	mov	r2, r0
100060f0:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
100060f4:	1ad3      	subs	r3, r2, r3
100060f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
100060fa:	d901      	bls.n	10006100 <HAL_RCCEx_PeriphCLKConfig+0x1d00>
      {
        return HAL_TIMEOUT;
100060fc:	2303      	movs	r3, #3
100060fe:	e009      	b.n	10006114 <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
10006100:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10006104:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
10006108:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000610c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10006110:	d1eb      	bne.n	100060ea <HAL_RCCEx_PeriphCLKConfig+0x1cea>
      }
    }
  }

  return HAL_OK;
10006112:	2300      	movs	r3, #0
}
10006114:	4618      	mov	r0, r3
10006116:	f507 7712 	add.w	r7, r7, #584	; 0x248
1000611a:	46bd      	mov	sp, r7
1000611c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
10006120:	50001000 	.word	0x50001000
10006124:	7fecfdc0 	.word	0x7fecfdc0

10006128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
10006128:	b580      	push	{r7, lr}
1000612a:	b082      	sub	sp, #8
1000612c:	af00      	add	r7, sp, #0
1000612e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
10006130:	687b      	ldr	r3, [r7, #4]
10006132:	2b00      	cmp	r3, #0
10006134:	d101      	bne.n	1000613a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
10006136:	2301      	movs	r3, #1
10006138:	e01d      	b.n	10006176 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
1000613a:	687b      	ldr	r3, [r7, #4]
1000613c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
10006140:	b2db      	uxtb	r3, r3
10006142:	2b00      	cmp	r3, #0
10006144:	d106      	bne.n	10006154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
10006146:	687b      	ldr	r3, [r7, #4]
10006148:	2200      	movs	r2, #0
1000614a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
1000614e:	6878      	ldr	r0, [r7, #4]
10006150:	f7fb fd4a 	bl	10001be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
10006154:	687b      	ldr	r3, [r7, #4]
10006156:	2202      	movs	r2, #2
10006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
1000615c:	687b      	ldr	r3, [r7, #4]
1000615e:	681a      	ldr	r2, [r3, #0]
10006160:	687b      	ldr	r3, [r7, #4]
10006162:	3304      	adds	r3, #4
10006164:	4619      	mov	r1, r3
10006166:	4610      	mov	r0, r2
10006168:	f000 fddc 	bl	10006d24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
1000616c:	687b      	ldr	r3, [r7, #4]
1000616e:	2201      	movs	r2, #1
10006170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
10006174:	2300      	movs	r3, #0
}
10006176:	4618      	mov	r0, r3
10006178:	3708      	adds	r7, #8
1000617a:	46bd      	mov	sp, r7
1000617c:	bd80      	pop	{r7, pc}
	...

10006180 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
10006180:	b480      	push	{r7}
10006182:	b085      	sub	sp, #20
10006184:	af00      	add	r7, sp, #0
10006186:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
10006188:	687b      	ldr	r3, [r7, #4]
1000618a:	681b      	ldr	r3, [r3, #0]
1000618c:	68da      	ldr	r2, [r3, #12]
1000618e:	687b      	ldr	r3, [r7, #4]
10006190:	681b      	ldr	r3, [r3, #0]
10006192:	f042 0201 	orr.w	r2, r2, #1
10006196:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
10006198:	687b      	ldr	r3, [r7, #4]
1000619a:	681b      	ldr	r3, [r3, #0]
1000619c:	689a      	ldr	r2, [r3, #8]
1000619e:	4b0c      	ldr	r3, [pc, #48]	; (100061d0 <HAL_TIM_Base_Start_IT+0x50>)
100061a0:	4013      	ands	r3, r2
100061a2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
100061a4:	68fb      	ldr	r3, [r7, #12]
100061a6:	2b06      	cmp	r3, #6
100061a8:	d00b      	beq.n	100061c2 <HAL_TIM_Base_Start_IT+0x42>
100061aa:	68fb      	ldr	r3, [r7, #12]
100061ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
100061b0:	d007      	beq.n	100061c2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
100061b2:	687b      	ldr	r3, [r7, #4]
100061b4:	681b      	ldr	r3, [r3, #0]
100061b6:	681a      	ldr	r2, [r3, #0]
100061b8:	687b      	ldr	r3, [r7, #4]
100061ba:	681b      	ldr	r3, [r3, #0]
100061bc:	f042 0201 	orr.w	r2, r2, #1
100061c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
100061c2:	2300      	movs	r3, #0
}
100061c4:	4618      	mov	r0, r3
100061c6:	3714      	adds	r7, #20
100061c8:	46bd      	mov	sp, r7
100061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
100061ce:	4770      	bx	lr
100061d0:	00010007 	.word	0x00010007

100061d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
100061d4:	b580      	push	{r7, lr}
100061d6:	b082      	sub	sp, #8
100061d8:	af00      	add	r7, sp, #0
100061da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
100061dc:	687b      	ldr	r3, [r7, #4]
100061de:	2b00      	cmp	r3, #0
100061e0:	d101      	bne.n	100061e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
100061e2:	2301      	movs	r3, #1
100061e4:	e01d      	b.n	10006222 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
100061e6:	687b      	ldr	r3, [r7, #4]
100061e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
100061ec:	b2db      	uxtb	r3, r3
100061ee:	2b00      	cmp	r3, #0
100061f0:	d106      	bne.n	10006200 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
100061f2:	687b      	ldr	r3, [r7, #4]
100061f4:	2200      	movs	r2, #0
100061f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
100061fa:	6878      	ldr	r0, [r7, #4]
100061fc:	f7fb fd0e 	bl	10001c1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
10006200:	687b      	ldr	r3, [r7, #4]
10006202:	2202      	movs	r2, #2
10006204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
10006208:	687b      	ldr	r3, [r7, #4]
1000620a:	681a      	ldr	r2, [r3, #0]
1000620c:	687b      	ldr	r3, [r7, #4]
1000620e:	3304      	adds	r3, #4
10006210:	4619      	mov	r1, r3
10006212:	4610      	mov	r0, r2
10006214:	f000 fd86 	bl	10006d24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
10006218:	687b      	ldr	r3, [r7, #4]
1000621a:	2201      	movs	r2, #1
1000621c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
10006220:	2300      	movs	r3, #0
}
10006222:	4618      	mov	r0, r3
10006224:	3708      	adds	r7, #8
10006226:	46bd      	mov	sp, r7
10006228:	bd80      	pop	{r7, pc}
	...

1000622c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
1000622c:	b580      	push	{r7, lr}
1000622e:	b084      	sub	sp, #16
10006230:	af00      	add	r7, sp, #0
10006232:	6078      	str	r0, [r7, #4]
10006234:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
10006236:	687b      	ldr	r3, [r7, #4]
10006238:	681b      	ldr	r3, [r3, #0]
1000623a:	2201      	movs	r2, #1
1000623c:	6839      	ldr	r1, [r7, #0]
1000623e:	4618      	mov	r0, r3
10006240:	f001 fa96 	bl	10007770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
10006244:	687b      	ldr	r3, [r7, #4]
10006246:	681b      	ldr	r3, [r3, #0]
10006248:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
1000624c:	d013      	beq.n	10006276 <HAL_TIM_PWM_Start+0x4a>
1000624e:	687b      	ldr	r3, [r7, #4]
10006250:	681b      	ldr	r3, [r3, #0]
10006252:	4a1c      	ldr	r2, [pc, #112]	; (100062c4 <HAL_TIM_PWM_Start+0x98>)
10006254:	4293      	cmp	r3, r2
10006256:	d00e      	beq.n	10006276 <HAL_TIM_PWM_Start+0x4a>
10006258:	687b      	ldr	r3, [r7, #4]
1000625a:	681b      	ldr	r3, [r3, #0]
1000625c:	4a1a      	ldr	r2, [pc, #104]	; (100062c8 <HAL_TIM_PWM_Start+0x9c>)
1000625e:	4293      	cmp	r3, r2
10006260:	d009      	beq.n	10006276 <HAL_TIM_PWM_Start+0x4a>
10006262:	687b      	ldr	r3, [r7, #4]
10006264:	681b      	ldr	r3, [r3, #0]
10006266:	4a19      	ldr	r2, [pc, #100]	; (100062cc <HAL_TIM_PWM_Start+0xa0>)
10006268:	4293      	cmp	r3, r2
1000626a:	d004      	beq.n	10006276 <HAL_TIM_PWM_Start+0x4a>
1000626c:	687b      	ldr	r3, [r7, #4]
1000626e:	681b      	ldr	r3, [r3, #0]
10006270:	4a17      	ldr	r2, [pc, #92]	; (100062d0 <HAL_TIM_PWM_Start+0xa4>)
10006272:	4293      	cmp	r3, r2
10006274:	d101      	bne.n	1000627a <HAL_TIM_PWM_Start+0x4e>
10006276:	2301      	movs	r3, #1
10006278:	e000      	b.n	1000627c <HAL_TIM_PWM_Start+0x50>
1000627a:	2300      	movs	r3, #0
1000627c:	2b00      	cmp	r3, #0
1000627e:	d007      	beq.n	10006290 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
10006280:	687b      	ldr	r3, [r7, #4]
10006282:	681b      	ldr	r3, [r3, #0]
10006284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
10006286:	687b      	ldr	r3, [r7, #4]
10006288:	681b      	ldr	r3, [r3, #0]
1000628a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
1000628e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
10006290:	687b      	ldr	r3, [r7, #4]
10006292:	681b      	ldr	r3, [r3, #0]
10006294:	689a      	ldr	r2, [r3, #8]
10006296:	4b0f      	ldr	r3, [pc, #60]	; (100062d4 <HAL_TIM_PWM_Start+0xa8>)
10006298:	4013      	ands	r3, r2
1000629a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1000629c:	68fb      	ldr	r3, [r7, #12]
1000629e:	2b06      	cmp	r3, #6
100062a0:	d00b      	beq.n	100062ba <HAL_TIM_PWM_Start+0x8e>
100062a2:	68fb      	ldr	r3, [r7, #12]
100062a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
100062a8:	d007      	beq.n	100062ba <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
100062aa:	687b      	ldr	r3, [r7, #4]
100062ac:	681b      	ldr	r3, [r3, #0]
100062ae:	681a      	ldr	r2, [r3, #0]
100062b0:	687b      	ldr	r3, [r7, #4]
100062b2:	681b      	ldr	r3, [r3, #0]
100062b4:	f042 0201 	orr.w	r2, r2, #1
100062b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
100062ba:	2300      	movs	r3, #0
}
100062bc:	4618      	mov	r0, r3
100062be:	3710      	adds	r7, #16
100062c0:	46bd      	mov	sp, r7
100062c2:	bd80      	pop	{r7, pc}
100062c4:	44001000 	.word	0x44001000
100062c8:	44006000 	.word	0x44006000
100062cc:	44007000 	.word	0x44007000
100062d0:	44008000 	.word	0x44008000
100062d4:	00010007 	.word	0x00010007

100062d8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
100062d8:	b580      	push	{r7, lr}
100062da:	b082      	sub	sp, #8
100062dc:	af00      	add	r7, sp, #0
100062de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
100062e0:	687b      	ldr	r3, [r7, #4]
100062e2:	2b00      	cmp	r3, #0
100062e4:	d101      	bne.n	100062ea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
100062e6:	2301      	movs	r3, #1
100062e8:	e01d      	b.n	10006326 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
100062ea:	687b      	ldr	r3, [r7, #4]
100062ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
100062f0:	b2db      	uxtb	r3, r3
100062f2:	2b00      	cmp	r3, #0
100062f4:	d106      	bne.n	10006304 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
100062f6:	687b      	ldr	r3, [r7, #4]
100062f8:	2200      	movs	r2, #0
100062fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
100062fe:	6878      	ldr	r0, [r7, #4]
10006300:	f7fb fc20 	bl	10001b44 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
10006304:	687b      	ldr	r3, [r7, #4]
10006306:	2202      	movs	r2, #2
10006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
1000630c:	687b      	ldr	r3, [r7, #4]
1000630e:	681a      	ldr	r2, [r3, #0]
10006310:	687b      	ldr	r3, [r7, #4]
10006312:	3304      	adds	r3, #4
10006314:	4619      	mov	r1, r3
10006316:	4610      	mov	r0, r2
10006318:	f000 fd04 	bl	10006d24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
1000631c:	687b      	ldr	r3, [r7, #4]
1000631e:	2201      	movs	r2, #1
10006320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
10006324:	2300      	movs	r3, #0
}
10006326:	4618      	mov	r0, r3
10006328:	3708      	adds	r7, #8
1000632a:	46bd      	mov	sp, r7
1000632c:	bd80      	pop	{r7, pc}
	...

10006330 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
10006330:	b580      	push	{r7, lr}
10006332:	b084      	sub	sp, #16
10006334:	af00      	add	r7, sp, #0
10006336:	6078      	str	r0, [r7, #4]
10006338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
1000633a:	683b      	ldr	r3, [r7, #0]
1000633c:	2b0c      	cmp	r3, #12
1000633e:	d841      	bhi.n	100063c4 <HAL_TIM_IC_Start_IT+0x94>
10006340:	a201      	add	r2, pc, #4	; (adr r2, 10006348 <HAL_TIM_IC_Start_IT+0x18>)
10006342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10006346:	bf00      	nop
10006348:	1000637d 	.word	0x1000637d
1000634c:	100063c5 	.word	0x100063c5
10006350:	100063c5 	.word	0x100063c5
10006354:	100063c5 	.word	0x100063c5
10006358:	1000638f 	.word	0x1000638f
1000635c:	100063c5 	.word	0x100063c5
10006360:	100063c5 	.word	0x100063c5
10006364:	100063c5 	.word	0x100063c5
10006368:	100063a1 	.word	0x100063a1
1000636c:	100063c5 	.word	0x100063c5
10006370:	100063c5 	.word	0x100063c5
10006374:	100063c5 	.word	0x100063c5
10006378:	100063b3 	.word	0x100063b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1000637c:	687b      	ldr	r3, [r7, #4]
1000637e:	681b      	ldr	r3, [r3, #0]
10006380:	68da      	ldr	r2, [r3, #12]
10006382:	687b      	ldr	r3, [r7, #4]
10006384:	681b      	ldr	r3, [r3, #0]
10006386:	f042 0202 	orr.w	r2, r2, #2
1000638a:	60da      	str	r2, [r3, #12]
      break;
1000638c:	e01b      	b.n	100063c6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1000638e:	687b      	ldr	r3, [r7, #4]
10006390:	681b      	ldr	r3, [r3, #0]
10006392:	68da      	ldr	r2, [r3, #12]
10006394:	687b      	ldr	r3, [r7, #4]
10006396:	681b      	ldr	r3, [r3, #0]
10006398:	f042 0204 	orr.w	r2, r2, #4
1000639c:	60da      	str	r2, [r3, #12]
      break;
1000639e:	e012      	b.n	100063c6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
100063a0:	687b      	ldr	r3, [r7, #4]
100063a2:	681b      	ldr	r3, [r3, #0]
100063a4:	68da      	ldr	r2, [r3, #12]
100063a6:	687b      	ldr	r3, [r7, #4]
100063a8:	681b      	ldr	r3, [r3, #0]
100063aa:	f042 0208 	orr.w	r2, r2, #8
100063ae:	60da      	str	r2, [r3, #12]
      break;
100063b0:	e009      	b.n	100063c6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
100063b2:	687b      	ldr	r3, [r7, #4]
100063b4:	681b      	ldr	r3, [r3, #0]
100063b6:	68da      	ldr	r2, [r3, #12]
100063b8:	687b      	ldr	r3, [r7, #4]
100063ba:	681b      	ldr	r3, [r3, #0]
100063bc:	f042 0210 	orr.w	r2, r2, #16
100063c0:	60da      	str	r2, [r3, #12]
      break;
100063c2:	e000      	b.n	100063c6 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
100063c4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
100063c6:	687b      	ldr	r3, [r7, #4]
100063c8:	681b      	ldr	r3, [r3, #0]
100063ca:	2201      	movs	r2, #1
100063cc:	6839      	ldr	r1, [r7, #0]
100063ce:	4618      	mov	r0, r3
100063d0:	f001 f9ce 	bl	10007770 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
100063d4:	687b      	ldr	r3, [r7, #4]
100063d6:	681b      	ldr	r3, [r3, #0]
100063d8:	689a      	ldr	r2, [r3, #8]
100063da:	4b0b      	ldr	r3, [pc, #44]	; (10006408 <HAL_TIM_IC_Start_IT+0xd8>)
100063dc:	4013      	ands	r3, r2
100063de:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
100063e0:	68fb      	ldr	r3, [r7, #12]
100063e2:	2b06      	cmp	r3, #6
100063e4:	d00b      	beq.n	100063fe <HAL_TIM_IC_Start_IT+0xce>
100063e6:	68fb      	ldr	r3, [r7, #12]
100063e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
100063ec:	d007      	beq.n	100063fe <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
100063ee:	687b      	ldr	r3, [r7, #4]
100063f0:	681b      	ldr	r3, [r3, #0]
100063f2:	681a      	ldr	r2, [r3, #0]
100063f4:	687b      	ldr	r3, [r7, #4]
100063f6:	681b      	ldr	r3, [r3, #0]
100063f8:	f042 0201 	orr.w	r2, r2, #1
100063fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
100063fe:	2300      	movs	r3, #0
}
10006400:	4618      	mov	r0, r3
10006402:	3710      	adds	r7, #16
10006404:	46bd      	mov	sp, r7
10006406:	bd80      	pop	{r7, pc}
10006408:	00010007 	.word	0x00010007

1000640c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
1000640c:	b580      	push	{r7, lr}
1000640e:	b086      	sub	sp, #24
10006410:	af00      	add	r7, sp, #0
10006412:	6078      	str	r0, [r7, #4]
10006414:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
10006416:	687b      	ldr	r3, [r7, #4]
10006418:	2b00      	cmp	r3, #0
1000641a:	d101      	bne.n	10006420 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
1000641c:	2301      	movs	r3, #1
1000641e:	e083      	b.n	10006528 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
10006420:	687b      	ldr	r3, [r7, #4]
10006422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
10006426:	b2db      	uxtb	r3, r3
10006428:	2b00      	cmp	r3, #0
1000642a:	d106      	bne.n	1000643a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
1000642c:	687b      	ldr	r3, [r7, #4]
1000642e:	2200      	movs	r2, #0
10006430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
10006434:	6878      	ldr	r0, [r7, #4]
10006436:	f000 f87b 	bl	10006530 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
1000643a:	687b      	ldr	r3, [r7, #4]
1000643c:	2202      	movs	r2, #2
1000643e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
10006442:	687b      	ldr	r3, [r7, #4]
10006444:	681b      	ldr	r3, [r3, #0]
10006446:	689b      	ldr	r3, [r3, #8]
10006448:	687a      	ldr	r2, [r7, #4]
1000644a:	6812      	ldr	r2, [r2, #0]
1000644c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
10006450:	f023 0307 	bic.w	r3, r3, #7
10006454:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
10006456:	687b      	ldr	r3, [r7, #4]
10006458:	681a      	ldr	r2, [r3, #0]
1000645a:	687b      	ldr	r3, [r7, #4]
1000645c:	3304      	adds	r3, #4
1000645e:	4619      	mov	r1, r3
10006460:	4610      	mov	r0, r2
10006462:	f000 fc5f 	bl	10006d24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
10006466:	687b      	ldr	r3, [r7, #4]
10006468:	681b      	ldr	r3, [r3, #0]
1000646a:	689b      	ldr	r3, [r3, #8]
1000646c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
1000646e:	687b      	ldr	r3, [r7, #4]
10006470:	681b      	ldr	r3, [r3, #0]
10006472:	699b      	ldr	r3, [r3, #24]
10006474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
10006476:	687b      	ldr	r3, [r7, #4]
10006478:	681b      	ldr	r3, [r3, #0]
1000647a:	6a1b      	ldr	r3, [r3, #32]
1000647c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
1000647e:	683b      	ldr	r3, [r7, #0]
10006480:	681b      	ldr	r3, [r3, #0]
10006482:	697a      	ldr	r2, [r7, #20]
10006484:	4313      	orrs	r3, r2
10006486:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
10006488:	693b      	ldr	r3, [r7, #16]
1000648a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
1000648e:	f023 0303 	bic.w	r3, r3, #3
10006492:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
10006494:	683b      	ldr	r3, [r7, #0]
10006496:	689a      	ldr	r2, [r3, #8]
10006498:	683b      	ldr	r3, [r7, #0]
1000649a:	699b      	ldr	r3, [r3, #24]
1000649c:	021b      	lsls	r3, r3, #8
1000649e:	4313      	orrs	r3, r2
100064a0:	693a      	ldr	r2, [r7, #16]
100064a2:	4313      	orrs	r3, r2
100064a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
100064a6:	693b      	ldr	r3, [r7, #16]
100064a8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
100064ac:	f023 030c 	bic.w	r3, r3, #12
100064b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
100064b2:	693b      	ldr	r3, [r7, #16]
100064b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
100064b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
100064bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
100064be:	683b      	ldr	r3, [r7, #0]
100064c0:	68da      	ldr	r2, [r3, #12]
100064c2:	683b      	ldr	r3, [r7, #0]
100064c4:	69db      	ldr	r3, [r3, #28]
100064c6:	021b      	lsls	r3, r3, #8
100064c8:	4313      	orrs	r3, r2
100064ca:	693a      	ldr	r2, [r7, #16]
100064cc:	4313      	orrs	r3, r2
100064ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
100064d0:	683b      	ldr	r3, [r7, #0]
100064d2:	691b      	ldr	r3, [r3, #16]
100064d4:	011a      	lsls	r2, r3, #4
100064d6:	683b      	ldr	r3, [r7, #0]
100064d8:	6a1b      	ldr	r3, [r3, #32]
100064da:	031b      	lsls	r3, r3, #12
100064dc:	4313      	orrs	r3, r2
100064de:	693a      	ldr	r2, [r7, #16]
100064e0:	4313      	orrs	r3, r2
100064e2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
100064e4:	68fb      	ldr	r3, [r7, #12]
100064e6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
100064ea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
100064ec:	68fb      	ldr	r3, [r7, #12]
100064ee:	f023 0388 	bic.w	r3, r3, #136	; 0x88
100064f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
100064f4:	683b      	ldr	r3, [r7, #0]
100064f6:	685a      	ldr	r2, [r3, #4]
100064f8:	683b      	ldr	r3, [r7, #0]
100064fa:	695b      	ldr	r3, [r3, #20]
100064fc:	011b      	lsls	r3, r3, #4
100064fe:	4313      	orrs	r3, r2
10006500:	68fa      	ldr	r2, [r7, #12]
10006502:	4313      	orrs	r3, r2
10006504:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
10006506:	687b      	ldr	r3, [r7, #4]
10006508:	681b      	ldr	r3, [r3, #0]
1000650a:	697a      	ldr	r2, [r7, #20]
1000650c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
1000650e:	687b      	ldr	r3, [r7, #4]
10006510:	681b      	ldr	r3, [r3, #0]
10006512:	693a      	ldr	r2, [r7, #16]
10006514:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
10006516:	687b      	ldr	r3, [r7, #4]
10006518:	681b      	ldr	r3, [r3, #0]
1000651a:	68fa      	ldr	r2, [r7, #12]
1000651c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
1000651e:	687b      	ldr	r3, [r7, #4]
10006520:	2201      	movs	r2, #1
10006522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
10006526:	2300      	movs	r3, #0
}
10006528:	4618      	mov	r0, r3
1000652a:	3718      	adds	r7, #24
1000652c:	46bd      	mov	sp, r7
1000652e:	bd80      	pop	{r7, pc}

10006530 <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
10006530:	b480      	push	{r7}
10006532:	b083      	sub	sp, #12
10006534:	af00      	add	r7, sp, #0
10006536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
10006538:	bf00      	nop
1000653a:	370c      	adds	r7, #12
1000653c:	46bd      	mov	sp, r7
1000653e:	f85d 7b04 	ldr.w	r7, [sp], #4
10006542:	4770      	bx	lr

10006544 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
10006544:	b580      	push	{r7, lr}
10006546:	b082      	sub	sp, #8
10006548:	af00      	add	r7, sp, #0
1000654a:	6078      	str	r0, [r7, #4]
1000654c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
1000654e:	683b      	ldr	r3, [r7, #0]
10006550:	2b00      	cmp	r3, #0
10006552:	d003      	beq.n	1000655c <HAL_TIM_Encoder_Start+0x18>
10006554:	683b      	ldr	r3, [r7, #0]
10006556:	2b04      	cmp	r3, #4
10006558:	d008      	beq.n	1000656c <HAL_TIM_Encoder_Start+0x28>
1000655a:	e00f      	b.n	1000657c <HAL_TIM_Encoder_Start+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
1000655c:	687b      	ldr	r3, [r7, #4]
1000655e:	681b      	ldr	r3, [r3, #0]
10006560:	2201      	movs	r2, #1
10006562:	2100      	movs	r1, #0
10006564:	4618      	mov	r0, r3
10006566:	f001 f903 	bl	10007770 <TIM_CCxChannelCmd>
      break;
1000656a:	e016      	b.n	1000659a <HAL_TIM_Encoder_Start+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
1000656c:	687b      	ldr	r3, [r7, #4]
1000656e:	681b      	ldr	r3, [r3, #0]
10006570:	2201      	movs	r2, #1
10006572:	2104      	movs	r1, #4
10006574:	4618      	mov	r0, r3
10006576:	f001 f8fb 	bl	10007770 <TIM_CCxChannelCmd>
      break;
1000657a:	e00e      	b.n	1000659a <HAL_TIM_Encoder_Start+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
1000657c:	687b      	ldr	r3, [r7, #4]
1000657e:	681b      	ldr	r3, [r3, #0]
10006580:	2201      	movs	r2, #1
10006582:	2100      	movs	r1, #0
10006584:	4618      	mov	r0, r3
10006586:	f001 f8f3 	bl	10007770 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
1000658a:	687b      	ldr	r3, [r7, #4]
1000658c:	681b      	ldr	r3, [r3, #0]
1000658e:	2201      	movs	r2, #1
10006590:	2104      	movs	r1, #4
10006592:	4618      	mov	r0, r3
10006594:	f001 f8ec 	bl	10007770 <TIM_CCxChannelCmd>
      break;
10006598:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
1000659a:	687b      	ldr	r3, [r7, #4]
1000659c:	681b      	ldr	r3, [r3, #0]
1000659e:	681a      	ldr	r2, [r3, #0]
100065a0:	687b      	ldr	r3, [r7, #4]
100065a2:	681b      	ldr	r3, [r3, #0]
100065a4:	f042 0201 	orr.w	r2, r2, #1
100065a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
100065aa:	2300      	movs	r3, #0
}
100065ac:	4618      	mov	r0, r3
100065ae:	3708      	adds	r7, #8
100065b0:	46bd      	mov	sp, r7
100065b2:	bd80      	pop	{r7, pc}

100065b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
100065b4:	b580      	push	{r7, lr}
100065b6:	b082      	sub	sp, #8
100065b8:	af00      	add	r7, sp, #0
100065ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
100065bc:	687b      	ldr	r3, [r7, #4]
100065be:	681b      	ldr	r3, [r3, #0]
100065c0:	691b      	ldr	r3, [r3, #16]
100065c2:	f003 0302 	and.w	r3, r3, #2
100065c6:	2b02      	cmp	r3, #2
100065c8:	d122      	bne.n	10006610 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
100065ca:	687b      	ldr	r3, [r7, #4]
100065cc:	681b      	ldr	r3, [r3, #0]
100065ce:	68db      	ldr	r3, [r3, #12]
100065d0:	f003 0302 	and.w	r3, r3, #2
100065d4:	2b02      	cmp	r3, #2
100065d6:	d11b      	bne.n	10006610 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
100065d8:	687b      	ldr	r3, [r7, #4]
100065da:	681b      	ldr	r3, [r3, #0]
100065dc:	f06f 0202 	mvn.w	r2, #2
100065e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
100065e2:	687b      	ldr	r3, [r7, #4]
100065e4:	2201      	movs	r2, #1
100065e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
100065e8:	687b      	ldr	r3, [r7, #4]
100065ea:	681b      	ldr	r3, [r3, #0]
100065ec:	699b      	ldr	r3, [r3, #24]
100065ee:	f003 0303 	and.w	r3, r3, #3
100065f2:	2b00      	cmp	r3, #0
100065f4:	d003      	beq.n	100065fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
100065f6:	6878      	ldr	r0, [r7, #4]
100065f8:	f7fa fae0 	bl	10000bbc <HAL_TIM_IC_CaptureCallback>
100065fc:	e005      	b.n	1000660a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
100065fe:	6878      	ldr	r0, [r7, #4]
10006600:	f000 fb72 	bl	10006ce8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
10006604:	6878      	ldr	r0, [r7, #4]
10006606:	f000 fb79 	bl	10006cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
1000660a:	687b      	ldr	r3, [r7, #4]
1000660c:	2200      	movs	r2, #0
1000660e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
10006610:	687b      	ldr	r3, [r7, #4]
10006612:	681b      	ldr	r3, [r3, #0]
10006614:	691b      	ldr	r3, [r3, #16]
10006616:	f003 0304 	and.w	r3, r3, #4
1000661a:	2b04      	cmp	r3, #4
1000661c:	d122      	bne.n	10006664 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
1000661e:	687b      	ldr	r3, [r7, #4]
10006620:	681b      	ldr	r3, [r3, #0]
10006622:	68db      	ldr	r3, [r3, #12]
10006624:	f003 0304 	and.w	r3, r3, #4
10006628:	2b04      	cmp	r3, #4
1000662a:	d11b      	bne.n	10006664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
1000662c:	687b      	ldr	r3, [r7, #4]
1000662e:	681b      	ldr	r3, [r3, #0]
10006630:	f06f 0204 	mvn.w	r2, #4
10006634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
10006636:	687b      	ldr	r3, [r7, #4]
10006638:	2202      	movs	r2, #2
1000663a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
1000663c:	687b      	ldr	r3, [r7, #4]
1000663e:	681b      	ldr	r3, [r3, #0]
10006640:	699b      	ldr	r3, [r3, #24]
10006642:	f403 7340 	and.w	r3, r3, #768	; 0x300
10006646:	2b00      	cmp	r3, #0
10006648:	d003      	beq.n	10006652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
1000664a:	6878      	ldr	r0, [r7, #4]
1000664c:	f7fa fab6 	bl	10000bbc <HAL_TIM_IC_CaptureCallback>
10006650:	e005      	b.n	1000665e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
10006652:	6878      	ldr	r0, [r7, #4]
10006654:	f000 fb48 	bl	10006ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
10006658:	6878      	ldr	r0, [r7, #4]
1000665a:	f000 fb4f 	bl	10006cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
1000665e:	687b      	ldr	r3, [r7, #4]
10006660:	2200      	movs	r2, #0
10006662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
10006664:	687b      	ldr	r3, [r7, #4]
10006666:	681b      	ldr	r3, [r3, #0]
10006668:	691b      	ldr	r3, [r3, #16]
1000666a:	f003 0308 	and.w	r3, r3, #8
1000666e:	2b08      	cmp	r3, #8
10006670:	d122      	bne.n	100066b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
10006672:	687b      	ldr	r3, [r7, #4]
10006674:	681b      	ldr	r3, [r3, #0]
10006676:	68db      	ldr	r3, [r3, #12]
10006678:	f003 0308 	and.w	r3, r3, #8
1000667c:	2b08      	cmp	r3, #8
1000667e:	d11b      	bne.n	100066b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
10006680:	687b      	ldr	r3, [r7, #4]
10006682:	681b      	ldr	r3, [r3, #0]
10006684:	f06f 0208 	mvn.w	r2, #8
10006688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
1000668a:	687b      	ldr	r3, [r7, #4]
1000668c:	2204      	movs	r2, #4
1000668e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
10006690:	687b      	ldr	r3, [r7, #4]
10006692:	681b      	ldr	r3, [r3, #0]
10006694:	69db      	ldr	r3, [r3, #28]
10006696:	f003 0303 	and.w	r3, r3, #3
1000669a:	2b00      	cmp	r3, #0
1000669c:	d003      	beq.n	100066a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
1000669e:	6878      	ldr	r0, [r7, #4]
100066a0:	f7fa fa8c 	bl	10000bbc <HAL_TIM_IC_CaptureCallback>
100066a4:	e005      	b.n	100066b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
100066a6:	6878      	ldr	r0, [r7, #4]
100066a8:	f000 fb1e 	bl	10006ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
100066ac:	6878      	ldr	r0, [r7, #4]
100066ae:	f000 fb25 	bl	10006cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
100066b2:	687b      	ldr	r3, [r7, #4]
100066b4:	2200      	movs	r2, #0
100066b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
100066b8:	687b      	ldr	r3, [r7, #4]
100066ba:	681b      	ldr	r3, [r3, #0]
100066bc:	691b      	ldr	r3, [r3, #16]
100066be:	f003 0310 	and.w	r3, r3, #16
100066c2:	2b10      	cmp	r3, #16
100066c4:	d122      	bne.n	1000670c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
100066c6:	687b      	ldr	r3, [r7, #4]
100066c8:	681b      	ldr	r3, [r3, #0]
100066ca:	68db      	ldr	r3, [r3, #12]
100066cc:	f003 0310 	and.w	r3, r3, #16
100066d0:	2b10      	cmp	r3, #16
100066d2:	d11b      	bne.n	1000670c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
100066d4:	687b      	ldr	r3, [r7, #4]
100066d6:	681b      	ldr	r3, [r3, #0]
100066d8:	f06f 0210 	mvn.w	r2, #16
100066dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
100066de:	687b      	ldr	r3, [r7, #4]
100066e0:	2208      	movs	r2, #8
100066e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
100066e4:	687b      	ldr	r3, [r7, #4]
100066e6:	681b      	ldr	r3, [r3, #0]
100066e8:	69db      	ldr	r3, [r3, #28]
100066ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
100066ee:	2b00      	cmp	r3, #0
100066f0:	d003      	beq.n	100066fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
100066f2:	6878      	ldr	r0, [r7, #4]
100066f4:	f7fa fa62 	bl	10000bbc <HAL_TIM_IC_CaptureCallback>
100066f8:	e005      	b.n	10006706 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
100066fa:	6878      	ldr	r0, [r7, #4]
100066fc:	f000 faf4 	bl	10006ce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
10006700:	6878      	ldr	r0, [r7, #4]
10006702:	f000 fafb 	bl	10006cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
10006706:	687b      	ldr	r3, [r7, #4]
10006708:	2200      	movs	r2, #0
1000670a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
1000670c:	687b      	ldr	r3, [r7, #4]
1000670e:	681b      	ldr	r3, [r3, #0]
10006710:	691b      	ldr	r3, [r3, #16]
10006712:	f003 0301 	and.w	r3, r3, #1
10006716:	2b01      	cmp	r3, #1
10006718:	d10e      	bne.n	10006738 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
1000671a:	687b      	ldr	r3, [r7, #4]
1000671c:	681b      	ldr	r3, [r3, #0]
1000671e:	68db      	ldr	r3, [r3, #12]
10006720:	f003 0301 	and.w	r3, r3, #1
10006724:	2b01      	cmp	r3, #1
10006726:	d107      	bne.n	10006738 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
10006728:	687b      	ldr	r3, [r7, #4]
1000672a:	681b      	ldr	r3, [r3, #0]
1000672c:	f06f 0201 	mvn.w	r2, #1
10006730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
10006732:	6878      	ldr	r0, [r7, #4]
10006734:	f7fa fa94 	bl	10000c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
10006738:	687b      	ldr	r3, [r7, #4]
1000673a:	681b      	ldr	r3, [r3, #0]
1000673c:	691b      	ldr	r3, [r3, #16]
1000673e:	f003 0380 	and.w	r3, r3, #128	; 0x80
10006742:	2b80      	cmp	r3, #128	; 0x80
10006744:	d10e      	bne.n	10006764 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
10006746:	687b      	ldr	r3, [r7, #4]
10006748:	681b      	ldr	r3, [r3, #0]
1000674a:	68db      	ldr	r3, [r3, #12]
1000674c:	f003 0380 	and.w	r3, r3, #128	; 0x80
10006750:	2b80      	cmp	r3, #128	; 0x80
10006752:	d107      	bne.n	10006764 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
10006754:	687b      	ldr	r3, [r7, #4]
10006756:	681b      	ldr	r3, [r3, #0]
10006758:	f06f 0280 	mvn.w	r2, #128	; 0x80
1000675c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
1000675e:	6878      	ldr	r0, [r7, #4]
10006760:	f001 f92e 	bl	100079c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
10006764:	687b      	ldr	r3, [r7, #4]
10006766:	681b      	ldr	r3, [r3, #0]
10006768:	691b      	ldr	r3, [r3, #16]
1000676a:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000676e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10006772:	d10e      	bne.n	10006792 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
10006774:	687b      	ldr	r3, [r7, #4]
10006776:	681b      	ldr	r3, [r3, #0]
10006778:	68db      	ldr	r3, [r3, #12]
1000677a:	f003 0380 	and.w	r3, r3, #128	; 0x80
1000677e:	2b80      	cmp	r3, #128	; 0x80
10006780:	d107      	bne.n	10006792 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
10006782:	687b      	ldr	r3, [r7, #4]
10006784:	681b      	ldr	r3, [r3, #0]
10006786:	f46f 7280 	mvn.w	r2, #256	; 0x100
1000678a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
1000678c:	6878      	ldr	r0, [r7, #4]
1000678e:	f001 f921 	bl	100079d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
10006792:	687b      	ldr	r3, [r7, #4]
10006794:	681b      	ldr	r3, [r3, #0]
10006796:	691b      	ldr	r3, [r3, #16]
10006798:	f003 0340 	and.w	r3, r3, #64	; 0x40
1000679c:	2b40      	cmp	r3, #64	; 0x40
1000679e:	d10e      	bne.n	100067be <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
100067a0:	687b      	ldr	r3, [r7, #4]
100067a2:	681b      	ldr	r3, [r3, #0]
100067a4:	68db      	ldr	r3, [r3, #12]
100067a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
100067aa:	2b40      	cmp	r3, #64	; 0x40
100067ac:	d107      	bne.n	100067be <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
100067ae:	687b      	ldr	r3, [r7, #4]
100067b0:	681b      	ldr	r3, [r3, #0]
100067b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
100067b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
100067b8:	6878      	ldr	r0, [r7, #4]
100067ba:	f000 faa9 	bl	10006d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
100067be:	687b      	ldr	r3, [r7, #4]
100067c0:	681b      	ldr	r3, [r3, #0]
100067c2:	691b      	ldr	r3, [r3, #16]
100067c4:	f003 0320 	and.w	r3, r3, #32
100067c8:	2b20      	cmp	r3, #32
100067ca:	d10e      	bne.n	100067ea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
100067cc:	687b      	ldr	r3, [r7, #4]
100067ce:	681b      	ldr	r3, [r3, #0]
100067d0:	68db      	ldr	r3, [r3, #12]
100067d2:	f003 0320 	and.w	r3, r3, #32
100067d6:	2b20      	cmp	r3, #32
100067d8:	d107      	bne.n	100067ea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
100067da:	687b      	ldr	r3, [r7, #4]
100067dc:	681b      	ldr	r3, [r3, #0]
100067de:	f06f 0220 	mvn.w	r2, #32
100067e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
100067e4:	6878      	ldr	r0, [r7, #4]
100067e6:	f001 f8e1 	bl	100079ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
100067ea:	bf00      	nop
100067ec:	3708      	adds	r7, #8
100067ee:	46bd      	mov	sp, r7
100067f0:	bd80      	pop	{r7, pc}

100067f2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
100067f2:	b580      	push	{r7, lr}
100067f4:	b084      	sub	sp, #16
100067f6:	af00      	add	r7, sp, #0
100067f8:	60f8      	str	r0, [r7, #12]
100067fa:	60b9      	str	r1, [r7, #8]
100067fc:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
100067fe:	68fb      	ldr	r3, [r7, #12]
10006800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
10006804:	2b01      	cmp	r3, #1
10006806:	d101      	bne.n	1000680c <HAL_TIM_IC_ConfigChannel+0x1a>
10006808:	2302      	movs	r3, #2
1000680a:	e08a      	b.n	10006922 <HAL_TIM_IC_ConfigChannel+0x130>
1000680c:	68fb      	ldr	r3, [r7, #12]
1000680e:	2201      	movs	r2, #1
10006810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
10006814:	68fb      	ldr	r3, [r7, #12]
10006816:	2202      	movs	r2, #2
10006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
1000681c:	687b      	ldr	r3, [r7, #4]
1000681e:	2b00      	cmp	r3, #0
10006820:	d11b      	bne.n	1000685a <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
10006822:	68fb      	ldr	r3, [r7, #12]
10006824:	6818      	ldr	r0, [r3, #0]
10006826:	68bb      	ldr	r3, [r7, #8]
10006828:	6819      	ldr	r1, [r3, #0]
1000682a:	68bb      	ldr	r3, [r7, #8]
1000682c:	685a      	ldr	r2, [r3, #4]
1000682e:	68bb      	ldr	r3, [r7, #8]
10006830:	68db      	ldr	r3, [r3, #12]
10006832:	f000 fdd9 	bl	100073e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
10006836:	68fb      	ldr	r3, [r7, #12]
10006838:	681b      	ldr	r3, [r3, #0]
1000683a:	699a      	ldr	r2, [r3, #24]
1000683c:	68fb      	ldr	r3, [r7, #12]
1000683e:	681b      	ldr	r3, [r3, #0]
10006840:	f022 020c 	bic.w	r2, r2, #12
10006844:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
10006846:	68fb      	ldr	r3, [r7, #12]
10006848:	681b      	ldr	r3, [r3, #0]
1000684a:	6999      	ldr	r1, [r3, #24]
1000684c:	68bb      	ldr	r3, [r7, #8]
1000684e:	689a      	ldr	r2, [r3, #8]
10006850:	68fb      	ldr	r3, [r7, #12]
10006852:	681b      	ldr	r3, [r3, #0]
10006854:	430a      	orrs	r2, r1
10006856:	619a      	str	r2, [r3, #24]
10006858:	e05a      	b.n	10006910 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
1000685a:	687b      	ldr	r3, [r7, #4]
1000685c:	2b04      	cmp	r3, #4
1000685e:	d11c      	bne.n	1000689a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
10006860:	68fb      	ldr	r3, [r7, #12]
10006862:	6818      	ldr	r0, [r3, #0]
10006864:	68bb      	ldr	r3, [r7, #8]
10006866:	6819      	ldr	r1, [r3, #0]
10006868:	68bb      	ldr	r3, [r7, #8]
1000686a:	685a      	ldr	r2, [r3, #4]
1000686c:	68bb      	ldr	r3, [r7, #8]
1000686e:	68db      	ldr	r3, [r3, #12]
10006870:	f000 fe5b 	bl	1000752a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
10006874:	68fb      	ldr	r3, [r7, #12]
10006876:	681b      	ldr	r3, [r3, #0]
10006878:	699a      	ldr	r2, [r3, #24]
1000687a:	68fb      	ldr	r3, [r7, #12]
1000687c:	681b      	ldr	r3, [r3, #0]
1000687e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
10006882:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
10006884:	68fb      	ldr	r3, [r7, #12]
10006886:	681b      	ldr	r3, [r3, #0]
10006888:	6999      	ldr	r1, [r3, #24]
1000688a:	68bb      	ldr	r3, [r7, #8]
1000688c:	689b      	ldr	r3, [r3, #8]
1000688e:	021a      	lsls	r2, r3, #8
10006890:	68fb      	ldr	r3, [r7, #12]
10006892:	681b      	ldr	r3, [r3, #0]
10006894:	430a      	orrs	r2, r1
10006896:	619a      	str	r2, [r3, #24]
10006898:	e03a      	b.n	10006910 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
1000689a:	687b      	ldr	r3, [r7, #4]
1000689c:	2b08      	cmp	r3, #8
1000689e:	d11b      	bne.n	100068d8 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
100068a0:	68fb      	ldr	r3, [r7, #12]
100068a2:	6818      	ldr	r0, [r3, #0]
100068a4:	68bb      	ldr	r3, [r7, #8]
100068a6:	6819      	ldr	r1, [r3, #0]
100068a8:	68bb      	ldr	r3, [r7, #8]
100068aa:	685a      	ldr	r2, [r3, #4]
100068ac:	68bb      	ldr	r3, [r7, #8]
100068ae:	68db      	ldr	r3, [r3, #12]
100068b0:	f000 fea8 	bl	10007604 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
100068b4:	68fb      	ldr	r3, [r7, #12]
100068b6:	681b      	ldr	r3, [r3, #0]
100068b8:	69da      	ldr	r2, [r3, #28]
100068ba:	68fb      	ldr	r3, [r7, #12]
100068bc:	681b      	ldr	r3, [r3, #0]
100068be:	f022 020c 	bic.w	r2, r2, #12
100068c2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
100068c4:	68fb      	ldr	r3, [r7, #12]
100068c6:	681b      	ldr	r3, [r3, #0]
100068c8:	69d9      	ldr	r1, [r3, #28]
100068ca:	68bb      	ldr	r3, [r7, #8]
100068cc:	689a      	ldr	r2, [r3, #8]
100068ce:	68fb      	ldr	r3, [r7, #12]
100068d0:	681b      	ldr	r3, [r3, #0]
100068d2:	430a      	orrs	r2, r1
100068d4:	61da      	str	r2, [r3, #28]
100068d6:	e01b      	b.n	10006910 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
100068d8:	68fb      	ldr	r3, [r7, #12]
100068da:	6818      	ldr	r0, [r3, #0]
100068dc:	68bb      	ldr	r3, [r7, #8]
100068de:	6819      	ldr	r1, [r3, #0]
100068e0:	68bb      	ldr	r3, [r7, #8]
100068e2:	685a      	ldr	r2, [r3, #4]
100068e4:	68bb      	ldr	r3, [r7, #8]
100068e6:	68db      	ldr	r3, [r3, #12]
100068e8:	f000 fec8 	bl	1000767c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
100068ec:	68fb      	ldr	r3, [r7, #12]
100068ee:	681b      	ldr	r3, [r3, #0]
100068f0:	69da      	ldr	r2, [r3, #28]
100068f2:	68fb      	ldr	r3, [r7, #12]
100068f4:	681b      	ldr	r3, [r3, #0]
100068f6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
100068fa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
100068fc:	68fb      	ldr	r3, [r7, #12]
100068fe:	681b      	ldr	r3, [r3, #0]
10006900:	69d9      	ldr	r1, [r3, #28]
10006902:	68bb      	ldr	r3, [r7, #8]
10006904:	689b      	ldr	r3, [r3, #8]
10006906:	021a      	lsls	r2, r3, #8
10006908:	68fb      	ldr	r3, [r7, #12]
1000690a:	681b      	ldr	r3, [r3, #0]
1000690c:	430a      	orrs	r2, r1
1000690e:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
10006910:	68fb      	ldr	r3, [r7, #12]
10006912:	2201      	movs	r2, #1
10006914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
10006918:	68fb      	ldr	r3, [r7, #12]
1000691a:	2200      	movs	r2, #0
1000691c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
10006920:	2300      	movs	r3, #0
}
10006922:	4618      	mov	r0, r3
10006924:	3710      	adds	r7, #16
10006926:	46bd      	mov	sp, r7
10006928:	bd80      	pop	{r7, pc}
	...

1000692c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
1000692c:	b580      	push	{r7, lr}
1000692e:	b084      	sub	sp, #16
10006930:	af00      	add	r7, sp, #0
10006932:	60f8      	str	r0, [r7, #12]
10006934:	60b9      	str	r1, [r7, #8]
10006936:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
10006938:	68fb      	ldr	r3, [r7, #12]
1000693a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
1000693e:	2b01      	cmp	r3, #1
10006940:	d101      	bne.n	10006946 <HAL_TIM_PWM_ConfigChannel+0x1a>
10006942:	2302      	movs	r3, #2
10006944:	e105      	b.n	10006b52 <HAL_TIM_PWM_ConfigChannel+0x226>
10006946:	68fb      	ldr	r3, [r7, #12]
10006948:	2201      	movs	r2, #1
1000694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
1000694e:	68fb      	ldr	r3, [r7, #12]
10006950:	2202      	movs	r2, #2
10006952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
10006956:	687b      	ldr	r3, [r7, #4]
10006958:	2b14      	cmp	r3, #20
1000695a:	f200 80f0 	bhi.w	10006b3e <HAL_TIM_PWM_ConfigChannel+0x212>
1000695e:	a201      	add	r2, pc, #4	; (adr r2, 10006964 <HAL_TIM_PWM_ConfigChannel+0x38>)
10006960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10006964:	100069b9 	.word	0x100069b9
10006968:	10006b3f 	.word	0x10006b3f
1000696c:	10006b3f 	.word	0x10006b3f
10006970:	10006b3f 	.word	0x10006b3f
10006974:	100069f9 	.word	0x100069f9
10006978:	10006b3f 	.word	0x10006b3f
1000697c:	10006b3f 	.word	0x10006b3f
10006980:	10006b3f 	.word	0x10006b3f
10006984:	10006a3b 	.word	0x10006a3b
10006988:	10006b3f 	.word	0x10006b3f
1000698c:	10006b3f 	.word	0x10006b3f
10006990:	10006b3f 	.word	0x10006b3f
10006994:	10006a7b 	.word	0x10006a7b
10006998:	10006b3f 	.word	0x10006b3f
1000699c:	10006b3f 	.word	0x10006b3f
100069a0:	10006b3f 	.word	0x10006b3f
100069a4:	10006abd 	.word	0x10006abd
100069a8:	10006b3f 	.word	0x10006b3f
100069ac:	10006b3f 	.word	0x10006b3f
100069b0:	10006b3f 	.word	0x10006b3f
100069b4:	10006afd 	.word	0x10006afd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
100069b8:	68fb      	ldr	r3, [r7, #12]
100069ba:	681b      	ldr	r3, [r3, #0]
100069bc:	68b9      	ldr	r1, [r7, #8]
100069be:	4618      	mov	r0, r3
100069c0:	f000 fa48 	bl	10006e54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
100069c4:	68fb      	ldr	r3, [r7, #12]
100069c6:	681b      	ldr	r3, [r3, #0]
100069c8:	699a      	ldr	r2, [r3, #24]
100069ca:	68fb      	ldr	r3, [r7, #12]
100069cc:	681b      	ldr	r3, [r3, #0]
100069ce:	f042 0208 	orr.w	r2, r2, #8
100069d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
100069d4:	68fb      	ldr	r3, [r7, #12]
100069d6:	681b      	ldr	r3, [r3, #0]
100069d8:	699a      	ldr	r2, [r3, #24]
100069da:	68fb      	ldr	r3, [r7, #12]
100069dc:	681b      	ldr	r3, [r3, #0]
100069de:	f022 0204 	bic.w	r2, r2, #4
100069e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
100069e4:	68fb      	ldr	r3, [r7, #12]
100069e6:	681b      	ldr	r3, [r3, #0]
100069e8:	6999      	ldr	r1, [r3, #24]
100069ea:	68bb      	ldr	r3, [r7, #8]
100069ec:	691a      	ldr	r2, [r3, #16]
100069ee:	68fb      	ldr	r3, [r7, #12]
100069f0:	681b      	ldr	r3, [r3, #0]
100069f2:	430a      	orrs	r2, r1
100069f4:	619a      	str	r2, [r3, #24]
      break;
100069f6:	e0a3      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
100069f8:	68fb      	ldr	r3, [r7, #12]
100069fa:	681b      	ldr	r3, [r3, #0]
100069fc:	68b9      	ldr	r1, [r7, #8]
100069fe:	4618      	mov	r0, r3
10006a00:	f000 fab6 	bl	10006f70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
10006a04:	68fb      	ldr	r3, [r7, #12]
10006a06:	681b      	ldr	r3, [r3, #0]
10006a08:	699a      	ldr	r2, [r3, #24]
10006a0a:	68fb      	ldr	r3, [r7, #12]
10006a0c:	681b      	ldr	r3, [r3, #0]
10006a0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
10006a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
10006a14:	68fb      	ldr	r3, [r7, #12]
10006a16:	681b      	ldr	r3, [r3, #0]
10006a18:	699a      	ldr	r2, [r3, #24]
10006a1a:	68fb      	ldr	r3, [r7, #12]
10006a1c:	681b      	ldr	r3, [r3, #0]
10006a1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
10006a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
10006a24:	68fb      	ldr	r3, [r7, #12]
10006a26:	681b      	ldr	r3, [r3, #0]
10006a28:	6999      	ldr	r1, [r3, #24]
10006a2a:	68bb      	ldr	r3, [r7, #8]
10006a2c:	691b      	ldr	r3, [r3, #16]
10006a2e:	021a      	lsls	r2, r3, #8
10006a30:	68fb      	ldr	r3, [r7, #12]
10006a32:	681b      	ldr	r3, [r3, #0]
10006a34:	430a      	orrs	r2, r1
10006a36:	619a      	str	r2, [r3, #24]
      break;
10006a38:	e082      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
10006a3a:	68fb      	ldr	r3, [r7, #12]
10006a3c:	681b      	ldr	r3, [r3, #0]
10006a3e:	68b9      	ldr	r1, [r7, #8]
10006a40:	4618      	mov	r0, r3
10006a42:	f000 fb1d 	bl	10007080 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
10006a46:	68fb      	ldr	r3, [r7, #12]
10006a48:	681b      	ldr	r3, [r3, #0]
10006a4a:	69da      	ldr	r2, [r3, #28]
10006a4c:	68fb      	ldr	r3, [r7, #12]
10006a4e:	681b      	ldr	r3, [r3, #0]
10006a50:	f042 0208 	orr.w	r2, r2, #8
10006a54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
10006a56:	68fb      	ldr	r3, [r7, #12]
10006a58:	681b      	ldr	r3, [r3, #0]
10006a5a:	69da      	ldr	r2, [r3, #28]
10006a5c:	68fb      	ldr	r3, [r7, #12]
10006a5e:	681b      	ldr	r3, [r3, #0]
10006a60:	f022 0204 	bic.w	r2, r2, #4
10006a64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
10006a66:	68fb      	ldr	r3, [r7, #12]
10006a68:	681b      	ldr	r3, [r3, #0]
10006a6a:	69d9      	ldr	r1, [r3, #28]
10006a6c:	68bb      	ldr	r3, [r7, #8]
10006a6e:	691a      	ldr	r2, [r3, #16]
10006a70:	68fb      	ldr	r3, [r7, #12]
10006a72:	681b      	ldr	r3, [r3, #0]
10006a74:	430a      	orrs	r2, r1
10006a76:	61da      	str	r2, [r3, #28]
      break;
10006a78:	e062      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
10006a7a:	68fb      	ldr	r3, [r7, #12]
10006a7c:	681b      	ldr	r3, [r3, #0]
10006a7e:	68b9      	ldr	r1, [r7, #8]
10006a80:	4618      	mov	r0, r3
10006a82:	f000 fb83 	bl	1000718c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
10006a86:	68fb      	ldr	r3, [r7, #12]
10006a88:	681b      	ldr	r3, [r3, #0]
10006a8a:	69da      	ldr	r2, [r3, #28]
10006a8c:	68fb      	ldr	r3, [r7, #12]
10006a8e:	681b      	ldr	r3, [r3, #0]
10006a90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
10006a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
10006a96:	68fb      	ldr	r3, [r7, #12]
10006a98:	681b      	ldr	r3, [r3, #0]
10006a9a:	69da      	ldr	r2, [r3, #28]
10006a9c:	68fb      	ldr	r3, [r7, #12]
10006a9e:	681b      	ldr	r3, [r3, #0]
10006aa0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
10006aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
10006aa6:	68fb      	ldr	r3, [r7, #12]
10006aa8:	681b      	ldr	r3, [r3, #0]
10006aaa:	69d9      	ldr	r1, [r3, #28]
10006aac:	68bb      	ldr	r3, [r7, #8]
10006aae:	691b      	ldr	r3, [r3, #16]
10006ab0:	021a      	lsls	r2, r3, #8
10006ab2:	68fb      	ldr	r3, [r7, #12]
10006ab4:	681b      	ldr	r3, [r3, #0]
10006ab6:	430a      	orrs	r2, r1
10006ab8:	61da      	str	r2, [r3, #28]
      break;
10006aba:	e041      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
10006abc:	68fb      	ldr	r3, [r7, #12]
10006abe:	681b      	ldr	r3, [r3, #0]
10006ac0:	68b9      	ldr	r1, [r7, #8]
10006ac2:	4618      	mov	r0, r3
10006ac4:	f000 fbca 	bl	1000725c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
10006ac8:	68fb      	ldr	r3, [r7, #12]
10006aca:	681b      	ldr	r3, [r3, #0]
10006acc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10006ace:	68fb      	ldr	r3, [r7, #12]
10006ad0:	681b      	ldr	r3, [r3, #0]
10006ad2:	f042 0208 	orr.w	r2, r2, #8
10006ad6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
10006ad8:	68fb      	ldr	r3, [r7, #12]
10006ada:	681b      	ldr	r3, [r3, #0]
10006adc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10006ade:	68fb      	ldr	r3, [r7, #12]
10006ae0:	681b      	ldr	r3, [r3, #0]
10006ae2:	f022 0204 	bic.w	r2, r2, #4
10006ae6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
10006ae8:	68fb      	ldr	r3, [r7, #12]
10006aea:	681b      	ldr	r3, [r3, #0]
10006aec:	6d59      	ldr	r1, [r3, #84]	; 0x54
10006aee:	68bb      	ldr	r3, [r7, #8]
10006af0:	691a      	ldr	r2, [r3, #16]
10006af2:	68fb      	ldr	r3, [r7, #12]
10006af4:	681b      	ldr	r3, [r3, #0]
10006af6:	430a      	orrs	r2, r1
10006af8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
10006afa:	e021      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
10006afc:	68fb      	ldr	r3, [r7, #12]
10006afe:	681b      	ldr	r3, [r3, #0]
10006b00:	68b9      	ldr	r1, [r7, #8]
10006b02:	4618      	mov	r0, r3
10006b04:	f000 fc0c 	bl	10007320 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
10006b08:	68fb      	ldr	r3, [r7, #12]
10006b0a:	681b      	ldr	r3, [r3, #0]
10006b0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10006b0e:	68fb      	ldr	r3, [r7, #12]
10006b10:	681b      	ldr	r3, [r3, #0]
10006b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
10006b16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
10006b18:	68fb      	ldr	r3, [r7, #12]
10006b1a:	681b      	ldr	r3, [r3, #0]
10006b1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10006b1e:	68fb      	ldr	r3, [r7, #12]
10006b20:	681b      	ldr	r3, [r3, #0]
10006b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
10006b26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
10006b28:	68fb      	ldr	r3, [r7, #12]
10006b2a:	681b      	ldr	r3, [r3, #0]
10006b2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
10006b2e:	68bb      	ldr	r3, [r7, #8]
10006b30:	691b      	ldr	r3, [r3, #16]
10006b32:	021a      	lsls	r2, r3, #8
10006b34:	68fb      	ldr	r3, [r7, #12]
10006b36:	681b      	ldr	r3, [r3, #0]
10006b38:	430a      	orrs	r2, r1
10006b3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
10006b3c:	e000      	b.n	10006b40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
10006b3e:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
10006b40:	68fb      	ldr	r3, [r7, #12]
10006b42:	2201      	movs	r2, #1
10006b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
10006b48:	68fb      	ldr	r3, [r7, #12]
10006b4a:	2200      	movs	r2, #0
10006b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
10006b50:	2300      	movs	r3, #0
}
10006b52:	4618      	mov	r0, r3
10006b54:	3710      	adds	r7, #16
10006b56:	46bd      	mov	sp, r7
10006b58:	bd80      	pop	{r7, pc}
10006b5a:	bf00      	nop

10006b5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
10006b5c:	b580      	push	{r7, lr}
10006b5e:	b084      	sub	sp, #16
10006b60:	af00      	add	r7, sp, #0
10006b62:	6078      	str	r0, [r7, #4]
10006b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
10006b66:	687b      	ldr	r3, [r7, #4]
10006b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
10006b6c:	2b01      	cmp	r3, #1
10006b6e:	d101      	bne.n	10006b74 <HAL_TIM_ConfigClockSource+0x18>
10006b70:	2302      	movs	r3, #2
10006b72:	e0b5      	b.n	10006ce0 <HAL_TIM_ConfigClockSource+0x184>
10006b74:	687b      	ldr	r3, [r7, #4]
10006b76:	2201      	movs	r2, #1
10006b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
10006b7c:	687b      	ldr	r3, [r7, #4]
10006b7e:	2202      	movs	r2, #2
10006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
10006b84:	687b      	ldr	r3, [r7, #4]
10006b86:	681b      	ldr	r3, [r3, #0]
10006b88:	689b      	ldr	r3, [r3, #8]
10006b8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
10006b8c:	68fb      	ldr	r3, [r7, #12]
10006b8e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
10006b92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
10006b96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
10006b98:	68fb      	ldr	r3, [r7, #12]
10006b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10006b9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
10006ba0:	687b      	ldr	r3, [r7, #4]
10006ba2:	681b      	ldr	r3, [r3, #0]
10006ba4:	68fa      	ldr	r2, [r7, #12]
10006ba6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
10006ba8:	683b      	ldr	r3, [r7, #0]
10006baa:	681b      	ldr	r3, [r3, #0]
10006bac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
10006bb0:	d03e      	beq.n	10006c30 <HAL_TIM_ConfigClockSource+0xd4>
10006bb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
10006bb6:	f200 8087 	bhi.w	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
10006bbe:	f000 8085 	beq.w	10006ccc <HAL_TIM_ConfigClockSource+0x170>
10006bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
10006bc6:	d87f      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bc8:	2b70      	cmp	r3, #112	; 0x70
10006bca:	d01a      	beq.n	10006c02 <HAL_TIM_ConfigClockSource+0xa6>
10006bcc:	2b70      	cmp	r3, #112	; 0x70
10006bce:	d87b      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bd0:	2b60      	cmp	r3, #96	; 0x60
10006bd2:	d050      	beq.n	10006c76 <HAL_TIM_ConfigClockSource+0x11a>
10006bd4:	2b60      	cmp	r3, #96	; 0x60
10006bd6:	d877      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bd8:	2b50      	cmp	r3, #80	; 0x50
10006bda:	d03c      	beq.n	10006c56 <HAL_TIM_ConfigClockSource+0xfa>
10006bdc:	2b50      	cmp	r3, #80	; 0x50
10006bde:	d873      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006be0:	2b40      	cmp	r3, #64	; 0x40
10006be2:	d058      	beq.n	10006c96 <HAL_TIM_ConfigClockSource+0x13a>
10006be4:	2b40      	cmp	r3, #64	; 0x40
10006be6:	d86f      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006be8:	2b30      	cmp	r3, #48	; 0x30
10006bea:	d064      	beq.n	10006cb6 <HAL_TIM_ConfigClockSource+0x15a>
10006bec:	2b30      	cmp	r3, #48	; 0x30
10006bee:	d86b      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bf0:	2b20      	cmp	r3, #32
10006bf2:	d060      	beq.n	10006cb6 <HAL_TIM_ConfigClockSource+0x15a>
10006bf4:	2b20      	cmp	r3, #32
10006bf6:	d867      	bhi.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
10006bf8:	2b00      	cmp	r3, #0
10006bfa:	d05c      	beq.n	10006cb6 <HAL_TIM_ConfigClockSource+0x15a>
10006bfc:	2b10      	cmp	r3, #16
10006bfe:	d05a      	beq.n	10006cb6 <HAL_TIM_ConfigClockSource+0x15a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
10006c00:	e062      	b.n	10006cc8 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
10006c02:	687b      	ldr	r3, [r7, #4]
10006c04:	6818      	ldr	r0, [r3, #0]
10006c06:	683b      	ldr	r3, [r7, #0]
10006c08:	6899      	ldr	r1, [r3, #8]
10006c0a:	683b      	ldr	r3, [r7, #0]
10006c0c:	685a      	ldr	r2, [r3, #4]
10006c0e:	683b      	ldr	r3, [r7, #0]
10006c10:	68db      	ldr	r3, [r3, #12]
10006c12:	f000 fd8d 	bl	10007730 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
10006c16:	687b      	ldr	r3, [r7, #4]
10006c18:	681b      	ldr	r3, [r3, #0]
10006c1a:	689b      	ldr	r3, [r3, #8]
10006c1c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
10006c1e:	68fb      	ldr	r3, [r7, #12]
10006c20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
10006c24:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
10006c26:	687b      	ldr	r3, [r7, #4]
10006c28:	681b      	ldr	r3, [r3, #0]
10006c2a:	68fa      	ldr	r2, [r7, #12]
10006c2c:	609a      	str	r2, [r3, #8]
      break;
10006c2e:	e04e      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
10006c30:	687b      	ldr	r3, [r7, #4]
10006c32:	6818      	ldr	r0, [r3, #0]
10006c34:	683b      	ldr	r3, [r7, #0]
10006c36:	6899      	ldr	r1, [r3, #8]
10006c38:	683b      	ldr	r3, [r7, #0]
10006c3a:	685a      	ldr	r2, [r3, #4]
10006c3c:	683b      	ldr	r3, [r7, #0]
10006c3e:	68db      	ldr	r3, [r3, #12]
10006c40:	f000 fd76 	bl	10007730 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
10006c44:	687b      	ldr	r3, [r7, #4]
10006c46:	681b      	ldr	r3, [r3, #0]
10006c48:	689a      	ldr	r2, [r3, #8]
10006c4a:	687b      	ldr	r3, [r7, #4]
10006c4c:	681b      	ldr	r3, [r3, #0]
10006c4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
10006c52:	609a      	str	r2, [r3, #8]
      break;
10006c54:	e03b      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
10006c56:	687b      	ldr	r3, [r7, #4]
10006c58:	6818      	ldr	r0, [r3, #0]
10006c5a:	683b      	ldr	r3, [r7, #0]
10006c5c:	6859      	ldr	r1, [r3, #4]
10006c5e:	683b      	ldr	r3, [r7, #0]
10006c60:	68db      	ldr	r3, [r3, #12]
10006c62:	461a      	mov	r2, r3
10006c64:	f000 fc32 	bl	100074cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
10006c68:	687b      	ldr	r3, [r7, #4]
10006c6a:	681b      	ldr	r3, [r3, #0]
10006c6c:	2150      	movs	r1, #80	; 0x50
10006c6e:	4618      	mov	r0, r3
10006c70:	f000 fd41 	bl	100076f6 <TIM_ITRx_SetConfig>
      break;
10006c74:	e02b      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
10006c76:	687b      	ldr	r3, [r7, #4]
10006c78:	6818      	ldr	r0, [r3, #0]
10006c7a:	683b      	ldr	r3, [r7, #0]
10006c7c:	6859      	ldr	r1, [r3, #4]
10006c7e:	683b      	ldr	r3, [r7, #0]
10006c80:	68db      	ldr	r3, [r3, #12]
10006c82:	461a      	mov	r2, r3
10006c84:	f000 fc8e 	bl	100075a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
10006c88:	687b      	ldr	r3, [r7, #4]
10006c8a:	681b      	ldr	r3, [r3, #0]
10006c8c:	2160      	movs	r1, #96	; 0x60
10006c8e:	4618      	mov	r0, r3
10006c90:	f000 fd31 	bl	100076f6 <TIM_ITRx_SetConfig>
      break;
10006c94:	e01b      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
10006c96:	687b      	ldr	r3, [r7, #4]
10006c98:	6818      	ldr	r0, [r3, #0]
10006c9a:	683b      	ldr	r3, [r7, #0]
10006c9c:	6859      	ldr	r1, [r3, #4]
10006c9e:	683b      	ldr	r3, [r7, #0]
10006ca0:	68db      	ldr	r3, [r3, #12]
10006ca2:	461a      	mov	r2, r3
10006ca4:	f000 fc12 	bl	100074cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
10006ca8:	687b      	ldr	r3, [r7, #4]
10006caa:	681b      	ldr	r3, [r3, #0]
10006cac:	2140      	movs	r1, #64	; 0x40
10006cae:	4618      	mov	r0, r3
10006cb0:	f000 fd21 	bl	100076f6 <TIM_ITRx_SetConfig>
      break;
10006cb4:	e00b      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
10006cb6:	687b      	ldr	r3, [r7, #4]
10006cb8:	681a      	ldr	r2, [r3, #0]
10006cba:	683b      	ldr	r3, [r7, #0]
10006cbc:	681b      	ldr	r3, [r3, #0]
10006cbe:	4619      	mov	r1, r3
10006cc0:	4610      	mov	r0, r2
10006cc2:	f000 fd18 	bl	100076f6 <TIM_ITRx_SetConfig>
      break;
10006cc6:	e002      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      break;
10006cc8:	bf00      	nop
10006cca:	e000      	b.n	10006cce <HAL_TIM_ConfigClockSource+0x172>
      break;
10006ccc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
10006cce:	687b      	ldr	r3, [r7, #4]
10006cd0:	2201      	movs	r2, #1
10006cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
10006cd6:	687b      	ldr	r3, [r7, #4]
10006cd8:	2200      	movs	r2, #0
10006cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
10006cde:	2300      	movs	r3, #0
}
10006ce0:	4618      	mov	r0, r3
10006ce2:	3710      	adds	r7, #16
10006ce4:	46bd      	mov	sp, r7
10006ce6:	bd80      	pop	{r7, pc}

10006ce8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
10006ce8:	b480      	push	{r7}
10006cea:	b083      	sub	sp, #12
10006cec:	af00      	add	r7, sp, #0
10006cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
10006cf0:	bf00      	nop
10006cf2:	370c      	adds	r7, #12
10006cf4:	46bd      	mov	sp, r7
10006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
10006cfa:	4770      	bx	lr

10006cfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
10006cfc:	b480      	push	{r7}
10006cfe:	b083      	sub	sp, #12
10006d00:	af00      	add	r7, sp, #0
10006d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
10006d04:	bf00      	nop
10006d06:	370c      	adds	r7, #12
10006d08:	46bd      	mov	sp, r7
10006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
10006d0e:	4770      	bx	lr

10006d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
10006d10:	b480      	push	{r7}
10006d12:	b083      	sub	sp, #12
10006d14:	af00      	add	r7, sp, #0
10006d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
10006d18:	bf00      	nop
10006d1a:	370c      	adds	r7, #12
10006d1c:	46bd      	mov	sp, r7
10006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
10006d22:	4770      	bx	lr

10006d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
10006d24:	b480      	push	{r7}
10006d26:	b085      	sub	sp, #20
10006d28:	af00      	add	r7, sp, #0
10006d2a:	6078      	str	r0, [r7, #4]
10006d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
10006d2e:	687b      	ldr	r3, [r7, #4]
10006d30:	681b      	ldr	r3, [r3, #0]
10006d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
10006d34:	687b      	ldr	r3, [r7, #4]
10006d36:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006d3a:	d013      	beq.n	10006d64 <TIM_Base_SetConfig+0x40>
10006d3c:	687b      	ldr	r3, [r7, #4]
10006d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
10006d42:	d00f      	beq.n	10006d64 <TIM_Base_SetConfig+0x40>
10006d44:	687b      	ldr	r3, [r7, #4]
10006d46:	4a3c      	ldr	r2, [pc, #240]	; (10006e38 <TIM_Base_SetConfig+0x114>)
10006d48:	4293      	cmp	r3, r2
10006d4a:	d00b      	beq.n	10006d64 <TIM_Base_SetConfig+0x40>
10006d4c:	687b      	ldr	r3, [r7, #4]
10006d4e:	4a3b      	ldr	r2, [pc, #236]	; (10006e3c <TIM_Base_SetConfig+0x118>)
10006d50:	4293      	cmp	r3, r2
10006d52:	d007      	beq.n	10006d64 <TIM_Base_SetConfig+0x40>
10006d54:	687b      	ldr	r3, [r7, #4]
10006d56:	4a3a      	ldr	r2, [pc, #232]	; (10006e40 <TIM_Base_SetConfig+0x11c>)
10006d58:	4293      	cmp	r3, r2
10006d5a:	d003      	beq.n	10006d64 <TIM_Base_SetConfig+0x40>
10006d5c:	687b      	ldr	r3, [r7, #4]
10006d5e:	4a39      	ldr	r2, [pc, #228]	; (10006e44 <TIM_Base_SetConfig+0x120>)
10006d60:	4293      	cmp	r3, r2
10006d62:	d108      	bne.n	10006d76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
10006d64:	68fb      	ldr	r3, [r7, #12]
10006d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10006d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
10006d6c:	683b      	ldr	r3, [r7, #0]
10006d6e:	685b      	ldr	r3, [r3, #4]
10006d70:	68fa      	ldr	r2, [r7, #12]
10006d72:	4313      	orrs	r3, r2
10006d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
10006d76:	687b      	ldr	r3, [r7, #4]
10006d78:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006d7c:	d01f      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006d7e:	687b      	ldr	r3, [r7, #4]
10006d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
10006d84:	d01b      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006d86:	687b      	ldr	r3, [r7, #4]
10006d88:	4a2b      	ldr	r2, [pc, #172]	; (10006e38 <TIM_Base_SetConfig+0x114>)
10006d8a:	4293      	cmp	r3, r2
10006d8c:	d017      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006d8e:	687b      	ldr	r3, [r7, #4]
10006d90:	4a2a      	ldr	r2, [pc, #168]	; (10006e3c <TIM_Base_SetConfig+0x118>)
10006d92:	4293      	cmp	r3, r2
10006d94:	d013      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006d96:	687b      	ldr	r3, [r7, #4]
10006d98:	4a29      	ldr	r2, [pc, #164]	; (10006e40 <TIM_Base_SetConfig+0x11c>)
10006d9a:	4293      	cmp	r3, r2
10006d9c:	d00f      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006d9e:	687b      	ldr	r3, [r7, #4]
10006da0:	4a28      	ldr	r2, [pc, #160]	; (10006e44 <TIM_Base_SetConfig+0x120>)
10006da2:	4293      	cmp	r3, r2
10006da4:	d00b      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006da6:	687b      	ldr	r3, [r7, #4]
10006da8:	4a27      	ldr	r2, [pc, #156]	; (10006e48 <TIM_Base_SetConfig+0x124>)
10006daa:	4293      	cmp	r3, r2
10006dac:	d007      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006dae:	687b      	ldr	r3, [r7, #4]
10006db0:	4a26      	ldr	r2, [pc, #152]	; (10006e4c <TIM_Base_SetConfig+0x128>)
10006db2:	4293      	cmp	r3, r2
10006db4:	d003      	beq.n	10006dbe <TIM_Base_SetConfig+0x9a>
10006db6:	687b      	ldr	r3, [r7, #4]
10006db8:	4a25      	ldr	r2, [pc, #148]	; (10006e50 <TIM_Base_SetConfig+0x12c>)
10006dba:	4293      	cmp	r3, r2
10006dbc:	d108      	bne.n	10006dd0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
10006dbe:	68fb      	ldr	r3, [r7, #12]
10006dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
10006dc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
10006dc6:	683b      	ldr	r3, [r7, #0]
10006dc8:	68db      	ldr	r3, [r3, #12]
10006dca:	68fa      	ldr	r2, [r7, #12]
10006dcc:	4313      	orrs	r3, r2
10006dce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
10006dd0:	68fb      	ldr	r3, [r7, #12]
10006dd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
10006dd6:	683b      	ldr	r3, [r7, #0]
10006dd8:	695b      	ldr	r3, [r3, #20]
10006dda:	4313      	orrs	r3, r2
10006ddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
10006dde:	687b      	ldr	r3, [r7, #4]
10006de0:	68fa      	ldr	r2, [r7, #12]
10006de2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
10006de4:	683b      	ldr	r3, [r7, #0]
10006de6:	689a      	ldr	r2, [r3, #8]
10006de8:	687b      	ldr	r3, [r7, #4]
10006dea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
10006dec:	683b      	ldr	r3, [r7, #0]
10006dee:	681a      	ldr	r2, [r3, #0]
10006df0:	687b      	ldr	r3, [r7, #4]
10006df2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
10006df4:	687b      	ldr	r3, [r7, #4]
10006df6:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006dfa:	d00f      	beq.n	10006e1c <TIM_Base_SetConfig+0xf8>
10006dfc:	687b      	ldr	r3, [r7, #4]
10006dfe:	4a11      	ldr	r2, [pc, #68]	; (10006e44 <TIM_Base_SetConfig+0x120>)
10006e00:	4293      	cmp	r3, r2
10006e02:	d00b      	beq.n	10006e1c <TIM_Base_SetConfig+0xf8>
10006e04:	687b      	ldr	r3, [r7, #4]
10006e06:	4a10      	ldr	r2, [pc, #64]	; (10006e48 <TIM_Base_SetConfig+0x124>)
10006e08:	4293      	cmp	r3, r2
10006e0a:	d007      	beq.n	10006e1c <TIM_Base_SetConfig+0xf8>
10006e0c:	687b      	ldr	r3, [r7, #4]
10006e0e:	4a0f      	ldr	r2, [pc, #60]	; (10006e4c <TIM_Base_SetConfig+0x128>)
10006e10:	4293      	cmp	r3, r2
10006e12:	d003      	beq.n	10006e1c <TIM_Base_SetConfig+0xf8>
10006e14:	687b      	ldr	r3, [r7, #4]
10006e16:	4a0e      	ldr	r2, [pc, #56]	; (10006e50 <TIM_Base_SetConfig+0x12c>)
10006e18:	4293      	cmp	r3, r2
10006e1a:	d103      	bne.n	10006e24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
10006e1c:	683b      	ldr	r3, [r7, #0]
10006e1e:	691a      	ldr	r2, [r3, #16]
10006e20:	687b      	ldr	r3, [r7, #4]
10006e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
10006e24:	687b      	ldr	r3, [r7, #4]
10006e26:	2201      	movs	r2, #1
10006e28:	615a      	str	r2, [r3, #20]
}
10006e2a:	bf00      	nop
10006e2c:	3714      	adds	r7, #20
10006e2e:	46bd      	mov	sp, r7
10006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
10006e34:	4770      	bx	lr
10006e36:	bf00      	nop
10006e38:	40001000 	.word	0x40001000
10006e3c:	40002000 	.word	0x40002000
10006e40:	40003000 	.word	0x40003000
10006e44:	44001000 	.word	0x44001000
10006e48:	44006000 	.word	0x44006000
10006e4c:	44007000 	.word	0x44007000
10006e50:	44008000 	.word	0x44008000

10006e54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
10006e54:	b480      	push	{r7}
10006e56:	b087      	sub	sp, #28
10006e58:	af00      	add	r7, sp, #0
10006e5a:	6078      	str	r0, [r7, #4]
10006e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
10006e5e:	687b      	ldr	r3, [r7, #4]
10006e60:	6a1b      	ldr	r3, [r3, #32]
10006e62:	f023 0201 	bic.w	r2, r3, #1
10006e66:	687b      	ldr	r3, [r7, #4]
10006e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
10006e6a:	687b      	ldr	r3, [r7, #4]
10006e6c:	6a1b      	ldr	r3, [r3, #32]
10006e6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
10006e70:	687b      	ldr	r3, [r7, #4]
10006e72:	685b      	ldr	r3, [r3, #4]
10006e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
10006e76:	687b      	ldr	r3, [r7, #4]
10006e78:	699b      	ldr	r3, [r3, #24]
10006e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
10006e7c:	68fb      	ldr	r3, [r7, #12]
10006e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10006e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10006e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
10006e88:	68fb      	ldr	r3, [r7, #12]
10006e8a:	f023 0303 	bic.w	r3, r3, #3
10006e8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
10006e90:	683b      	ldr	r3, [r7, #0]
10006e92:	681b      	ldr	r3, [r3, #0]
10006e94:	68fa      	ldr	r2, [r7, #12]
10006e96:	4313      	orrs	r3, r2
10006e98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
10006e9a:	697b      	ldr	r3, [r7, #20]
10006e9c:	f023 0302 	bic.w	r3, r3, #2
10006ea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
10006ea2:	683b      	ldr	r3, [r7, #0]
10006ea4:	689b      	ldr	r3, [r3, #8]
10006ea6:	697a      	ldr	r2, [r7, #20]
10006ea8:	4313      	orrs	r3, r2
10006eaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
10006eac:	687b      	ldr	r3, [r7, #4]
10006eae:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006eb2:	d00f      	beq.n	10006ed4 <TIM_OC1_SetConfig+0x80>
10006eb4:	687b      	ldr	r3, [r7, #4]
10006eb6:	4a2a      	ldr	r2, [pc, #168]	; (10006f60 <TIM_OC1_SetConfig+0x10c>)
10006eb8:	4293      	cmp	r3, r2
10006eba:	d00b      	beq.n	10006ed4 <TIM_OC1_SetConfig+0x80>
10006ebc:	687b      	ldr	r3, [r7, #4]
10006ebe:	4a29      	ldr	r2, [pc, #164]	; (10006f64 <TIM_OC1_SetConfig+0x110>)
10006ec0:	4293      	cmp	r3, r2
10006ec2:	d007      	beq.n	10006ed4 <TIM_OC1_SetConfig+0x80>
10006ec4:	687b      	ldr	r3, [r7, #4]
10006ec6:	4a28      	ldr	r2, [pc, #160]	; (10006f68 <TIM_OC1_SetConfig+0x114>)
10006ec8:	4293      	cmp	r3, r2
10006eca:	d003      	beq.n	10006ed4 <TIM_OC1_SetConfig+0x80>
10006ecc:	687b      	ldr	r3, [r7, #4]
10006ece:	4a27      	ldr	r2, [pc, #156]	; (10006f6c <TIM_OC1_SetConfig+0x118>)
10006ed0:	4293      	cmp	r3, r2
10006ed2:	d10c      	bne.n	10006eee <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
10006ed4:	697b      	ldr	r3, [r7, #20]
10006ed6:	f023 0308 	bic.w	r3, r3, #8
10006eda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
10006edc:	683b      	ldr	r3, [r7, #0]
10006ede:	68db      	ldr	r3, [r3, #12]
10006ee0:	697a      	ldr	r2, [r7, #20]
10006ee2:	4313      	orrs	r3, r2
10006ee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
10006ee6:	697b      	ldr	r3, [r7, #20]
10006ee8:	f023 0304 	bic.w	r3, r3, #4
10006eec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
10006eee:	687b      	ldr	r3, [r7, #4]
10006ef0:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006ef4:	d00f      	beq.n	10006f16 <TIM_OC1_SetConfig+0xc2>
10006ef6:	687b      	ldr	r3, [r7, #4]
10006ef8:	4a19      	ldr	r2, [pc, #100]	; (10006f60 <TIM_OC1_SetConfig+0x10c>)
10006efa:	4293      	cmp	r3, r2
10006efc:	d00b      	beq.n	10006f16 <TIM_OC1_SetConfig+0xc2>
10006efe:	687b      	ldr	r3, [r7, #4]
10006f00:	4a18      	ldr	r2, [pc, #96]	; (10006f64 <TIM_OC1_SetConfig+0x110>)
10006f02:	4293      	cmp	r3, r2
10006f04:	d007      	beq.n	10006f16 <TIM_OC1_SetConfig+0xc2>
10006f06:	687b      	ldr	r3, [r7, #4]
10006f08:	4a17      	ldr	r2, [pc, #92]	; (10006f68 <TIM_OC1_SetConfig+0x114>)
10006f0a:	4293      	cmp	r3, r2
10006f0c:	d003      	beq.n	10006f16 <TIM_OC1_SetConfig+0xc2>
10006f0e:	687b      	ldr	r3, [r7, #4]
10006f10:	4a16      	ldr	r2, [pc, #88]	; (10006f6c <TIM_OC1_SetConfig+0x118>)
10006f12:	4293      	cmp	r3, r2
10006f14:	d111      	bne.n	10006f3a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
10006f16:	693b      	ldr	r3, [r7, #16]
10006f18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
10006f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
10006f1e:	693b      	ldr	r3, [r7, #16]
10006f20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
10006f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
10006f26:	683b      	ldr	r3, [r7, #0]
10006f28:	695b      	ldr	r3, [r3, #20]
10006f2a:	693a      	ldr	r2, [r7, #16]
10006f2c:	4313      	orrs	r3, r2
10006f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
10006f30:	683b      	ldr	r3, [r7, #0]
10006f32:	699b      	ldr	r3, [r3, #24]
10006f34:	693a      	ldr	r2, [r7, #16]
10006f36:	4313      	orrs	r3, r2
10006f38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
10006f3a:	687b      	ldr	r3, [r7, #4]
10006f3c:	693a      	ldr	r2, [r7, #16]
10006f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
10006f40:	687b      	ldr	r3, [r7, #4]
10006f42:	68fa      	ldr	r2, [r7, #12]
10006f44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
10006f46:	683b      	ldr	r3, [r7, #0]
10006f48:	685a      	ldr	r2, [r3, #4]
10006f4a:	687b      	ldr	r3, [r7, #4]
10006f4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
10006f4e:	687b      	ldr	r3, [r7, #4]
10006f50:	697a      	ldr	r2, [r7, #20]
10006f52:	621a      	str	r2, [r3, #32]
}
10006f54:	bf00      	nop
10006f56:	371c      	adds	r7, #28
10006f58:	46bd      	mov	sp, r7
10006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
10006f5e:	4770      	bx	lr
10006f60:	44001000 	.word	0x44001000
10006f64:	44006000 	.word	0x44006000
10006f68:	44007000 	.word	0x44007000
10006f6c:	44008000 	.word	0x44008000

10006f70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
10006f70:	b480      	push	{r7}
10006f72:	b087      	sub	sp, #28
10006f74:	af00      	add	r7, sp, #0
10006f76:	6078      	str	r0, [r7, #4]
10006f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
10006f7a:	687b      	ldr	r3, [r7, #4]
10006f7c:	6a1b      	ldr	r3, [r3, #32]
10006f7e:	f023 0210 	bic.w	r2, r3, #16
10006f82:	687b      	ldr	r3, [r7, #4]
10006f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
10006f86:	687b      	ldr	r3, [r7, #4]
10006f88:	6a1b      	ldr	r3, [r3, #32]
10006f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
10006f8c:	687b      	ldr	r3, [r7, #4]
10006f8e:	685b      	ldr	r3, [r3, #4]
10006f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
10006f92:	687b      	ldr	r3, [r7, #4]
10006f94:	699b      	ldr	r3, [r3, #24]
10006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
10006f98:	68fb      	ldr	r3, [r7, #12]
10006f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
10006f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
10006fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
10006fa4:	68fb      	ldr	r3, [r7, #12]
10006fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
10006faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
10006fac:	683b      	ldr	r3, [r7, #0]
10006fae:	681b      	ldr	r3, [r3, #0]
10006fb0:	021b      	lsls	r3, r3, #8
10006fb2:	68fa      	ldr	r2, [r7, #12]
10006fb4:	4313      	orrs	r3, r2
10006fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
10006fb8:	697b      	ldr	r3, [r7, #20]
10006fba:	f023 0320 	bic.w	r3, r3, #32
10006fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
10006fc0:	683b      	ldr	r3, [r7, #0]
10006fc2:	689b      	ldr	r3, [r3, #8]
10006fc4:	011b      	lsls	r3, r3, #4
10006fc6:	697a      	ldr	r2, [r7, #20]
10006fc8:	4313      	orrs	r3, r2
10006fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
10006fcc:	687b      	ldr	r3, [r7, #4]
10006fce:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006fd2:	d003      	beq.n	10006fdc <TIM_OC2_SetConfig+0x6c>
10006fd4:	687b      	ldr	r3, [r7, #4]
10006fd6:	4a26      	ldr	r2, [pc, #152]	; (10007070 <TIM_OC2_SetConfig+0x100>)
10006fd8:	4293      	cmp	r3, r2
10006fda:	d10d      	bne.n	10006ff8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
10006fdc:	697b      	ldr	r3, [r7, #20]
10006fde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
10006fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
10006fe4:	683b      	ldr	r3, [r7, #0]
10006fe6:	68db      	ldr	r3, [r3, #12]
10006fe8:	011b      	lsls	r3, r3, #4
10006fea:	697a      	ldr	r2, [r7, #20]
10006fec:	4313      	orrs	r3, r2
10006fee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
10006ff0:	697b      	ldr	r3, [r7, #20]
10006ff2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
10006ff6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
10006ff8:	687b      	ldr	r3, [r7, #4]
10006ffa:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10006ffe:	d00f      	beq.n	10007020 <TIM_OC2_SetConfig+0xb0>
10007000:	687b      	ldr	r3, [r7, #4]
10007002:	4a1b      	ldr	r2, [pc, #108]	; (10007070 <TIM_OC2_SetConfig+0x100>)
10007004:	4293      	cmp	r3, r2
10007006:	d00b      	beq.n	10007020 <TIM_OC2_SetConfig+0xb0>
10007008:	687b      	ldr	r3, [r7, #4]
1000700a:	4a1a      	ldr	r2, [pc, #104]	; (10007074 <TIM_OC2_SetConfig+0x104>)
1000700c:	4293      	cmp	r3, r2
1000700e:	d007      	beq.n	10007020 <TIM_OC2_SetConfig+0xb0>
10007010:	687b      	ldr	r3, [r7, #4]
10007012:	4a19      	ldr	r2, [pc, #100]	; (10007078 <TIM_OC2_SetConfig+0x108>)
10007014:	4293      	cmp	r3, r2
10007016:	d003      	beq.n	10007020 <TIM_OC2_SetConfig+0xb0>
10007018:	687b      	ldr	r3, [r7, #4]
1000701a:	4a18      	ldr	r2, [pc, #96]	; (1000707c <TIM_OC2_SetConfig+0x10c>)
1000701c:	4293      	cmp	r3, r2
1000701e:	d113      	bne.n	10007048 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
10007020:	693b      	ldr	r3, [r7, #16]
10007022:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
10007026:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
10007028:	693b      	ldr	r3, [r7, #16]
1000702a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
1000702e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
10007030:	683b      	ldr	r3, [r7, #0]
10007032:	695b      	ldr	r3, [r3, #20]
10007034:	009b      	lsls	r3, r3, #2
10007036:	693a      	ldr	r2, [r7, #16]
10007038:	4313      	orrs	r3, r2
1000703a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
1000703c:	683b      	ldr	r3, [r7, #0]
1000703e:	699b      	ldr	r3, [r3, #24]
10007040:	009b      	lsls	r3, r3, #2
10007042:	693a      	ldr	r2, [r7, #16]
10007044:	4313      	orrs	r3, r2
10007046:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
10007048:	687b      	ldr	r3, [r7, #4]
1000704a:	693a      	ldr	r2, [r7, #16]
1000704c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
1000704e:	687b      	ldr	r3, [r7, #4]
10007050:	68fa      	ldr	r2, [r7, #12]
10007052:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
10007054:	683b      	ldr	r3, [r7, #0]
10007056:	685a      	ldr	r2, [r3, #4]
10007058:	687b      	ldr	r3, [r7, #4]
1000705a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
1000705c:	687b      	ldr	r3, [r7, #4]
1000705e:	697a      	ldr	r2, [r7, #20]
10007060:	621a      	str	r2, [r3, #32]
}
10007062:	bf00      	nop
10007064:	371c      	adds	r7, #28
10007066:	46bd      	mov	sp, r7
10007068:	f85d 7b04 	ldr.w	r7, [sp], #4
1000706c:	4770      	bx	lr
1000706e:	bf00      	nop
10007070:	44001000 	.word	0x44001000
10007074:	44006000 	.word	0x44006000
10007078:	44007000 	.word	0x44007000
1000707c:	44008000 	.word	0x44008000

10007080 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
10007080:	b480      	push	{r7}
10007082:	b087      	sub	sp, #28
10007084:	af00      	add	r7, sp, #0
10007086:	6078      	str	r0, [r7, #4]
10007088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
1000708a:	687b      	ldr	r3, [r7, #4]
1000708c:	6a1b      	ldr	r3, [r3, #32]
1000708e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
10007092:	687b      	ldr	r3, [r7, #4]
10007094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
10007096:	687b      	ldr	r3, [r7, #4]
10007098:	6a1b      	ldr	r3, [r3, #32]
1000709a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
1000709c:	687b      	ldr	r3, [r7, #4]
1000709e:	685b      	ldr	r3, [r3, #4]
100070a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
100070a2:	687b      	ldr	r3, [r7, #4]
100070a4:	69db      	ldr	r3, [r3, #28]
100070a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
100070a8:	68fb      	ldr	r3, [r7, #12]
100070aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
100070ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100070b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
100070b4:	68fb      	ldr	r3, [r7, #12]
100070b6:	f023 0303 	bic.w	r3, r3, #3
100070ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
100070bc:	683b      	ldr	r3, [r7, #0]
100070be:	681b      	ldr	r3, [r3, #0]
100070c0:	68fa      	ldr	r2, [r7, #12]
100070c2:	4313      	orrs	r3, r2
100070c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
100070c6:	697b      	ldr	r3, [r7, #20]
100070c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
100070cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
100070ce:	683b      	ldr	r3, [r7, #0]
100070d0:	689b      	ldr	r3, [r3, #8]
100070d2:	021b      	lsls	r3, r3, #8
100070d4:	697a      	ldr	r2, [r7, #20]
100070d6:	4313      	orrs	r3, r2
100070d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
100070da:	687b      	ldr	r3, [r7, #4]
100070dc:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
100070e0:	d003      	beq.n	100070ea <TIM_OC3_SetConfig+0x6a>
100070e2:	687b      	ldr	r3, [r7, #4]
100070e4:	4a25      	ldr	r2, [pc, #148]	; (1000717c <TIM_OC3_SetConfig+0xfc>)
100070e6:	4293      	cmp	r3, r2
100070e8:	d10d      	bne.n	10007106 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
100070ea:	697b      	ldr	r3, [r7, #20]
100070ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
100070f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
100070f2:	683b      	ldr	r3, [r7, #0]
100070f4:	68db      	ldr	r3, [r3, #12]
100070f6:	021b      	lsls	r3, r3, #8
100070f8:	697a      	ldr	r2, [r7, #20]
100070fa:	4313      	orrs	r3, r2
100070fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
100070fe:	697b      	ldr	r3, [r7, #20]
10007100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
10007104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
10007106:	687b      	ldr	r3, [r7, #4]
10007108:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
1000710c:	d00f      	beq.n	1000712e <TIM_OC3_SetConfig+0xae>
1000710e:	687b      	ldr	r3, [r7, #4]
10007110:	4a1a      	ldr	r2, [pc, #104]	; (1000717c <TIM_OC3_SetConfig+0xfc>)
10007112:	4293      	cmp	r3, r2
10007114:	d00b      	beq.n	1000712e <TIM_OC3_SetConfig+0xae>
10007116:	687b      	ldr	r3, [r7, #4]
10007118:	4a19      	ldr	r2, [pc, #100]	; (10007180 <TIM_OC3_SetConfig+0x100>)
1000711a:	4293      	cmp	r3, r2
1000711c:	d007      	beq.n	1000712e <TIM_OC3_SetConfig+0xae>
1000711e:	687b      	ldr	r3, [r7, #4]
10007120:	4a18      	ldr	r2, [pc, #96]	; (10007184 <TIM_OC3_SetConfig+0x104>)
10007122:	4293      	cmp	r3, r2
10007124:	d003      	beq.n	1000712e <TIM_OC3_SetConfig+0xae>
10007126:	687b      	ldr	r3, [r7, #4]
10007128:	4a17      	ldr	r2, [pc, #92]	; (10007188 <TIM_OC3_SetConfig+0x108>)
1000712a:	4293      	cmp	r3, r2
1000712c:	d113      	bne.n	10007156 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
1000712e:	693b      	ldr	r3, [r7, #16]
10007130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
10007134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
10007136:	693b      	ldr	r3, [r7, #16]
10007138:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
1000713c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
1000713e:	683b      	ldr	r3, [r7, #0]
10007140:	695b      	ldr	r3, [r3, #20]
10007142:	011b      	lsls	r3, r3, #4
10007144:	693a      	ldr	r2, [r7, #16]
10007146:	4313      	orrs	r3, r2
10007148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
1000714a:	683b      	ldr	r3, [r7, #0]
1000714c:	699b      	ldr	r3, [r3, #24]
1000714e:	011b      	lsls	r3, r3, #4
10007150:	693a      	ldr	r2, [r7, #16]
10007152:	4313      	orrs	r3, r2
10007154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
10007156:	687b      	ldr	r3, [r7, #4]
10007158:	693a      	ldr	r2, [r7, #16]
1000715a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
1000715c:	687b      	ldr	r3, [r7, #4]
1000715e:	68fa      	ldr	r2, [r7, #12]
10007160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
10007162:	683b      	ldr	r3, [r7, #0]
10007164:	685a      	ldr	r2, [r3, #4]
10007166:	687b      	ldr	r3, [r7, #4]
10007168:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
1000716a:	687b      	ldr	r3, [r7, #4]
1000716c:	697a      	ldr	r2, [r7, #20]
1000716e:	621a      	str	r2, [r3, #32]
}
10007170:	bf00      	nop
10007172:	371c      	adds	r7, #28
10007174:	46bd      	mov	sp, r7
10007176:	f85d 7b04 	ldr.w	r7, [sp], #4
1000717a:	4770      	bx	lr
1000717c:	44001000 	.word	0x44001000
10007180:	44006000 	.word	0x44006000
10007184:	44007000 	.word	0x44007000
10007188:	44008000 	.word	0x44008000

1000718c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
1000718c:	b480      	push	{r7}
1000718e:	b087      	sub	sp, #28
10007190:	af00      	add	r7, sp, #0
10007192:	6078      	str	r0, [r7, #4]
10007194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
10007196:	687b      	ldr	r3, [r7, #4]
10007198:	6a1b      	ldr	r3, [r3, #32]
1000719a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
1000719e:	687b      	ldr	r3, [r7, #4]
100071a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
100071a2:	687b      	ldr	r3, [r7, #4]
100071a4:	6a1b      	ldr	r3, [r3, #32]
100071a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
100071a8:	687b      	ldr	r3, [r7, #4]
100071aa:	685b      	ldr	r3, [r3, #4]
100071ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
100071ae:	687b      	ldr	r3, [r7, #4]
100071b0:	69db      	ldr	r3, [r3, #28]
100071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
100071b4:	68fb      	ldr	r3, [r7, #12]
100071b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
100071ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
100071be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
100071c0:	68fb      	ldr	r3, [r7, #12]
100071c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
100071c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
100071c8:	683b      	ldr	r3, [r7, #0]
100071ca:	681b      	ldr	r3, [r3, #0]
100071cc:	021b      	lsls	r3, r3, #8
100071ce:	68fa      	ldr	r2, [r7, #12]
100071d0:	4313      	orrs	r3, r2
100071d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
100071d4:	693b      	ldr	r3, [r7, #16]
100071d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
100071da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
100071dc:	683b      	ldr	r3, [r7, #0]
100071de:	689b      	ldr	r3, [r3, #8]
100071e0:	031b      	lsls	r3, r3, #12
100071e2:	693a      	ldr	r2, [r7, #16]
100071e4:	4313      	orrs	r3, r2
100071e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
100071e8:	687b      	ldr	r3, [r7, #4]
100071ea:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
100071ee:	d00f      	beq.n	10007210 <TIM_OC4_SetConfig+0x84>
100071f0:	687b      	ldr	r3, [r7, #4]
100071f2:	4a16      	ldr	r2, [pc, #88]	; (1000724c <TIM_OC4_SetConfig+0xc0>)
100071f4:	4293      	cmp	r3, r2
100071f6:	d00b      	beq.n	10007210 <TIM_OC4_SetConfig+0x84>
100071f8:	687b      	ldr	r3, [r7, #4]
100071fa:	4a15      	ldr	r2, [pc, #84]	; (10007250 <TIM_OC4_SetConfig+0xc4>)
100071fc:	4293      	cmp	r3, r2
100071fe:	d007      	beq.n	10007210 <TIM_OC4_SetConfig+0x84>
10007200:	687b      	ldr	r3, [r7, #4]
10007202:	4a14      	ldr	r2, [pc, #80]	; (10007254 <TIM_OC4_SetConfig+0xc8>)
10007204:	4293      	cmp	r3, r2
10007206:	d003      	beq.n	10007210 <TIM_OC4_SetConfig+0x84>
10007208:	687b      	ldr	r3, [r7, #4]
1000720a:	4a13      	ldr	r2, [pc, #76]	; (10007258 <TIM_OC4_SetConfig+0xcc>)
1000720c:	4293      	cmp	r3, r2
1000720e:	d109      	bne.n	10007224 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
10007210:	697b      	ldr	r3, [r7, #20]
10007212:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
10007216:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
10007218:	683b      	ldr	r3, [r7, #0]
1000721a:	695b      	ldr	r3, [r3, #20]
1000721c:	019b      	lsls	r3, r3, #6
1000721e:	697a      	ldr	r2, [r7, #20]
10007220:	4313      	orrs	r3, r2
10007222:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
10007224:	687b      	ldr	r3, [r7, #4]
10007226:	697a      	ldr	r2, [r7, #20]
10007228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
1000722a:	687b      	ldr	r3, [r7, #4]
1000722c:	68fa      	ldr	r2, [r7, #12]
1000722e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
10007230:	683b      	ldr	r3, [r7, #0]
10007232:	685a      	ldr	r2, [r3, #4]
10007234:	687b      	ldr	r3, [r7, #4]
10007236:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
10007238:	687b      	ldr	r3, [r7, #4]
1000723a:	693a      	ldr	r2, [r7, #16]
1000723c:	621a      	str	r2, [r3, #32]
}
1000723e:	bf00      	nop
10007240:	371c      	adds	r7, #28
10007242:	46bd      	mov	sp, r7
10007244:	f85d 7b04 	ldr.w	r7, [sp], #4
10007248:	4770      	bx	lr
1000724a:	bf00      	nop
1000724c:	44001000 	.word	0x44001000
10007250:	44006000 	.word	0x44006000
10007254:	44007000 	.word	0x44007000
10007258:	44008000 	.word	0x44008000

1000725c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
1000725c:	b480      	push	{r7}
1000725e:	b087      	sub	sp, #28
10007260:	af00      	add	r7, sp, #0
10007262:	6078      	str	r0, [r7, #4]
10007264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
10007266:	687b      	ldr	r3, [r7, #4]
10007268:	6a1b      	ldr	r3, [r3, #32]
1000726a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
1000726e:	687b      	ldr	r3, [r7, #4]
10007270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
10007272:	687b      	ldr	r3, [r7, #4]
10007274:	6a1b      	ldr	r3, [r3, #32]
10007276:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
10007278:	687b      	ldr	r3, [r7, #4]
1000727a:	685b      	ldr	r3, [r3, #4]
1000727c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
1000727e:	687b      	ldr	r3, [r7, #4]
10007280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10007282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
10007284:	68fb      	ldr	r3, [r7, #12]
10007286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1000728a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
1000728e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
10007290:	683b      	ldr	r3, [r7, #0]
10007292:	681b      	ldr	r3, [r3, #0]
10007294:	68fa      	ldr	r2, [r7, #12]
10007296:	4313      	orrs	r3, r2
10007298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
1000729a:	693b      	ldr	r3, [r7, #16]
1000729c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
100072a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
100072a2:	683b      	ldr	r3, [r7, #0]
100072a4:	689b      	ldr	r3, [r3, #8]
100072a6:	041b      	lsls	r3, r3, #16
100072a8:	693a      	ldr	r2, [r7, #16]
100072aa:	4313      	orrs	r3, r2
100072ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
100072ae:	687b      	ldr	r3, [r7, #4]
100072b0:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
100072b4:	d00f      	beq.n	100072d6 <TIM_OC5_SetConfig+0x7a>
100072b6:	687b      	ldr	r3, [r7, #4]
100072b8:	4a15      	ldr	r2, [pc, #84]	; (10007310 <TIM_OC5_SetConfig+0xb4>)
100072ba:	4293      	cmp	r3, r2
100072bc:	d00b      	beq.n	100072d6 <TIM_OC5_SetConfig+0x7a>
100072be:	687b      	ldr	r3, [r7, #4]
100072c0:	4a14      	ldr	r2, [pc, #80]	; (10007314 <TIM_OC5_SetConfig+0xb8>)
100072c2:	4293      	cmp	r3, r2
100072c4:	d007      	beq.n	100072d6 <TIM_OC5_SetConfig+0x7a>
100072c6:	687b      	ldr	r3, [r7, #4]
100072c8:	4a13      	ldr	r2, [pc, #76]	; (10007318 <TIM_OC5_SetConfig+0xbc>)
100072ca:	4293      	cmp	r3, r2
100072cc:	d003      	beq.n	100072d6 <TIM_OC5_SetConfig+0x7a>
100072ce:	687b      	ldr	r3, [r7, #4]
100072d0:	4a12      	ldr	r2, [pc, #72]	; (1000731c <TIM_OC5_SetConfig+0xc0>)
100072d2:	4293      	cmp	r3, r2
100072d4:	d109      	bne.n	100072ea <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
100072d6:	697b      	ldr	r3, [r7, #20]
100072d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
100072dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
100072de:	683b      	ldr	r3, [r7, #0]
100072e0:	695b      	ldr	r3, [r3, #20]
100072e2:	021b      	lsls	r3, r3, #8
100072e4:	697a      	ldr	r2, [r7, #20]
100072e6:	4313      	orrs	r3, r2
100072e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
100072ea:	687b      	ldr	r3, [r7, #4]
100072ec:	697a      	ldr	r2, [r7, #20]
100072ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
100072f0:	687b      	ldr	r3, [r7, #4]
100072f2:	68fa      	ldr	r2, [r7, #12]
100072f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
100072f6:	683b      	ldr	r3, [r7, #0]
100072f8:	685a      	ldr	r2, [r3, #4]
100072fa:	687b      	ldr	r3, [r7, #4]
100072fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
100072fe:	687b      	ldr	r3, [r7, #4]
10007300:	693a      	ldr	r2, [r7, #16]
10007302:	621a      	str	r2, [r3, #32]
}
10007304:	bf00      	nop
10007306:	371c      	adds	r7, #28
10007308:	46bd      	mov	sp, r7
1000730a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000730e:	4770      	bx	lr
10007310:	44001000 	.word	0x44001000
10007314:	44006000 	.word	0x44006000
10007318:	44007000 	.word	0x44007000
1000731c:	44008000 	.word	0x44008000

10007320 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
10007320:	b480      	push	{r7}
10007322:	b087      	sub	sp, #28
10007324:	af00      	add	r7, sp, #0
10007326:	6078      	str	r0, [r7, #4]
10007328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
1000732a:	687b      	ldr	r3, [r7, #4]
1000732c:	6a1b      	ldr	r3, [r3, #32]
1000732e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
10007332:	687b      	ldr	r3, [r7, #4]
10007334:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
10007336:	687b      	ldr	r3, [r7, #4]
10007338:	6a1b      	ldr	r3, [r3, #32]
1000733a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
1000733c:	687b      	ldr	r3, [r7, #4]
1000733e:	685b      	ldr	r3, [r3, #4]
10007340:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
10007342:	687b      	ldr	r3, [r7, #4]
10007344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10007346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
10007348:	68fb      	ldr	r3, [r7, #12]
1000734a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
1000734e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
10007352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
10007354:	683b      	ldr	r3, [r7, #0]
10007356:	681b      	ldr	r3, [r3, #0]
10007358:	021b      	lsls	r3, r3, #8
1000735a:	68fa      	ldr	r2, [r7, #12]
1000735c:	4313      	orrs	r3, r2
1000735e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
10007360:	693b      	ldr	r3, [r7, #16]
10007362:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
10007366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
10007368:	683b      	ldr	r3, [r7, #0]
1000736a:	689b      	ldr	r3, [r3, #8]
1000736c:	051b      	lsls	r3, r3, #20
1000736e:	693a      	ldr	r2, [r7, #16]
10007370:	4313      	orrs	r3, r2
10007372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
10007374:	687b      	ldr	r3, [r7, #4]
10007376:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
1000737a:	d00f      	beq.n	1000739c <TIM_OC6_SetConfig+0x7c>
1000737c:	687b      	ldr	r3, [r7, #4]
1000737e:	4a16      	ldr	r2, [pc, #88]	; (100073d8 <TIM_OC6_SetConfig+0xb8>)
10007380:	4293      	cmp	r3, r2
10007382:	d00b      	beq.n	1000739c <TIM_OC6_SetConfig+0x7c>
10007384:	687b      	ldr	r3, [r7, #4]
10007386:	4a15      	ldr	r2, [pc, #84]	; (100073dc <TIM_OC6_SetConfig+0xbc>)
10007388:	4293      	cmp	r3, r2
1000738a:	d007      	beq.n	1000739c <TIM_OC6_SetConfig+0x7c>
1000738c:	687b      	ldr	r3, [r7, #4]
1000738e:	4a14      	ldr	r2, [pc, #80]	; (100073e0 <TIM_OC6_SetConfig+0xc0>)
10007390:	4293      	cmp	r3, r2
10007392:	d003      	beq.n	1000739c <TIM_OC6_SetConfig+0x7c>
10007394:	687b      	ldr	r3, [r7, #4]
10007396:	4a13      	ldr	r2, [pc, #76]	; (100073e4 <TIM_OC6_SetConfig+0xc4>)
10007398:	4293      	cmp	r3, r2
1000739a:	d109      	bne.n	100073b0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
1000739c:	697b      	ldr	r3, [r7, #20]
1000739e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
100073a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
100073a4:	683b      	ldr	r3, [r7, #0]
100073a6:	695b      	ldr	r3, [r3, #20]
100073a8:	029b      	lsls	r3, r3, #10
100073aa:	697a      	ldr	r2, [r7, #20]
100073ac:	4313      	orrs	r3, r2
100073ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
100073b0:	687b      	ldr	r3, [r7, #4]
100073b2:	697a      	ldr	r2, [r7, #20]
100073b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
100073b6:	687b      	ldr	r3, [r7, #4]
100073b8:	68fa      	ldr	r2, [r7, #12]
100073ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
100073bc:	683b      	ldr	r3, [r7, #0]
100073be:	685a      	ldr	r2, [r3, #4]
100073c0:	687b      	ldr	r3, [r7, #4]
100073c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
100073c4:	687b      	ldr	r3, [r7, #4]
100073c6:	693a      	ldr	r2, [r7, #16]
100073c8:	621a      	str	r2, [r3, #32]
}
100073ca:	bf00      	nop
100073cc:	371c      	adds	r7, #28
100073ce:	46bd      	mov	sp, r7
100073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
100073d4:	4770      	bx	lr
100073d6:	bf00      	nop
100073d8:	44001000 	.word	0x44001000
100073dc:	44006000 	.word	0x44006000
100073e0:	44007000 	.word	0x44007000
100073e4:	44008000 	.word	0x44008000

100073e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
100073e8:	b480      	push	{r7}
100073ea:	b087      	sub	sp, #28
100073ec:	af00      	add	r7, sp, #0
100073ee:	60f8      	str	r0, [r7, #12]
100073f0:	60b9      	str	r1, [r7, #8]
100073f2:	607a      	str	r2, [r7, #4]
100073f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
100073f6:	68fb      	ldr	r3, [r7, #12]
100073f8:	6a1b      	ldr	r3, [r3, #32]
100073fa:	f023 0201 	bic.w	r2, r3, #1
100073fe:	68fb      	ldr	r3, [r7, #12]
10007400:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
10007402:	68fb      	ldr	r3, [r7, #12]
10007404:	699b      	ldr	r3, [r3, #24]
10007406:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
10007408:	68fb      	ldr	r3, [r7, #12]
1000740a:	6a1b      	ldr	r3, [r3, #32]
1000740c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
1000740e:	68fb      	ldr	r3, [r7, #12]
10007410:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10007414:	d01b      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
10007416:	68fb      	ldr	r3, [r7, #12]
10007418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
1000741c:	d017      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
1000741e:	68fb      	ldr	r3, [r7, #12]
10007420:	4a24      	ldr	r2, [pc, #144]	; (100074b4 <TIM_TI1_SetConfig+0xcc>)
10007422:	4293      	cmp	r3, r2
10007424:	d013      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
10007426:	68fb      	ldr	r3, [r7, #12]
10007428:	4a23      	ldr	r2, [pc, #140]	; (100074b8 <TIM_TI1_SetConfig+0xd0>)
1000742a:	4293      	cmp	r3, r2
1000742c:	d00f      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
1000742e:	68fb      	ldr	r3, [r7, #12]
10007430:	4a22      	ldr	r2, [pc, #136]	; (100074bc <TIM_TI1_SetConfig+0xd4>)
10007432:	4293      	cmp	r3, r2
10007434:	d00b      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
10007436:	68fb      	ldr	r3, [r7, #12]
10007438:	4a21      	ldr	r2, [pc, #132]	; (100074c0 <TIM_TI1_SetConfig+0xd8>)
1000743a:	4293      	cmp	r3, r2
1000743c:	d007      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
1000743e:	68fb      	ldr	r3, [r7, #12]
10007440:	4a20      	ldr	r2, [pc, #128]	; (100074c4 <TIM_TI1_SetConfig+0xdc>)
10007442:	4293      	cmp	r3, r2
10007444:	d003      	beq.n	1000744e <TIM_TI1_SetConfig+0x66>
10007446:	68fb      	ldr	r3, [r7, #12]
10007448:	4a1f      	ldr	r2, [pc, #124]	; (100074c8 <TIM_TI1_SetConfig+0xe0>)
1000744a:	4293      	cmp	r3, r2
1000744c:	d101      	bne.n	10007452 <TIM_TI1_SetConfig+0x6a>
1000744e:	2301      	movs	r3, #1
10007450:	e000      	b.n	10007454 <TIM_TI1_SetConfig+0x6c>
10007452:	2300      	movs	r3, #0
10007454:	2b00      	cmp	r3, #0
10007456:	d008      	beq.n	1000746a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
10007458:	697b      	ldr	r3, [r7, #20]
1000745a:	f023 0303 	bic.w	r3, r3, #3
1000745e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
10007460:	697a      	ldr	r2, [r7, #20]
10007462:	687b      	ldr	r3, [r7, #4]
10007464:	4313      	orrs	r3, r2
10007466:	617b      	str	r3, [r7, #20]
10007468:	e003      	b.n	10007472 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
1000746a:	697b      	ldr	r3, [r7, #20]
1000746c:	f043 0301 	orr.w	r3, r3, #1
10007470:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
10007472:	697b      	ldr	r3, [r7, #20]
10007474:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
10007478:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
1000747a:	683b      	ldr	r3, [r7, #0]
1000747c:	011b      	lsls	r3, r3, #4
1000747e:	b2db      	uxtb	r3, r3
10007480:	697a      	ldr	r2, [r7, #20]
10007482:	4313      	orrs	r3, r2
10007484:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
10007486:	693b      	ldr	r3, [r7, #16]
10007488:	f023 030a 	bic.w	r3, r3, #10
1000748c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
1000748e:	68bb      	ldr	r3, [r7, #8]
10007490:	f003 030a 	and.w	r3, r3, #10
10007494:	693a      	ldr	r2, [r7, #16]
10007496:	4313      	orrs	r3, r2
10007498:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
1000749a:	68fb      	ldr	r3, [r7, #12]
1000749c:	697a      	ldr	r2, [r7, #20]
1000749e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
100074a0:	68fb      	ldr	r3, [r7, #12]
100074a2:	693a      	ldr	r2, [r7, #16]
100074a4:	621a      	str	r2, [r3, #32]
}
100074a6:	bf00      	nop
100074a8:	371c      	adds	r7, #28
100074aa:	46bd      	mov	sp, r7
100074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
100074b0:	4770      	bx	lr
100074b2:	bf00      	nop
100074b4:	40001000 	.word	0x40001000
100074b8:	40002000 	.word	0x40002000
100074bc:	40003000 	.word	0x40003000
100074c0:	44001000 	.word	0x44001000
100074c4:	40006000 	.word	0x40006000
100074c8:	44006000 	.word	0x44006000

100074cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
100074cc:	b480      	push	{r7}
100074ce:	b087      	sub	sp, #28
100074d0:	af00      	add	r7, sp, #0
100074d2:	60f8      	str	r0, [r7, #12]
100074d4:	60b9      	str	r1, [r7, #8]
100074d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
100074d8:	68fb      	ldr	r3, [r7, #12]
100074da:	6a1b      	ldr	r3, [r3, #32]
100074dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
100074de:	68fb      	ldr	r3, [r7, #12]
100074e0:	6a1b      	ldr	r3, [r3, #32]
100074e2:	f023 0201 	bic.w	r2, r3, #1
100074e6:	68fb      	ldr	r3, [r7, #12]
100074e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
100074ea:	68fb      	ldr	r3, [r7, #12]
100074ec:	699b      	ldr	r3, [r3, #24]
100074ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
100074f0:	693b      	ldr	r3, [r7, #16]
100074f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
100074f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
100074f8:	687b      	ldr	r3, [r7, #4]
100074fa:	011b      	lsls	r3, r3, #4
100074fc:	693a      	ldr	r2, [r7, #16]
100074fe:	4313      	orrs	r3, r2
10007500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
10007502:	697b      	ldr	r3, [r7, #20]
10007504:	f023 030a 	bic.w	r3, r3, #10
10007508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
1000750a:	697a      	ldr	r2, [r7, #20]
1000750c:	68bb      	ldr	r3, [r7, #8]
1000750e:	4313      	orrs	r3, r2
10007510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
10007512:	68fb      	ldr	r3, [r7, #12]
10007514:	693a      	ldr	r2, [r7, #16]
10007516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
10007518:	68fb      	ldr	r3, [r7, #12]
1000751a:	697a      	ldr	r2, [r7, #20]
1000751c:	621a      	str	r2, [r3, #32]
}
1000751e:	bf00      	nop
10007520:	371c      	adds	r7, #28
10007522:	46bd      	mov	sp, r7
10007524:	f85d 7b04 	ldr.w	r7, [sp], #4
10007528:	4770      	bx	lr

1000752a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
1000752a:	b480      	push	{r7}
1000752c:	b087      	sub	sp, #28
1000752e:	af00      	add	r7, sp, #0
10007530:	60f8      	str	r0, [r7, #12]
10007532:	60b9      	str	r1, [r7, #8]
10007534:	607a      	str	r2, [r7, #4]
10007536:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
10007538:	68fb      	ldr	r3, [r7, #12]
1000753a:	6a1b      	ldr	r3, [r3, #32]
1000753c:	f023 0210 	bic.w	r2, r3, #16
10007540:	68fb      	ldr	r3, [r7, #12]
10007542:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
10007544:	68fb      	ldr	r3, [r7, #12]
10007546:	699b      	ldr	r3, [r3, #24]
10007548:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
1000754a:	68fb      	ldr	r3, [r7, #12]
1000754c:	6a1b      	ldr	r3, [r3, #32]
1000754e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
10007550:	697b      	ldr	r3, [r7, #20]
10007552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
10007556:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
10007558:	687b      	ldr	r3, [r7, #4]
1000755a:	021b      	lsls	r3, r3, #8
1000755c:	697a      	ldr	r2, [r7, #20]
1000755e:	4313      	orrs	r3, r2
10007560:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
10007562:	697b      	ldr	r3, [r7, #20]
10007564:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
10007568:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
1000756a:	683b      	ldr	r3, [r7, #0]
1000756c:	031b      	lsls	r3, r3, #12
1000756e:	b29b      	uxth	r3, r3
10007570:	697a      	ldr	r2, [r7, #20]
10007572:	4313      	orrs	r3, r2
10007574:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
10007576:	693b      	ldr	r3, [r7, #16]
10007578:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
1000757c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
1000757e:	68bb      	ldr	r3, [r7, #8]
10007580:	011b      	lsls	r3, r3, #4
10007582:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
10007586:	693a      	ldr	r2, [r7, #16]
10007588:	4313      	orrs	r3, r2
1000758a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
1000758c:	68fb      	ldr	r3, [r7, #12]
1000758e:	697a      	ldr	r2, [r7, #20]
10007590:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
10007592:	68fb      	ldr	r3, [r7, #12]
10007594:	693a      	ldr	r2, [r7, #16]
10007596:	621a      	str	r2, [r3, #32]
}
10007598:	bf00      	nop
1000759a:	371c      	adds	r7, #28
1000759c:	46bd      	mov	sp, r7
1000759e:	f85d 7b04 	ldr.w	r7, [sp], #4
100075a2:	4770      	bx	lr

100075a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
100075a4:	b480      	push	{r7}
100075a6:	b087      	sub	sp, #28
100075a8:	af00      	add	r7, sp, #0
100075aa:	60f8      	str	r0, [r7, #12]
100075ac:	60b9      	str	r1, [r7, #8]
100075ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
100075b0:	68fb      	ldr	r3, [r7, #12]
100075b2:	6a1b      	ldr	r3, [r3, #32]
100075b4:	f023 0210 	bic.w	r2, r3, #16
100075b8:	68fb      	ldr	r3, [r7, #12]
100075ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
100075bc:	68fb      	ldr	r3, [r7, #12]
100075be:	699b      	ldr	r3, [r3, #24]
100075c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
100075c2:	68fb      	ldr	r3, [r7, #12]
100075c4:	6a1b      	ldr	r3, [r3, #32]
100075c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
100075c8:	697b      	ldr	r3, [r7, #20]
100075ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
100075ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
100075d0:	687b      	ldr	r3, [r7, #4]
100075d2:	031b      	lsls	r3, r3, #12
100075d4:	697a      	ldr	r2, [r7, #20]
100075d6:	4313      	orrs	r3, r2
100075d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
100075da:	693b      	ldr	r3, [r7, #16]
100075dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
100075e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
100075e2:	68bb      	ldr	r3, [r7, #8]
100075e4:	011b      	lsls	r3, r3, #4
100075e6:	693a      	ldr	r2, [r7, #16]
100075e8:	4313      	orrs	r3, r2
100075ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
100075ec:	68fb      	ldr	r3, [r7, #12]
100075ee:	697a      	ldr	r2, [r7, #20]
100075f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
100075f2:	68fb      	ldr	r3, [r7, #12]
100075f4:	693a      	ldr	r2, [r7, #16]
100075f6:	621a      	str	r2, [r3, #32]
}
100075f8:	bf00      	nop
100075fa:	371c      	adds	r7, #28
100075fc:	46bd      	mov	sp, r7
100075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
10007602:	4770      	bx	lr

10007604 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
10007604:	b480      	push	{r7}
10007606:	b087      	sub	sp, #28
10007608:	af00      	add	r7, sp, #0
1000760a:	60f8      	str	r0, [r7, #12]
1000760c:	60b9      	str	r1, [r7, #8]
1000760e:	607a      	str	r2, [r7, #4]
10007610:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
10007612:	68fb      	ldr	r3, [r7, #12]
10007614:	6a1b      	ldr	r3, [r3, #32]
10007616:	f423 7280 	bic.w	r2, r3, #256	; 0x100
1000761a:	68fb      	ldr	r3, [r7, #12]
1000761c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
1000761e:	68fb      	ldr	r3, [r7, #12]
10007620:	69db      	ldr	r3, [r3, #28]
10007622:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
10007624:	68fb      	ldr	r3, [r7, #12]
10007626:	6a1b      	ldr	r3, [r3, #32]
10007628:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
1000762a:	697b      	ldr	r3, [r7, #20]
1000762c:	f023 0303 	bic.w	r3, r3, #3
10007630:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
10007632:	697a      	ldr	r2, [r7, #20]
10007634:	687b      	ldr	r3, [r7, #4]
10007636:	4313      	orrs	r3, r2
10007638:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
1000763a:	697b      	ldr	r3, [r7, #20]
1000763c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
10007640:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
10007642:	683b      	ldr	r3, [r7, #0]
10007644:	011b      	lsls	r3, r3, #4
10007646:	b2db      	uxtb	r3, r3
10007648:	697a      	ldr	r2, [r7, #20]
1000764a:	4313      	orrs	r3, r2
1000764c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
1000764e:	693b      	ldr	r3, [r7, #16]
10007650:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
10007654:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
10007656:	68bb      	ldr	r3, [r7, #8]
10007658:	021b      	lsls	r3, r3, #8
1000765a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
1000765e:	693a      	ldr	r2, [r7, #16]
10007660:	4313      	orrs	r3, r2
10007662:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
10007664:	68fb      	ldr	r3, [r7, #12]
10007666:	697a      	ldr	r2, [r7, #20]
10007668:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
1000766a:	68fb      	ldr	r3, [r7, #12]
1000766c:	693a      	ldr	r2, [r7, #16]
1000766e:	621a      	str	r2, [r3, #32]
}
10007670:	bf00      	nop
10007672:	371c      	adds	r7, #28
10007674:	46bd      	mov	sp, r7
10007676:	f85d 7b04 	ldr.w	r7, [sp], #4
1000767a:	4770      	bx	lr

1000767c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
1000767c:	b480      	push	{r7}
1000767e:	b087      	sub	sp, #28
10007680:	af00      	add	r7, sp, #0
10007682:	60f8      	str	r0, [r7, #12]
10007684:	60b9      	str	r1, [r7, #8]
10007686:	607a      	str	r2, [r7, #4]
10007688:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
1000768a:	68fb      	ldr	r3, [r7, #12]
1000768c:	6a1b      	ldr	r3, [r3, #32]
1000768e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
10007692:	68fb      	ldr	r3, [r7, #12]
10007694:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
10007696:	68fb      	ldr	r3, [r7, #12]
10007698:	69db      	ldr	r3, [r3, #28]
1000769a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
1000769c:	68fb      	ldr	r3, [r7, #12]
1000769e:	6a1b      	ldr	r3, [r3, #32]
100076a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
100076a2:	697b      	ldr	r3, [r7, #20]
100076a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
100076a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
100076aa:	687b      	ldr	r3, [r7, #4]
100076ac:	021b      	lsls	r3, r3, #8
100076ae:	697a      	ldr	r2, [r7, #20]
100076b0:	4313      	orrs	r3, r2
100076b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
100076b4:	697b      	ldr	r3, [r7, #20]
100076b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
100076ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
100076bc:	683b      	ldr	r3, [r7, #0]
100076be:	031b      	lsls	r3, r3, #12
100076c0:	b29b      	uxth	r3, r3
100076c2:	697a      	ldr	r2, [r7, #20]
100076c4:	4313      	orrs	r3, r2
100076c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
100076c8:	693b      	ldr	r3, [r7, #16]
100076ca:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
100076ce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
100076d0:	68bb      	ldr	r3, [r7, #8]
100076d2:	031b      	lsls	r3, r3, #12
100076d4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
100076d8:	693a      	ldr	r2, [r7, #16]
100076da:	4313      	orrs	r3, r2
100076dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
100076de:	68fb      	ldr	r3, [r7, #12]
100076e0:	697a      	ldr	r2, [r7, #20]
100076e2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
100076e4:	68fb      	ldr	r3, [r7, #12]
100076e6:	693a      	ldr	r2, [r7, #16]
100076e8:	621a      	str	r2, [r3, #32]
}
100076ea:	bf00      	nop
100076ec:	371c      	adds	r7, #28
100076ee:	46bd      	mov	sp, r7
100076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
100076f4:	4770      	bx	lr

100076f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
100076f6:	b480      	push	{r7}
100076f8:	b085      	sub	sp, #20
100076fa:	af00      	add	r7, sp, #0
100076fc:	6078      	str	r0, [r7, #4]
100076fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
10007700:	687b      	ldr	r3, [r7, #4]
10007702:	689b      	ldr	r3, [r3, #8]
10007704:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
10007706:	68fb      	ldr	r3, [r7, #12]
10007708:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
1000770c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10007710:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
10007712:	683a      	ldr	r2, [r7, #0]
10007714:	68fb      	ldr	r3, [r7, #12]
10007716:	4313      	orrs	r3, r2
10007718:	f043 0307 	orr.w	r3, r3, #7
1000771c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
1000771e:	687b      	ldr	r3, [r7, #4]
10007720:	68fa      	ldr	r2, [r7, #12]
10007722:	609a      	str	r2, [r3, #8]
}
10007724:	bf00      	nop
10007726:	3714      	adds	r7, #20
10007728:	46bd      	mov	sp, r7
1000772a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000772e:	4770      	bx	lr

10007730 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
10007730:	b480      	push	{r7}
10007732:	b087      	sub	sp, #28
10007734:	af00      	add	r7, sp, #0
10007736:	60f8      	str	r0, [r7, #12]
10007738:	60b9      	str	r1, [r7, #8]
1000773a:	607a      	str	r2, [r7, #4]
1000773c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
1000773e:	68fb      	ldr	r3, [r7, #12]
10007740:	689b      	ldr	r3, [r3, #8]
10007742:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
10007744:	697b      	ldr	r3, [r7, #20]
10007746:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1000774a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
1000774c:	683b      	ldr	r3, [r7, #0]
1000774e:	021a      	lsls	r2, r3, #8
10007750:	687b      	ldr	r3, [r7, #4]
10007752:	431a      	orrs	r2, r3
10007754:	68bb      	ldr	r3, [r7, #8]
10007756:	4313      	orrs	r3, r2
10007758:	697a      	ldr	r2, [r7, #20]
1000775a:	4313      	orrs	r3, r2
1000775c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
1000775e:	68fb      	ldr	r3, [r7, #12]
10007760:	697a      	ldr	r2, [r7, #20]
10007762:	609a      	str	r2, [r3, #8]
}
10007764:	bf00      	nop
10007766:	371c      	adds	r7, #28
10007768:	46bd      	mov	sp, r7
1000776a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000776e:	4770      	bx	lr

10007770 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
10007770:	b480      	push	{r7}
10007772:	b087      	sub	sp, #28
10007774:	af00      	add	r7, sp, #0
10007776:	60f8      	str	r0, [r7, #12]
10007778:	60b9      	str	r1, [r7, #8]
1000777a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
1000777c:	68bb      	ldr	r3, [r7, #8]
1000777e:	f003 031f 	and.w	r3, r3, #31
10007782:	2201      	movs	r2, #1
10007784:	fa02 f303 	lsl.w	r3, r2, r3
10007788:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
1000778a:	68fb      	ldr	r3, [r7, #12]
1000778c:	6a1a      	ldr	r2, [r3, #32]
1000778e:	697b      	ldr	r3, [r7, #20]
10007790:	43db      	mvns	r3, r3
10007792:	401a      	ands	r2, r3
10007794:	68fb      	ldr	r3, [r7, #12]
10007796:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
10007798:	68fb      	ldr	r3, [r7, #12]
1000779a:	6a1a      	ldr	r2, [r3, #32]
1000779c:	68bb      	ldr	r3, [r7, #8]
1000779e:	f003 031f 	and.w	r3, r3, #31
100077a2:	6879      	ldr	r1, [r7, #4]
100077a4:	fa01 f303 	lsl.w	r3, r1, r3
100077a8:	431a      	orrs	r2, r3
100077aa:	68fb      	ldr	r3, [r7, #12]
100077ac:	621a      	str	r2, [r3, #32]
}
100077ae:	bf00      	nop
100077b0:	371c      	adds	r7, #28
100077b2:	46bd      	mov	sp, r7
100077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
100077b8:	4770      	bx	lr
	...

100077bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
100077bc:	b480      	push	{r7}
100077be:	b085      	sub	sp, #20
100077c0:	af00      	add	r7, sp, #0
100077c2:	6078      	str	r0, [r7, #4]
100077c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
100077c6:	687b      	ldr	r3, [r7, #4]
100077c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
100077cc:	2b01      	cmp	r3, #1
100077ce:	d101      	bne.n	100077d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
100077d0:	2302      	movs	r3, #2
100077d2:	e045      	b.n	10007860 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
100077d4:	687b      	ldr	r3, [r7, #4]
100077d6:	2201      	movs	r2, #1
100077d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
100077dc:	687b      	ldr	r3, [r7, #4]
100077de:	2202      	movs	r2, #2
100077e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
100077e4:	687b      	ldr	r3, [r7, #4]
100077e6:	681b      	ldr	r3, [r3, #0]
100077e8:	685b      	ldr	r3, [r3, #4]
100077ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
100077ec:	687b      	ldr	r3, [r7, #4]
100077ee:	681b      	ldr	r3, [r3, #0]
100077f0:	689b      	ldr	r3, [r3, #8]
100077f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
100077f4:	687b      	ldr	r3, [r7, #4]
100077f6:	681b      	ldr	r3, [r3, #0]
100077f8:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
100077fc:	d004      	beq.n	10007808 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
100077fe:	687b      	ldr	r3, [r7, #4]
10007800:	681b      	ldr	r3, [r3, #0]
10007802:	4a1a      	ldr	r2, [pc, #104]	; (1000786c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
10007804:	4293      	cmp	r3, r2
10007806:	d108      	bne.n	1000781a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
10007808:	68fb      	ldr	r3, [r7, #12]
1000780a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
1000780e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
10007810:	683b      	ldr	r3, [r7, #0]
10007812:	685b      	ldr	r3, [r3, #4]
10007814:	68fa      	ldr	r2, [r7, #12]
10007816:	4313      	orrs	r3, r2
10007818:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
1000781a:	68fb      	ldr	r3, [r7, #12]
1000781c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10007820:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
10007822:	683b      	ldr	r3, [r7, #0]
10007824:	681b      	ldr	r3, [r3, #0]
10007826:	68fa      	ldr	r2, [r7, #12]
10007828:	4313      	orrs	r3, r2
1000782a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
1000782c:	68bb      	ldr	r3, [r7, #8]
1000782e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
10007832:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
10007834:	683b      	ldr	r3, [r7, #0]
10007836:	689b      	ldr	r3, [r3, #8]
10007838:	68ba      	ldr	r2, [r7, #8]
1000783a:	4313      	orrs	r3, r2
1000783c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
1000783e:	687b      	ldr	r3, [r7, #4]
10007840:	681b      	ldr	r3, [r3, #0]
10007842:	68fa      	ldr	r2, [r7, #12]
10007844:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
10007846:	687b      	ldr	r3, [r7, #4]
10007848:	681b      	ldr	r3, [r3, #0]
1000784a:	68ba      	ldr	r2, [r7, #8]
1000784c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
1000784e:	687b      	ldr	r3, [r7, #4]
10007850:	2201      	movs	r2, #1
10007852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
10007856:	687b      	ldr	r3, [r7, #4]
10007858:	2200      	movs	r2, #0
1000785a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
1000785e:	2300      	movs	r3, #0
}
10007860:	4618      	mov	r0, r3
10007862:	3714      	adds	r7, #20
10007864:	46bd      	mov	sp, r7
10007866:	f85d 7b04 	ldr.w	r7, [sp], #4
1000786a:	4770      	bx	lr
1000786c:	44001000 	.word	0x44001000

10007870 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
10007870:	b480      	push	{r7}
10007872:	b085      	sub	sp, #20
10007874:	af00      	add	r7, sp, #0
10007876:	6078      	str	r0, [r7, #4]
10007878:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
1000787a:	2300      	movs	r3, #0
1000787c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
1000787e:	687b      	ldr	r3, [r7, #4]
10007880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
10007884:	2b01      	cmp	r3, #1
10007886:	d101      	bne.n	1000788c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
10007888:	2302      	movs	r3, #2
1000788a:	e087      	b.n	1000799c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
1000788c:	687b      	ldr	r3, [r7, #4]
1000788e:	2201      	movs	r2, #1
10007890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
10007894:	68fb      	ldr	r3, [r7, #12]
10007896:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
1000789a:	683b      	ldr	r3, [r7, #0]
1000789c:	68db      	ldr	r3, [r3, #12]
1000789e:	4313      	orrs	r3, r2
100078a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
100078a2:	68fb      	ldr	r3, [r7, #12]
100078a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
100078a8:	683b      	ldr	r3, [r7, #0]
100078aa:	689b      	ldr	r3, [r3, #8]
100078ac:	4313      	orrs	r3, r2
100078ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
100078b0:	68fb      	ldr	r3, [r7, #12]
100078b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
100078b6:	683b      	ldr	r3, [r7, #0]
100078b8:	685b      	ldr	r3, [r3, #4]
100078ba:	4313      	orrs	r3, r2
100078bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
100078be:	68fb      	ldr	r3, [r7, #12]
100078c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
100078c4:	683b      	ldr	r3, [r7, #0]
100078c6:	681b      	ldr	r3, [r3, #0]
100078c8:	4313      	orrs	r3, r2
100078ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
100078cc:	68fb      	ldr	r3, [r7, #12]
100078ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
100078d2:	683b      	ldr	r3, [r7, #0]
100078d4:	691b      	ldr	r3, [r3, #16]
100078d6:	4313      	orrs	r3, r2
100078d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
100078da:	68fb      	ldr	r3, [r7, #12]
100078dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
100078e0:	683b      	ldr	r3, [r7, #0]
100078e2:	695b      	ldr	r3, [r3, #20]
100078e4:	4313      	orrs	r3, r2
100078e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
100078e8:	68fb      	ldr	r3, [r7, #12]
100078ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
100078ee:	683b      	ldr	r3, [r7, #0]
100078f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100078f2:	4313      	orrs	r3, r2
100078f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
100078f6:	68fb      	ldr	r3, [r7, #12]
100078f8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
100078fc:	683b      	ldr	r3, [r7, #0]
100078fe:	699b      	ldr	r3, [r3, #24]
10007900:	041b      	lsls	r3, r3, #16
10007902:	4313      	orrs	r3, r2
10007904:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
10007906:	687b      	ldr	r3, [r7, #4]
10007908:	681b      	ldr	r3, [r3, #0]
1000790a:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
1000790e:	d004      	beq.n	1000791a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
10007910:	687b      	ldr	r3, [r7, #4]
10007912:	681b      	ldr	r3, [r3, #0]
10007914:	4a24      	ldr	r2, [pc, #144]	; (100079a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
10007916:	4293      	cmp	r3, r2
10007918:	d106      	bne.n	10007928 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
1000791a:	68fb      	ldr	r3, [r7, #12]
1000791c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
10007920:	683b      	ldr	r3, [r7, #0]
10007922:	69db      	ldr	r3, [r3, #28]
10007924:	4313      	orrs	r3, r2
10007926:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
10007928:	687b      	ldr	r3, [r7, #4]
1000792a:	681b      	ldr	r3, [r3, #0]
1000792c:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10007930:	d004      	beq.n	1000793c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
10007932:	687b      	ldr	r3, [r7, #4]
10007934:	681b      	ldr	r3, [r3, #0]
10007936:	4a1c      	ldr	r2, [pc, #112]	; (100079a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
10007938:	4293      	cmp	r3, r2
1000793a:	d126      	bne.n	1000798a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
1000793c:	68fb      	ldr	r3, [r7, #12]
1000793e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
10007942:	683b      	ldr	r3, [r7, #0]
10007944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10007946:	051b      	lsls	r3, r3, #20
10007948:	4313      	orrs	r3, r2
1000794a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
1000794c:	68fb      	ldr	r3, [r7, #12]
1000794e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
10007952:	683b      	ldr	r3, [r7, #0]
10007954:	6a1b      	ldr	r3, [r3, #32]
10007956:	4313      	orrs	r3, r2
10007958:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
1000795a:	68fb      	ldr	r3, [r7, #12]
1000795c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
10007960:	683b      	ldr	r3, [r7, #0]
10007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10007964:	4313      	orrs	r3, r2
10007966:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
10007968:	687b      	ldr	r3, [r7, #4]
1000796a:	681b      	ldr	r3, [r3, #0]
1000796c:	f1b3 4f88 	cmp.w	r3, #1140850688	; 0x44000000
10007970:	d004      	beq.n	1000797c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
10007972:	687b      	ldr	r3, [r7, #4]
10007974:	681b      	ldr	r3, [r3, #0]
10007976:	4a0c      	ldr	r2, [pc, #48]	; (100079a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
10007978:	4293      	cmp	r3, r2
1000797a:	d106      	bne.n	1000798a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
1000797c:	68fb      	ldr	r3, [r7, #12]
1000797e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
10007982:	683b      	ldr	r3, [r7, #0]
10007984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10007986:	4313      	orrs	r3, r2
10007988:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
1000798a:	687b      	ldr	r3, [r7, #4]
1000798c:	681b      	ldr	r3, [r3, #0]
1000798e:	68fa      	ldr	r2, [r7, #12]
10007990:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
10007992:	687b      	ldr	r3, [r7, #4]
10007994:	2200      	movs	r2, #0
10007996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
1000799a:	2300      	movs	r3, #0
}
1000799c:	4618      	mov	r0, r3
1000799e:	3714      	adds	r7, #20
100079a0:	46bd      	mov	sp, r7
100079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
100079a6:	4770      	bx	lr
100079a8:	44001000 	.word	0x44001000

100079ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
100079ac:	b480      	push	{r7}
100079ae:	b083      	sub	sp, #12
100079b0:	af00      	add	r7, sp, #0
100079b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
100079b4:	bf00      	nop
100079b6:	370c      	adds	r7, #12
100079b8:	46bd      	mov	sp, r7
100079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
100079be:	4770      	bx	lr

100079c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
100079c0:	b480      	push	{r7}
100079c2:	b083      	sub	sp, #12
100079c4:	af00      	add	r7, sp, #0
100079c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
100079c8:	bf00      	nop
100079ca:	370c      	adds	r7, #12
100079cc:	46bd      	mov	sp, r7
100079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
100079d2:	4770      	bx	lr

100079d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
100079d4:	b480      	push	{r7}
100079d6:	b083      	sub	sp, #12
100079d8:	af00      	add	r7, sp, #0
100079da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
100079dc:	bf00      	nop
100079de:	370c      	adds	r7, #12
100079e0:	46bd      	mov	sp, r7
100079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
100079e6:	4770      	bx	lr

100079e8 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
100079e8:	b480      	push	{r7}
100079ea:	b083      	sub	sp, #12
100079ec:	af00      	add	r7, sp, #0
100079ee:	6078      	str	r0, [r7, #4]
	list->prev = list;
100079f0:	687b      	ldr	r3, [r7, #4]
100079f2:	687a      	ldr	r2, [r7, #4]
100079f4:	605a      	str	r2, [r3, #4]
	list->next = list;
100079f6:	687b      	ldr	r3, [r7, #4]
100079f8:	687a      	ldr	r2, [r7, #4]
100079fa:	601a      	str	r2, [r3, #0]
}
100079fc:	bf00      	nop
100079fe:	370c      	adds	r7, #12
10007a00:	46bd      	mov	sp, r7
10007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
10007a06:	4770      	bx	lr

10007a08 <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
10007a08:	b480      	push	{r7}
10007a0a:	b083      	sub	sp, #12
10007a0c:	af00      	add	r7, sp, #0
10007a0e:	6078      	str	r0, [r7, #4]
10007a10:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
10007a12:	687b      	ldr	r3, [r7, #4]
10007a14:	685a      	ldr	r2, [r3, #4]
10007a16:	683b      	ldr	r3, [r7, #0]
10007a18:	605a      	str	r2, [r3, #4]
	new_node->next = node;
10007a1a:	683b      	ldr	r3, [r7, #0]
10007a1c:	687a      	ldr	r2, [r7, #4]
10007a1e:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
10007a20:	683b      	ldr	r3, [r7, #0]
10007a22:	681b      	ldr	r3, [r3, #0]
10007a24:	683a      	ldr	r2, [r7, #0]
10007a26:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
10007a28:	683b      	ldr	r3, [r7, #0]
10007a2a:	685b      	ldr	r3, [r3, #4]
10007a2c:	683a      	ldr	r2, [r7, #0]
10007a2e:	601a      	str	r2, [r3, #0]
}
10007a30:	bf00      	nop
10007a32:	370c      	adds	r7, #12
10007a34:	46bd      	mov	sp, r7
10007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
10007a3a:	4770      	bx	lr

10007a3c <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
10007a3c:	b580      	push	{r7, lr}
10007a3e:	b082      	sub	sp, #8
10007a40:	af00      	add	r7, sp, #0
10007a42:	6078      	str	r0, [r7, #4]
10007a44:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
10007a46:	6839      	ldr	r1, [r7, #0]
10007a48:	6878      	ldr	r0, [r7, #4]
10007a4a:	f7ff ffdd 	bl	10007a08 <metal_list_add_before>
}
10007a4e:	bf00      	nop
10007a50:	3708      	adds	r7, #8
10007a52:	46bd      	mov	sp, r7
10007a54:	bd80      	pop	{r7, pc}

10007a56 <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
10007a56:	b580      	push	{r7, lr}
10007a58:	b082      	sub	sp, #8
10007a5a:	af00      	add	r7, sp, #0
10007a5c:	6078      	str	r0, [r7, #4]
10007a5e:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
10007a60:	6839      	ldr	r1, [r7, #0]
10007a62:	6878      	ldr	r0, [r7, #4]
10007a64:	f001 fefe 	bl	10009864 <metal_machine_cache_flush>
}
10007a68:	bf00      	nop
10007a6a:	3708      	adds	r7, #8
10007a6c:	46bd      	mov	sp, r7
10007a6e:	bd80      	pop	{r7, pc}

10007a70 <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
10007a70:	b580      	push	{r7, lr}
10007a72:	b082      	sub	sp, #8
10007a74:	af00      	add	r7, sp, #0
10007a76:	6078      	str	r0, [r7, #4]
10007a78:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
10007a7a:	6839      	ldr	r1, [r7, #0]
10007a7c:	6878      	ldr	r0, [r7, #4]
10007a7e:	f001 fefc 	bl	1000987a <metal_machine_cache_invalidate>
}
10007a82:	bf00      	nop
10007a84:	3708      	adds	r7, #8
10007a86:	46bd      	mov	sp, r7
10007a88:	bd80      	pop	{r7, pc}

10007a8a <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
10007a8a:	b580      	push	{r7, lr}
10007a8c:	b082      	sub	sp, #8
10007a8e:	af00      	add	r7, sp, #0
10007a90:	6078      	str	r0, [r7, #4]
10007a92:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
10007a94:	6839      	ldr	r1, [r7, #0]
10007a96:	6878      	ldr	r0, [r7, #4]
10007a98:	f7ff ffdd 	bl	10007a56 <__metal_cache_flush>
}
10007a9c:	bf00      	nop
10007a9e:	3708      	adds	r7, #8
10007aa0:	46bd      	mov	sp, r7
10007aa2:	bd80      	pop	{r7, pc}

10007aa4 <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
10007aa4:	b580      	push	{r7, lr}
10007aa6:	b082      	sub	sp, #8
10007aa8:	af00      	add	r7, sp, #0
10007aaa:	6078      	str	r0, [r7, #4]
10007aac:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
10007aae:	6839      	ldr	r1, [r7, #0]
10007ab0:	6878      	ldr	r0, [r7, #4]
10007ab2:	f7ff ffdd 	bl	10007a70 <__metal_cache_invalidate>
}
10007ab6:	bf00      	nop
10007ab8:	3708      	adds	r7, #8
10007aba:	46bd      	mov	sp, r7
10007abc:	bd80      	pop	{r7, pc}
	...

10007ac0 <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
10007ac0:	b580      	push	{r7, lr}
10007ac2:	b082      	sub	sp, #8
10007ac4:	af00      	add	r7, sp, #0
10007ac6:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
10007ac8:	687b      	ldr	r3, [r7, #4]
10007aca:	2b00      	cmp	r3, #0
10007acc:	d008      	beq.n	10007ae0 <metal_bus_register+0x20>
10007ace:	687b      	ldr	r3, [r7, #4]
10007ad0:	681b      	ldr	r3, [r3, #0]
10007ad2:	2b00      	cmp	r3, #0
10007ad4:	d004      	beq.n	10007ae0 <metal_bus_register+0x20>
10007ad6:	687b      	ldr	r3, [r7, #4]
10007ad8:	681b      	ldr	r3, [r3, #0]
10007ada:	781b      	ldrb	r3, [r3, #0]
10007adc:	2b00      	cmp	r3, #0
10007ade:	d102      	bne.n	10007ae6 <metal_bus_register+0x26>
		return -EINVAL;
10007ae0:	f06f 0315 	mvn.w	r3, #21
10007ae4:	e026      	b.n	10007b34 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
10007ae6:	687b      	ldr	r3, [r7, #4]
10007ae8:	681b      	ldr	r3, [r3, #0]
10007aea:	2100      	movs	r1, #0
10007aec:	4618      	mov	r0, r3
10007aee:	f000 f82b 	bl	10007b48 <metal_bus_find>
10007af2:	4603      	mov	r3, r0
10007af4:	2b00      	cmp	r3, #0
10007af6:	d102      	bne.n	10007afe <metal_bus_register+0x3e>
		return -EEXIST;
10007af8:	f06f 0310 	mvn.w	r3, #16
10007afc:	e01a      	b.n	10007b34 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
10007afe:	687b      	ldr	r3, [r7, #4]
10007b00:	331c      	adds	r3, #28
10007b02:	4618      	mov	r0, r3
10007b04:	f7ff ff70 	bl	100079e8 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
10007b08:	687b      	ldr	r3, [r7, #4]
10007b0a:	3324      	adds	r3, #36	; 0x24
10007b0c:	4619      	mov	r1, r3
10007b0e:	480b      	ldr	r0, [pc, #44]	; (10007b3c <metal_bus_register+0x7c>)
10007b10:	f7ff ff94 	bl	10007a3c <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
10007b14:	4b0a      	ldr	r3, [pc, #40]	; (10007b40 <metal_bus_register+0x80>)
10007b16:	781b      	ldrb	r3, [r3, #0]
10007b18:	2b06      	cmp	r3, #6
10007b1a:	d90a      	bls.n	10007b32 <metal_bus_register+0x72>
10007b1c:	4b08      	ldr	r3, [pc, #32]	; (10007b40 <metal_bus_register+0x80>)
10007b1e:	685b      	ldr	r3, [r3, #4]
10007b20:	2b00      	cmp	r3, #0
10007b22:	d006      	beq.n	10007b32 <metal_bus_register+0x72>
10007b24:	4b06      	ldr	r3, [pc, #24]	; (10007b40 <metal_bus_register+0x80>)
10007b26:	685b      	ldr	r3, [r3, #4]
10007b28:	687a      	ldr	r2, [r7, #4]
10007b2a:	6812      	ldr	r2, [r2, #0]
10007b2c:	4905      	ldr	r1, [pc, #20]	; (10007b44 <metal_bus_register+0x84>)
10007b2e:	2007      	movs	r0, #7
10007b30:	4798      	blx	r3
	return 0;
10007b32:	2300      	movs	r3, #0
}
10007b34:	4618      	mov	r0, r3
10007b36:	3708      	adds	r7, #8
10007b38:	46bd      	mov	sp, r7
10007b3a:	bd80      	pop	{r7, pc}
10007b3c:	10020714 	.word	0x10020714
10007b40:	1002070c 	.word	0x1002070c
10007b44:	1000bac0 	.word	0x1000bac0

10007b48 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
10007b48:	b580      	push	{r7, lr}
10007b4a:	b084      	sub	sp, #16
10007b4c:	af00      	add	r7, sp, #0
10007b4e:	6078      	str	r0, [r7, #4]
10007b50:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
10007b52:	4b12      	ldr	r3, [pc, #72]	; (10007b9c <metal_bus_find+0x54>)
10007b54:	689b      	ldr	r3, [r3, #8]
10007b56:	60fb      	str	r3, [r7, #12]
10007b58:	e016      	b.n	10007b88 <metal_bus_find+0x40>
		bus = metal_container_of(node, struct metal_bus, node);
10007b5a:	68fb      	ldr	r3, [r7, #12]
10007b5c:	3b24      	subs	r3, #36	; 0x24
10007b5e:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) == 0 && result) {
10007b60:	68bb      	ldr	r3, [r7, #8]
10007b62:	681b      	ldr	r3, [r3, #0]
10007b64:	6879      	ldr	r1, [r7, #4]
10007b66:	4618      	mov	r0, r3
10007b68:	f7f8 fa6a 	bl	10000040 <strcmp>
10007b6c:	4603      	mov	r3, r0
10007b6e:	2b00      	cmp	r3, #0
10007b70:	d107      	bne.n	10007b82 <metal_bus_find+0x3a>
10007b72:	683b      	ldr	r3, [r7, #0]
10007b74:	2b00      	cmp	r3, #0
10007b76:	d004      	beq.n	10007b82 <metal_bus_find+0x3a>
			*result = bus;
10007b78:	683b      	ldr	r3, [r7, #0]
10007b7a:	68ba      	ldr	r2, [r7, #8]
10007b7c:	601a      	str	r2, [r3, #0]
			return 0;
10007b7e:	2300      	movs	r3, #0
10007b80:	e008      	b.n	10007b94 <metal_bus_find+0x4c>
	metal_list_for_each(&_metal.common.bus_list, node) {
10007b82:	68fb      	ldr	r3, [r7, #12]
10007b84:	681b      	ldr	r3, [r3, #0]
10007b86:	60fb      	str	r3, [r7, #12]
10007b88:	68fb      	ldr	r3, [r7, #12]
10007b8a:	4a05      	ldr	r2, [pc, #20]	; (10007ba0 <metal_bus_find+0x58>)
10007b8c:	4293      	cmp	r3, r2
10007b8e:	d1e4      	bne.n	10007b5a <metal_bus_find+0x12>
		}
	}
	return -ENOENT;
10007b90:	f06f 0301 	mvn.w	r3, #1
}
10007b94:	4618      	mov	r0, r3
10007b96:	3710      	adds	r7, #16
10007b98:	46bd      	mov	sp, r7
10007b9a:	bd80      	pop	{r7, pc}
10007b9c:	1002070c 	.word	0x1002070c
10007ba0:	10020714 	.word	0x10020714

10007ba4 <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
10007ba4:	b580      	push	{r7, lr}
10007ba6:	b086      	sub	sp, #24
10007ba8:	af00      	add	r7, sp, #0
10007baa:	60f8      	str	r0, [r7, #12]
10007bac:	60b9      	str	r1, [r7, #8]
10007bae:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
10007bb0:	68fb      	ldr	r3, [r7, #12]
10007bb2:	2b00      	cmp	r3, #0
10007bb4:	d00d      	beq.n	10007bd2 <metal_device_open+0x2e>
10007bb6:	68fb      	ldr	r3, [r7, #12]
10007bb8:	781b      	ldrb	r3, [r3, #0]
10007bba:	2b00      	cmp	r3, #0
10007bbc:	d009      	beq.n	10007bd2 <metal_device_open+0x2e>
10007bbe:	68bb      	ldr	r3, [r7, #8]
10007bc0:	2b00      	cmp	r3, #0
10007bc2:	d006      	beq.n	10007bd2 <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
10007bc4:	68bb      	ldr	r3, [r7, #8]
10007bc6:	781b      	ldrb	r3, [r3, #0]
10007bc8:	2b00      	cmp	r3, #0
10007bca:	d002      	beq.n	10007bd2 <metal_device_open+0x2e>
10007bcc:	687b      	ldr	r3, [r7, #4]
10007bce:	2b00      	cmp	r3, #0
10007bd0:	d102      	bne.n	10007bd8 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
10007bd2:	f06f 0315 	mvn.w	r3, #21
10007bd6:	e01f      	b.n	10007c18 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
10007bd8:	f107 0310 	add.w	r3, r7, #16
10007bdc:	4619      	mov	r1, r3
10007bde:	68f8      	ldr	r0, [r7, #12]
10007be0:	f7ff ffb2 	bl	10007b48 <metal_bus_find>
10007be4:	6178      	str	r0, [r7, #20]
	if (error)
10007be6:	697b      	ldr	r3, [r7, #20]
10007be8:	2b00      	cmp	r3, #0
10007bea:	d001      	beq.n	10007bf0 <metal_device_open+0x4c>
		return error;
10007bec:	697b      	ldr	r3, [r7, #20]
10007bee:	e013      	b.n	10007c18 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
10007bf0:	693b      	ldr	r3, [r7, #16]
10007bf2:	689b      	ldr	r3, [r3, #8]
10007bf4:	2b00      	cmp	r3, #0
10007bf6:	d102      	bne.n	10007bfe <metal_device_open+0x5a>
		return -ENODEV;
10007bf8:	f06f 0312 	mvn.w	r3, #18
10007bfc:	e00c      	b.n	10007c18 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
10007bfe:	693b      	ldr	r3, [r7, #16]
10007c00:	689b      	ldr	r3, [r3, #8]
10007c02:	6938      	ldr	r0, [r7, #16]
10007c04:	687a      	ldr	r2, [r7, #4]
10007c06:	68b9      	ldr	r1, [r7, #8]
10007c08:	4798      	blx	r3
10007c0a:	6178      	str	r0, [r7, #20]
	if (error)
10007c0c:	697b      	ldr	r3, [r7, #20]
10007c0e:	2b00      	cmp	r3, #0
10007c10:	d001      	beq.n	10007c16 <metal_device_open+0x72>
		return error;
10007c12:	697b      	ldr	r3, [r7, #20]
10007c14:	e000      	b.n	10007c18 <metal_device_open+0x74>

	return 0;
10007c16:	2300      	movs	r3, #0
}
10007c18:	4618      	mov	r0, r3
10007c1a:	3718      	adds	r7, #24
10007c1c:	46bd      	mov	sp, r7
10007c1e:	bd80      	pop	{r7, pc}

10007c20 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
10007c20:	b580      	push	{r7, lr}
10007c22:	b082      	sub	sp, #8
10007c24:	af00      	add	r7, sp, #0
10007c26:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
10007c28:	687b      	ldr	r3, [r7, #4]
10007c2a:	681b      	ldr	r3, [r3, #0]
10007c2c:	2b00      	cmp	r3, #0
10007c2e:	d008      	beq.n	10007c42 <metal_register_generic_device+0x22>
10007c30:	687b      	ldr	r3, [r7, #4]
10007c32:	681b      	ldr	r3, [r3, #0]
10007c34:	781b      	ldrb	r3, [r3, #0]
10007c36:	2b00      	cmp	r3, #0
10007c38:	d003      	beq.n	10007c42 <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
10007c3a:	687b      	ldr	r3, [r7, #4]
10007c3c:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
10007c3e:	2b02      	cmp	r3, #2
10007c40:	d902      	bls.n	10007c48 <metal_register_generic_device+0x28>
		return -EINVAL;
10007c42:	f06f 0315 	mvn.w	r3, #21
10007c46:	e009      	b.n	10007c5c <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
10007c48:	687b      	ldr	r3, [r7, #4]
10007c4a:	4a06      	ldr	r2, [pc, #24]	; (10007c64 <metal_register_generic_device+0x44>)
10007c4c:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
10007c4e:	687b      	ldr	r3, [r7, #4]
10007c50:	337c      	adds	r3, #124	; 0x7c
10007c52:	4619      	mov	r1, r3
10007c54:	4804      	ldr	r0, [pc, #16]	; (10007c68 <metal_register_generic_device+0x48>)
10007c56:	f7ff fef1 	bl	10007a3c <metal_list_add_tail>
			    &device->node);
	return 0;
10007c5a:	2300      	movs	r3, #0
}
10007c5c:	4618      	mov	r0, r3
10007c5e:	3708      	adds	r7, #8
10007c60:	46bd      	mov	sp, r7
10007c62:	bd80      	pop	{r7, pc}
10007c64:	10020028 	.word	0x10020028
10007c68:	10020724 	.word	0x10020724

10007c6c <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
10007c6c:	b580      	push	{r7, lr}
10007c6e:	b086      	sub	sp, #24
10007c70:	af00      	add	r7, sp, #0
10007c72:	60f8      	str	r0, [r7, #12]
10007c74:	60b9      	str	r1, [r7, #8]
10007c76:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
10007c78:	4b12      	ldr	r3, [pc, #72]	; (10007cc4 <metal_generic_dev_open+0x58>)
10007c7a:	699b      	ldr	r3, [r3, #24]
10007c7c:	617b      	str	r3, [r7, #20]
10007c7e:	e016      	b.n	10007cae <metal_generic_dev_open+0x42>
		dev = metal_container_of(node, struct metal_device, node);
10007c80:	697b      	ldr	r3, [r7, #20]
10007c82:	3b7c      	subs	r3, #124	; 0x7c
10007c84:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) == 0) {
10007c86:	693b      	ldr	r3, [r7, #16]
10007c88:	681b      	ldr	r3, [r3, #0]
10007c8a:	68b9      	ldr	r1, [r7, #8]
10007c8c:	4618      	mov	r0, r3
10007c8e:	f7f8 f9d7 	bl	10000040 <strcmp>
10007c92:	4603      	mov	r3, r0
10007c94:	2b00      	cmp	r3, #0
10007c96:	d107      	bne.n	10007ca8 <metal_generic_dev_open+0x3c>
			*device = dev;
10007c98:	687b      	ldr	r3, [r7, #4]
10007c9a:	693a      	ldr	r2, [r7, #16]
10007c9c:	601a      	str	r2, [r3, #0]
			return metal_generic_dev_sys_open(dev);
10007c9e:	6938      	ldr	r0, [r7, #16]
10007ca0:	f000 f890 	bl	10007dc4 <metal_generic_dev_sys_open>
10007ca4:	4603      	mov	r3, r0
10007ca6:	e008      	b.n	10007cba <metal_generic_dev_open+0x4e>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
10007ca8:	697b      	ldr	r3, [r7, #20]
10007caa:	681b      	ldr	r3, [r3, #0]
10007cac:	617b      	str	r3, [r7, #20]
10007cae:	697b      	ldr	r3, [r7, #20]
10007cb0:	4a05      	ldr	r2, [pc, #20]	; (10007cc8 <metal_generic_dev_open+0x5c>)
10007cb2:	4293      	cmp	r3, r2
10007cb4:	d1e4      	bne.n	10007c80 <metal_generic_dev_open+0x14>
		}
	}

	return -ENODEV;
10007cb6:	f06f 0312 	mvn.w	r3, #18
}
10007cba:	4618      	mov	r0, r3
10007cbc:	3718      	adds	r7, #24
10007cbe:	46bd      	mov	sp, r7
10007cc0:	bd80      	pop	{r7, pc}
10007cc2:	bf00      	nop
10007cc4:	1002070c 	.word	0x1002070c
10007cc8:	10020724 	.word	0x10020724

10007ccc <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
10007ccc:	b580      	push	{r7, lr}
10007cce:	b086      	sub	sp, #24
10007cd0:	af00      	add	r7, sp, #0
10007cd2:	60f8      	str	r0, [r7, #12]
10007cd4:	60b9      	str	r1, [r7, #8]
10007cd6:	607a      	str	r2, [r7, #4]
10007cd8:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;

	if (sg_out != sg_in)
10007cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10007cdc:	683b      	ldr	r3, [r7, #0]
10007cde:	429a      	cmp	r2, r3
10007ce0:	d009      	beq.n	10007cf6 <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
10007ce2:	6a3a      	ldr	r2, [r7, #32]
10007ce4:	4613      	mov	r3, r2
10007ce6:	005b      	lsls	r3, r3, #1
10007ce8:	4413      	add	r3, r2
10007cea:	009b      	lsls	r3, r3, #2
10007cec:	461a      	mov	r2, r3
10007cee:	6839      	ldr	r1, [r7, #0]
10007cf0:	6a78      	ldr	r0, [r7, #36]	; 0x24
10007cf2:	f002 fbf5 	bl	1000a4e0 <memcpy>
	for (i = 0; i < nents_in; i++) {
10007cf6:	2300      	movs	r3, #0
10007cf8:	617b      	str	r3, [r7, #20]
10007cfa:	e02f      	b.n	10007d5c <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
10007cfc:	687b      	ldr	r3, [r7, #4]
10007cfe:	2b02      	cmp	r3, #2
10007d00:	d114      	bne.n	10007d2c <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
10007d02:	697a      	ldr	r2, [r7, #20]
10007d04:	4613      	mov	r3, r2
10007d06:	005b      	lsls	r3, r3, #1
10007d08:	4413      	add	r3, r2
10007d0a:	009b      	lsls	r3, r3, #2
10007d0c:	461a      	mov	r2, r3
10007d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10007d10:	4413      	add	r3, r2
10007d12:	6818      	ldr	r0, [r3, #0]
10007d14:	697a      	ldr	r2, [r7, #20]
10007d16:	4613      	mov	r3, r2
10007d18:	005b      	lsls	r3, r3, #1
10007d1a:	4413      	add	r3, r2
10007d1c:	009b      	lsls	r3, r3, #2
10007d1e:	461a      	mov	r2, r3
10007d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10007d22:	4413      	add	r3, r2
10007d24:	689b      	ldr	r3, [r3, #8]
10007d26:	4619      	mov	r1, r3
10007d28:	f7ff feaf 	bl	10007a8a <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
10007d2c:	697a      	ldr	r2, [r7, #20]
10007d2e:	4613      	mov	r3, r2
10007d30:	005b      	lsls	r3, r3, #1
10007d32:	4413      	add	r3, r2
10007d34:	009b      	lsls	r3, r3, #2
10007d36:	461a      	mov	r2, r3
10007d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10007d3a:	4413      	add	r3, r2
10007d3c:	6818      	ldr	r0, [r3, #0]
10007d3e:	697a      	ldr	r2, [r7, #20]
10007d40:	4613      	mov	r3, r2
10007d42:	005b      	lsls	r3, r3, #1
10007d44:	4413      	add	r3, r2
10007d46:	009b      	lsls	r3, r3, #2
10007d48:	461a      	mov	r2, r3
10007d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10007d4c:	4413      	add	r3, r2
10007d4e:	689b      	ldr	r3, [r3, #8]
10007d50:	4619      	mov	r1, r3
10007d52:	f7ff fea7 	bl	10007aa4 <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
10007d56:	697b      	ldr	r3, [r7, #20]
10007d58:	3301      	adds	r3, #1
10007d5a:	617b      	str	r3, [r7, #20]
10007d5c:	697a      	ldr	r2, [r7, #20]
10007d5e:	6a3b      	ldr	r3, [r7, #32]
10007d60:	429a      	cmp	r2, r3
10007d62:	dbcb      	blt.n	10007cfc <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
10007d64:	6a3b      	ldr	r3, [r7, #32]
}
10007d66:	4618      	mov	r0, r3
10007d68:	3718      	adds	r7, #24
10007d6a:	46bd      	mov	sp, r7
10007d6c:	bd80      	pop	{r7, pc}

10007d6e <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
10007d6e:	b580      	push	{r7, lr}
10007d70:	b086      	sub	sp, #24
10007d72:	af00      	add	r7, sp, #0
10007d74:	60f8      	str	r0, [r7, #12]
10007d76:	60b9      	str	r1, [r7, #8]
10007d78:	607a      	str	r2, [r7, #4]
10007d7a:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;
	(void)dir;

	for (i = 0; i < nents; i++) {
10007d7c:	2300      	movs	r3, #0
10007d7e:	617b      	str	r3, [r7, #20]
10007d80:	e017      	b.n	10007db2 <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
10007d82:	697a      	ldr	r2, [r7, #20]
10007d84:	4613      	mov	r3, r2
10007d86:	005b      	lsls	r3, r3, #1
10007d88:	4413      	add	r3, r2
10007d8a:	009b      	lsls	r3, r3, #2
10007d8c:	461a      	mov	r2, r3
10007d8e:	683b      	ldr	r3, [r7, #0]
10007d90:	4413      	add	r3, r2
10007d92:	6818      	ldr	r0, [r3, #0]
10007d94:	697a      	ldr	r2, [r7, #20]
10007d96:	4613      	mov	r3, r2
10007d98:	005b      	lsls	r3, r3, #1
10007d9a:	4413      	add	r3, r2
10007d9c:	009b      	lsls	r3, r3, #2
10007d9e:	461a      	mov	r2, r3
10007da0:	683b      	ldr	r3, [r7, #0]
10007da2:	4413      	add	r3, r2
10007da4:	689b      	ldr	r3, [r3, #8]
10007da6:	4619      	mov	r1, r3
10007da8:	f7ff fe7c 	bl	10007aa4 <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
10007dac:	697b      	ldr	r3, [r7, #20]
10007dae:	3301      	adds	r3, #1
10007db0:	617b      	str	r3, [r7, #20]
10007db2:	697a      	ldr	r2, [r7, #20]
10007db4:	6a3b      	ldr	r3, [r7, #32]
10007db6:	429a      	cmp	r2, r3
10007db8:	dbe3      	blt.n	10007d82 <metal_generic_dev_dma_unmap+0x14>
	}
}
10007dba:	bf00      	nop
10007dbc:	bf00      	nop
10007dbe:	3718      	adds	r7, #24
10007dc0:	46bd      	mov	sp, r7
10007dc2:	bd80      	pop	{r7, pc}

10007dc4 <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
10007dc4:	b580      	push	{r7, lr}
10007dc6:	b084      	sub	sp, #16
10007dc8:	af00      	add	r7, sp, #0
10007dca:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned int i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
10007dcc:	2300      	movs	r3, #0
10007dce:	60fb      	str	r3, [r7, #12]
10007dd0:	e013      	b.n	10007dfa <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
10007dd2:	68fa      	ldr	r2, [r7, #12]
10007dd4:	4613      	mov	r3, r2
10007dd6:	00db      	lsls	r3, r3, #3
10007dd8:	1a9b      	subs	r3, r3, r2
10007dda:	00db      	lsls	r3, r3, #3
10007ddc:	3308      	adds	r3, #8
10007dde:	687a      	ldr	r2, [r7, #4]
10007de0:	4413      	add	r3, r2
10007de2:	3304      	adds	r3, #4
10007de4:	60bb      	str	r3, [r7, #8]
		if (!io->size)
10007de6:	68bb      	ldr	r3, [r7, #8]
10007de8:	689b      	ldr	r3, [r3, #8]
10007dea:	2b00      	cmp	r3, #0
10007dec:	d00b      	beq.n	10007e06 <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
10007dee:	68b8      	ldr	r0, [r7, #8]
10007df0:	f000 f81e 	bl	10007e30 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
10007df4:	68fb      	ldr	r3, [r7, #12]
10007df6:	3301      	adds	r3, #1
10007df8:	60fb      	str	r3, [r7, #12]
10007dfa:	687b      	ldr	r3, [r7, #4]
10007dfc:	689b      	ldr	r3, [r3, #8]
10007dfe:	68fa      	ldr	r2, [r7, #12]
10007e00:	429a      	cmp	r2, r3
10007e02:	d3e6      	bcc.n	10007dd2 <metal_generic_dev_sys_open+0xe>
10007e04:	e000      	b.n	10007e08 <metal_generic_dev_sys_open+0x44>
			break;
10007e06:	bf00      	nop
	}

	return 0;
10007e08:	2300      	movs	r3, #0
}
10007e0a:	4618      	mov	r0, r3
10007e0c:	3710      	adds	r7, #16
10007e0e:	46bd      	mov	sp, r7
10007e10:	bd80      	pop	{r7, pc}
	...

10007e14 <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
10007e14:	b580      	push	{r7, lr}
10007e16:	b082      	sub	sp, #8
10007e18:	af00      	add	r7, sp, #0
10007e1a:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
10007e1c:	4803      	ldr	r0, [pc, #12]	; (10007e2c <metal_sys_init+0x18>)
10007e1e:	f7ff fe4f 	bl	10007ac0 <metal_bus_register>
	return 0;
10007e22:	2300      	movs	r3, #0
}
10007e24:	4618      	mov	r0, r3
10007e26:	3708      	adds	r7, #8
10007e28:	46bd      	mov	sp, r7
10007e2a:	bd80      	pop	{r7, pc}
10007e2c:	10020028 	.word	0x10020028

10007e30 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
10007e30:	b580      	push	{r7, lr}
10007e32:	b086      	sub	sp, #24
10007e34:	af00      	add	r7, sp, #0
10007e36:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = io->virt;
10007e38:	687b      	ldr	r3, [r7, #4]
10007e3a:	681b      	ldr	r3, [r3, #0]
10007e3c:	60fb      	str	r3, [r7, #12]
	psize = (size_t)io->size;
10007e3e:	687b      	ldr	r3, [r7, #4]
10007e40:	689b      	ldr	r3, [r3, #8]
10007e42:	613b      	str	r3, [r7, #16]
	if (psize) {
10007e44:	693b      	ldr	r3, [r7, #16]
10007e46:	2b00      	cmp	r3, #0
10007e48:	d02c      	beq.n	10007ea4 <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
10007e4a:	687b      	ldr	r3, [r7, #4]
10007e4c:	68db      	ldr	r3, [r3, #12]
10007e4e:	693a      	ldr	r2, [r7, #16]
10007e50:	fa22 f303 	lsr.w	r3, r2, r3
10007e54:	2b00      	cmp	r3, #0
10007e56:	d005      	beq.n	10007e64 <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
10007e58:	687b      	ldr	r3, [r7, #4]
10007e5a:	68db      	ldr	r3, [r3, #12]
10007e5c:	2201      	movs	r2, #1
10007e5e:	fa02 f303 	lsl.w	r3, r2, r3
10007e62:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10007e64:	2300      	movs	r3, #0
10007e66:	617b      	str	r3, [r7, #20]
10007e68:	e013      	b.n	10007e92 <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
10007e6a:	687b      	ldr	r3, [r7, #4]
10007e6c:	685a      	ldr	r2, [r3, #4]
10007e6e:	697b      	ldr	r3, [r7, #20]
10007e70:	009b      	lsls	r3, r3, #2
10007e72:	4413      	add	r3, r2
10007e74:	6819      	ldr	r1, [r3, #0]
10007e76:	687b      	ldr	r3, [r7, #4]
10007e78:	695b      	ldr	r3, [r3, #20]
10007e7a:	693a      	ldr	r2, [r7, #16]
10007e7c:	68f8      	ldr	r0, [r7, #12]
10007e7e:	f001 fd07 	bl	10009890 <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
10007e82:	693b      	ldr	r3, [r7, #16]
10007e84:	009b      	lsls	r3, r3, #2
10007e86:	68fa      	ldr	r2, [r7, #12]
10007e88:	4413      	add	r3, r2
10007e8a:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10007e8c:	697b      	ldr	r3, [r7, #20]
10007e8e:	3301      	adds	r3, #1
10007e90:	617b      	str	r3, [r7, #20]
10007e92:	687b      	ldr	r3, [r7, #4]
10007e94:	689a      	ldr	r2, [r3, #8]
10007e96:	687b      	ldr	r3, [r7, #4]
10007e98:	68db      	ldr	r3, [r3, #12]
10007e9a:	fa22 f303 	lsr.w	r3, r2, r3
10007e9e:	697a      	ldr	r2, [r7, #20]
10007ea0:	429a      	cmp	r2, r3
10007ea2:	d9e2      	bls.n	10007e6a <metal_sys_io_mem_map+0x3a>
		}
	}
}
10007ea4:	bf00      	nop
10007ea6:	3718      	adds	r7, #24
10007ea8:	46bd      	mov	sp, r7
10007eaa:	bd80      	pop	{r7, pc}

10007eac <metal_list_init>:
{
10007eac:	b480      	push	{r7}
10007eae:	b083      	sub	sp, #12
10007eb0:	af00      	add	r7, sp, #0
10007eb2:	6078      	str	r0, [r7, #4]
	list->prev = list;
10007eb4:	687b      	ldr	r3, [r7, #4]
10007eb6:	687a      	ldr	r2, [r7, #4]
10007eb8:	605a      	str	r2, [r3, #4]
	list->next = list;
10007eba:	687b      	ldr	r3, [r7, #4]
10007ebc:	687a      	ldr	r2, [r7, #4]
10007ebe:	601a      	str	r2, [r3, #0]
}
10007ec0:	bf00      	nop
10007ec2:	370c      	adds	r7, #12
10007ec4:	46bd      	mov	sp, r7
10007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
10007eca:	4770      	bx	lr

10007ecc <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
10007ecc:	b580      	push	{r7, lr}
10007ece:	b084      	sub	sp, #16
10007ed0:	af00      	add	r7, sp, #0
10007ed2:	6078      	str	r0, [r7, #4]
	int error = 0;
10007ed4:	2300      	movs	r3, #0
10007ed6:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
10007ed8:	2220      	movs	r2, #32
10007eda:	2100      	movs	r1, #0
10007edc:	4810      	ldr	r0, [pc, #64]	; (10007f20 <metal_init+0x54>)
10007ede:	f002 fb0d 	bl	1000a4fc <memset>

	_metal.common.log_handler   = params->log_handler;
10007ee2:	687b      	ldr	r3, [r7, #4]
10007ee4:	681b      	ldr	r3, [r3, #0]
10007ee6:	4a0e      	ldr	r2, [pc, #56]	; (10007f20 <metal_init+0x54>)
10007ee8:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
10007eea:	687b      	ldr	r3, [r7, #4]
10007eec:	791a      	ldrb	r2, [r3, #4]
10007eee:	4b0c      	ldr	r3, [pc, #48]	; (10007f20 <metal_init+0x54>)
10007ef0:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
10007ef2:	480c      	ldr	r0, [pc, #48]	; (10007f24 <metal_init+0x58>)
10007ef4:	f7ff ffda 	bl	10007eac <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
10007ef8:	480b      	ldr	r0, [pc, #44]	; (10007f28 <metal_init+0x5c>)
10007efa:	f7ff ffd7 	bl	10007eac <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
10007efe:	480b      	ldr	r0, [pc, #44]	; (10007f2c <metal_init+0x60>)
10007f00:	f7ff ffd4 	bl	10007eac <metal_list_init>

	error = metal_sys_init(params);
10007f04:	6878      	ldr	r0, [r7, #4]
10007f06:	f7ff ff85 	bl	10007e14 <metal_sys_init>
10007f0a:	60f8      	str	r0, [r7, #12]
	if (error)
10007f0c:	68fb      	ldr	r3, [r7, #12]
10007f0e:	2b00      	cmp	r3, #0
10007f10:	d001      	beq.n	10007f16 <metal_init+0x4a>
		return error;
10007f12:	68fb      	ldr	r3, [r7, #12]
10007f14:	e000      	b.n	10007f18 <metal_init+0x4c>

	return error;
10007f16:	68fb      	ldr	r3, [r7, #12]
}
10007f18:	4618      	mov	r0, r3
10007f1a:	3710      	adds	r7, #16
10007f1c:	46bd      	mov	sp, r7
10007f1e:	bd80      	pop	{r7, pc}
10007f20:	1002070c 	.word	0x1002070c
10007f24:	10020714 	.word	0x10020714
10007f28:	1002071c 	.word	0x1002071c
10007f2c:	10020724 	.word	0x10020724

10007f30 <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
10007f30:	b480      	push	{r7}
10007f32:	b083      	sub	sp, #12
10007f34:	af00      	add	r7, sp, #0
10007f36:	6078      	str	r0, [r7, #4]
10007f38:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10007f3a:	687b      	ldr	r3, [r7, #4]
10007f3c:	681b      	ldr	r3, [r3, #0]
		? (void *)((uintptr_t)io->virt + offset)
		: NULL);
10007f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
10007f42:	d00a      	beq.n	10007f5a <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10007f44:	687b      	ldr	r3, [r7, #4]
10007f46:	689b      	ldr	r3, [r3, #8]
10007f48:	683a      	ldr	r2, [r7, #0]
10007f4a:	429a      	cmp	r2, r3
10007f4c:	d205      	bcs.n	10007f5a <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10007f4e:	687b      	ldr	r3, [r7, #4]
10007f50:	681b      	ldr	r3, [r3, #0]
10007f52:	461a      	mov	r2, r3
10007f54:	683b      	ldr	r3, [r7, #0]
10007f56:	4413      	add	r3, r2
		: NULL);
10007f58:	e000      	b.n	10007f5c <metal_io_virt+0x2c>
10007f5a:	2300      	movs	r3, #0
}
10007f5c:	4618      	mov	r0, r3
10007f5e:	370c      	adds	r7, #12
10007f60:	46bd      	mov	sp, r7
10007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
10007f66:	4770      	bx	lr

10007f68 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
10007f68:	b5b0      	push	{r4, r5, r7, lr}
10007f6a:	b08c      	sub	sp, #48	; 0x30
10007f6c:	af00      	add	r7, sp, #0
10007f6e:	60f8      	str	r0, [r7, #12]
10007f70:	60b9      	str	r1, [r7, #8]
10007f72:	607a      	str	r2, [r7, #4]
10007f74:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {
10007f76:	f107 0310 	add.w	r3, r7, #16
10007f7a:	2220      	movs	r2, #32
10007f7c:	2100      	movs	r1, #0
10007f7e:	4618      	mov	r0, r3
10007f80:	f002 fabc 	bl	1000a4fc <memset>
		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
	};

	io->virt = virt;
10007f84:	68fb      	ldr	r3, [r7, #12]
10007f86:	68ba      	ldr	r2, [r7, #8]
10007f88:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
10007f8a:	68fb      	ldr	r3, [r7, #12]
10007f8c:	687a      	ldr	r2, [r7, #4]
10007f8e:	605a      	str	r2, [r3, #4]
	io->size = size;
10007f90:	68fb      	ldr	r3, [r7, #12]
10007f92:	683a      	ldr	r2, [r7, #0]
10007f94:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
10007f96:	68fb      	ldr	r3, [r7, #12]
10007f98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
10007f9a:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
10007f9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10007f9e:	2b1f      	cmp	r3, #31
10007fa0:	d904      	bls.n	10007fac <metal_io_init+0x44>
		/* avoid overflow */
		io->page_mask = -1UL;
10007fa2:	68fb      	ldr	r3, [r7, #12]
10007fa4:	f04f 32ff 	mov.w	r2, #4294967295
10007fa8:	611a      	str	r2, [r3, #16]
10007faa:	e006      	b.n	10007fba <metal_io_init+0x52>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
10007fac:	2201      	movs	r2, #1
10007fae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10007fb0:	fa02 f303 	lsl.w	r3, r2, r3
10007fb4:	1e5a      	subs	r2, r3, #1
10007fb6:	68fb      	ldr	r3, [r7, #12]
10007fb8:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
10007fba:	68fb      	ldr	r3, [r7, #12]
10007fbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
10007fbe:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
10007fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
10007fc2:	2b00      	cmp	r3, #0
10007fc4:	d00b      	beq.n	10007fde <metal_io_init+0x76>
10007fc6:	68fb      	ldr	r3, [r7, #12]
10007fc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
10007fca:	f103 0418 	add.w	r4, r3, #24
10007fce:	4615      	mov	r5, r2
10007fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10007fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10007fd4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
10007fd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
10007fdc:	e00a      	b.n	10007ff4 <metal_io_init+0x8c>
10007fde:	68fb      	ldr	r3, [r7, #12]
10007fe0:	f103 0418 	add.w	r4, r3, #24
10007fe4:	f107 0510 	add.w	r5, r7, #16
10007fe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10007fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10007fec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
10007ff0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
10007ff4:	68f8      	ldr	r0, [r7, #12]
10007ff6:	f7ff ff1b 	bl	10007e30 <metal_sys_io_mem_map>
}
10007ffa:	bf00      	nop
10007ffc:	3730      	adds	r7, #48	; 0x30
10007ffe:	46bd      	mov	sp, r7
10008000:	bdb0      	pop	{r4, r5, r7, pc}

10008002 <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
10008002:	b590      	push	{r4, r7, lr}
10008004:	b08b      	sub	sp, #44	; 0x2c
10008006:	af02      	add	r7, sp, #8
10008008:	60f8      	str	r0, [r7, #12]
1000800a:	60b9      	str	r1, [r7, #8]
1000800c:	607a      	str	r2, [r7, #4]
1000800e:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
10008010:	68b9      	ldr	r1, [r7, #8]
10008012:	68f8      	ldr	r0, [r7, #12]
10008014:	f7ff ff8c 	bl	10007f30 <metal_io_virt>
10008018:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
1000801a:	687b      	ldr	r3, [r7, #4]
1000801c:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
1000801e:	69fb      	ldr	r3, [r7, #28]
10008020:	2b00      	cmp	r3, #0
10008022:	d102      	bne.n	1000802a <metal_io_block_read+0x28>
		return -ERANGE;
10008024:	f06f 0321 	mvn.w	r3, #33	; 0x21
10008028:	e05c      	b.n	100080e4 <metal_io_block_read+0xe2>
	if ((offset + len) > io->size)
1000802a:	683a      	ldr	r2, [r7, #0]
1000802c:	68bb      	ldr	r3, [r7, #8]
1000802e:	441a      	add	r2, r3
10008030:	68fb      	ldr	r3, [r7, #12]
10008032:	689b      	ldr	r3, [r3, #8]
10008034:	429a      	cmp	r2, r3
10008036:	d904      	bls.n	10008042 <metal_io_block_read+0x40>
		len = io->size - offset;
10008038:	68fb      	ldr	r3, [r7, #12]
1000803a:	689a      	ldr	r2, [r3, #8]
1000803c:	68bb      	ldr	r3, [r7, #8]
1000803e:	1ad3      	subs	r3, r2, r3
10008040:	603b      	str	r3, [r7, #0]
	retlen = len;
10008042:	683b      	ldr	r3, [r7, #0]
10008044:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
10008046:	68fb      	ldr	r3, [r7, #12]
10008048:	6a1b      	ldr	r3, [r3, #32]
1000804a:	2b00      	cmp	r3, #0
1000804c:	d00a      	beq.n	10008064 <metal_io_block_read+0x62>
		retlen = (*io->ops.block_read)(
1000804e:	68fb      	ldr	r3, [r7, #12]
10008050:	6a1c      	ldr	r4, [r3, #32]
10008052:	683b      	ldr	r3, [r7, #0]
10008054:	9300      	str	r3, [sp, #0]
10008056:	2305      	movs	r3, #5
10008058:	687a      	ldr	r2, [r7, #4]
1000805a:	68b9      	ldr	r1, [r7, #8]
1000805c:	68f8      	ldr	r0, [r7, #12]
1000805e:	47a0      	blx	r4
10008060:	6178      	str	r0, [r7, #20]
10008062:	e03e      	b.n	100080e2 <metal_io_block_read+0xe0>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
10008064:	f3bf 8f5b 	dmb	ish
		while ( len && (
10008068:	e00c      	b.n	10008084 <metal_io_block_read+0x82>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
1000806a:	69fb      	ldr	r3, [r7, #28]
1000806c:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
1000806e:	69bb      	ldr	r3, [r7, #24]
10008070:	701a      	strb	r2, [r3, #0]
			dest++;
10008072:	69bb      	ldr	r3, [r7, #24]
10008074:	3301      	adds	r3, #1
10008076:	61bb      	str	r3, [r7, #24]
			ptr++;
10008078:	69fb      	ldr	r3, [r7, #28]
1000807a:	3301      	adds	r3, #1
1000807c:	61fb      	str	r3, [r7, #28]
			len--;
1000807e:	683b      	ldr	r3, [r7, #0]
10008080:	3b01      	subs	r3, #1
10008082:	603b      	str	r3, [r7, #0]
		while ( len && (
10008084:	683b      	ldr	r3, [r7, #0]
10008086:	2b00      	cmp	r3, #0
10008088:	d017      	beq.n	100080ba <metal_io_block_read+0xb8>
			((uintptr_t)dest % sizeof(int)) ||
1000808a:	69bb      	ldr	r3, [r7, #24]
1000808c:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
10008090:	2b00      	cmp	r3, #0
10008092:	d1ea      	bne.n	1000806a <metal_io_block_read+0x68>
			((uintptr_t)ptr % sizeof(int)))) {
10008094:	69fb      	ldr	r3, [r7, #28]
10008096:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
1000809a:	2b00      	cmp	r3, #0
1000809c:	d1e5      	bne.n	1000806a <metal_io_block_read+0x68>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000809e:	e00c      	b.n	100080ba <metal_io_block_read+0xb8>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
100080a0:	69fb      	ldr	r3, [r7, #28]
100080a2:	681a      	ldr	r2, [r3, #0]
100080a4:	69bb      	ldr	r3, [r7, #24]
100080a6:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
100080a8:	69bb      	ldr	r3, [r7, #24]
100080aa:	3304      	adds	r3, #4
100080ac:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
100080ae:	69fb      	ldr	r3, [r7, #28]
100080b0:	3304      	adds	r3, #4
100080b2:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
100080b4:	683b      	ldr	r3, [r7, #0]
100080b6:	3b04      	subs	r3, #4
100080b8:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
100080ba:	683b      	ldr	r3, [r7, #0]
100080bc:	2b03      	cmp	r3, #3
100080be:	dcef      	bgt.n	100080a0 <metal_io_block_read+0x9e>
		for (; len != 0; dest++, ptr++, len--)
100080c0:	e00c      	b.n	100080dc <metal_io_block_read+0xda>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
100080c2:	69fb      	ldr	r3, [r7, #28]
100080c4:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
100080c6:	69bb      	ldr	r3, [r7, #24]
100080c8:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
100080ca:	69bb      	ldr	r3, [r7, #24]
100080cc:	3301      	adds	r3, #1
100080ce:	61bb      	str	r3, [r7, #24]
100080d0:	69fb      	ldr	r3, [r7, #28]
100080d2:	3301      	adds	r3, #1
100080d4:	61fb      	str	r3, [r7, #28]
100080d6:	683b      	ldr	r3, [r7, #0]
100080d8:	3b01      	subs	r3, #1
100080da:	603b      	str	r3, [r7, #0]
100080dc:	683b      	ldr	r3, [r7, #0]
100080de:	2b00      	cmp	r3, #0
100080e0:	d1ef      	bne.n	100080c2 <metal_io_block_read+0xc0>
	}
	return retlen;
100080e2:	697b      	ldr	r3, [r7, #20]
}
100080e4:	4618      	mov	r0, r3
100080e6:	3724      	adds	r7, #36	; 0x24
100080e8:	46bd      	mov	sp, r7
100080ea:	bd90      	pop	{r4, r7, pc}

100080ec <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
100080ec:	b590      	push	{r4, r7, lr}
100080ee:	b08b      	sub	sp, #44	; 0x2c
100080f0:	af02      	add	r7, sp, #8
100080f2:	60f8      	str	r0, [r7, #12]
100080f4:	60b9      	str	r1, [r7, #8]
100080f6:	607a      	str	r2, [r7, #4]
100080f8:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
100080fa:	68b9      	ldr	r1, [r7, #8]
100080fc:	68f8      	ldr	r0, [r7, #12]
100080fe:	f7ff ff17 	bl	10007f30 <metal_io_virt>
10008102:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
10008104:	687b      	ldr	r3, [r7, #4]
10008106:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
10008108:	69fb      	ldr	r3, [r7, #28]
1000810a:	2b00      	cmp	r3, #0
1000810c:	d102      	bne.n	10008114 <metal_io_block_write+0x28>
		return -ERANGE;
1000810e:	f06f 0321 	mvn.w	r3, #33	; 0x21
10008112:	e05b      	b.n	100081cc <metal_io_block_write+0xe0>
	if ((offset + len) > io->size)
10008114:	683a      	ldr	r2, [r7, #0]
10008116:	68bb      	ldr	r3, [r7, #8]
10008118:	441a      	add	r2, r3
1000811a:	68fb      	ldr	r3, [r7, #12]
1000811c:	689b      	ldr	r3, [r3, #8]
1000811e:	429a      	cmp	r2, r3
10008120:	d904      	bls.n	1000812c <metal_io_block_write+0x40>
		len = io->size - offset;
10008122:	68fb      	ldr	r3, [r7, #12]
10008124:	689a      	ldr	r2, [r3, #8]
10008126:	68bb      	ldr	r3, [r7, #8]
10008128:	1ad3      	subs	r3, r2, r3
1000812a:	603b      	str	r3, [r7, #0]
	retlen = len;
1000812c:	683b      	ldr	r3, [r7, #0]
1000812e:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
10008130:	68fb      	ldr	r3, [r7, #12]
10008132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10008134:	2b00      	cmp	r3, #0
10008136:	d017      	beq.n	10008168 <metal_io_block_write+0x7c>
		retlen = (*io->ops.block_write)(
10008138:	68fb      	ldr	r3, [r7, #12]
1000813a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
1000813c:	683b      	ldr	r3, [r7, #0]
1000813e:	9300      	str	r3, [sp, #0]
10008140:	2305      	movs	r3, #5
10008142:	687a      	ldr	r2, [r7, #4]
10008144:	68b9      	ldr	r1, [r7, #8]
10008146:	68f8      	ldr	r0, [r7, #12]
10008148:	47a0      	blx	r4
1000814a:	6178      	str	r0, [r7, #20]
1000814c:	e03d      	b.n	100081ca <metal_io_block_write+0xde>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
1000814e:	69bb      	ldr	r3, [r7, #24]
10008150:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
10008152:	69fb      	ldr	r3, [r7, #28]
10008154:	701a      	strb	r2, [r3, #0]
			ptr++;
10008156:	69fb      	ldr	r3, [r7, #28]
10008158:	3301      	adds	r3, #1
1000815a:	61fb      	str	r3, [r7, #28]
			source++;
1000815c:	69bb      	ldr	r3, [r7, #24]
1000815e:	3301      	adds	r3, #1
10008160:	61bb      	str	r3, [r7, #24]
			len--;
10008162:	683b      	ldr	r3, [r7, #0]
10008164:	3b01      	subs	r3, #1
10008166:	603b      	str	r3, [r7, #0]
		while ( len && (
10008168:	683b      	ldr	r3, [r7, #0]
1000816a:	2b00      	cmp	r3, #0
1000816c:	d017      	beq.n	1000819e <metal_io_block_write+0xb2>
			((uintptr_t)ptr % sizeof(int)) ||
1000816e:	69fb      	ldr	r3, [r7, #28]
10008170:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
10008174:	2b00      	cmp	r3, #0
10008176:	d1ea      	bne.n	1000814e <metal_io_block_write+0x62>
			((uintptr_t)source % sizeof(int)))) {
10008178:	69bb      	ldr	r3, [r7, #24]
1000817a:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
1000817e:	2b00      	cmp	r3, #0
10008180:	d1e5      	bne.n	1000814e <metal_io_block_write+0x62>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
10008182:	e00c      	b.n	1000819e <metal_io_block_write+0xb2>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
10008184:	69bb      	ldr	r3, [r7, #24]
10008186:	681a      	ldr	r2, [r3, #0]
10008188:	69fb      	ldr	r3, [r7, #28]
1000818a:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000818c:	69fb      	ldr	r3, [r7, #28]
1000818e:	3304      	adds	r3, #4
10008190:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
10008192:	69bb      	ldr	r3, [r7, #24]
10008194:	3304      	adds	r3, #4
10008196:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
10008198:	683b      	ldr	r3, [r7, #0]
1000819a:	3b04      	subs	r3, #4
1000819c:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000819e:	683b      	ldr	r3, [r7, #0]
100081a0:	2b03      	cmp	r3, #3
100081a2:	dcef      	bgt.n	10008184 <metal_io_block_write+0x98>
		for (; len != 0; ptr++, source++, len--)
100081a4:	e00c      	b.n	100081c0 <metal_io_block_write+0xd4>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
100081a6:	69bb      	ldr	r3, [r7, #24]
100081a8:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
100081aa:	69fb      	ldr	r3, [r7, #28]
100081ac:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
100081ae:	69fb      	ldr	r3, [r7, #28]
100081b0:	3301      	adds	r3, #1
100081b2:	61fb      	str	r3, [r7, #28]
100081b4:	69bb      	ldr	r3, [r7, #24]
100081b6:	3301      	adds	r3, #1
100081b8:	61bb      	str	r3, [r7, #24]
100081ba:	683b      	ldr	r3, [r7, #0]
100081bc:	3b01      	subs	r3, #1
100081be:	603b      	str	r3, [r7, #0]
100081c0:	683b      	ldr	r3, [r7, #0]
100081c2:	2b00      	cmp	r3, #0
100081c4:	d1ef      	bne.n	100081a6 <metal_io_block_write+0xba>
		atomic_thread_fence(memory_order_seq_cst);
100081c6:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
100081ca:	697b      	ldr	r3, [r7, #20]
}
100081cc:	4618      	mov	r0, r3
100081ce:	3724      	adds	r7, #36	; 0x24
100081d0:	46bd      	mov	sp, r7
100081d2:	bd90      	pop	{r4, r7, pc}

100081d4 <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
100081d4:	b40e      	push	{r1, r2, r3}
100081d6:	b480      	push	{r7}
100081d8:	b082      	sub	sp, #8
100081da:	af00      	add	r7, sp, #0
100081dc:	4603      	mov	r3, r0
100081de:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
100081e0:	bf00      	nop
100081e2:	3708      	adds	r7, #8
100081e4:	46bd      	mov	sp, r7
100081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
100081ea:	b003      	add	sp, #12
100081ec:	4770      	bx	lr

100081ee <metal_io_virt>:
{
100081ee:	b480      	push	{r7}
100081f0:	b083      	sub	sp, #12
100081f2:	af00      	add	r7, sp, #0
100081f4:	6078      	str	r0, [r7, #4]
100081f6:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
100081f8:	687b      	ldr	r3, [r7, #4]
100081fa:	681b      	ldr	r3, [r3, #0]
		: NULL);
100081fc:	f1b3 3fff 	cmp.w	r3, #4294967295
10008200:	d00a      	beq.n	10008218 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10008202:	687b      	ldr	r3, [r7, #4]
10008204:	689b      	ldr	r3, [r3, #8]
10008206:	683a      	ldr	r2, [r7, #0]
10008208:	429a      	cmp	r2, r3
1000820a:	d205      	bcs.n	10008218 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
1000820c:	687b      	ldr	r3, [r7, #4]
1000820e:	681b      	ldr	r3, [r3, #0]
10008210:	461a      	mov	r2, r3
10008212:	683b      	ldr	r3, [r7, #0]
10008214:	4413      	add	r3, r2
		: NULL);
10008216:	e000      	b.n	1000821a <metal_io_virt+0x2c>
10008218:	2300      	movs	r3, #0
}
1000821a:	4618      	mov	r0, r3
1000821c:	370c      	adds	r7, #12
1000821e:	46bd      	mov	sp, r7
10008220:	f85d 7b04 	ldr.w	r7, [sp], #4
10008224:	4770      	bx	lr

10008226 <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
10008226:	b480      	push	{r7}
10008228:	b085      	sub	sp, #20
1000822a:	af00      	add	r7, sp, #0
1000822c:	6078      	str	r0, [r7, #4]
1000822e:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
10008230:	683b      	ldr	r3, [r7, #0]
10008232:	687a      	ldr	r2, [r7, #4]
10008234:	6812      	ldr	r2, [r2, #0]
10008236:	1a9b      	subs	r3, r3, r2
10008238:	60fb      	str	r3, [r7, #12]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
1000823a:	687b      	ldr	r3, [r7, #4]
1000823c:	689b      	ldr	r3, [r3, #8]
1000823e:	68fa      	ldr	r2, [r7, #12]
10008240:	429a      	cmp	r2, r3
10008242:	d201      	bcs.n	10008248 <metal_io_virt_to_offset+0x22>
10008244:	68fb      	ldr	r3, [r7, #12]
10008246:	e001      	b.n	1000824c <metal_io_virt_to_offset+0x26>
10008248:	f04f 33ff 	mov.w	r3, #4294967295
}
1000824c:	4618      	mov	r0, r3
1000824e:	3714      	adds	r7, #20
10008250:	46bd      	mov	sp, r7
10008252:	f85d 7b04 	ldr.w	r7, [sp], #4
10008256:	4770      	bx	lr

10008258 <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
10008258:	b5b0      	push	{r4, r5, r7, lr}
1000825a:	b08c      	sub	sp, #48	; 0x30
1000825c:	af00      	add	r7, sp, #0
1000825e:	60f8      	str	r0, [r7, #12]
10008260:	60b9      	str	r1, [r7, #8]
10008262:	603b      	str	r3, [r7, #0]
10008264:	4613      	mov	r3, r2
10008266:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
10008268:	68b9      	ldr	r1, [r7, #8]
1000826a:	68f8      	ldr	r0, [r7, #12]
1000826c:	f7ff ffbf 	bl	100081ee <metal_io_virt>
10008270:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
10008272:	68fb      	ldr	r3, [r7, #12]
10008274:	699b      	ldr	r3, [r3, #24]
10008276:	2b00      	cmp	r3, #0
10008278:	d009      	beq.n	1000828e <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
1000827a:	68fb      	ldr	r3, [r7, #12]
1000827c:	699c      	ldr	r4, [r3, #24]
1000827e:	79fa      	ldrb	r2, [r7, #7]
10008280:	683b      	ldr	r3, [r7, #0]
10008282:	68b9      	ldr	r1, [r7, #8]
10008284:	68f8      	ldr	r0, [r7, #12]
10008286:	47a0      	blx	r4
10008288:	4604      	mov	r4, r0
1000828a:	460d      	mov	r5, r1
1000828c:	e059      	b.n	10008342 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uchar) == width)
1000828e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10008290:	2b00      	cmp	r3, #0
10008292:	d012      	beq.n	100082ba <metal_io_read+0x62>
10008294:	683b      	ldr	r3, [r7, #0]
10008296:	2b01      	cmp	r3, #1
10008298:	d10f      	bne.n	100082ba <metal_io_read+0x62>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
1000829a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000829c:	62bb      	str	r3, [r7, #40]	; 0x28
1000829e:	6abb      	ldr	r3, [r7, #40]	; 0x28
100082a0:	f3bf 8f5b 	dmb	ish
100082a4:	781b      	ldrb	r3, [r3, #0]
100082a6:	f3bf 8f5b 	dmb	ish
100082aa:	b2db      	uxtb	r3, r3
100082ac:	76fb      	strb	r3, [r7, #27]
100082ae:	7efb      	ldrb	r3, [r7, #27]
100082b0:	b2db      	uxtb	r3, r3
100082b2:	2200      	movs	r2, #0
100082b4:	461c      	mov	r4, r3
100082b6:	4615      	mov	r5, r2
100082b8:	e043      	b.n	10008342 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ushort) == width)
100082ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100082bc:	2b00      	cmp	r3, #0
100082be:	d012      	beq.n	100082e6 <metal_io_read+0x8e>
100082c0:	683b      	ldr	r3, [r7, #0]
100082c2:	2b02      	cmp	r3, #2
100082c4:	d10f      	bne.n	100082e6 <metal_io_read+0x8e>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
100082c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100082c8:	627b      	str	r3, [r7, #36]	; 0x24
100082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100082cc:	f3bf 8f5b 	dmb	ish
100082d0:	881b      	ldrh	r3, [r3, #0]
100082d2:	f3bf 8f5b 	dmb	ish
100082d6:	b29b      	uxth	r3, r3
100082d8:	833b      	strh	r3, [r7, #24]
100082da:	8b3b      	ldrh	r3, [r7, #24]
100082dc:	b29b      	uxth	r3, r3
100082de:	2200      	movs	r2, #0
100082e0:	461c      	mov	r4, r3
100082e2:	4615      	mov	r5, r2
100082e4:	e02d      	b.n	10008342 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uint) == width)
100082e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100082e8:	2b00      	cmp	r3, #0
100082ea:	d010      	beq.n	1000830e <metal_io_read+0xb6>
100082ec:	683b      	ldr	r3, [r7, #0]
100082ee:	2b04      	cmp	r3, #4
100082f0:	d10d      	bne.n	1000830e <metal_io_read+0xb6>
		return atomic_load_explicit((atomic_uint *)ptr, order);
100082f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100082f4:	623b      	str	r3, [r7, #32]
100082f6:	6a3b      	ldr	r3, [r7, #32]
100082f8:	f3bf 8f5b 	dmb	ish
100082fc:	681b      	ldr	r3, [r3, #0]
100082fe:	f3bf 8f5b 	dmb	ish
10008302:	617b      	str	r3, [r7, #20]
10008304:	697b      	ldr	r3, [r7, #20]
10008306:	2200      	movs	r2, #0
10008308:	461c      	mov	r4, r3
1000830a:	4615      	mov	r5, r2
1000830c:	e019      	b.n	10008342 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ulong) == width)
1000830e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10008310:	2b00      	cmp	r3, #0
10008312:	d010      	beq.n	10008336 <metal_io_read+0xde>
10008314:	683b      	ldr	r3, [r7, #0]
10008316:	2b04      	cmp	r3, #4
10008318:	d10d      	bne.n	10008336 <metal_io_read+0xde>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
1000831a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000831c:	61fb      	str	r3, [r7, #28]
1000831e:	69fb      	ldr	r3, [r7, #28]
10008320:	f3bf 8f5b 	dmb	ish
10008324:	681b      	ldr	r3, [r3, #0]
10008326:	f3bf 8f5b 	dmb	ish
1000832a:	613b      	str	r3, [r7, #16]
1000832c:	693b      	ldr	r3, [r7, #16]
1000832e:	2200      	movs	r2, #0
10008330:	461c      	mov	r4, r3
10008332:	4615      	mov	r5, r2
10008334:	e005      	b.n	10008342 <metal_io_read+0xea>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
10008336:	4b06      	ldr	r3, [pc, #24]	; (10008350 <metal_io_read+0xf8>)
10008338:	4a06      	ldr	r2, [pc, #24]	; (10008354 <metal_io_read+0xfc>)
1000833a:	21fe      	movs	r1, #254	; 0xfe
1000833c:	4806      	ldr	r0, [pc, #24]	; (10008358 <metal_io_read+0x100>)
1000833e:	f002 f861 	bl	1000a404 <__assert_func>
	return 0; /* quiet compiler */
}
10008342:	4622      	mov	r2, r4
10008344:	462b      	mov	r3, r5
10008346:	4610      	mov	r0, r2
10008348:	4619      	mov	r1, r3
1000834a:	3730      	adds	r7, #48	; 0x30
1000834c:	46bd      	mov	sp, r7
1000834e:	bdb0      	pop	{r4, r5, r7, pc}
10008350:	1000bb60 	.word	0x1000bb60
10008354:	1000bd60 	.word	0x1000bd60
10008358:	1000bb64 	.word	0x1000bb64

1000835c <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
1000835c:	b580      	push	{r7, lr}
1000835e:	b082      	sub	sp, #8
10008360:	af00      	add	r7, sp, #0
10008362:	6078      	str	r0, [r7, #4]
	return malloc(size);
10008364:	6878      	ldr	r0, [r7, #4]
10008366:	f002 f8ab 	bl	1000a4c0 <malloc>
1000836a:	4603      	mov	r3, r0
}
1000836c:	4618      	mov	r0, r3
1000836e:	3708      	adds	r7, #8
10008370:	46bd      	mov	sp, r7
10008372:	bd80      	pop	{r7, pc}

10008374 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
10008374:	b580      	push	{r7, lr}
10008376:	b082      	sub	sp, #8
10008378:	af00      	add	r7, sp, #0
1000837a:	6078      	str	r0, [r7, #4]
	free(ptr);
1000837c:	6878      	ldr	r0, [r7, #4]
1000837e:	f002 f8a7 	bl	1000a4d0 <free>
}
10008382:	bf00      	nop
10008384:	3708      	adds	r7, #8
10008386:	46bd      	mov	sp, r7
10008388:	bd80      	pop	{r7, pc}

1000838a <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
1000838a:	b580      	push	{r7, lr}
1000838c:	b084      	sub	sp, #16
1000838e:	af00      	add	r7, sp, #0
10008390:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
10008392:	687b      	ldr	r3, [r7, #4]
10008394:	00db      	lsls	r3, r3, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
10008396:	3334      	adds	r3, #52	; 0x34
10008398:	60fb      	str	r3, [r7, #12]

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
1000839a:	68f8      	ldr	r0, [r7, #12]
1000839c:	f7ff ffde 	bl	1000835c <metal_allocate_memory>
100083a0:	60b8      	str	r0, [r7, #8]
	if (vqs) {
100083a2:	68bb      	ldr	r3, [r7, #8]
100083a4:	2b00      	cmp	r3, #0
100083a6:	d004      	beq.n	100083b2 <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
100083a8:	68fa      	ldr	r2, [r7, #12]
100083aa:	2100      	movs	r1, #0
100083ac:	68b8      	ldr	r0, [r7, #8]
100083ae:	f002 f8a5 	bl	1000a4fc <memset>
	}

	return vqs;
100083b2:	68bb      	ldr	r3, [r7, #8]
}
100083b4:	4618      	mov	r0, r3
100083b6:	3710      	adds	r7, #16
100083b8:	46bd      	mov	sp, r7
100083ba:	bd80      	pop	{r7, pc}

100083bc <rproc_virtio_virtqueue_notify>:
#include <metal/cpu.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
100083bc:	b580      	push	{r7, lr}
100083be:	b086      	sub	sp, #24
100083c0:	af00      	add	r7, sp, #0
100083c2:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
100083c4:	687b      	ldr	r3, [r7, #4]
100083c6:	891b      	ldrh	r3, [r3, #8]
100083c8:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
100083ca:	687b      	ldr	r3, [r7, #4]
100083cc:	681b      	ldr	r3, [r3, #0]
100083ce:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100083d0:	693b      	ldr	r3, [r7, #16]
100083d2:	3b10      	subs	r3, #16
100083d4:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id < vdev->vrings_num);
100083d6:	693b      	ldr	r3, [r7, #16]
100083d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100083da:	697a      	ldr	r2, [r7, #20]
100083dc:	429a      	cmp	r2, r3
100083de:	d305      	bcc.n	100083ec <rproc_virtio_virtqueue_notify+0x30>
100083e0:	4b0d      	ldr	r3, [pc, #52]	; (10008418 <rproc_virtio_virtqueue_notify+0x5c>)
100083e2:	4a0e      	ldr	r2, [pc, #56]	; (1000841c <rproc_virtio_virtqueue_notify+0x60>)
100083e4:	211c      	movs	r1, #28
100083e6:	480e      	ldr	r0, [pc, #56]	; (10008420 <rproc_virtio_virtqueue_notify+0x64>)
100083e8:	f002 f80c 	bl	1000a404 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
100083ec:	693b      	ldr	r3, [r7, #16]
100083ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
100083f0:	697a      	ldr	r2, [r7, #20]
100083f2:	4613      	mov	r3, r2
100083f4:	005b      	lsls	r3, r3, #1
100083f6:	4413      	add	r3, r2
100083f8:	00db      	lsls	r3, r3, #3
100083fa:	440b      	add	r3, r1
100083fc:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
100083fe:	68fb      	ldr	r3, [r7, #12]
10008400:	68db      	ldr	r3, [r3, #12]
10008402:	68fa      	ldr	r2, [r7, #12]
10008404:	6810      	ldr	r0, [r2, #0]
10008406:	68ba      	ldr	r2, [r7, #8]
10008408:	6912      	ldr	r2, [r2, #16]
1000840a:	4611      	mov	r1, r2
1000840c:	4798      	blx	r3
}
1000840e:	bf00      	nop
10008410:	3718      	adds	r7, #24
10008412:	46bd      	mov	sp, r7
10008414:	bd80      	pop	{r7, pc}
10008416:	bf00      	nop
10008418:	1000bbac 	.word	0x1000bbac
1000841c:	1000bd40 	.word	0x1000bd40
10008420:	1000bbc8 	.word	0x1000bbc8

10008424 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
10008424:	b580      	push	{r7, lr}
10008426:	b086      	sub	sp, #24
10008428:	af00      	add	r7, sp, #0
1000842a:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000842c:	687b      	ldr	r3, [r7, #4]
1000842e:	3b10      	subs	r3, #16
10008430:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
10008432:	697b      	ldr	r3, [r7, #20]
10008434:	685b      	ldr	r3, [r3, #4]
10008436:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
10008438:	697b      	ldr	r3, [r7, #20]
1000843a:	689b      	ldr	r3, [r3, #8]
1000843c:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
1000843e:	693b      	ldr	r3, [r7, #16]
10008440:	3318      	adds	r3, #24
10008442:	4619      	mov	r1, r3
10008444:	68f8      	ldr	r0, [r7, #12]
10008446:	f7ff feee 	bl	10008226 <metal_io_virt_to_offset>
1000844a:	4601      	mov	r1, r0
1000844c:	2301      	movs	r3, #1
1000844e:	2205      	movs	r2, #5
10008450:	68f8      	ldr	r0, [r7, #12]
10008452:	f7ff ff01 	bl	10008258 <metal_io_read>
10008456:	4602      	mov	r2, r0
10008458:	460b      	mov	r3, r1
1000845a:	4613      	mov	r3, r2
1000845c:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
1000845e:	7afb      	ldrb	r3, [r7, #11]
}
10008460:	4618      	mov	r0, r3
10008462:	3718      	adds	r7, #24
10008464:	46bd      	mov	sp, r7
10008466:	bd80      	pop	{r7, pc}

10008468 <rproc_virtio_get_dfeatures>:
	rpvdev->notify(rpvdev->priv, vdev->notifyid);
}
#endif

static uint32_t rproc_virtio_get_dfeatures(struct virtio_device *vdev)
{
10008468:	b580      	push	{r7, lr}
1000846a:	b086      	sub	sp, #24
1000846c:	af00      	add	r7, sp, #0
1000846e:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10008470:	687b      	ldr	r3, [r7, #4]
10008472:	3b10      	subs	r3, #16
10008474:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
10008476:	697b      	ldr	r3, [r7, #20]
10008478:	685b      	ldr	r3, [r3, #4]
1000847a:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
1000847c:	697b      	ldr	r3, [r7, #20]
1000847e:	689b      	ldr	r3, [r3, #8]
10008480:	60fb      	str	r3, [r7, #12]
	features = metal_io_read32(io,
10008482:	693b      	ldr	r3, [r7, #16]
10008484:	330c      	adds	r3, #12
10008486:	4619      	mov	r1, r3
10008488:	68f8      	ldr	r0, [r7, #12]
1000848a:	f7ff fecc 	bl	10008226 <metal_io_virt_to_offset>
1000848e:	4601      	mov	r1, r0
10008490:	2304      	movs	r3, #4
10008492:	2205      	movs	r2, #5
10008494:	68f8      	ldr	r0, [r7, #12]
10008496:	f7ff fedf 	bl	10008258 <metal_io_read>
1000849a:	4602      	mov	r2, r0
1000849c:	460b      	mov	r3, r1
1000849e:	4613      	mov	r3, r2
100084a0:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
100084a2:	68bb      	ldr	r3, [r7, #8]
}
100084a4:	4618      	mov	r0, r3
100084a6:	3718      	adds	r7, #24
100084a8:	46bd      	mov	sp, r7
100084aa:	bd80      	pop	{r7, pc}

100084ac <rproc_virtio_get_features>:

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
100084ac:	b580      	push	{r7, lr}
100084ae:	b088      	sub	sp, #32
100084b0:	af00      	add	r7, sp, #0
100084b2:	6078      	str	r0, [r7, #4]
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t gfeatures;
	uint32_t dfeatures;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100084b4:	687b      	ldr	r3, [r7, #4]
100084b6:	3b10      	subs	r3, #16
100084b8:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
100084ba:	69fb      	ldr	r3, [r7, #28]
100084bc:	685b      	ldr	r3, [r3, #4]
100084be:	61bb      	str	r3, [r7, #24]
	io = rpvdev->vdev_rsc_io;
100084c0:	69fb      	ldr	r3, [r7, #28]
100084c2:	689b      	ldr	r3, [r3, #8]
100084c4:	617b      	str	r3, [r7, #20]
	gfeatures = metal_io_read32(io,
100084c6:	69bb      	ldr	r3, [r7, #24]
100084c8:	3310      	adds	r3, #16
100084ca:	4619      	mov	r1, r3
100084cc:	6978      	ldr	r0, [r7, #20]
100084ce:	f7ff feaa 	bl	10008226 <metal_io_virt_to_offset>
100084d2:	4601      	mov	r1, r0
100084d4:	2304      	movs	r3, #4
100084d6:	2205      	movs	r2, #5
100084d8:	6978      	ldr	r0, [r7, #20]
100084da:	f7ff febd 	bl	10008258 <metal_io_read>
100084de:	4602      	mov	r2, r0
100084e0:	460b      	mov	r3, r1
100084e2:	4613      	mov	r3, r2
100084e4:	613b      	str	r3, [r7, #16]
			metal_io_virt_to_offset(io, &vdev_rsc->gfeatures));
	dfeatures = rproc_virtio_get_dfeatures(vdev);
100084e6:	6878      	ldr	r0, [r7, #4]
100084e8:	f7ff ffbe 	bl	10008468 <rproc_virtio_get_dfeatures>
100084ec:	60f8      	str	r0, [r7, #12]

	return dfeatures & gfeatures;
100084ee:	68fa      	ldr	r2, [r7, #12]
100084f0:	693b      	ldr	r3, [r7, #16]
100084f2:	4013      	ands	r3, r2
}
100084f4:	4618      	mov	r0, r3
100084f6:	3720      	adds	r7, #32
100084f8:	46bd      	mov	sp, r7
100084fa:	bd80      	pop	{r7, pc}

100084fc <rproc_virtio_read_config>:
}
#endif

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
100084fc:	b580      	push	{r7, lr}
100084fe:	b088      	sub	sp, #32
10008500:	af00      	add	r7, sp, #0
10008502:	60f8      	str	r0, [r7, #12]
10008504:	60b9      	str	r1, [r7, #8]
10008506:	607a      	str	r2, [r7, #4]
10008508:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char *config;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
1000850a:	68fb      	ldr	r3, [r7, #12]
1000850c:	3b10      	subs	r3, #16
1000850e:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
10008510:	69fb      	ldr	r3, [r7, #28]
10008512:	685b      	ldr	r3, [r3, #4]
10008514:	61bb      	str	r3, [r7, #24]
	config = (char *)(&vdev_rsc->vring[vdev->vrings_num]);
10008516:	68fb      	ldr	r3, [r7, #12]
10008518:	6a9a      	ldr	r2, [r3, #40]	; 0x28
1000851a:	4613      	mov	r3, r2
1000851c:	009b      	lsls	r3, r3, #2
1000851e:	4413      	add	r3, r2
10008520:	009b      	lsls	r3, r3, #2
10008522:	3318      	adds	r3, #24
10008524:	69ba      	ldr	r2, [r7, #24]
10008526:	4413      	add	r3, r2
10008528:	3304      	adds	r3, #4
1000852a:	617b      	str	r3, [r7, #20]
	io = rpvdev->vdev_rsc_io;
1000852c:	69fb      	ldr	r3, [r7, #28]
1000852e:	689b      	ldr	r3, [r3, #8]
10008530:	613b      	str	r3, [r7, #16]

	if (offset + length <= vdev_rsc->config_len)
10008532:	683a      	ldr	r2, [r7, #0]
10008534:	68bb      	ldr	r3, [r7, #8]
10008536:	441a      	add	r2, r3
10008538:	69bb      	ldr	r3, [r7, #24]
1000853a:	695b      	ldr	r3, [r3, #20]
1000853c:	429a      	cmp	r2, r3
1000853e:	d80c      	bhi.n	1000855a <rproc_virtio_read_config+0x5e>
		metal_io_block_read(io,
				metal_io_virt_to_offset(io, config + offset),
10008540:	697a      	ldr	r2, [r7, #20]
10008542:	68bb      	ldr	r3, [r7, #8]
10008544:	4413      	add	r3, r2
		metal_io_block_read(io,
10008546:	4619      	mov	r1, r3
10008548:	6938      	ldr	r0, [r7, #16]
1000854a:	f7ff fe6c 	bl	10008226 <metal_io_virt_to_offset>
1000854e:	4601      	mov	r1, r0
10008550:	683b      	ldr	r3, [r7, #0]
10008552:	687a      	ldr	r2, [r7, #4]
10008554:	6938      	ldr	r0, [r7, #16]
10008556:	f7ff fd54 	bl	10008002 <metal_io_block_read>
				dst, length);
}
1000855a:	bf00      	nop
1000855c:	3720      	adds	r7, #32
1000855e:	46bd      	mov	sp, r7
10008560:	bd80      	pop	{r7, pc}
	...

10008564 <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
10008564:	b580      	push	{r7, lr}
10008566:	b08e      	sub	sp, #56	; 0x38
10008568:	af00      	add	r7, sp, #0
1000856a:	60f8      	str	r0, [r7, #12]
1000856c:	60b9      	str	r1, [r7, #8]
1000856e:	607a      	str	r2, [r7, #4]
10008570:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
10008572:	687b      	ldr	r3, [r7, #4]
10008574:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
10008576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10008578:	7e5b      	ldrb	r3, [r3, #25]
1000857a:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
1000857c:	2048      	movs	r0, #72	; 0x48
1000857e:	f7ff feed 	bl	1000835c <metal_allocate_memory>
10008582:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
10008584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008586:	2b00      	cmp	r3, #0
10008588:	d101      	bne.n	1000858e <rproc_virtio_create_vdev+0x2a>
		return NULL;
1000858a:	2300      	movs	r3, #0
1000858c:	e092      	b.n	100086b4 <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
1000858e:	6aba      	ldr	r2, [r7, #40]	; 0x28
10008590:	4613      	mov	r3, r2
10008592:	005b      	lsls	r3, r3, #1
10008594:	4413      	add	r3, r2
10008596:	00db      	lsls	r3, r3, #3
10008598:	4618      	mov	r0, r3
1000859a:	f7ff fedf 	bl	1000835c <metal_allocate_memory>
1000859e:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
100085a0:	6a3b      	ldr	r3, [r7, #32]
100085a2:	2b00      	cmp	r3, #0
100085a4:	f000 8081 	beq.w	100086aa <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
100085a8:	2248      	movs	r2, #72	; 0x48
100085aa:	2100      	movs	r1, #0
100085ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
100085ae:	f001 ffa5 	bl	1000a4fc <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
100085b2:	2218      	movs	r2, #24
100085b4:	2100      	movs	r1, #0
100085b6:	6a38      	ldr	r0, [r7, #32]
100085b8:	f001 ffa0 	bl	1000a4fc <memset>
	vdev = &rpvdev->vdev;
100085bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100085be:	3310      	adds	r3, #16
100085c0:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
100085c2:	2300      	movs	r3, #0
100085c4:	637b      	str	r3, [r7, #52]	; 0x34
100085c6:	e025      	b.n	10008614 <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
100085c8:	2300      	movs	r3, #0
100085ca:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
100085cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100085ce:	4613      	mov	r3, r2
100085d0:	009b      	lsls	r3, r3, #2
100085d2:	4413      	add	r3, r2
100085d4:	009b      	lsls	r3, r3, #2
100085d6:	3318      	adds	r3, #24
100085d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100085da:	4413      	add	r3, r2
100085dc:	3304      	adds	r3, #4
100085de:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
100085e0:	68fb      	ldr	r3, [r7, #12]
100085e2:	2b00      	cmp	r3, #0
100085e4:	d102      	bne.n	100085ec <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
100085e6:	69bb      	ldr	r3, [r7, #24]
100085e8:	689b      	ldr	r3, [r3, #8]
100085ea:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
100085ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
100085ee:	f7ff fecc 	bl	1000838a <virtqueue_allocate>
100085f2:	6178      	str	r0, [r7, #20]
		if (!vq)
100085f4:	697b      	ldr	r3, [r7, #20]
100085f6:	2b00      	cmp	r3, #0
100085f8:	d031      	beq.n	1000865e <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
100085fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100085fc:	4613      	mov	r3, r2
100085fe:	005b      	lsls	r3, r3, #1
10008600:	4413      	add	r3, r2
10008602:	00db      	lsls	r3, r3, #3
10008604:	461a      	mov	r2, r3
10008606:	6a3b      	ldr	r3, [r7, #32]
10008608:	4413      	add	r3, r2
1000860a:	697a      	ldr	r2, [r7, #20]
1000860c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
1000860e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008610:	3301      	adds	r3, #1
10008612:	637b      	str	r3, [r7, #52]	; 0x34
10008614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10008616:	6abb      	ldr	r3, [r7, #40]	; 0x28
10008618:	429a      	cmp	r2, r3
1000861a:	d3d5      	bcc.n	100085c8 <rproc_virtio_create_vdev+0x64>
	}

	rpvdev->notify = notify;
1000861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000861e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
10008620:	60da      	str	r2, [r3, #12]
	rpvdev->priv = priv;
10008622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008624:	6c3a      	ldr	r2, [r7, #64]	; 0x40
10008626:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
10008628:	69fb      	ldr	r3, [r7, #28]
1000862a:	6a3a      	ldr	r2, [r7, #32]
1000862c:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
1000862e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10008632:	605a      	str	r2, [r3, #4]
	rpvdev->vdev_rsc_io = rsc_io;
10008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008636:	683a      	ldr	r2, [r7, #0]
10008638:	609a      	str	r2, [r3, #8]

	vdev->notifyid = notifyid;
1000863a:	69fb      	ldr	r3, [r7, #28]
1000863c:	68ba      	ldr	r2, [r7, #8]
1000863e:	601a      	str	r2, [r3, #0]
	vdev->role = role;
10008640:	69fb      	ldr	r3, [r7, #28]
10008642:	68fa      	ldr	r2, [r7, #12]
10008644:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
10008646:	69fb      	ldr	r3, [r7, #28]
10008648:	6cba      	ldr	r2, [r7, #72]	; 0x48
1000864a:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
1000864c:	69fb      	ldr	r3, [r7, #28]
1000864e:	6aba      	ldr	r2, [r7, #40]	; 0x28
10008650:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
10008652:	69fb      	ldr	r3, [r7, #28]
10008654:	4a19      	ldr	r2, [pc, #100]	; (100086bc <rproc_virtio_create_vdev+0x158>)
10008656:	621a      	str	r2, [r3, #32]
		/* Assume the master support all slave features */
		rproc_virtio_negotiate_features(vdev, dfeatures);
	}
#endif

	return &rpvdev->vdev;
10008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000865a:	3310      	adds	r3, #16
1000865c:	e02a      	b.n	100086b4 <rproc_virtio_create_vdev+0x150>
			goto err1;
1000865e:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
10008660:	2300      	movs	r3, #0
10008662:	637b      	str	r3, [r7, #52]	; 0x34
10008664:	e019      	b.n	1000869a <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
10008666:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10008668:	4613      	mov	r3, r2
1000866a:	005b      	lsls	r3, r3, #1
1000866c:	4413      	add	r3, r2
1000866e:	00db      	lsls	r3, r3, #3
10008670:	461a      	mov	r2, r3
10008672:	6a3b      	ldr	r3, [r7, #32]
10008674:	4413      	add	r3, r2
10008676:	681b      	ldr	r3, [r3, #0]
10008678:	2b00      	cmp	r3, #0
1000867a:	d00b      	beq.n	10008694 <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
1000867c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000867e:	4613      	mov	r3, r2
10008680:	005b      	lsls	r3, r3, #1
10008682:	4413      	add	r3, r2
10008684:	00db      	lsls	r3, r3, #3
10008686:	461a      	mov	r2, r3
10008688:	6a3b      	ldr	r3, [r7, #32]
1000868a:	4413      	add	r3, r2
1000868c:	681b      	ldr	r3, [r3, #0]
1000868e:	4618      	mov	r0, r3
10008690:	f7ff fe70 	bl	10008374 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
10008694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008696:	3301      	adds	r3, #1
10008698:	637b      	str	r3, [r7, #52]	; 0x34
1000869a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000869c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000869e:	429a      	cmp	r2, r3
100086a0:	d3e1      	bcc.n	10008666 <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
100086a2:	6a38      	ldr	r0, [r7, #32]
100086a4:	f7ff fe66 	bl	10008374 <metal_free_memory>
100086a8:	e000      	b.n	100086ac <rproc_virtio_create_vdev+0x148>
		goto err0;
100086aa:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
100086ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
100086ae:	f7ff fe61 	bl	10008374 <metal_free_memory>
	return NULL;
100086b2:	2300      	movs	r3, #0
}
100086b4:	4618      	mov	r0, r3
100086b6:	3738      	adds	r7, #56	; 0x38
100086b8:	46bd      	mov	sp, r7
100086ba:	bd80      	pop	{r7, pc}
100086bc:	1000bd1c 	.word	0x1000bd1c

100086c0 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
100086c0:	b480      	push	{r7}
100086c2:	b087      	sub	sp, #28
100086c4:	af00      	add	r7, sp, #0
100086c6:	60f8      	str	r0, [r7, #12]
100086c8:	60b9      	str	r1, [r7, #8]
100086ca:	607a      	str	r2, [r7, #4]
100086cc:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
100086ce:	68fb      	ldr	r3, [r7, #12]
100086d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100086d2:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
100086d4:	68ba      	ldr	r2, [r7, #8]
100086d6:	697b      	ldr	r3, [r7, #20]
100086d8:	429a      	cmp	r2, r3
100086da:	d302      	bcc.n	100086e2 <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
100086dc:	f06f 0301 	mvn.w	r3, #1
100086e0:	e019      	b.n	10008716 <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
100086e2:	68fb      	ldr	r3, [r7, #12]
100086e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
100086e6:	68ba      	ldr	r2, [r7, #8]
100086e8:	4613      	mov	r3, r2
100086ea:	005b      	lsls	r3, r3, #1
100086ec:	4413      	add	r3, r2
100086ee:	00db      	lsls	r3, r3, #3
100086f0:	440b      	add	r3, r1
100086f2:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
100086f4:	693b      	ldr	r3, [r7, #16]
100086f6:	6a3a      	ldr	r2, [r7, #32]
100086f8:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
100086fa:	693b      	ldr	r3, [r7, #16]
100086fc:	687a      	ldr	r2, [r7, #4]
100086fe:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
10008700:	693b      	ldr	r3, [r7, #16]
10008702:	683a      	ldr	r2, [r7, #0]
10008704:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
10008706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008708:	b29a      	uxth	r2, r3
1000870a:	693b      	ldr	r3, [r7, #16]
1000870c:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
1000870e:	693b      	ldr	r3, [r7, #16]
10008710:	6aba      	ldr	r2, [r7, #40]	; 0x28
10008712:	609a      	str	r2, [r3, #8]

	return 0;
10008714:	2300      	movs	r3, #0
}
10008716:	4618      	mov	r0, r3
10008718:	371c      	adds	r7, #28
1000871a:	46bd      	mov	sp, r7
1000871c:	f85d 7b04 	ldr.w	r7, [sp], #4
10008720:	4770      	bx	lr

10008722 <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
10008722:	b580      	push	{r7, lr}
10008724:	b086      	sub	sp, #24
10008726:	af00      	add	r7, sp, #0
10008728:	6078      	str	r0, [r7, #4]
1000872a:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
1000872c:	687b      	ldr	r3, [r7, #4]
1000872e:	2b00      	cmp	r3, #0
10008730:	d102      	bne.n	10008738 <rproc_virtio_notified+0x16>
		return -RPROC_EINVAL;
10008732:	f06f 0301 	mvn.w	r3, #1
10008736:	e02c      	b.n	10008792 <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->notifyid == notifyid)
10008738:	687b      	ldr	r3, [r7, #4]
1000873a:	681b      	ldr	r3, [r3, #0]
1000873c:	683a      	ldr	r2, [r7, #0]
1000873e:	429a      	cmp	r2, r3
10008740:	d101      	bne.n	10008746 <rproc_virtio_notified+0x24>
		return 0;
10008742:	2300      	movs	r3, #0
10008744:	e025      	b.n	10008792 <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
10008746:	687b      	ldr	r3, [r7, #4]
10008748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000874a:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
1000874c:	2300      	movs	r3, #0
1000874e:	617b      	str	r3, [r7, #20]
10008750:	e01a      	b.n	10008788 <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
10008752:	687b      	ldr	r3, [r7, #4]
10008754:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
10008756:	697a      	ldr	r2, [r7, #20]
10008758:	4613      	mov	r3, r2
1000875a:	005b      	lsls	r3, r3, #1
1000875c:	4413      	add	r3, r2
1000875e:	00db      	lsls	r3, r3, #3
10008760:	440b      	add	r3, r1
10008762:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
10008764:	68fb      	ldr	r3, [r7, #12]
10008766:	691b      	ldr	r3, [r3, #16]
10008768:	683a      	ldr	r2, [r7, #0]
1000876a:	429a      	cmp	r2, r3
1000876c:	d003      	beq.n	10008776 <rproc_virtio_notified+0x54>
1000876e:	683b      	ldr	r3, [r7, #0]
10008770:	f1b3 3fff 	cmp.w	r3, #4294967295
10008774:	d105      	bne.n	10008782 <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
10008776:	68fb      	ldr	r3, [r7, #12]
10008778:	681b      	ldr	r3, [r3, #0]
1000877a:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
1000877c:	68b8      	ldr	r0, [r7, #8]
1000877e:	f001 fb97 	bl	10009eb0 <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
10008782:	697b      	ldr	r3, [r7, #20]
10008784:	3301      	adds	r3, #1
10008786:	617b      	str	r3, [r7, #20]
10008788:	697a      	ldr	r2, [r7, #20]
1000878a:	693b      	ldr	r3, [r7, #16]
1000878c:	429a      	cmp	r2, r3
1000878e:	d3e0      	bcc.n	10008752 <rproc_virtio_notified+0x30>
		}
	}
	return 0;
10008790:	2300      	movs	r3, #0
}
10008792:	4618      	mov	r0, r3
10008794:	3718      	adds	r7, #24
10008796:	46bd      	mov	sp, r7
10008798:	bd80      	pop	{r7, pc}

1000879a <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
1000879a:	b580      	push	{r7, lr}
1000879c:	b084      	sub	sp, #16
1000879e:	af00      	add	r7, sp, #0
100087a0:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
100087a2:	687b      	ldr	r3, [r7, #4]
100087a4:	699b      	ldr	r3, [r3, #24]
100087a6:	2b00      	cmp	r3, #0
100087a8:	d00a      	beq.n	100087c0 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
100087aa:	6878      	ldr	r0, [r7, #4]
100087ac:	f7ff fe3a 	bl	10008424 <rproc_virtio_get_status>
100087b0:	4603      	mov	r3, r0
100087b2:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
100087b4:	7bfb      	ldrb	r3, [r7, #15]
100087b6:	f003 0304 	and.w	r3, r3, #4
100087ba:	2b00      	cmp	r3, #0
100087bc:	d102      	bne.n	100087c4 <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
100087be:	e7f4      	b.n	100087aa <rproc_virtio_wait_remote_ready+0x10>
		return;
100087c0:	bf00      	nop
100087c2:	e000      	b.n	100087c6 <rproc_virtio_wait_remote_ready+0x2c>
			return;
100087c4:	bf00      	nop
		metal_cpu_yield();
	}
}
100087c6:	3710      	adds	r7, #16
100087c8:	46bd      	mov	sp, r7
100087ca:	bd80      	pop	{r7, pc}

100087cc <__metal_mutex_acquire>:
		return 0; /* not acquired */
	}
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
100087cc:	b490      	push	{r4, r7}
100087ce:	b086      	sub	sp, #24
100087d0:	af00      	add	r7, sp, #0
100087d2:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
100087d4:	2300      	movs	r3, #0
100087d6:	613b      	str	r3, [r7, #16]

	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
100087d8:	bf00      	nop
100087da:	687b      	ldr	r3, [r7, #4]
100087dc:	617b      	str	r3, [r7, #20]
100087de:	2301      	movs	r3, #1
100087e0:	60fb      	str	r3, [r7, #12]
100087e2:	68fb      	ldr	r3, [r7, #12]
100087e4:	461c      	mov	r4, r3
100087e6:	697a      	ldr	r2, [r7, #20]
100087e8:	f107 0310 	add.w	r3, r7, #16
100087ec:	6818      	ldr	r0, [r3, #0]
100087ee:	f3bf 8f5b 	dmb	ish
100087f2:	e852 1f00 	ldrex	r1, [r2]
100087f6:	4281      	cmp	r1, r0
100087f8:	d103      	bne.n	10008802 <__metal_mutex_acquire+0x36>
100087fa:	e842 4c00 	strex	ip, r4, [r2]
100087fe:	f1bc 0f00 	cmp.w	ip, #0
10008802:	f3bf 8f5b 	dmb	ish
10008806:	bf0c      	ite	eq
10008808:	2201      	moveq	r2, #1
1000880a:	2200      	movne	r2, #0
1000880c:	2a00      	cmp	r2, #0
1000880e:	d100      	bne.n	10008812 <__metal_mutex_acquire+0x46>
10008810:	6019      	str	r1, [r3, #0]
10008812:	4613      	mov	r3, r2
10008814:	f083 0301 	eor.w	r3, r3, #1
10008818:	b2db      	uxtb	r3, r3
1000881a:	2b00      	cmp	r3, #0
1000881c:	d1dd      	bne.n	100087da <__metal_mutex_acquire+0xe>
					     METAL_MUTEX_LOCKED)) {
		;
	}
}
1000881e:	bf00      	nop
10008820:	bf00      	nop
10008822:	3718      	adds	r7, #24
10008824:	46bd      	mov	sp, r7
10008826:	bc90      	pop	{r4, r7}
10008828:	4770      	bx	lr

1000882a <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
1000882a:	b480      	push	{r7}
1000882c:	b085      	sub	sp, #20
1000882e:	af00      	add	r7, sp, #0
10008830:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10008832:	687b      	ldr	r3, [r7, #4]
10008834:	60fb      	str	r3, [r7, #12]
10008836:	2300      	movs	r3, #0
10008838:	60bb      	str	r3, [r7, #8]
1000883a:	68bb      	ldr	r3, [r7, #8]
1000883c:	461a      	mov	r2, r3
1000883e:	68fb      	ldr	r3, [r7, #12]
10008840:	f3bf 8f5b 	dmb	ish
10008844:	601a      	str	r2, [r3, #0]
10008846:	f3bf 8f5b 	dmb	ish
}
1000884a:	bf00      	nop
1000884c:	3714      	adds	r7, #20
1000884e:	46bd      	mov	sp, r7
10008850:	f85d 7b04 	ldr.w	r7, [sp], #4
10008854:	4770      	bx	lr

10008856 <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
10008856:	b580      	push	{r7, lr}
10008858:	b082      	sub	sp, #8
1000885a:	af00      	add	r7, sp, #0
1000885c:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
1000885e:	6878      	ldr	r0, [r7, #4]
10008860:	f7ff ffb4 	bl	100087cc <__metal_mutex_acquire>
}
10008864:	bf00      	nop
10008866:	3708      	adds	r7, #8
10008868:	46bd      	mov	sp, r7
1000886a:	bd80      	pop	{r7, pc}

1000886c <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
1000886c:	b580      	push	{r7, lr}
1000886e:	b082      	sub	sp, #8
10008870:	af00      	add	r7, sp, #0
10008872:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
10008874:	6878      	ldr	r0, [r7, #4]
10008876:	f7ff ffd8 	bl	1000882a <__metal_mutex_release>
}
1000887a:	bf00      	nop
1000887c:	3708      	adds	r7, #8
1000887e:	46bd      	mov	sp, r7
10008880:	bd80      	pop	{r7, pc}

10008882 <metal_list_add_before>:
{
10008882:	b480      	push	{r7}
10008884:	b083      	sub	sp, #12
10008886:	af00      	add	r7, sp, #0
10008888:	6078      	str	r0, [r7, #4]
1000888a:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
1000888c:	687b      	ldr	r3, [r7, #4]
1000888e:	685a      	ldr	r2, [r3, #4]
10008890:	683b      	ldr	r3, [r7, #0]
10008892:	605a      	str	r2, [r3, #4]
	new_node->next = node;
10008894:	683b      	ldr	r3, [r7, #0]
10008896:	687a      	ldr	r2, [r7, #4]
10008898:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
1000889a:	683b      	ldr	r3, [r7, #0]
1000889c:	681b      	ldr	r3, [r3, #0]
1000889e:	683a      	ldr	r2, [r7, #0]
100088a0:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
100088a2:	683b      	ldr	r3, [r7, #0]
100088a4:	685b      	ldr	r3, [r3, #4]
100088a6:	683a      	ldr	r2, [r7, #0]
100088a8:	601a      	str	r2, [r3, #0]
}
100088aa:	bf00      	nop
100088ac:	370c      	adds	r7, #12
100088ae:	46bd      	mov	sp, r7
100088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
100088b4:	4770      	bx	lr

100088b6 <metal_list_add_tail>:
{
100088b6:	b580      	push	{r7, lr}
100088b8:	b082      	sub	sp, #8
100088ba:	af00      	add	r7, sp, #0
100088bc:	6078      	str	r0, [r7, #4]
100088be:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
100088c0:	6839      	ldr	r1, [r7, #0]
100088c2:	6878      	ldr	r0, [r7, #4]
100088c4:	f7ff ffdd 	bl	10008882 <metal_list_add_before>
}
100088c8:	bf00      	nop
100088ca:	3708      	adds	r7, #8
100088cc:	46bd      	mov	sp, r7
100088ce:	bd80      	pop	{r7, pc}

100088d0 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
100088d0:	b480      	push	{r7}
100088d2:	b083      	sub	sp, #12
100088d4:	af00      	add	r7, sp, #0
100088d6:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
100088d8:	687b      	ldr	r3, [r7, #4]
100088da:	681b      	ldr	r3, [r3, #0]
100088dc:	687a      	ldr	r2, [r7, #4]
100088de:	6852      	ldr	r2, [r2, #4]
100088e0:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
100088e2:	687b      	ldr	r3, [r7, #4]
100088e4:	685b      	ldr	r3, [r3, #4]
100088e6:	687a      	ldr	r2, [r7, #4]
100088e8:	6812      	ldr	r2, [r2, #0]
100088ea:	601a      	str	r2, [r3, #0]
	node->prev = node;
100088ec:	687b      	ldr	r3, [r7, #4]
100088ee:	687a      	ldr	r2, [r7, #4]
100088f0:	605a      	str	r2, [r3, #4]
	node->next = node;
100088f2:	687b      	ldr	r3, [r7, #4]
100088f4:	687a      	ldr	r2, [r7, #4]
100088f6:	601a      	str	r2, [r3, #0]
}
100088f8:	bf00      	nop
100088fa:	370c      	adds	r7, #12
100088fc:	46bd      	mov	sp, r7
100088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
10008902:	4770      	bx	lr

10008904 <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
10008904:	b480      	push	{r7}
10008906:	b083      	sub	sp, #12
10008908:	af00      	add	r7, sp, #0
1000890a:	6078      	str	r0, [r7, #4]
1000890c:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
1000890e:	683b      	ldr	r3, [r7, #0]
10008910:	095b      	lsrs	r3, r3, #5
10008912:	009a      	lsls	r2, r3, #2
10008914:	6879      	ldr	r1, [r7, #4]
10008916:	440a      	add	r2, r1
10008918:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
1000891a:	683a      	ldr	r2, [r7, #0]
1000891c:	f002 021f 	and.w	r2, r2, #31
10008920:	2001      	movs	r0, #1
10008922:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
10008926:	009b      	lsls	r3, r3, #2
10008928:	6878      	ldr	r0, [r7, #4]
1000892a:	4403      	add	r3, r0
1000892c:	430a      	orrs	r2, r1
1000892e:	601a      	str	r2, [r3, #0]
}
10008930:	bf00      	nop
10008932:	370c      	adds	r7, #12
10008934:	46bd      	mov	sp, r7
10008936:	f85d 7b04 	ldr.w	r7, [sp], #4
1000893a:	4770      	bx	lr

1000893c <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
1000893c:	b480      	push	{r7}
1000893e:	b083      	sub	sp, #12
10008940:	af00      	add	r7, sp, #0
10008942:	6078      	str	r0, [r7, #4]
10008944:	6039      	str	r1, [r7, #0]
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
10008946:	683b      	ldr	r3, [r7, #0]
10008948:	095b      	lsrs	r3, r3, #5
1000894a:	009b      	lsls	r3, r3, #2
1000894c:	687a      	ldr	r2, [r7, #4]
1000894e:	4413      	add	r3, r2
10008950:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
10008952:	683b      	ldr	r3, [r7, #0]
10008954:	f003 031f 	and.w	r3, r3, #31
10008958:	fa22 f303 	lsr.w	r3, r2, r3
1000895c:	f003 0301 	and.w	r3, r3, #1
10008960:	2b00      	cmp	r3, #0
10008962:	bf14      	ite	ne
10008964:	2301      	movne	r3, #1
10008966:	2300      	moveq	r3, #0
10008968:	b2db      	uxtb	r3, r3
}
1000896a:	4618      	mov	r0, r3
1000896c:	370c      	adds	r7, #12
1000896e:	46bd      	mov	sp, r7
10008970:	f85d 7b04 	ldr.w	r7, [sp], #4
10008974:	4770      	bx	lr

10008976 <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
10008976:	b480      	push	{r7}
10008978:	b083      	sub	sp, #12
1000897a:	af00      	add	r7, sp, #0
1000897c:	6078      	str	r0, [r7, #4]
1000897e:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
10008980:	683b      	ldr	r3, [r7, #0]
10008982:	095b      	lsrs	r3, r3, #5
10008984:	009a      	lsls	r2, r3, #2
10008986:	6879      	ldr	r1, [r7, #4]
10008988:	440a      	add	r2, r1
1000898a:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
1000898c:	683a      	ldr	r2, [r7, #0]
1000898e:	f002 021f 	and.w	r2, r2, #31
10008992:	2001      	movs	r0, #1
10008994:	fa00 f202 	lsl.w	r2, r0, r2
10008998:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
1000899a:	009b      	lsls	r3, r3, #2
1000899c:	6878      	ldr	r0, [r7, #4]
1000899e:	4403      	add	r3, r0
100089a0:	400a      	ands	r2, r1
100089a2:	601a      	str	r2, [r3, #0]
}
100089a4:	bf00      	nop
100089a6:	370c      	adds	r7, #12
100089a8:	46bd      	mov	sp, r7
100089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
100089ae:	4770      	bx	lr

100089b0 <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
100089b0:	b580      	push	{r7, lr}
100089b2:	b082      	sub	sp, #8
100089b4:	af00      	add	r7, sp, #0
100089b6:	6078      	str	r0, [r7, #4]
100089b8:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
100089ba:	6839      	ldr	r1, [r7, #0]
100089bc:	6878      	ldr	r0, [r7, #4]
100089be:	f7ff ffbd 	bl	1000893c <metal_bitmap_is_bit_set>
100089c2:	4603      	mov	r3, r0
100089c4:	2b00      	cmp	r3, #0
100089c6:	bf0c      	ite	eq
100089c8:	2301      	moveq	r3, #1
100089ca:	2300      	movne	r3, #0
100089cc:	b2db      	uxtb	r3, r3
}
100089ce:	4618      	mov	r0, r3
100089d0:	3708      	adds	r7, #8
100089d2:	46bd      	mov	sp, r7
100089d4:	bd80      	pop	{r7, pc}

100089d6 <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit + 1), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
100089d6:	b580      	push	{r7, lr}
100089d8:	b086      	sub	sp, #24
100089da:	af00      	add	r7, sp, #0
100089dc:	60f8      	str	r0, [r7, #12]
100089de:	60b9      	str	r1, [r7, #8]
100089e0:	607a      	str	r2, [r7, #4]
	unsigned int bit;

	for (bit = start;
100089e2:	68bb      	ldr	r3, [r7, #8]
100089e4:	617b      	str	r3, [r7, #20]
100089e6:	e002      	b.n	100089ee <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit++)
100089e8:	697b      	ldr	r3, [r7, #20]
100089ea:	3301      	adds	r3, #1
100089ec:	617b      	str	r3, [r7, #20]
	for (bit = start;
100089ee:	697a      	ldr	r2, [r7, #20]
100089f0:	687b      	ldr	r3, [r7, #4]
100089f2:	429a      	cmp	r2, r3
100089f4:	d207      	bcs.n	10008a06 <metal_bitmap_next_clear_bit+0x30>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
100089f6:	697b      	ldr	r3, [r7, #20]
100089f8:	4619      	mov	r1, r3
100089fa:	68f8      	ldr	r0, [r7, #12]
100089fc:	f7ff ffd8 	bl	100089b0 <metal_bitmap_is_bit_clear>
10008a00:	4603      	mov	r3, r0
10008a02:	2b00      	cmp	r3, #0
10008a04:	d0f0      	beq.n	100089e8 <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
10008a06:	697b      	ldr	r3, [r7, #20]
}
10008a08:	4618      	mov	r0, r3
10008a0a:	3718      	adds	r7, #24
10008a0c:	46bd      	mov	sp, r7
10008a0e:	bd80      	pop	{r7, pc}

10008a10 <rpmsg_initialize_ept>:
static inline void rpmsg_initialize_ept(struct rpmsg_endpoint *ept,
					const char *name,
					uint32_t src, uint32_t dest,
					rpmsg_ept_cb cb,
					rpmsg_ns_unbind_cb ns_unbind_cb)
{
10008a10:	b580      	push	{r7, lr}
10008a12:	b084      	sub	sp, #16
10008a14:	af00      	add	r7, sp, #0
10008a16:	60f8      	str	r0, [r7, #12]
10008a18:	60b9      	str	r1, [r7, #8]
10008a1a:	607a      	str	r2, [r7, #4]
10008a1c:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
10008a1e:	68f8      	ldr	r0, [r7, #12]
10008a20:	68bb      	ldr	r3, [r7, #8]
10008a22:	2b00      	cmp	r3, #0
10008a24:	d001      	beq.n	10008a2a <rpmsg_initialize_ept+0x1a>
10008a26:	68bb      	ldr	r3, [r7, #8]
10008a28:	e000      	b.n	10008a2c <rpmsg_initialize_ept+0x1c>
10008a2a:	4b0a      	ldr	r3, [pc, #40]	; (10008a54 <rpmsg_initialize_ept+0x44>)
10008a2c:	2220      	movs	r2, #32
10008a2e:	4619      	mov	r1, r3
10008a30:	f002 f992 	bl	1000ad58 <strncpy>
	ept->addr = src;
10008a34:	68fb      	ldr	r3, [r7, #12]
10008a36:	687a      	ldr	r2, [r7, #4]
10008a38:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
10008a3a:	68fb      	ldr	r3, [r7, #12]
10008a3c:	683a      	ldr	r2, [r7, #0]
10008a3e:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
10008a40:	68fb      	ldr	r3, [r7, #12]
10008a42:	69ba      	ldr	r2, [r7, #24]
10008a44:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
10008a46:	68fb      	ldr	r3, [r7, #12]
10008a48:	69fa      	ldr	r2, [r7, #28]
10008a4a:	631a      	str	r2, [r3, #48]	; 0x30
}
10008a4c:	bf00      	nop
10008a4e:	3710      	adds	r7, #16
10008a50:	46bd      	mov	sp, r7
10008a52:	bd80      	pop	{r7, pc}
10008a54:	1000bc34 	.word	0x1000bc34

10008a58 <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
10008a58:	b580      	push	{r7, lr}
10008a5a:	b084      	sub	sp, #16
10008a5c:	af00      	add	r7, sp, #0
10008a5e:	6078      	str	r0, [r7, #4]
10008a60:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
10008a62:	f04f 33ff 	mov.w	r3, #4294967295
10008a66:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
10008a68:	683b      	ldr	r3, [r7, #0]
10008a6a:	461a      	mov	r2, r3
10008a6c:	2100      	movs	r1, #0
10008a6e:	6878      	ldr	r0, [r7, #4]
10008a70:	f7ff ffb1 	bl	100089d6 <metal_bitmap_next_clear_bit>
10008a74:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
10008a76:	683b      	ldr	r3, [r7, #0]
10008a78:	68ba      	ldr	r2, [r7, #8]
10008a7a:	429a      	cmp	r2, r3
10008a7c:	d208      	bcs.n	10008a90 <rpmsg_get_address+0x38>
		addr = RPMSG_RESERVED_ADDRESSES + nextbit;
10008a7e:	68bb      	ldr	r3, [r7, #8]
10008a80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
10008a84:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
10008a86:	68bb      	ldr	r3, [r7, #8]
10008a88:	4619      	mov	r1, r3
10008a8a:	6878      	ldr	r0, [r7, #4]
10008a8c:	f7ff ff3a 	bl	10008904 <metal_bitmap_set_bit>
	}

	return addr;
10008a90:	68fb      	ldr	r3, [r7, #12]
}
10008a92:	4618      	mov	r0, r3
10008a94:	3710      	adds	r7, #16
10008a96:	46bd      	mov	sp, r7
10008a98:	bd80      	pop	{r7, pc}

10008a9a <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
10008a9a:	b580      	push	{r7, lr}
10008a9c:	b084      	sub	sp, #16
10008a9e:	af00      	add	r7, sp, #0
10008aa0:	60f8      	str	r0, [r7, #12]
10008aa2:	60b9      	str	r1, [r7, #8]
10008aa4:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10008aa6:	687b      	ldr	r3, [r7, #4]
10008aa8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10008aac:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size)
10008aae:	687b      	ldr	r3, [r7, #4]
10008ab0:	2b00      	cmp	r3, #0
10008ab2:	db07      	blt.n	10008ac4 <rpmsg_release_address+0x2a>
10008ab4:	687a      	ldr	r2, [r7, #4]
10008ab6:	68bb      	ldr	r3, [r7, #8]
10008ab8:	429a      	cmp	r2, r3
10008aba:	da03      	bge.n	10008ac4 <rpmsg_release_address+0x2a>
		metal_bitmap_clear_bit(bitmap, addr);
10008abc:	6879      	ldr	r1, [r7, #4]
10008abe:	68f8      	ldr	r0, [r7, #12]
10008ac0:	f7ff ff59 	bl	10008976 <metal_bitmap_clear_bit>
}
10008ac4:	bf00      	nop
10008ac6:	3710      	adds	r7, #16
10008ac8:	46bd      	mov	sp, r7
10008aca:	bd80      	pop	{r7, pc}

10008acc <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
10008acc:	b580      	push	{r7, lr}
10008ace:	b084      	sub	sp, #16
10008ad0:	af00      	add	r7, sp, #0
10008ad2:	60f8      	str	r0, [r7, #12]
10008ad4:	60b9      	str	r1, [r7, #8]
10008ad6:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10008ad8:	687b      	ldr	r3, [r7, #4]
10008ada:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10008ade:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size)
10008ae0:	687b      	ldr	r3, [r7, #4]
10008ae2:	2b00      	cmp	r3, #0
10008ae4:	db09      	blt.n	10008afa <rpmsg_is_address_set+0x2e>
10008ae6:	687a      	ldr	r2, [r7, #4]
10008ae8:	68bb      	ldr	r3, [r7, #8]
10008aea:	429a      	cmp	r2, r3
10008aec:	da05      	bge.n	10008afa <rpmsg_is_address_set+0x2e>
		return metal_bitmap_is_bit_set(bitmap, addr);
10008aee:	6879      	ldr	r1, [r7, #4]
10008af0:	68f8      	ldr	r0, [r7, #12]
10008af2:	f7ff ff23 	bl	1000893c <metal_bitmap_is_bit_set>
10008af6:	4603      	mov	r3, r0
10008af8:	e000      	b.n	10008afc <rpmsg_is_address_set+0x30>
	else
		return RPMSG_ERR_PARAM;
10008afa:	4b02      	ldr	r3, [pc, #8]	; (10008b04 <rpmsg_is_address_set+0x38>)
}
10008afc:	4618      	mov	r0, r3
10008afe:	3710      	adds	r7, #16
10008b00:	46bd      	mov	sp, r7
10008b02:	bd80      	pop	{r7, pc}
10008b04:	fffff82d 	.word	0xfffff82d

10008b08 <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
10008b08:	b580      	push	{r7, lr}
10008b0a:	b084      	sub	sp, #16
10008b0c:	af00      	add	r7, sp, #0
10008b0e:	60f8      	str	r0, [r7, #12]
10008b10:	60b9      	str	r1, [r7, #8]
10008b12:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10008b14:	687b      	ldr	r3, [r7, #4]
10008b16:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10008b1a:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size) {
10008b1c:	687b      	ldr	r3, [r7, #4]
10008b1e:	2b00      	cmp	r3, #0
10008b20:	db09      	blt.n	10008b36 <rpmsg_set_address+0x2e>
10008b22:	687a      	ldr	r2, [r7, #4]
10008b24:	68bb      	ldr	r3, [r7, #8]
10008b26:	429a      	cmp	r2, r3
10008b28:	da05      	bge.n	10008b36 <rpmsg_set_address+0x2e>
		metal_bitmap_set_bit(bitmap, addr);
10008b2a:	6879      	ldr	r1, [r7, #4]
10008b2c:	68f8      	ldr	r0, [r7, #12]
10008b2e:	f7ff fee9 	bl	10008904 <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
10008b32:	2300      	movs	r3, #0
10008b34:	e000      	b.n	10008b38 <rpmsg_set_address+0x30>
	} else {
		return RPMSG_ERR_PARAM;
10008b36:	4b02      	ldr	r3, [pc, #8]	; (10008b40 <rpmsg_set_address+0x38>)
	}
}
10008b38:	4618      	mov	r0, r3
10008b3a:	3710      	adds	r7, #16
10008b3c:	46bd      	mov	sp, r7
10008b3e:	bd80      	pop	{r7, pc}
10008b40:	fffff82d 	.word	0xfffff82d

10008b44 <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int len,
			      int wait)
{
10008b44:	b590      	push	{r4, r7, lr}
10008b46:	b089      	sub	sp, #36	; 0x24
10008b48:	af02      	add	r7, sp, #8
10008b4a:	60f8      	str	r0, [r7, #12]
10008b4c:	60b9      	str	r1, [r7, #8]
10008b4e:	607a      	str	r2, [r7, #4]
10008b50:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
10008b52:	68fb      	ldr	r3, [r7, #12]
10008b54:	2b00      	cmp	r3, #0
10008b56:	d00a      	beq.n	10008b6e <rpmsg_send_offchannel_raw+0x2a>
10008b58:	68fb      	ldr	r3, [r7, #12]
10008b5a:	6a1b      	ldr	r3, [r3, #32]
10008b5c:	2b00      	cmp	r3, #0
10008b5e:	d006      	beq.n	10008b6e <rpmsg_send_offchannel_raw+0x2a>
10008b60:	683b      	ldr	r3, [r7, #0]
10008b62:	2b00      	cmp	r3, #0
10008b64:	d003      	beq.n	10008b6e <rpmsg_send_offchannel_raw+0x2a>
10008b66:	687b      	ldr	r3, [r7, #4]
10008b68:	f1b3 3fff 	cmp.w	r3, #4294967295
10008b6c:	d101      	bne.n	10008b72 <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
10008b6e:	4b0d      	ldr	r3, [pc, #52]	; (10008ba4 <rpmsg_send_offchannel_raw+0x60>)
10008b70:	e014      	b.n	10008b9c <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
10008b72:	68fb      	ldr	r3, [r7, #12]
10008b74:	6a1b      	ldr	r3, [r3, #32]
10008b76:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
10008b78:	697b      	ldr	r3, [r7, #20]
10008b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10008b7c:	2b00      	cmp	r3, #0
10008b7e:	d00c      	beq.n	10008b9a <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
10008b80:	697b      	ldr	r3, [r7, #20]
10008b82:	6e1c      	ldr	r4, [r3, #96]	; 0x60
10008b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10008b86:	9301      	str	r3, [sp, #4]
10008b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
10008b8a:	9300      	str	r3, [sp, #0]
10008b8c:	683b      	ldr	r3, [r7, #0]
10008b8e:	687a      	ldr	r2, [r7, #4]
10008b90:	68b9      	ldr	r1, [r7, #8]
10008b92:	6978      	ldr	r0, [r7, #20]
10008b94:	47a0      	blx	r4
10008b96:	4603      	mov	r3, r0
10008b98:	e000      	b.n	10008b9c <rpmsg_send_offchannel_raw+0x58>
						     len, wait);

	return RPMSG_ERR_PARAM;
10008b9a:	4b02      	ldr	r3, [pc, #8]	; (10008ba4 <rpmsg_send_offchannel_raw+0x60>)
}
10008b9c:	4618      	mov	r0, r3
10008b9e:	371c      	adds	r7, #28
10008ba0:	46bd      	mov	sp, r7
10008ba2:	bd90      	pop	{r4, r7, pc}
10008ba4:	fffff82d 	.word	0xfffff82d

10008ba8 <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
10008ba8:	b580      	push	{r7, lr}
10008baa:	b090      	sub	sp, #64	; 0x40
10008bac:	af02      	add	r7, sp, #8
10008bae:	6078      	str	r0, [r7, #4]
10008bb0:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
10008bb2:	683b      	ldr	r3, [r7, #0]
10008bb4:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
10008bb6:	687b      	ldr	r3, [r7, #4]
10008bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10008bba:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
10008bbc:	6879      	ldr	r1, [r7, #4]
10008bbe:	f107 030c 	add.w	r3, r7, #12
10008bc2:	2220      	movs	r2, #32
10008bc4:	4618      	mov	r0, r3
10008bc6:	f002 f8c7 	bl	1000ad58 <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
10008bca:	687b      	ldr	r3, [r7, #4]
10008bcc:	6a59      	ldr	r1, [r3, #36]	; 0x24
10008bce:	f107 030c 	add.w	r3, r7, #12
10008bd2:	2201      	movs	r2, #1
10008bd4:	9201      	str	r2, [sp, #4]
10008bd6:	2228      	movs	r2, #40	; 0x28
10008bd8:	9200      	str	r2, [sp, #0]
10008bda:	2235      	movs	r2, #53	; 0x35
10008bdc:	6878      	ldr	r0, [r7, #4]
10008bde:	f7ff ffb1 	bl	10008b44 <rpmsg_send_offchannel_raw>
10008be2:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
10008be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008be6:	2b00      	cmp	r3, #0
10008be8:	da01      	bge.n	10008bee <rpmsg_send_ns_message+0x46>
		return ret;
10008bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10008bec:	e000      	b.n	10008bf0 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
10008bee:	2300      	movs	r3, #0
}
10008bf0:	4618      	mov	r0, r3
10008bf2:	3738      	adds	r7, #56	; 0x38
10008bf4:	46bd      	mov	sp, r7
10008bf6:	bd80      	pop	{r7, pc}

10008bf8 <rpmsg_get_endpoint>:
}

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
10008bf8:	b580      	push	{r7, lr}
10008bfa:	b088      	sub	sp, #32
10008bfc:	af00      	add	r7, sp, #0
10008bfe:	60f8      	str	r0, [r7, #12]
10008c00:	60b9      	str	r1, [r7, #8]
10008c02:	607a      	str	r2, [r7, #4]
10008c04:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
10008c06:	68fb      	ldr	r3, [r7, #12]
10008c08:	681b      	ldr	r3, [r3, #0]
10008c0a:	61fb      	str	r3, [r7, #28]
10008c0c:	e04b      	b.n	10008ca6 <rpmsg_get_endpoint+0xae>
		int name_match = 0;
10008c0e:	2300      	movs	r3, #0
10008c10:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
10008c12:	69fb      	ldr	r3, [r7, #28]
10008c14:	3b34      	subs	r3, #52	; 0x34
10008c16:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
10008c18:	687b      	ldr	r3, [r7, #4]
10008c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
10008c1e:	d006      	beq.n	10008c2e <rpmsg_get_endpoint+0x36>
10008c20:	697b      	ldr	r3, [r7, #20]
10008c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10008c24:	687a      	ldr	r2, [r7, #4]
10008c26:	429a      	cmp	r2, r3
10008c28:	d101      	bne.n	10008c2e <rpmsg_get_endpoint+0x36>
			return ept;
10008c2a:	697b      	ldr	r3, [r7, #20]
10008c2c:	e040      	b.n	10008cb0 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
10008c2e:	697b      	ldr	r3, [r7, #20]
10008c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10008c32:	687a      	ldr	r2, [r7, #4]
10008c34:	429a      	cmp	r2, r3
10008c36:	d106      	bne.n	10008c46 <rpmsg_get_endpoint+0x4e>
10008c38:	697b      	ldr	r3, [r7, #20]
10008c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10008c3c:	683a      	ldr	r2, [r7, #0]
10008c3e:	429a      	cmp	r2, r3
10008c40:	d101      	bne.n	10008c46 <rpmsg_get_endpoint+0x4e>
			return ept;
10008c42:	697b      	ldr	r3, [r7, #20]
10008c44:	e034      	b.n	10008cb0 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
10008c46:	68bb      	ldr	r3, [r7, #8]
10008c48:	2b00      	cmp	r3, #0
10008c4a:	d00c      	beq.n	10008c66 <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
10008c4c:	697b      	ldr	r3, [r7, #20]
10008c4e:	2220      	movs	r2, #32
10008c50:	68b9      	ldr	r1, [r7, #8]
10008c52:	4618      	mov	r0, r3
10008c54:	f002 f86c 	bl	1000ad30 <strncmp>
10008c58:	4603      	mov	r3, r0
10008c5a:	2b00      	cmp	r3, #0
10008c5c:	bf0c      	ite	eq
10008c5e:	2301      	moveq	r3, #1
10008c60:	2300      	movne	r3, #0
10008c62:	b2db      	uxtb	r3, r3
10008c64:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
10008c66:	68bb      	ldr	r3, [r7, #8]
10008c68:	2b00      	cmp	r3, #0
10008c6a:	d018      	beq.n	10008c9e <rpmsg_get_endpoint+0xa6>
10008c6c:	69bb      	ldr	r3, [r7, #24]
10008c6e:	2b00      	cmp	r3, #0
10008c70:	d015      	beq.n	10008c9e <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address */
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
10008c72:	683b      	ldr	r3, [r7, #0]
10008c74:	f1b3 3fff 	cmp.w	r3, #4294967295
10008c78:	d006      	beq.n	10008c88 <rpmsg_get_endpoint+0x90>
10008c7a:	697b      	ldr	r3, [r7, #20]
10008c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10008c7e:	683a      	ldr	r2, [r7, #0]
10008c80:	429a      	cmp	r2, r3
10008c82:	d101      	bne.n	10008c88 <rpmsg_get_endpoint+0x90>
			return ept;
10008c84:	697b      	ldr	r3, [r7, #20]
10008c86:	e013      	b.n	10008cb0 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept */
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
10008c88:	687b      	ldr	r3, [r7, #4]
10008c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
10008c8e:	d107      	bne.n	10008ca0 <rpmsg_get_endpoint+0xa8>
10008c90:	697b      	ldr	r3, [r7, #20]
10008c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10008c94:	f1b3 3fff 	cmp.w	r3, #4294967295
10008c98:	d102      	bne.n	10008ca0 <rpmsg_get_endpoint+0xa8>
			return ept;
10008c9a:	697b      	ldr	r3, [r7, #20]
10008c9c:	e008      	b.n	10008cb0 <rpmsg_get_endpoint+0xb8>
			continue;
10008c9e:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
10008ca0:	69fb      	ldr	r3, [r7, #28]
10008ca2:	681b      	ldr	r3, [r3, #0]
10008ca4:	61fb      	str	r3, [r7, #28]
10008ca6:	68fb      	ldr	r3, [r7, #12]
10008ca8:	69fa      	ldr	r2, [r7, #28]
10008caa:	429a      	cmp	r2, r3
10008cac:	d1af      	bne.n	10008c0e <rpmsg_get_endpoint+0x16>
	}
	return NULL;
10008cae:	2300      	movs	r3, #0
}
10008cb0:	4618      	mov	r0, r3
10008cb2:	3720      	adds	r7, #32
10008cb4:	46bd      	mov	sp, r7
10008cb6:	bd80      	pop	{r7, pc}

10008cb8 <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
10008cb8:	b580      	push	{r7, lr}
10008cba:	b084      	sub	sp, #16
10008cbc:	af00      	add	r7, sp, #0
10008cbe:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev = ept->rdev;
10008cc0:	687b      	ldr	r3, [r7, #4]
10008cc2:	6a1b      	ldr	r3, [r3, #32]
10008cc4:	60fb      	str	r3, [r7, #12]

	metal_mutex_acquire(&rdev->lock);
10008cc6:	68fb      	ldr	r3, [r7, #12]
10008cc8:	3358      	adds	r3, #88	; 0x58
10008cca:	4618      	mov	r0, r3
10008ccc:	f7ff fdc3 	bl	10008856 <metal_mutex_acquire>
	if (ept->addr != RPMSG_ADDR_ANY)
10008cd0:	687b      	ldr	r3, [r7, #4]
10008cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10008cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
10008cd8:	d008      	beq.n	10008cec <rpmsg_unregister_endpoint+0x34>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10008cda:	68fb      	ldr	r3, [r7, #12]
10008cdc:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
10008ce0:	687b      	ldr	r3, [r7, #4]
10008ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10008ce4:	461a      	mov	r2, r3
10008ce6:	2180      	movs	r1, #128	; 0x80
10008ce8:	f7ff fed7 	bl	10008a9a <rpmsg_release_address>
	metal_list_del(&ept->node);
10008cec:	687b      	ldr	r3, [r7, #4]
10008cee:	3334      	adds	r3, #52	; 0x34
10008cf0:	4618      	mov	r0, r3
10008cf2:	f7ff fded 	bl	100088d0 <metal_list_del>
	ept->rdev = NULL;
10008cf6:	687b      	ldr	r3, [r7, #4]
10008cf8:	2200      	movs	r2, #0
10008cfa:	621a      	str	r2, [r3, #32]
	metal_mutex_release(&rdev->lock);
10008cfc:	68fb      	ldr	r3, [r7, #12]
10008cfe:	3358      	adds	r3, #88	; 0x58
10008d00:	4618      	mov	r0, r3
10008d02:	f7ff fdb3 	bl	1000886c <metal_mutex_release>
}
10008d06:	bf00      	nop
10008d08:	3710      	adds	r7, #16
10008d0a:	46bd      	mov	sp, r7
10008d0c:	bd80      	pop	{r7, pc}

10008d0e <rpmsg_register_endpoint>:

void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept)
{
10008d0e:	b580      	push	{r7, lr}
10008d10:	b082      	sub	sp, #8
10008d12:	af00      	add	r7, sp, #0
10008d14:	6078      	str	r0, [r7, #4]
10008d16:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
10008d18:	683b      	ldr	r3, [r7, #0]
10008d1a:	687a      	ldr	r2, [r7, #4]
10008d1c:	621a      	str	r2, [r3, #32]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
10008d1e:	687a      	ldr	r2, [r7, #4]
10008d20:	683b      	ldr	r3, [r7, #0]
10008d22:	3334      	adds	r3, #52	; 0x34
10008d24:	4619      	mov	r1, r3
10008d26:	4610      	mov	r0, r2
10008d28:	f7ff fdc5 	bl	100088b6 <metal_list_add_tail>
}
10008d2c:	bf00      	nop
10008d2e:	3708      	adds	r7, #8
10008d30:	46bd      	mov	sp, r7
10008d32:	bd80      	pop	{r7, pc}

10008d34 <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
10008d34:	b580      	push	{r7, lr}
10008d36:	b088      	sub	sp, #32
10008d38:	af02      	add	r7, sp, #8
10008d3a:	60f8      	str	r0, [r7, #12]
10008d3c:	60b9      	str	r1, [r7, #8]
10008d3e:	607a      	str	r2, [r7, #4]
10008d40:	603b      	str	r3, [r7, #0]
	int status = RPMSG_SUCCESS;
10008d42:	2300      	movs	r3, #0
10008d44:	617b      	str	r3, [r7, #20]
	uint32_t addr = src;
10008d46:	683b      	ldr	r3, [r7, #0]
10008d48:	613b      	str	r3, [r7, #16]

	if (!ept)
10008d4a:	68fb      	ldr	r3, [r7, #12]
10008d4c:	2b00      	cmp	r3, #0
10008d4e:	d101      	bne.n	10008d54 <rpmsg_create_ept+0x20>
		return RPMSG_ERR_PARAM;
10008d50:	4b37      	ldr	r3, [pc, #220]	; (10008e30 <rpmsg_create_ept+0xfc>)
10008d52:	e068      	b.n	10008e26 <rpmsg_create_ept+0xf2>

	metal_mutex_acquire(&rdev->lock);
10008d54:	68bb      	ldr	r3, [r7, #8]
10008d56:	3358      	adds	r3, #88	; 0x58
10008d58:	4618      	mov	r0, r3
10008d5a:	f7ff fd7c 	bl	10008856 <metal_mutex_acquire>
	if (src == RPMSG_ADDR_ANY) {
10008d5e:	683b      	ldr	r3, [r7, #0]
10008d60:	f1b3 3fff 	cmp.w	r3, #4294967295
10008d64:	d10d      	bne.n	10008d82 <rpmsg_create_ept+0x4e>
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
10008d66:	68bb      	ldr	r3, [r7, #8]
10008d68:	3348      	adds	r3, #72	; 0x48
10008d6a:	2180      	movs	r1, #128	; 0x80
10008d6c:	4618      	mov	r0, r3
10008d6e:	f7ff fe73 	bl	10008a58 <rpmsg_get_address>
10008d72:	6138      	str	r0, [r7, #16]
		if (addr == RPMSG_ADDR_ANY) {
10008d74:	693b      	ldr	r3, [r7, #16]
10008d76:	f1b3 3fff 	cmp.w	r3, #4294967295
10008d7a:	d11f      	bne.n	10008dbc <rpmsg_create_ept+0x88>
			status = RPMSG_ERR_ADDR;
10008d7c:	4b2d      	ldr	r3, [pc, #180]	; (10008e34 <rpmsg_create_ept+0x100>)
10008d7e:	617b      	str	r3, [r7, #20]
			goto ret_status;
10008d80:	e04b      	b.n	10008e1a <rpmsg_create_ept+0xe6>
		}
	} else if (src >= RPMSG_RESERVED_ADDRESSES) {
10008d82:	683b      	ldr	r3, [r7, #0]
10008d84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
10008d88:	d318      	bcc.n	10008dbc <rpmsg_create_ept+0x88>
		status = rpmsg_is_address_set(rdev->bitmap,
10008d8a:	68bb      	ldr	r3, [r7, #8]
10008d8c:	3348      	adds	r3, #72	; 0x48
10008d8e:	683a      	ldr	r2, [r7, #0]
10008d90:	2180      	movs	r1, #128	; 0x80
10008d92:	4618      	mov	r0, r3
10008d94:	f7ff fe9a 	bl	10008acc <rpmsg_is_address_set>
10008d98:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
10008d9a:	697b      	ldr	r3, [r7, #20]
10008d9c:	2b00      	cmp	r3, #0
10008d9e:	d107      	bne.n	10008db0 <rpmsg_create_ept+0x7c>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10008da0:	68bb      	ldr	r3, [r7, #8]
10008da2:	3348      	adds	r3, #72	; 0x48
10008da4:	683a      	ldr	r2, [r7, #0]
10008da6:	2180      	movs	r1, #128	; 0x80
10008da8:	4618      	mov	r0, r3
10008daa:	f7ff fead 	bl	10008b08 <rpmsg_set_address>
10008dae:	e005      	b.n	10008dbc <rpmsg_create_ept+0x88>
					  src);
		} else if (status > 0) {
10008db0:	697b      	ldr	r3, [r7, #20]
10008db2:	2b00      	cmp	r3, #0
10008db4:	dd30      	ble.n	10008e18 <rpmsg_create_ept+0xe4>
			status = RPMSG_ERR_ADDR;
10008db6:	4b1f      	ldr	r3, [pc, #124]	; (10008e34 <rpmsg_create_ept+0x100>)
10008db8:	617b      	str	r3, [r7, #20]
			goto ret_status;
10008dba:	e02e      	b.n	10008e1a <rpmsg_create_ept+0xe6>
		 * 1.Trust the author of predefined service
		 * 2.Simplify the tracking implementation
		 */
	}

	rpmsg_initialize_ept(ept, name, addr, dest, cb, unbind_cb);
10008dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
10008dbe:	9301      	str	r3, [sp, #4]
10008dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10008dc2:	9300      	str	r3, [sp, #0]
10008dc4:	6a3b      	ldr	r3, [r7, #32]
10008dc6:	693a      	ldr	r2, [r7, #16]
10008dc8:	6879      	ldr	r1, [r7, #4]
10008dca:	68f8      	ldr	r0, [r7, #12]
10008dcc:	f7ff fe20 	bl	10008a10 <rpmsg_initialize_ept>
	rpmsg_register_endpoint(rdev, ept);
10008dd0:	68f9      	ldr	r1, [r7, #12]
10008dd2:	68b8      	ldr	r0, [r7, #8]
10008dd4:	f7ff ff9b 	bl	10008d0e <rpmsg_register_endpoint>
	metal_mutex_release(&rdev->lock);
10008dd8:	68bb      	ldr	r3, [r7, #8]
10008dda:	3358      	adds	r3, #88	; 0x58
10008ddc:	4618      	mov	r0, r3
10008dde:	f7ff fd45 	bl	1000886c <metal_mutex_release>

	/* Send NS announcement to remote processor */
	if (ept->name[0] && rdev->support_ns &&
10008de2:	68fb      	ldr	r3, [r7, #12]
10008de4:	781b      	ldrb	r3, [r3, #0]
10008de6:	2b00      	cmp	r3, #0
10008de8:	d00e      	beq.n	10008e08 <rpmsg_create_ept+0xd4>
10008dea:	68bb      	ldr	r3, [r7, #8]
10008dec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
10008df0:	2b00      	cmp	r3, #0
10008df2:	d009      	beq.n	10008e08 <rpmsg_create_ept+0xd4>
	    ept->dest_addr == RPMSG_ADDR_ANY)
10008df4:	68fb      	ldr	r3, [r7, #12]
10008df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if (ept->name[0] && rdev->support_ns &&
10008df8:	f1b3 3fff 	cmp.w	r3, #4294967295
10008dfc:	d104      	bne.n	10008e08 <rpmsg_create_ept+0xd4>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
10008dfe:	2100      	movs	r1, #0
10008e00:	68f8      	ldr	r0, [r7, #12]
10008e02:	f7ff fed1 	bl	10008ba8 <rpmsg_send_ns_message>
10008e06:	6178      	str	r0, [r7, #20]

	if (status)
10008e08:	697b      	ldr	r3, [r7, #20]
10008e0a:	2b00      	cmp	r3, #0
10008e0c:	d002      	beq.n	10008e14 <rpmsg_create_ept+0xe0>
		rpmsg_unregister_endpoint(ept);
10008e0e:	68f8      	ldr	r0, [r7, #12]
10008e10:	f7ff ff52 	bl	10008cb8 <rpmsg_unregister_endpoint>
	return status;
10008e14:	697b      	ldr	r3, [r7, #20]
10008e16:	e006      	b.n	10008e26 <rpmsg_create_ept+0xf2>
			goto ret_status;
10008e18:	bf00      	nop

ret_status:
	metal_mutex_release(&rdev->lock);
10008e1a:	68bb      	ldr	r3, [r7, #8]
10008e1c:	3358      	adds	r3, #88	; 0x58
10008e1e:	4618      	mov	r0, r3
10008e20:	f7ff fd24 	bl	1000886c <metal_mutex_release>
	return status;
10008e24:	697b      	ldr	r3, [r7, #20]
}
10008e26:	4618      	mov	r0, r3
10008e28:	3718      	adds	r7, #24
10008e2a:	46bd      	mov	sp, r7
10008e2c:	bd80      	pop	{r7, pc}
10008e2e:	bf00      	nop
10008e30:	fffff82d 	.word	0xfffff82d
10008e34:	fffff829 	.word	0xfffff829

10008e38 <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
10008e38:	b480      	push	{r7}
10008e3a:	b083      	sub	sp, #12
10008e3c:	af00      	add	r7, sp, #0
10008e3e:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
10008e40:	2300      	movs	r3, #0
}
10008e42:	4618      	mov	r0, r3
10008e44:	370c      	adds	r7, #12
10008e46:	46bd      	mov	sp, r7
10008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
10008e4c:	4770      	bx	lr

10008e4e <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
10008e4e:	b580      	push	{r7, lr}
10008e50:	b082      	sub	sp, #8
10008e52:	af00      	add	r7, sp, #0
10008e54:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
10008e56:	6878      	ldr	r0, [r7, #4]
10008e58:	f7ff ffee 	bl	10008e38 <__metal_sleep_usec>
10008e5c:	4603      	mov	r3, r0
}
10008e5e:	4618      	mov	r0, r3
10008e60:	3708      	adds	r7, #8
10008e62:	46bd      	mov	sp, r7
10008e64:	bd80      	pop	{r7, pc}

10008e66 <metal_list_init>:
{
10008e66:	b480      	push	{r7}
10008e68:	b083      	sub	sp, #12
10008e6a:	af00      	add	r7, sp, #0
10008e6c:	6078      	str	r0, [r7, #4]
	list->prev = list;
10008e6e:	687b      	ldr	r3, [r7, #4]
10008e70:	687a      	ldr	r2, [r7, #4]
10008e72:	605a      	str	r2, [r3, #4]
	list->next = list;
10008e74:	687b      	ldr	r3, [r7, #4]
10008e76:	687a      	ldr	r2, [r7, #4]
10008e78:	601a      	str	r2, [r3, #0]
}
10008e7a:	bf00      	nop
10008e7c:	370c      	adds	r7, #12
10008e7e:	46bd      	mov	sp, r7
10008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
10008e84:	4770      	bx	lr

10008e86 <metal_io_virt_to_offset>:
{
10008e86:	b480      	push	{r7}
10008e88:	b085      	sub	sp, #20
10008e8a:	af00      	add	r7, sp, #0
10008e8c:	6078      	str	r0, [r7, #4]
10008e8e:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
10008e90:	683b      	ldr	r3, [r7, #0]
10008e92:	687a      	ldr	r2, [r7, #4]
10008e94:	6812      	ldr	r2, [r2, #0]
10008e96:	1a9b      	subs	r3, r3, r2
10008e98:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
10008e9a:	687b      	ldr	r3, [r7, #4]
10008e9c:	689b      	ldr	r3, [r3, #8]
10008e9e:	68fa      	ldr	r2, [r7, #12]
10008ea0:	429a      	cmp	r2, r3
10008ea2:	d201      	bcs.n	10008ea8 <metal_io_virt_to_offset+0x22>
10008ea4:	68fb      	ldr	r3, [r7, #12]
10008ea6:	e001      	b.n	10008eac <metal_io_virt_to_offset+0x26>
10008ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
10008eac:	4618      	mov	r0, r3
10008eae:	3714      	adds	r7, #20
10008eb0:	46bd      	mov	sp, r7
10008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
10008eb6:	4770      	bx	lr

10008eb8 <__metal_mutex_init>:
{
10008eb8:	b480      	push	{r7}
10008eba:	b085      	sub	sp, #20
10008ebc:	af00      	add	r7, sp, #0
10008ebe:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10008ec0:	687b      	ldr	r3, [r7, #4]
10008ec2:	60fb      	str	r3, [r7, #12]
10008ec4:	2300      	movs	r3, #0
10008ec6:	60bb      	str	r3, [r7, #8]
10008ec8:	68bb      	ldr	r3, [r7, #8]
10008eca:	461a      	mov	r2, r3
10008ecc:	68fb      	ldr	r3, [r7, #12]
10008ece:	f3bf 8f5b 	dmb	ish
10008ed2:	601a      	str	r2, [r3, #0]
10008ed4:	f3bf 8f5b 	dmb	ish
}
10008ed8:	bf00      	nop
10008eda:	3714      	adds	r7, #20
10008edc:	46bd      	mov	sp, r7
10008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
10008ee2:	4770      	bx	lr

10008ee4 <__metal_mutex_acquire>:
{
10008ee4:	b490      	push	{r4, r7}
10008ee6:	b086      	sub	sp, #24
10008ee8:	af00      	add	r7, sp, #0
10008eea:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
10008eec:	2300      	movs	r3, #0
10008eee:	613b      	str	r3, [r7, #16]
	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
10008ef0:	bf00      	nop
10008ef2:	687b      	ldr	r3, [r7, #4]
10008ef4:	617b      	str	r3, [r7, #20]
10008ef6:	2301      	movs	r3, #1
10008ef8:	60fb      	str	r3, [r7, #12]
10008efa:	68fb      	ldr	r3, [r7, #12]
10008efc:	461c      	mov	r4, r3
10008efe:	697a      	ldr	r2, [r7, #20]
10008f00:	f107 0310 	add.w	r3, r7, #16
10008f04:	6818      	ldr	r0, [r3, #0]
10008f06:	f3bf 8f5b 	dmb	ish
10008f0a:	e852 1f00 	ldrex	r1, [r2]
10008f0e:	4281      	cmp	r1, r0
10008f10:	d103      	bne.n	10008f1a <__metal_mutex_acquire+0x36>
10008f12:	e842 4c00 	strex	ip, r4, [r2]
10008f16:	f1bc 0f00 	cmp.w	ip, #0
10008f1a:	f3bf 8f5b 	dmb	ish
10008f1e:	bf0c      	ite	eq
10008f20:	2201      	moveq	r2, #1
10008f22:	2200      	movne	r2, #0
10008f24:	2a00      	cmp	r2, #0
10008f26:	d100      	bne.n	10008f2a <__metal_mutex_acquire+0x46>
10008f28:	6019      	str	r1, [r3, #0]
10008f2a:	4613      	mov	r3, r2
10008f2c:	f083 0301 	eor.w	r3, r3, #1
10008f30:	b2db      	uxtb	r3, r3
10008f32:	2b00      	cmp	r3, #0
10008f34:	d1dd      	bne.n	10008ef2 <__metal_mutex_acquire+0xe>
}
10008f36:	bf00      	nop
10008f38:	bf00      	nop
10008f3a:	3718      	adds	r7, #24
10008f3c:	46bd      	mov	sp, r7
10008f3e:	bc90      	pop	{r4, r7}
10008f40:	4770      	bx	lr

10008f42 <__metal_mutex_release>:
{
10008f42:	b480      	push	{r7}
10008f44:	b085      	sub	sp, #20
10008f46:	af00      	add	r7, sp, #0
10008f48:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10008f4a:	687b      	ldr	r3, [r7, #4]
10008f4c:	60fb      	str	r3, [r7, #12]
10008f4e:	2300      	movs	r3, #0
10008f50:	60bb      	str	r3, [r7, #8]
10008f52:	68bb      	ldr	r3, [r7, #8]
10008f54:	461a      	mov	r2, r3
10008f56:	68fb      	ldr	r3, [r7, #12]
10008f58:	f3bf 8f5b 	dmb	ish
10008f5c:	601a      	str	r2, [r3, #0]
10008f5e:	f3bf 8f5b 	dmb	ish
}
10008f62:	bf00      	nop
10008f64:	3714      	adds	r7, #20
10008f66:	46bd      	mov	sp, r7
10008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
10008f6c:	4770      	bx	lr

10008f6e <metal_mutex_init>:
{
10008f6e:	b580      	push	{r7, lr}
10008f70:	b082      	sub	sp, #8
10008f72:	af00      	add	r7, sp, #0
10008f74:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
10008f76:	6878      	ldr	r0, [r7, #4]
10008f78:	f7ff ff9e 	bl	10008eb8 <__metal_mutex_init>
}
10008f7c:	bf00      	nop
10008f7e:	3708      	adds	r7, #8
10008f80:	46bd      	mov	sp, r7
10008f82:	bd80      	pop	{r7, pc}

10008f84 <metal_mutex_acquire>:
{
10008f84:	b580      	push	{r7, lr}
10008f86:	b082      	sub	sp, #8
10008f88:	af00      	add	r7, sp, #0
10008f8a:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
10008f8c:	6878      	ldr	r0, [r7, #4]
10008f8e:	f7ff ffa9 	bl	10008ee4 <__metal_mutex_acquire>
}
10008f92:	bf00      	nop
10008f94:	3708      	adds	r7, #8
10008f96:	46bd      	mov	sp, r7
10008f98:	bd80      	pop	{r7, pc}

10008f9a <metal_mutex_release>:
{
10008f9a:	b580      	push	{r7, lr}
10008f9c:	b082      	sub	sp, #8
10008f9e:	af00      	add	r7, sp, #0
10008fa0:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
10008fa2:	6878      	ldr	r0, [r7, #4]
10008fa4:	f7ff ffcd 	bl	10008f42 <__metal_mutex_release>
}
10008fa8:	bf00      	nop
10008faa:	3708      	adds	r7, #8
10008fac:	46bd      	mov	sp, r7
10008fae:	bd80      	pop	{r7, pc}

10008fb0 <rpmsg_virtio_get_role>:
#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
10008fb0:	b480      	push	{r7}
10008fb2:	b083      	sub	sp, #12
10008fb4:	af00      	add	r7, sp, #0
10008fb6:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
10008fb8:	687b      	ldr	r3, [r7, #4]
10008fba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
10008fbc:	699b      	ldr	r3, [r3, #24]
}
10008fbe:	4618      	mov	r0, r3
10008fc0:	370c      	adds	r7, #12
10008fc2:	46bd      	mov	sp, r7
10008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
10008fc8:	4770      	bx	lr

10008fca <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
10008fca:	b580      	push	{r7, lr}
10008fcc:	b082      	sub	sp, #8
10008fce:	af00      	add	r7, sp, #0
10008fd0:	6078      	str	r0, [r7, #4]
10008fd2:	460b      	mov	r3, r1
10008fd4:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
10008fd6:	687b      	ldr	r3, [r7, #4]
10008fd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
10008fda:	6a1b      	ldr	r3, [r3, #32]
10008fdc:	685b      	ldr	r3, [r3, #4]
10008fde:	687a      	ldr	r2, [r7, #4]
10008fe0:	6f92      	ldr	r2, [r2, #120]	; 0x78
10008fe2:	78f9      	ldrb	r1, [r7, #3]
10008fe4:	4610      	mov	r0, r2
10008fe6:	4798      	blx	r3
}
10008fe8:	bf00      	nop
10008fea:	3708      	adds	r7, #8
10008fec:	46bd      	mov	sp, r7
10008fee:	bd80      	pop	{r7, pc}

10008ff0 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
10008ff0:	b580      	push	{r7, lr}
10008ff2:	b082      	sub	sp, #8
10008ff4:	af00      	add	r7, sp, #0
10008ff6:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
10008ff8:	687b      	ldr	r3, [r7, #4]
10008ffa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
10008ffc:	6a1b      	ldr	r3, [r3, #32]
10008ffe:	681b      	ldr	r3, [r3, #0]
10009000:	687a      	ldr	r2, [r7, #4]
10009002:	6f92      	ldr	r2, [r2, #120]	; 0x78
10009004:	4610      	mov	r0, r2
10009006:	4798      	blx	r3
10009008:	4603      	mov	r3, r0
}
1000900a:	4618      	mov	r0, r3
1000900c:	3708      	adds	r7, #8
1000900e:	46bd      	mov	sp, r7
10009010:	bd80      	pop	{r7, pc}

10009012 <rpmsg_virtio_get_features>:

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
10009012:	b580      	push	{r7, lr}
10009014:	b082      	sub	sp, #8
10009016:	af00      	add	r7, sp, #0
10009018:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
1000901a:	687b      	ldr	r3, [r7, #4]
1000901c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000901e:	6a1b      	ldr	r3, [r3, #32]
10009020:	689b      	ldr	r3, [r3, #8]
10009022:	687a      	ldr	r2, [r7, #4]
10009024:	6f92      	ldr	r2, [r2, #120]	; 0x78
10009026:	4610      	mov	r0, r2
10009028:	4798      	blx	r3
1000902a:	4603      	mov	r3, r0
}
1000902c:	4618      	mov	r0, r3
1000902e:	3708      	adds	r7, #8
10009030:	46bd      	mov	sp, r7
10009032:	bd80      	pop	{r7, pc}

10009034 <rpmsg_virtio_create_virtqueues>:
static inline int
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
10009034:	b580      	push	{r7, lr}
10009036:	b086      	sub	sp, #24
10009038:	af02      	add	r7, sp, #8
1000903a:	60f8      	str	r0, [r7, #12]
1000903c:	60b9      	str	r1, [r7, #8]
1000903e:	607a      	str	r2, [r7, #4]
10009040:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
10009042:	68fb      	ldr	r3, [r7, #12]
10009044:	6f98      	ldr	r0, [r3, #120]	; 0x78
10009046:	68b9      	ldr	r1, [r7, #8]
10009048:	69bb      	ldr	r3, [r7, #24]
1000904a:	9300      	str	r3, [sp, #0]
1000904c:	683b      	ldr	r3, [r7, #0]
1000904e:	687a      	ldr	r2, [r7, #4]
10009050:	f000 fcb6 	bl	100099c0 <virtio_create_virtqueues>
10009054:	4603      	mov	r3, r0
					callbacks);
}
10009056:	4618      	mov	r0, r3
10009058:	3710      	adds	r7, #16
1000905a:	46bd      	mov	sp, r7
1000905c:	bd80      	pop	{r7, pc}
	...

10009060 <rpmsg_initialize_ept>:
{
10009060:	b580      	push	{r7, lr}
10009062:	b084      	sub	sp, #16
10009064:	af00      	add	r7, sp, #0
10009066:	60f8      	str	r0, [r7, #12]
10009068:	60b9      	str	r1, [r7, #8]
1000906a:	607a      	str	r2, [r7, #4]
1000906c:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
1000906e:	68f8      	ldr	r0, [r7, #12]
10009070:	68bb      	ldr	r3, [r7, #8]
10009072:	2b00      	cmp	r3, #0
10009074:	d001      	beq.n	1000907a <rpmsg_initialize_ept+0x1a>
10009076:	68bb      	ldr	r3, [r7, #8]
10009078:	e000      	b.n	1000907c <rpmsg_initialize_ept+0x1c>
1000907a:	4b0a      	ldr	r3, [pc, #40]	; (100090a4 <rpmsg_initialize_ept+0x44>)
1000907c:	2220      	movs	r2, #32
1000907e:	4619      	mov	r1, r3
10009080:	f001 fe6a 	bl	1000ad58 <strncpy>
	ept->addr = src;
10009084:	68fb      	ldr	r3, [r7, #12]
10009086:	687a      	ldr	r2, [r7, #4]
10009088:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
1000908a:	68fb      	ldr	r3, [r7, #12]
1000908c:	683a      	ldr	r2, [r7, #0]
1000908e:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
10009090:	68fb      	ldr	r3, [r7, #12]
10009092:	69ba      	ldr	r2, [r7, #24]
10009094:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
10009096:	68fb      	ldr	r3, [r7, #12]
10009098:	69fa      	ldr	r2, [r7, #28]
1000909a:	631a      	str	r2, [r3, #48]	; 0x30
}
1000909c:	bf00      	nop
1000909e:	3710      	adds	r7, #16
100090a0:	46bd      	mov	sp, r7
100090a2:	bd80      	pop	{r7, pc}
100090a4:	1000bc38 	.word	0x1000bc38

100090a8 <rpmsg_get_ept_from_addr>:
void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
100090a8:	b580      	push	{r7, lr}
100090aa:	b082      	sub	sp, #8
100090ac:	af00      	add	r7, sp, #0
100090ae:	6078      	str	r0, [r7, #4]
100090b0:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
100090b2:	f04f 33ff 	mov.w	r3, #4294967295
100090b6:	683a      	ldr	r2, [r7, #0]
100090b8:	2100      	movs	r1, #0
100090ba:	6878      	ldr	r0, [r7, #4]
100090bc:	f7ff fd9c 	bl	10008bf8 <rpmsg_get_endpoint>
100090c0:	4603      	mov	r3, r0
}
100090c2:	4618      	mov	r0, r3
100090c4:	3708      	adds	r7, #8
100090c6:	46bd      	mov	sp, r7
100090c8:	bd80      	pop	{r7, pc}

100090ca <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
100090ca:	b480      	push	{r7}
100090cc:	b085      	sub	sp, #20
100090ce:	af00      	add	r7, sp, #0
100090d0:	60f8      	str	r0, [r7, #12]
100090d2:	60b9      	str	r1, [r7, #8]
100090d4:	607a      	str	r2, [r7, #4]
	if (!shpool)
100090d6:	68fb      	ldr	r3, [r7, #12]
100090d8:	2b00      	cmp	r3, #0
100090da:	d009      	beq.n	100090f0 <rpmsg_virtio_init_shm_pool+0x26>
		return;
	shpool->base = shb;
100090dc:	68fb      	ldr	r3, [r7, #12]
100090de:	68ba      	ldr	r2, [r7, #8]
100090e0:	601a      	str	r2, [r3, #0]
	shpool->size = size;
100090e2:	68fb      	ldr	r3, [r7, #12]
100090e4:	687a      	ldr	r2, [r7, #4]
100090e6:	609a      	str	r2, [r3, #8]
	shpool->avail = size;
100090e8:	68fb      	ldr	r3, [r7, #12]
100090ea:	687a      	ldr	r2, [r7, #4]
100090ec:	605a      	str	r2, [r3, #4]
100090ee:	e000      	b.n	100090f2 <rpmsg_virtio_init_shm_pool+0x28>
		return;
100090f0:	bf00      	nop
}
100090f2:	3714      	adds	r7, #20
100090f4:	46bd      	mov	sp, r7
100090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
100090fa:	4770      	bx	lr

100090fc <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
100090fc:	b580      	push	{r7, lr}
100090fe:	b086      	sub	sp, #24
10009100:	af00      	add	r7, sp, #0
10009102:	60f8      	str	r0, [r7, #12]
10009104:	60b9      	str	r1, [r7, #8]
10009106:	607a      	str	r2, [r7, #4]
10009108:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000910a:	68f8      	ldr	r0, [r7, #12]
1000910c:	f7ff ff50 	bl	10008fb0 <rpmsg_virtio_get_role>
10009110:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10009112:	697b      	ldr	r3, [r7, #20]
10009114:	2b01      	cmp	r3, #1
10009116:	d106      	bne.n	10009126 <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
10009118:	68fb      	ldr	r3, [r7, #12]
1000911a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
1000911c:	8879      	ldrh	r1, [r7, #2]
1000911e:	687a      	ldr	r2, [r7, #4]
10009120:	4618      	mov	r0, r3
10009122:	f000 fe1f 	bl	10009d64 <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
10009126:	bf00      	nop
10009128:	3718      	adds	r7, #24
1000912a:	46bd      	mov	sp, r7
1000912c:	bd80      	pop	{r7, pc}

1000912e <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
1000912e:	b580      	push	{r7, lr}
10009130:	b086      	sub	sp, #24
10009132:	af00      	add	r7, sp, #0
10009134:	60f8      	str	r0, [r7, #12]
10009136:	60b9      	str	r1, [r7, #8]
10009138:	607a      	str	r2, [r7, #4]
1000913a:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
1000913c:	68f8      	ldr	r0, [r7, #12]
1000913e:	f7ff ff37 	bl	10008fb0 <rpmsg_virtio_get_role>
10009142:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10009144:	697b      	ldr	r3, [r7, #20]
10009146:	2b01      	cmp	r3, #1
10009148:	d109      	bne.n	1000915e <rpmsg_virtio_enqueue_buffer+0x30>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
1000914a:	68fb      	ldr	r3, [r7, #12]
1000914c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10009150:	8879      	ldrh	r1, [r7, #2]
10009152:	687a      	ldr	r2, [r7, #4]
10009154:	4618      	mov	r0, r3
10009156:	f000 fe05 	bl	10009d64 <virtqueue_add_consumed_buffer>
1000915a:	4603      	mov	r3, r0
1000915c:	e000      	b.n	10009160 <rpmsg_virtio_enqueue_buffer+0x32>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
1000915e:	2300      	movs	r3, #0
}
10009160:	4618      	mov	r0, r3
10009162:	3718      	adds	r7, #24
10009164:	46bd      	mov	sp, r7
10009166:	bd80      	pop	{r7, pc}

10009168 <rpmsg_virtio_get_tx_buffer>:
 *
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
10009168:	b580      	push	{r7, lr}
1000916a:	b086      	sub	sp, #24
1000916c:	af00      	add	r7, sp, #0
1000916e:	60f8      	str	r0, [r7, #12]
10009170:	60b9      	str	r1, [r7, #8]
10009172:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10009174:	68f8      	ldr	r0, [r7, #12]
10009176:	f7ff ff1b 	bl	10008fb0 <rpmsg_virtio_get_role>
1000917a:	6138      	str	r0, [r7, #16]
	void *data = NULL;
1000917c:	2300      	movs	r3, #0
1000917e:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10009180:	693b      	ldr	r3, [r7, #16]
10009182:	2b01      	cmp	r3, #1
10009184:	d108      	bne.n	10009198 <rpmsg_virtio_get_tx_buffer+0x30>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
10009186:	68fb      	ldr	r3, [r7, #12]
10009188:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000918c:	68ba      	ldr	r2, [r7, #8]
1000918e:	6879      	ldr	r1, [r7, #4]
10009190:	4618      	mov	r0, r3
10009192:	f000 fd9f 	bl	10009cd4 <virtqueue_get_available_buffer>
10009196:	6178      	str	r0, [r7, #20]
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
10009198:	697b      	ldr	r3, [r7, #20]
}
1000919a:	4618      	mov	r0, r3
1000919c:	3718      	adds	r7, #24
1000919e:	46bd      	mov	sp, r7
100091a0:	bd80      	pop	{r7, pc}

100091a2 <rpmsg_virtio_get_rx_buffer>:
 * @return - pointer to received buffer
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
100091a2:	b580      	push	{r7, lr}
100091a4:	b086      	sub	sp, #24
100091a6:	af00      	add	r7, sp, #0
100091a8:	60f8      	str	r0, [r7, #12]
100091aa:	60b9      	str	r1, [r7, #8]
100091ac:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
100091ae:	68f8      	ldr	r0, [r7, #12]
100091b0:	f7ff fefe 	bl	10008fb0 <rpmsg_virtio_get_role>
100091b4:	6138      	str	r0, [r7, #16]
	void *data = NULL;
100091b6:	2300      	movs	r3, #0
100091b8:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
100091ba:	693b      	ldr	r3, [r7, #16]
100091bc:	2b01      	cmp	r3, #1
100091be:	d107      	bne.n	100091d0 <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
100091c0:	68fb      	ldr	r3, [r7, #12]
100091c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
100091c4:	68ba      	ldr	r2, [r7, #8]
100091c6:	6879      	ldr	r1, [r7, #4]
100091c8:	4618      	mov	r0, r3
100091ca:	f000 fd83 	bl	10009cd4 <virtqueue_get_available_buffer>
100091ce:	6178      	str	r0, [r7, #20]
#ifdef VIRTIO_CACHED_BUFFERS
	/* Invalidate the buffer before returning it */
	metal_cache_invalidate(data, *len);
#endif /* VIRTIO_CACHED_BUFFERS */

	return data;
100091d0:	697b      	ldr	r3, [r7, #20]
}
100091d2:	4618      	mov	r0, r3
100091d4:	3718      	adds	r7, #24
100091d6:	46bd      	mov	sp, r7
100091d8:	bd80      	pop	{r7, pc}

100091da <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
100091da:	b580      	push	{r7, lr}
100091dc:	b084      	sub	sp, #16
100091de:	af00      	add	r7, sp, #0
100091e0:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
100091e2:	6878      	ldr	r0, [r7, #4]
100091e4:	f7ff ff04 	bl	10008ff0 <rpmsg_virtio_get_status>
100091e8:	4603      	mov	r3, r0
100091ea:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
100091ec:	7bfb      	ldrb	r3, [r7, #15]
100091ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
100091f2:	2b00      	cmp	r3, #0
100091f4:	d004      	beq.n	10009200 <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
100091f6:	2100      	movs	r1, #0
100091f8:	6878      	ldr	r0, [r7, #4]
100091fa:	f7ff fee6 	bl	10008fca <rpmsg_virtio_set_status>
100091fe:	e7f0      	b.n	100091e2 <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
10009200:	7bfb      	ldrb	r3, [r7, #15]
10009202:	f003 0304 	and.w	r3, r3, #4
10009206:	2b00      	cmp	r3, #0
10009208:	d0eb      	beq.n	100091e2 <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
1000920a:	2301      	movs	r3, #1
		}
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}
}
1000920c:	4618      	mov	r0, r3
1000920e:	3710      	adds	r7, #16
10009210:	46bd      	mov	sp, r7
10009212:	bd80      	pop	{r7, pc}

10009214 <rpmsg_virtio_hold_rx_buffer>:

	return length;
}

static void rpmsg_virtio_hold_rx_buffer(struct rpmsg_device *rdev, void *rxbuf)
{
10009214:	b480      	push	{r7}
10009216:	b085      	sub	sp, #20
10009218:	af00      	add	r7, sp, #0
1000921a:	6078      	str	r0, [r7, #4]
1000921c:	6039      	str	r1, [r7, #0]
	struct rpmsg_hdr *rp_hdr;

	(void)rdev;

	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
1000921e:	683b      	ldr	r3, [r7, #0]
10009220:	3b10      	subs	r3, #16
10009222:	60fb      	str	r3, [r7, #12]

	/* Set held status to keep buffer */
	rp_hdr->reserved |= RPMSG_BUF_HELD;
10009224:	68fb      	ldr	r3, [r7, #12]
10009226:	689b      	ldr	r3, [r3, #8]
10009228:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
1000922c:	68fb      	ldr	r3, [r7, #12]
1000922e:	609a      	str	r2, [r3, #8]
}
10009230:	bf00      	nop
10009232:	3714      	adds	r7, #20
10009234:	46bd      	mov	sp, r7
10009236:	f85d 7b04 	ldr.w	r7, [sp], #4
1000923a:	4770      	bx	lr

1000923c <rpmsg_virtio_release_rx_buffer>:

static void rpmsg_virtio_release_rx_buffer(struct rpmsg_device *rdev,
					   void *rxbuf)
{
1000923c:	b580      	push	{r7, lr}
1000923e:	b086      	sub	sp, #24
10009240:	af00      	add	r7, sp, #0
10009242:	6078      	str	r0, [r7, #4]
10009244:	6039      	str	r1, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr *rp_hdr;
	uint16_t idx;
	uint32_t len;

	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10009246:	687b      	ldr	r3, [r7, #4]
10009248:	617b      	str	r3, [r7, #20]
	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
1000924a:	683b      	ldr	r3, [r7, #0]
1000924c:	3b10      	subs	r3, #16
1000924e:	613b      	str	r3, [r7, #16]
	/* The reserved field contains buffer index */
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
10009250:	693b      	ldr	r3, [r7, #16]
10009252:	689b      	ldr	r3, [r3, #8]
10009254:	81fb      	strh	r3, [r7, #14]

	metal_mutex_acquire(&rdev->lock);
10009256:	687b      	ldr	r3, [r7, #4]
10009258:	3358      	adds	r3, #88	; 0x58
1000925a:	4618      	mov	r0, r3
1000925c:	f7ff fe92 	bl	10008f84 <metal_mutex_acquire>
	/* Return buffer on virtqueue. */
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
10009260:	697b      	ldr	r3, [r7, #20]
10009262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10009264:	89fa      	ldrh	r2, [r7, #14]
10009266:	4611      	mov	r1, r2
10009268:	4618      	mov	r0, r3
1000926a:	f000 fd21 	bl	10009cb0 <virtqueue_get_buffer_length>
1000926e:	60b8      	str	r0, [r7, #8]
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
10009270:	89fb      	ldrh	r3, [r7, #14]
10009272:	68ba      	ldr	r2, [r7, #8]
10009274:	6939      	ldr	r1, [r7, #16]
10009276:	6978      	ldr	r0, [r7, #20]
10009278:	f7ff ff40 	bl	100090fc <rpmsg_virtio_return_buffer>
	metal_mutex_release(&rdev->lock);
1000927c:	687b      	ldr	r3, [r7, #4]
1000927e:	3358      	adds	r3, #88	; 0x58
10009280:	4618      	mov	r0, r3
10009282:	f7ff fe8a 	bl	10008f9a <metal_mutex_release>
}
10009286:	bf00      	nop
10009288:	3718      	adds	r7, #24
1000928a:	46bd      	mov	sp, r7
1000928c:	bd80      	pop	{r7, pc}

1000928e <rpmsg_virtio_get_tx_payload_buffer>:

static void *rpmsg_virtio_get_tx_payload_buffer(struct rpmsg_device *rdev,
						uint32_t *len, int wait)
{
1000928e:	b580      	push	{r7, lr}
10009290:	b08a      	sub	sp, #40	; 0x28
10009292:	af00      	add	r7, sp, #0
10009294:	60f8      	str	r0, [r7, #12]
10009296:	60b9      	str	r1, [r7, #8]
10009298:	607a      	str	r2, [r7, #4]
	uint16_t idx;
	int tick_count;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000929a:	68fb      	ldr	r3, [r7, #12]
1000929c:	623b      	str	r3, [r7, #32]

	/* Validate device state */
	status = rpmsg_virtio_get_status(rvdev);
1000929e:	6a38      	ldr	r0, [r7, #32]
100092a0:	f7ff fea6 	bl	10008ff0 <rpmsg_virtio_get_status>
100092a4:	4603      	mov	r3, r0
100092a6:	61fb      	str	r3, [r7, #28]
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
100092a8:	69fb      	ldr	r3, [r7, #28]
100092aa:	f003 0304 	and.w	r3, r3, #4
100092ae:	2b00      	cmp	r3, #0
100092b0:	d101      	bne.n	100092b6 <rpmsg_virtio_get_tx_payload_buffer+0x28>
		return NULL;
100092b2:	2300      	movs	r3, #0
100092b4:	e039      	b.n	1000932a <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	if (wait)
100092b6:	687b      	ldr	r3, [r7, #4]
100092b8:	2b00      	cmp	r3, #0
100092ba:	d003      	beq.n	100092c4 <rpmsg_virtio_get_tx_payload_buffer+0x36>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
100092bc:	f643 2398 	movw	r3, #15000	; 0x3a98
100092c0:	627b      	str	r3, [r7, #36]	; 0x24
100092c2:	e001      	b.n	100092c8 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	else
		tick_count = 0;
100092c4:	2300      	movs	r3, #0
100092c6:	627b      	str	r3, [r7, #36]	; 0x24

	while (1) {
		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
100092c8:	68fb      	ldr	r3, [r7, #12]
100092ca:	3358      	adds	r3, #88	; 0x58
100092cc:	4618      	mov	r0, r3
100092ce:	f7ff fe59 	bl	10008f84 <metal_mutex_acquire>
		rp_hdr = rpmsg_virtio_get_tx_buffer(rvdev, len, &idx);
100092d2:	f107 0316 	add.w	r3, r7, #22
100092d6:	461a      	mov	r2, r3
100092d8:	68b9      	ldr	r1, [r7, #8]
100092da:	6a38      	ldr	r0, [r7, #32]
100092dc:	f7ff ff44 	bl	10009168 <rpmsg_virtio_get_tx_buffer>
100092e0:	61b8      	str	r0, [r7, #24]
		metal_mutex_release(&rdev->lock);
100092e2:	68fb      	ldr	r3, [r7, #12]
100092e4:	3358      	adds	r3, #88	; 0x58
100092e6:	4618      	mov	r0, r3
100092e8:	f7ff fe57 	bl	10008f9a <metal_mutex_release>
		if (rp_hdr || !tick_count)
100092ec:	69bb      	ldr	r3, [r7, #24]
100092ee:	2b00      	cmp	r3, #0
100092f0:	d10a      	bne.n	10009308 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
100092f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100092f4:	2b00      	cmp	r3, #0
100092f6:	d007      	beq.n	10009308 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
			break;
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
100092f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
100092fc:	f7ff fda7 	bl	10008e4e <metal_sleep_usec>
		tick_count--;
10009300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009302:	3b01      	subs	r3, #1
10009304:	627b      	str	r3, [r7, #36]	; 0x24
		metal_mutex_acquire(&rdev->lock);
10009306:	e7df      	b.n	100092c8 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	}

	if (!rp_hdr)
10009308:	69bb      	ldr	r3, [r7, #24]
1000930a:	2b00      	cmp	r3, #0
1000930c:	d101      	bne.n	10009312 <rpmsg_virtio_get_tx_payload_buffer+0x84>
		return NULL;
1000930e:	2300      	movs	r3, #0
10009310:	e00b      	b.n	1000932a <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	/* Store the index into the reserved field to be used when sending */
	rp_hdr->reserved = idx;
10009312:	8afb      	ldrh	r3, [r7, #22]
10009314:	461a      	mov	r2, r3
10009316:	69bb      	ldr	r3, [r7, #24]
10009318:	609a      	str	r2, [r3, #8]

	/* Actual data buffer size is vring buffer size minus header length */
	*len -= sizeof(struct rpmsg_hdr);
1000931a:	68bb      	ldr	r3, [r7, #8]
1000931c:	681b      	ldr	r3, [r3, #0]
1000931e:	f1a3 0210 	sub.w	r2, r3, #16
10009322:	68bb      	ldr	r3, [r7, #8]
10009324:	601a      	str	r2, [r3, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
10009326:	69bb      	ldr	r3, [r7, #24]
10009328:	3310      	adds	r3, #16
}
1000932a:	4618      	mov	r0, r3
1000932c:	3728      	adds	r7, #40	; 0x28
1000932e:	46bd      	mov	sp, r7
10009330:	bd80      	pop	{r7, pc}
	...

10009334 <rpmsg_virtio_send_offchannel_nocopy>:

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
10009334:	b580      	push	{r7, lr}
10009336:	b08e      	sub	sp, #56	; 0x38
10009338:	af00      	add	r7, sp, #0
1000933a:	60f8      	str	r0, [r7, #12]
1000933c:	60b9      	str	r1, [r7, #8]
1000933e:	607a      	str	r2, [r7, #4]
10009340:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	uint16_t idx;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10009342:	68fb      	ldr	r3, [r7, #12]
10009344:	637b      	str	r3, [r7, #52]	; 0x34

	hdr = RPMSG_LOCATE_HDR(data);
10009346:	683b      	ldr	r3, [r7, #0]
10009348:	3b10      	subs	r3, #16
1000934a:	633b      	str	r3, [r7, #48]	; 0x30
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
1000934c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000934e:	689b      	ldr	r3, [r3, #8]
10009350:	85fb      	strh	r3, [r7, #46]	; 0x2e

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
10009352:	687b      	ldr	r3, [r7, #4]
10009354:	617b      	str	r3, [r7, #20]
	rp_hdr.src = src;
10009356:	68bb      	ldr	r3, [r7, #8]
10009358:	613b      	str	r3, [r7, #16]
	rp_hdr.len = len;
1000935a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000935c:	b29b      	uxth	r3, r3
1000935e:	83bb      	strh	r3, [r7, #28]
	rp_hdr.reserved = 0;
10009360:	2300      	movs	r3, #0
10009362:	61bb      	str	r3, [r7, #24]
	rp_hdr.flags = 0;
10009364:	2300      	movs	r3, #0
10009366:	83fb      	strh	r3, [r7, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
10009368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000936a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000936e:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
10009370:	6b39      	ldr	r1, [r7, #48]	; 0x30
10009372:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10009374:	f7ff fd87 	bl	10008e86 <metal_io_virt_to_offset>
10009378:	4601      	mov	r1, r0
1000937a:	f107 0210 	add.w	r2, r7, #16
1000937e:	2310      	movs	r3, #16
10009380:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10009382:	f7fe feb3 	bl	100080ec <metal_io_block_write>
10009386:	6278      	str	r0, [r7, #36]	; 0x24
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
10009388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000938a:	2b10      	cmp	r3, #16
1000938c:	d006      	beq.n	1000939c <rpmsg_virtio_send_offchannel_nocopy+0x68>
1000938e:	4b1b      	ldr	r3, [pc, #108]	; (100093fc <rpmsg_virtio_send_offchannel_nocopy+0xc8>)
10009390:	4a1b      	ldr	r2, [pc, #108]	; (10009400 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
10009392:	f240 117d 	movw	r1, #381	; 0x17d
10009396:	481b      	ldr	r0, [pc, #108]	; (10009404 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
10009398:	f001 f834 	bl	1000a404 <__assert_func>

	metal_mutex_acquire(&rdev->lock);
1000939c:	68fb      	ldr	r3, [r7, #12]
1000939e:	3358      	adds	r3, #88	; 0x58
100093a0:	4618      	mov	r0, r3
100093a2:	f7ff fdef 	bl	10008f84 <metal_mutex_acquire>
#ifndef VIRTIO_SLAVE_ONLY
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_MASTER)
		buff_len = RPMSG_BUFFER_SIZE;
	else
#endif /*!VIRTIO_SLAVE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
100093a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100093a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100093ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
100093ae:	4611      	mov	r1, r2
100093b0:	4618      	mov	r0, r3
100093b2:	f000 fc7d 	bl	10009cb0 <virtqueue_get_buffer_length>
100093b6:	6238      	str	r0, [r7, #32]

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
100093b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
100093ba:	6a3a      	ldr	r2, [r7, #32]
100093bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
100093be:	6b78      	ldr	r0, [r7, #52]	; 0x34
100093c0:	f7ff feb5 	bl	1000912e <rpmsg_virtio_enqueue_buffer>
100093c4:	6278      	str	r0, [r7, #36]	; 0x24
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
100093c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100093c8:	2b00      	cmp	r3, #0
100093ca:	d006      	beq.n	100093da <rpmsg_virtio_send_offchannel_nocopy+0xa6>
100093cc:	4b0e      	ldr	r3, [pc, #56]	; (10009408 <rpmsg_virtio_send_offchannel_nocopy+0xd4>)
100093ce:	4a0c      	ldr	r2, [pc, #48]	; (10009400 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
100093d0:	f44f 71c5 	mov.w	r1, #394	; 0x18a
100093d4:	480b      	ldr	r0, [pc, #44]	; (10009404 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
100093d6:	f001 f815 	bl	1000a404 <__assert_func>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
100093da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100093dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100093e0:	4618      	mov	r0, r3
100093e2:	f000 fd39 	bl	10009e58 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
100093e6:	68fb      	ldr	r3, [r7, #12]
100093e8:	3358      	adds	r3, #88	; 0x58
100093ea:	4618      	mov	r0, r3
100093ec:	f7ff fdd5 	bl	10008f9a <metal_mutex_release>

	return len;
100093f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
100093f2:	4618      	mov	r0, r3
100093f4:	3738      	adds	r7, #56	; 0x38
100093f6:	46bd      	mov	sp, r7
100093f8:	bd80      	pop	{r7, pc}
100093fa:	bf00      	nop
100093fc:	1000bc3c 	.word	0x1000bc3c
10009400:	1000bd70 	.word	0x1000bd70
10009404:	1000bc58 	.word	0x1000bc58
10009408:	1000bcb8 	.word	0x1000bcb8

1000940c <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int len, int wait)
{
1000940c:	b580      	push	{r7, lr}
1000940e:	b08c      	sub	sp, #48	; 0x30
10009410:	af02      	add	r7, sp, #8
10009412:	60f8      	str	r0, [r7, #12]
10009414:	60b9      	str	r1, [r7, #8]
10009416:	607a      	str	r2, [r7, #4]
10009418:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	void *buffer;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000941a:	68fb      	ldr	r3, [r7, #12]
1000941c:	627b      	str	r3, [r7, #36]	; 0x24

	/* Get the payload buffer. */
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
1000941e:	f107 0314 	add.w	r3, r7, #20
10009422:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10009424:	4619      	mov	r1, r3
10009426:	68f8      	ldr	r0, [r7, #12]
10009428:	f7ff ff31 	bl	1000928e <rpmsg_virtio_get_tx_payload_buffer>
1000942c:	6238      	str	r0, [r7, #32]
	if (!buffer)
1000942e:	6a3b      	ldr	r3, [r7, #32]
10009430:	2b00      	cmp	r3, #0
10009432:	d101      	bne.n	10009438 <rpmsg_virtio_send_offchannel_raw+0x2c>
		return RPMSG_ERR_NO_BUFF;
10009434:	4b17      	ldr	r3, [pc, #92]	; (10009494 <rpmsg_virtio_send_offchannel_raw+0x88>)
10009436:	e029      	b.n	1000948c <rpmsg_virtio_send_offchannel_raw+0x80>

	/* Copy data to rpmsg buffer. */
	if (len > (int)buff_len)
10009438:	697b      	ldr	r3, [r7, #20]
1000943a:	461a      	mov	r2, r3
1000943c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000943e:	4293      	cmp	r3, r2
10009440:	dd01      	ble.n	10009446 <rpmsg_virtio_send_offchannel_raw+0x3a>
		len = buff_len;
10009442:	697b      	ldr	r3, [r7, #20]
10009444:	633b      	str	r3, [r7, #48]	; 0x30
	io = rvdev->shbuf_io;
10009446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009448:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000944c:	61fb      	str	r3, [r7, #28]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
1000944e:	6a39      	ldr	r1, [r7, #32]
10009450:	69f8      	ldr	r0, [r7, #28]
10009452:	f7ff fd18 	bl	10008e86 <metal_io_virt_to_offset>
10009456:	4601      	mov	r1, r0
10009458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000945a:	683a      	ldr	r2, [r7, #0]
1000945c:	69f8      	ldr	r0, [r7, #28]
1000945e:	f7fe fe45 	bl	100080ec <metal_io_block_write>
10009462:	61b8      	str	r0, [r7, #24]
				      data, len);
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
10009464:	69ba      	ldr	r2, [r7, #24]
10009466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009468:	429a      	cmp	r2, r3
1000946a:	d006      	beq.n	1000947a <rpmsg_virtio_send_offchannel_raw+0x6e>
1000946c:	4b0a      	ldr	r3, [pc, #40]	; (10009498 <rpmsg_virtio_send_offchannel_raw+0x8c>)
1000946e:	4a0b      	ldr	r2, [pc, #44]	; (1000949c <rpmsg_virtio_send_offchannel_raw+0x90>)
10009470:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
10009474:	480a      	ldr	r0, [pc, #40]	; (100094a0 <rpmsg_virtio_send_offchannel_raw+0x94>)
10009476:	f000 ffc5 	bl	1000a404 <__assert_func>

	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
1000947a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000947c:	9300      	str	r3, [sp, #0]
1000947e:	6a3b      	ldr	r3, [r7, #32]
10009480:	687a      	ldr	r2, [r7, #4]
10009482:	68b9      	ldr	r1, [r7, #8]
10009484:	68f8      	ldr	r0, [r7, #12]
10009486:	f7ff ff55 	bl	10009334 <rpmsg_virtio_send_offchannel_nocopy>
1000948a:	4603      	mov	r3, r0
}
1000948c:	4618      	mov	r0, r3
1000948e:	3728      	adds	r7, #40	; 0x28
10009490:	46bd      	mov	sp, r7
10009492:	bd80      	pop	{r7, pc}
10009494:	fffff82e 	.word	0xfffff82e
10009498:	1000bcc4 	.word	0x1000bcc4
1000949c:	1000bd94 	.word	0x1000bd94
100094a0:	1000bc58 	.word	0x1000bc58

100094a4 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
100094a4:	b480      	push	{r7}
100094a6:	b083      	sub	sp, #12
100094a8:	af00      	add	r7, sp, #0
100094aa:	6078      	str	r0, [r7, #4]
	(void)vq;
}
100094ac:	bf00      	nop
100094ae:	370c      	adds	r7, #12
100094b0:	46bd      	mov	sp, r7
100094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
100094b6:	4770      	bx	lr

100094b8 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
100094b8:	b590      	push	{r4, r7, lr}
100094ba:	b08d      	sub	sp, #52	; 0x34
100094bc:	af02      	add	r7, sp, #8
100094be:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
100094c0:	687b      	ldr	r3, [r7, #4]
100094c2:	681b      	ldr	r3, [r3, #0]
100094c4:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
100094c6:	6a3b      	ldr	r3, [r7, #32]
100094c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100094ca:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
100094cc:	69fb      	ldr	r3, [r7, #28]
100094ce:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
100094d0:	69bb      	ldr	r3, [r7, #24]
100094d2:	3358      	adds	r3, #88	; 0x58
100094d4:	4618      	mov	r0, r3
100094d6:	f7ff fd55 	bl	10008f84 <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
100094da:	f107 020a 	add.w	r2, r7, #10
100094de:	f107 030c 	add.w	r3, r7, #12
100094e2:	4619      	mov	r1, r3
100094e4:	69f8      	ldr	r0, [r7, #28]
100094e6:	f7ff fe5c 	bl	100091a2 <rpmsg_virtio_get_rx_buffer>
100094ea:	6278      	str	r0, [r7, #36]	; 0x24

	metal_mutex_release(&rdev->lock);
100094ec:	69bb      	ldr	r3, [r7, #24]
100094ee:	3358      	adds	r3, #88	; 0x58
100094f0:	4618      	mov	r0, r3
100094f2:	f7ff fd52 	bl	10008f9a <metal_mutex_release>

	while (rp_hdr) {
100094f6:	e062      	b.n	100095be <rpmsg_virtio_rx_callback+0x106>
		rp_hdr->reserved = idx;
100094f8:	897b      	ldrh	r3, [r7, #10]
100094fa:	461a      	mov	r2, r3
100094fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100094fe:	609a      	str	r2, [r3, #8]

		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
10009500:	69bb      	ldr	r3, [r7, #24]
10009502:	3358      	adds	r3, #88	; 0x58
10009504:	4618      	mov	r0, r3
10009506:	f7ff fd3d 	bl	10008f84 <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
1000950a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000950c:	685b      	ldr	r3, [r3, #4]
1000950e:	4619      	mov	r1, r3
10009510:	69b8      	ldr	r0, [r7, #24]
10009512:	f7ff fdc9 	bl	100090a8 <rpmsg_get_ept_from_addr>
10009516:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
10009518:	69bb      	ldr	r3, [r7, #24]
1000951a:	3358      	adds	r3, #88	; 0x58
1000951c:	4618      	mov	r0, r3
1000951e:	f7ff fd3c 	bl	10008f9a <metal_mutex_release>

		if (ept) {
10009522:	697b      	ldr	r3, [r7, #20]
10009524:	2b00      	cmp	r3, #0
10009526:	d025      	beq.n	10009574 <rpmsg_virtio_rx_callback+0xbc>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
10009528:	697b      	ldr	r3, [r7, #20]
1000952a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000952c:	f1b3 3fff 	cmp.w	r3, #4294967295
10009530:	d103      	bne.n	1000953a <rpmsg_virtio_rx_callback+0x82>
				/*
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
10009532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009534:	681a      	ldr	r2, [r3, #0]
10009536:	697b      	ldr	r3, [r7, #20]
10009538:	629a      	str	r2, [r3, #40]	; 0x28
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
1000953a:	697b      	ldr	r3, [r7, #20]
1000953c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
1000953e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009540:	f103 0110 	add.w	r1, r3, #16
					 rp_hdr->len, rp_hdr->src, ept->priv);
10009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009546:	899b      	ldrh	r3, [r3, #12]
10009548:	b29b      	uxth	r3, r3
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
1000954a:	4618      	mov	r0, r3
1000954c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000954e:	681a      	ldr	r2, [r3, #0]
10009550:	697b      	ldr	r3, [r7, #20]
10009552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10009554:	9300      	str	r3, [sp, #0]
10009556:	4613      	mov	r3, r2
10009558:	4602      	mov	r2, r0
1000955a:	6978      	ldr	r0, [r7, #20]
1000955c:	47a0      	blx	r4
1000955e:	6138      	str	r0, [r7, #16]

			RPMSG_ASSERT(status >= 0,
10009560:	693b      	ldr	r3, [r7, #16]
10009562:	2b00      	cmp	r3, #0
10009564:	da06      	bge.n	10009574 <rpmsg_virtio_rx_callback+0xbc>
10009566:	4b1a      	ldr	r3, [pc, #104]	; (100095d0 <rpmsg_virtio_rx_callback+0x118>)
10009568:	4a1a      	ldr	r2, [pc, #104]	; (100095d4 <rpmsg_virtio_rx_callback+0x11c>)
1000956a:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
1000956e:	481a      	ldr	r0, [pc, #104]	; (100095d8 <rpmsg_virtio_rx_callback+0x120>)
10009570:	f000 ff48 	bl	1000a404 <__assert_func>
				     "unexpected callback status\r\n");
		}

		metal_mutex_acquire(&rdev->lock);
10009574:	69bb      	ldr	r3, [r7, #24]
10009576:	3358      	adds	r3, #88	; 0x58
10009578:	4618      	mov	r0, r3
1000957a:	f7ff fd03 	bl	10008f84 <metal_mutex_acquire>

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
1000957e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009580:	689b      	ldr	r3, [r3, #8]
10009582:	2b00      	cmp	r3, #0
10009584:	db05      	blt.n	10009592 <rpmsg_virtio_rx_callback+0xda>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
10009586:	68fa      	ldr	r2, [r7, #12]
10009588:	897b      	ldrh	r3, [r7, #10]
1000958a:	6a79      	ldr	r1, [r7, #36]	; 0x24
1000958c:	69f8      	ldr	r0, [r7, #28]
1000958e:	f7ff fdb5 	bl	100090fc <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
10009592:	f107 020a 	add.w	r2, r7, #10
10009596:	f107 030c 	add.w	r3, r7, #12
1000959a:	4619      	mov	r1, r3
1000959c:	69f8      	ldr	r0, [r7, #28]
1000959e:	f7ff fe00 	bl	100091a2 <rpmsg_virtio_get_rx_buffer>
100095a2:	6278      	str	r0, [r7, #36]	; 0x24
		if (!rp_hdr) {
100095a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100095a6:	2b00      	cmp	r3, #0
100095a8:	d104      	bne.n	100095b4 <rpmsg_virtio_rx_callback+0xfc>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
100095aa:	69fb      	ldr	r3, [r7, #28]
100095ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
100095ae:	4618      	mov	r0, r3
100095b0:	f000 fc52 	bl	10009e58 <virtqueue_kick>
		}
		metal_mutex_release(&rdev->lock);
100095b4:	69bb      	ldr	r3, [r7, #24]
100095b6:	3358      	adds	r3, #88	; 0x58
100095b8:	4618      	mov	r0, r3
100095ba:	f7ff fcee 	bl	10008f9a <metal_mutex_release>
	while (rp_hdr) {
100095be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100095c0:	2b00      	cmp	r3, #0
100095c2:	d199      	bne.n	100094f8 <rpmsg_virtio_rx_callback+0x40>
	}
}
100095c4:	bf00      	nop
100095c6:	bf00      	nop
100095c8:	372c      	adds	r7, #44	; 0x2c
100095ca:	46bd      	mov	sp, r7
100095cc:	bd90      	pop	{r4, r7, pc}
100095ce:	bf00      	nop
100095d0:	1000bcd4 	.word	0x1000bcd4
100095d4:	1000bdb8 	.word	0x1000bdb8
100095d8:	1000bc58 	.word	0x1000bc58

100095dc <rpmsg_virtio_ns_callback>:
 *
 * @return - rpmag endpoint callback handled
 */
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
100095dc:	b580      	push	{r7, lr}
100095de:	b092      	sub	sp, #72	; 0x48
100095e0:	af00      	add	r7, sp, #0
100095e2:	60f8      	str	r0, [r7, #12]
100095e4:	60b9      	str	r1, [r7, #8]
100095e6:	607a      	str	r2, [r7, #4]
100095e8:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
100095ea:	68fb      	ldr	r3, [r7, #12]
100095ec:	6a1b      	ldr	r3, [r3, #32]
100095ee:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
100095f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
100095f2:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
100095f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
100095f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
100095fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = data;
100095fc:	68bb      	ldr	r3, [r7, #8]
100095fe:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
10009600:	687b      	ldr	r3, [r7, #4]
10009602:	2b28      	cmp	r3, #40	; 0x28
10009604:	d001      	beq.n	1000960a <rpmsg_virtio_ns_callback+0x2e>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
10009606:	2300      	movs	r3, #0
10009608:	e057      	b.n	100096ba <rpmsg_virtio_ns_callback+0xde>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
1000960a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
1000960c:	4619      	mov	r1, r3
1000960e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
10009610:	f7ff fc39 	bl	10008e86 <metal_io_virt_to_offset>
10009614:	4601      	mov	r1, r0
10009616:	f107 0210 	add.w	r2, r7, #16
1000961a:	2320      	movs	r3, #32
1000961c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
1000961e:	f7fe fcf0 	bl	10008002 <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
10009622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
10009624:	6a1b      	ldr	r3, [r3, #32]
10009626:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
10009628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000962a:	3358      	adds	r3, #88	; 0x58
1000962c:	4618      	mov	r0, r3
1000962e:	f7ff fca9 	bl	10008f84 <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
10009632:	f107 0110 	add.w	r1, r7, #16
10009636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10009638:	f04f 32ff 	mov.w	r2, #4294967295
1000963c:	6c78      	ldr	r0, [r7, #68]	; 0x44
1000963e:	f7ff fadb 	bl	10008bf8 <rpmsg_get_endpoint>
10009642:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
10009644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
10009646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10009648:	f003 0301 	and.w	r3, r3, #1
1000964c:	2b00      	cmp	r3, #0
1000964e:	d017      	beq.n	10009680 <rpmsg_virtio_ns_callback+0xa4>
		if (_ept)
10009650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009652:	2b00      	cmp	r3, #0
10009654:	d003      	beq.n	1000965e <rpmsg_virtio_ns_callback+0x82>
			_ept->dest_addr = RPMSG_ADDR_ANY;
10009656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009658:	f04f 32ff 	mov.w	r2, #4294967295
1000965c:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
1000965e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10009660:	3358      	adds	r3, #88	; 0x58
10009662:	4618      	mov	r0, r3
10009664:	f7ff fc99 	bl	10008f9a <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
10009668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000966a:	2b00      	cmp	r3, #0
1000966c:	d024      	beq.n	100096b8 <rpmsg_virtio_ns_callback+0xdc>
1000966e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10009672:	2b00      	cmp	r3, #0
10009674:	d020      	beq.n	100096b8 <rpmsg_virtio_ns_callback+0xdc>
			_ept->ns_unbind_cb(_ept);
10009676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000967a:	6b38      	ldr	r0, [r7, #48]	; 0x30
1000967c:	4798      	blx	r3
1000967e:	e01b      	b.n	100096b8 <rpmsg_virtio_ns_callback+0xdc>
	} else {
		if (!_ept) {
10009680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009682:	2b00      	cmp	r3, #0
10009684:	d110      	bne.n	100096a8 <rpmsg_virtio_ns_callback+0xcc>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
10009686:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10009688:	3358      	adds	r3, #88	; 0x58
1000968a:	4618      	mov	r0, r3
1000968c:	f7ff fc85 	bl	10008f9a <metal_mutex_release>
			if (rdev->ns_bind_cb)
10009690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10009692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
10009694:	2b00      	cmp	r3, #0
10009696:	d00f      	beq.n	100096b8 <rpmsg_virtio_ns_callback+0xdc>
				rdev->ns_bind_cb(rdev, name, dest);
10009698:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000969a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
1000969c:	f107 0110 	add.w	r1, r7, #16
100096a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100096a2:	6c78      	ldr	r0, [r7, #68]	; 0x44
100096a4:	4798      	blx	r3
100096a6:	e007      	b.n	100096b8 <rpmsg_virtio_ns_callback+0xdc>
		} else {
			_ept->dest_addr = dest;
100096a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100096aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100096ac:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
100096ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
100096b0:	3358      	adds	r3, #88	; 0x58
100096b2:	4618      	mov	r0, r3
100096b4:	f7ff fc71 	bl	10008f9a <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
100096b8:	2300      	movs	r3, #0
}
100096ba:	4618      	mov	r0, r3
100096bc:	3748      	adds	r7, #72	; 0x48
100096be:	46bd      	mov	sp, r7
100096c0:	bd80      	pop	{r7, pc}
	...

100096c4 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
100096c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
100096c8:	b090      	sub	sp, #64	; 0x40
100096ca:	af02      	add	r7, sp, #8
100096cc:	60f8      	str	r0, [r7, #12]
100096ce:	60b9      	str	r1, [r7, #8]
100096d0:	607a      	str	r2, [r7, #4]
100096d2:	603b      	str	r3, [r7, #0]
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
100096d4:	68fb      	ldr	r3, [r7, #12]
100096d6:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
100096d8:	2278      	movs	r2, #120	; 0x78
100096da:	2100      	movs	r1, #0
100096dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
100096de:	f000 ff0d 	bl	1000a4fc <memset>
	metal_mutex_init(&rdev->lock);
100096e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100096e4:	3358      	adds	r3, #88	; 0x58
100096e6:	4618      	mov	r0, r3
100096e8:	f7ff fc41 	bl	10008f6e <metal_mutex_init>
	rvdev->vdev = vdev;
100096ec:	68fb      	ldr	r3, [r7, #12]
100096ee:	68ba      	ldr	r2, [r7, #8]
100096f0:	679a      	str	r2, [r3, #120]	; 0x78
	rdev->ns_bind_cb = ns_bind_cb;
100096f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100096f4:	687a      	ldr	r2, [r7, #4]
100096f6:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
100096f8:	68bb      	ldr	r3, [r7, #8]
100096fa:	68fa      	ldr	r2, [r7, #12]
100096fc:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
100096fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009700:	4a4d      	ldr	r2, [pc, #308]	; (10009838 <rpmsg_init_vdev+0x174>)
10009702:	661a      	str	r2, [r3, #96]	; 0x60
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
10009704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009706:	4a4d      	ldr	r2, [pc, #308]	; (1000983c <rpmsg_init_vdev+0x178>)
10009708:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
1000970a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000970c:	4a4c      	ldr	r2, [pc, #304]	; (10009840 <rpmsg_init_vdev+0x17c>)
1000970e:	669a      	str	r2, [r3, #104]	; 0x68
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
10009710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009712:	4a4c      	ldr	r2, [pc, #304]	; (10009844 <rpmsg_init_vdev+0x180>)
10009714:	66da      	str	r2, [r3, #108]	; 0x6c
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
10009716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009718:	4a4b      	ldr	r2, [pc, #300]	; (10009848 <rpmsg_init_vdev+0x184>)
1000971a:	671a      	str	r2, [r3, #112]	; 0x70
	role = rpmsg_virtio_get_role(rvdev);
1000971c:	68f8      	ldr	r0, [r7, #12]
1000971e:	f7ff fc47 	bl	10008fb0 <rpmsg_virtio_get_role>
10009722:	62f8      	str	r0, [r7, #44]	; 0x2c

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10009724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10009726:	2b01      	cmp	r3, #1
10009728:	d102      	bne.n	10009730 <rpmsg_init_vdev+0x6c>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
1000972a:	68f8      	ldr	r0, [r7, #12]
1000972c:	f7ff fd55 	bl	100091da <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	vdev->features = rpmsg_virtio_get_features(rvdev);
10009730:	68f8      	ldr	r0, [r7, #12]
10009732:	f7ff fc6e 	bl	10009012 <rpmsg_virtio_get_features>
10009736:	4603      	mov	r3, r0
10009738:	2200      	movs	r2, #0
1000973a:	4698      	mov	r8, r3
1000973c:	4691      	mov	r9, r2
1000973e:	68bb      	ldr	r3, [r7, #8]
10009740:	e9c3 8904 	strd	r8, r9, [r3, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
10009744:	68bb      	ldr	r3, [r7, #8]
10009746:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
1000974a:	f002 0401 	and.w	r4, r2, #1
1000974e:	2500      	movs	r5, #0
10009750:	ea44 0305 	orr.w	r3, r4, r5
10009754:	2b00      	cmp	r3, #0
10009756:	bf14      	ite	ne
10009758:	2301      	movne	r3, #1
1000975a:	2300      	moveq	r3, #0
1000975c:	b2da      	uxtb	r2, r3
1000975e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009760:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
10009764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10009766:	2b01      	cmp	r3, #1
10009768:	d113      	bne.n	10009792 <rpmsg_init_vdev+0xce>
		vq_names[0] = "tx_vq";
1000976a:	4b38      	ldr	r3, [pc, #224]	; (1000984c <rpmsg_init_vdev+0x188>)
1000976c:	61fb      	str	r3, [r7, #28]
		vq_names[1] = "rx_vq";
1000976e:	4b38      	ldr	r3, [pc, #224]	; (10009850 <rpmsg_init_vdev+0x18c>)
10009770:	623b      	str	r3, [r7, #32]
		callback[0] = rpmsg_virtio_tx_callback;
10009772:	4b38      	ldr	r3, [pc, #224]	; (10009854 <rpmsg_init_vdev+0x190>)
10009774:	617b      	str	r3, [r7, #20]
		callback[1] = rpmsg_virtio_rx_callback;
10009776:	4b38      	ldr	r3, [pc, #224]	; (10009858 <rpmsg_init_vdev+0x194>)
10009778:	61bb      	str	r3, [r7, #24]
		rvdev->rvq  = vdev->vrings_info[1].vq;
1000977a:	68bb      	ldr	r3, [r7, #8]
1000977c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000977e:	3318      	adds	r3, #24
10009780:	681a      	ldr	r2, [r3, #0]
10009782:	68fb      	ldr	r3, [r7, #12]
10009784:	67da      	str	r2, [r3, #124]	; 0x7c
		rvdev->svq  = vdev->vrings_info[0].vq;
10009786:	68bb      	ldr	r3, [r7, #8]
10009788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000978a:	681a      	ldr	r2, [r3, #0]
1000978c:	68fb      	ldr	r3, [r7, #12]
1000978e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
10009792:	68fb      	ldr	r3, [r7, #12]
10009794:	683a      	ldr	r2, [r7, #0]
10009796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
1000979a:	f107 021c 	add.w	r2, r7, #28
1000979e:	f107 0314 	add.w	r3, r7, #20
100097a2:	9300      	str	r3, [sp, #0]
100097a4:	4613      	mov	r3, r2
100097a6:	2202      	movs	r2, #2
100097a8:	2100      	movs	r1, #0
100097aa:	68f8      	ldr	r0, [r7, #12]
100097ac:	f7ff fc42 	bl	10009034 <rpmsg_virtio_create_virtqueues>
100097b0:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
100097b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
100097b4:	2b00      	cmp	r3, #0
100097b6:	d001      	beq.n	100097bc <rpmsg_init_vdev+0xf8>
		return status;
100097b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
100097ba:	e037      	b.n	1000982c <rpmsg_init_vdev+0x168>

	/*
	 * Suppress "tx-complete" interrupts
	 * since send method use busy loop when buffer pool exhaust
	 */
	virtqueue_disable_cb(rvdev->svq);
100097bc:	68fb      	ldr	r3, [r7, #12]
100097be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100097c2:	4618      	mov	r0, r3
100097c4:	f000 fb10 	bl	10009de8 <virtqueue_disable_cb>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
100097c8:	2300      	movs	r3, #0
100097ca:	637b      	str	r3, [r7, #52]	; 0x34
100097cc:	e00f      	b.n	100097ee <rpmsg_init_vdev+0x12a>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
100097ce:	68bb      	ldr	r3, [r7, #8]
100097d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
100097d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100097d4:	4613      	mov	r3, r2
100097d6:	005b      	lsls	r3, r3, #1
100097d8:	4413      	add	r3, r2
100097da:	00db      	lsls	r3, r3, #3
100097dc:	440b      	add	r3, r1
100097de:	681b      	ldr	r3, [r3, #0]
100097e0:	627b      	str	r3, [r7, #36]	; 0x24
		vq->shm_io = shm_io;
100097e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100097e4:	683a      	ldr	r2, [r7, #0]
100097e6:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
100097e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100097ea:	3301      	adds	r3, #1
100097ec:	637b      	str	r3, [r7, #52]	; 0x34
100097ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100097f0:	2b01      	cmp	r3, #1
100097f2:	d9ec      	bls.n	100097ce <rpmsg_init_vdev+0x10a>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
100097f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100097f6:	4618      	mov	r0, r3
100097f8:	f7ff fb35 	bl	10008e66 <metal_list_init>

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if (rdev->support_ns) {
100097fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100097fe:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
10009802:	2b00      	cmp	r3, #0
10009804:	d011      	beq.n	1000982a <rpmsg_init_vdev+0x166>
		rpmsg_initialize_ept(&rdev->ns_ept, "NS",
10009806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009808:	f103 0008 	add.w	r0, r3, #8
1000980c:	2300      	movs	r3, #0
1000980e:	9301      	str	r3, [sp, #4]
10009810:	4b12      	ldr	r3, [pc, #72]	; (1000985c <rpmsg_init_vdev+0x198>)
10009812:	9300      	str	r3, [sp, #0]
10009814:	2335      	movs	r3, #53	; 0x35
10009816:	2235      	movs	r2, #53	; 0x35
10009818:	4911      	ldr	r1, [pc, #68]	; (10009860 <rpmsg_init_vdev+0x19c>)
1000981a:	f7ff fc21 	bl	10009060 <rpmsg_initialize_ept>
				     RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
				     rpmsg_virtio_ns_callback, NULL);
		rpmsg_register_endpoint(rdev, &rdev->ns_ept);
1000981e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10009820:	3308      	adds	r3, #8
10009822:	4619      	mov	r1, r3
10009824:	6b38      	ldr	r0, [r7, #48]	; 0x30
10009826:	f7ff fa72 	bl	10008d0e <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
1000982a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
1000982c:	4618      	mov	r0, r3
1000982e:	3738      	adds	r7, #56	; 0x38
10009830:	46bd      	mov	sp, r7
10009832:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
10009836:	bf00      	nop
10009838:	1000940d 	.word	0x1000940d
1000983c:	10009215 	.word	0x10009215
10009840:	1000923d 	.word	0x1000923d
10009844:	1000928f 	.word	0x1000928f
10009848:	10009335 	.word	0x10009335
1000984c:	1000bce0 	.word	0x1000bce0
10009850:	1000bce8 	.word	0x1000bce8
10009854:	100094a5 	.word	0x100094a5
10009858:	100094b9 	.word	0x100094b9
1000985c:	100095dd 	.word	0x100095dd
10009860:	1000bcf0 	.word	0x1000bcf0

10009864 <metal_machine_cache_flush>:

	/* Add implementation here */
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
10009864:	b480      	push	{r7}
10009866:	b083      	sub	sp, #12
10009868:	af00      	add	r7, sp, #0
1000986a:	6078      	str	r0, [r7, #4]
1000986c:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
1000986e:	bf00      	nop
10009870:	370c      	adds	r7, #12
10009872:	46bd      	mov	sp, r7
10009874:	f85d 7b04 	ldr.w	r7, [sp], #4
10009878:	4770      	bx	lr

1000987a <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
1000987a:	b480      	push	{r7}
1000987c:	b083      	sub	sp, #12
1000987e:	af00      	add	r7, sp, #0
10009880:	6078      	str	r0, [r7, #4]
10009882:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
10009884:	bf00      	nop
10009886:	370c      	adds	r7, #12
10009888:	46bd      	mov	sp, r7
1000988a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000988e:	4770      	bx	lr

10009890 <metal_machine_io_mem_map>:
	/* Add implementation here */
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
10009890:	b480      	push	{r7}
10009892:	b085      	sub	sp, #20
10009894:	af00      	add	r7, sp, #0
10009896:	60f8      	str	r0, [r7, #12]
10009898:	60b9      	str	r1, [r7, #8]
1000989a:	607a      	str	r2, [r7, #4]
1000989c:	603b      	str	r3, [r7, #0]
	metal_unused(size);
	metal_unused(flags);

	/* Add implementation here */

	return va;
1000989e:	68fb      	ldr	r3, [r7, #12]
}
100098a0:	4618      	mov	r0, r3
100098a2:	3714      	adds	r7, #20
100098a4:	46bd      	mov	sp, r7
100098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
100098aa:	4770      	bx	lr

100098ac <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
100098ac:	b580      	push	{r7, lr}
100098ae:	b086      	sub	sp, #24
100098b0:	af02      	add	r7, sp, #8
100098b2:	60f8      	str	r0, [r7, #12]
100098b4:	60b9      	str	r1, [r7, #8]
100098b6:	607a      	str	r2, [r7, #4]
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
100098b8:	68fb      	ldr	r3, [r7, #12]
100098ba:	6a59      	ldr	r1, [r3, #36]	; 0x24
100098bc:	68fb      	ldr	r3, [r7, #12]
100098be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
100098c0:	2301      	movs	r3, #1
100098c2:	9301      	str	r3, [sp, #4]
100098c4:	687b      	ldr	r3, [r7, #4]
100098c6:	9300      	str	r3, [sp, #0]
100098c8:	68bb      	ldr	r3, [r7, #8]
100098ca:	68f8      	ldr	r0, [r7, #12]
100098cc:	f7ff f93a 	bl	10008b44 <rpmsg_send_offchannel_raw>
100098d0:	4603      	mov	r3, r0
					 len, true);
}
100098d2:	4618      	mov	r0, r3
100098d4:	3710      	adds	r7, #16
100098d6:	46bd      	mov	sp, r7
100098d8:	bd80      	pop	{r7, pc}

100098da <VIRT_UART_read_cb>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/

static int VIRT_UART_read_cb(struct rpmsg_endpoint *ept, void *data,
			    size_t len, uint32_t src, void *priv)
{
100098da:	b580      	push	{r7, lr}
100098dc:	b086      	sub	sp, #24
100098de:	af00      	add	r7, sp, #0
100098e0:	60f8      	str	r0, [r7, #12]
100098e2:	60b9      	str	r1, [r7, #8]
100098e4:	607a      	str	r2, [r7, #4]
100098e6:	603b      	str	r3, [r7, #0]
  VIRT_UART_HandleTypeDef *huart = metal_container_of(ept, VIRT_UART_HandleTypeDef, ept);
100098e8:	68fb      	ldr	r3, [r7, #12]
100098ea:	617b      	str	r3, [r7, #20]
  (void)src;

  huart->pRxBuffPtr = data;
100098ec:	697b      	ldr	r3, [r7, #20]
100098ee:	68ba      	ldr	r2, [r7, #8]
100098f0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxXferSize = len;
100098f2:	687b      	ldr	r3, [r7, #4]
100098f4:	b29a      	uxth	r2, r3
100098f6:	697b      	ldr	r3, [r7, #20]
100098f8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  if (huart->RxCpltCallback != NULL) {
100098fc:	697b      	ldr	r3, [r7, #20]
100098fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10009900:	2b00      	cmp	r3, #0
10009902:	d003      	beq.n	1000990c <VIRT_UART_read_cb+0x32>
    huart->RxCpltCallback(huart);
10009904:	697b      	ldr	r3, [r7, #20]
10009906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10009908:	6978      	ldr	r0, [r7, #20]
1000990a:	4798      	blx	r3
  }

  return 0;
1000990c:	2300      	movs	r3, #0
}
1000990e:	4618      	mov	r0, r3
10009910:	3718      	adds	r7, #24
10009912:	46bd      	mov	sp, r7
10009914:	bd80      	pop	{r7, pc}
	...

10009918 <VIRT_UART_Init>:

VIRT_UART_StatusTypeDef VIRT_UART_Init(VIRT_UART_HandleTypeDef *huart)
{
10009918:	b580      	push	{r7, lr}
1000991a:	b086      	sub	sp, #24
1000991c:	af02      	add	r7, sp, #8
1000991e:	6078      	str	r0, [r7, #4]

  int status;

  /* Create a endpoint for rmpsg communication */

  status = OPENAMP_create_endpoint(&huart->ept, RPMSG_SERVICE_NAME, RPMSG_ADDR_ANY,
10009920:	6878      	ldr	r0, [r7, #4]
10009922:	2300      	movs	r3, #0
10009924:	9300      	str	r3, [sp, #0]
10009926:	4b08      	ldr	r3, [pc, #32]	; (10009948 <VIRT_UART_Init+0x30>)
10009928:	f04f 32ff 	mov.w	r2, #4294967295
1000992c:	4907      	ldr	r1, [pc, #28]	; (1000994c <VIRT_UART_Init+0x34>)
1000992e:	f000 fd2b 	bl	1000a388 <OPENAMP_create_endpoint>
10009932:	60f8      	str	r0, [r7, #12]
		  	  	  	  	  	  	   VIRT_UART_read_cb, NULL);

  if(status < 0) {
10009934:	68fb      	ldr	r3, [r7, #12]
10009936:	2b00      	cmp	r3, #0
10009938:	da01      	bge.n	1000993e <VIRT_UART_Init+0x26>
    return VIRT_UART_ERROR;
1000993a:	2301      	movs	r3, #1
1000993c:	e000      	b.n	10009940 <VIRT_UART_Init+0x28>
  }

  return VIRT_UART_OK;
1000993e:	2300      	movs	r3, #0
}
10009940:	4618      	mov	r0, r3
10009942:	3710      	adds	r7, #16
10009944:	46bd      	mov	sp, r7
10009946:	bd80      	pop	{r7, pc}
10009948:	100098db 	.word	0x100098db
1000994c:	1000bcf4 	.word	0x1000bcf4

10009950 <VIRT_UART_RegisterCallback>:
}

VIRT_UART_StatusTypeDef VIRT_UART_RegisterCallback(VIRT_UART_HandleTypeDef *huart,
                                                   VIRT_UART_CallbackIDTypeDef CallbackID,
                                                   void (* pCallback)(VIRT_UART_HandleTypeDef *_huart))
{
10009950:	b480      	push	{r7}
10009952:	b087      	sub	sp, #28
10009954:	af00      	add	r7, sp, #0
10009956:	60f8      	str	r0, [r7, #12]
10009958:	460b      	mov	r3, r1
1000995a:	607a      	str	r2, [r7, #4]
1000995c:	72fb      	strb	r3, [r7, #11]
  VIRT_UART_StatusTypeDef status = VIRT_UART_OK;
1000995e:	2300      	movs	r3, #0
10009960:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
10009962:	7afb      	ldrb	r3, [r7, #11]
10009964:	2b00      	cmp	r3, #0
10009966:	d103      	bne.n	10009970 <VIRT_UART_RegisterCallback+0x20>
  {
  case VIRT_UART_RXCPLT_CB_ID :
    huart->RxCpltCallback = pCallback;
10009968:	68fb      	ldr	r3, [r7, #12]
1000996a:	687a      	ldr	r2, [r7, #4]
1000996c:	64da      	str	r2, [r3, #76]	; 0x4c
    break;
1000996e:	e002      	b.n	10009976 <VIRT_UART_RegisterCallback+0x26>

  default :
   /* Return error status */
    status =  VIRT_UART_ERROR;
10009970:	2301      	movs	r3, #1
10009972:	75fb      	strb	r3, [r7, #23]
    break;
10009974:	bf00      	nop
  }
  return status;
10009976:	7dfb      	ldrb	r3, [r7, #23]
}
10009978:	4618      	mov	r0, r3
1000997a:	371c      	adds	r7, #28
1000997c:	46bd      	mov	sp, r7
1000997e:	f85d 7b04 	ldr.w	r7, [sp], #4
10009982:	4770      	bx	lr

10009984 <VIRT_UART_Transmit>:

VIRT_UART_StatusTypeDef VIRT_UART_Transmit(VIRT_UART_HandleTypeDef *huart, const void *pData, uint16_t Size)
{
10009984:	b580      	push	{r7, lr}
10009986:	b086      	sub	sp, #24
10009988:	af00      	add	r7, sp, #0
1000998a:	60f8      	str	r0, [r7, #12]
1000998c:	60b9      	str	r1, [r7, #8]
1000998e:	4613      	mov	r3, r2
10009990:	80fb      	strh	r3, [r7, #6]
	int res;

	if (Size > (RPMSG_BUFFER_SIZE-16))
10009992:	88fb      	ldrh	r3, [r7, #6]
10009994:	f5b3 7ff8 	cmp.w	r3, #496	; 0x1f0
10009998:	d901      	bls.n	1000999e <VIRT_UART_Transmit+0x1a>
	  return VIRT_UART_ERROR;
1000999a:	2301      	movs	r3, #1
1000999c:	e00c      	b.n	100099b8 <VIRT_UART_Transmit+0x34>

	res = OPENAMP_send(&huart->ept, pData, Size);
1000999e:	68fb      	ldr	r3, [r7, #12]
100099a0:	88fa      	ldrh	r2, [r7, #6]
100099a2:	68b9      	ldr	r1, [r7, #8]
100099a4:	4618      	mov	r0, r3
100099a6:	f7ff ff81 	bl	100098ac <rpmsg_send>
100099aa:	6178      	str	r0, [r7, #20]
	if (res <0) {
100099ac:	697b      	ldr	r3, [r7, #20]
100099ae:	2b00      	cmp	r3, #0
100099b0:	da01      	bge.n	100099b6 <VIRT_UART_Transmit+0x32>
		return VIRT_UART_ERROR;
100099b2:	2301      	movs	r3, #1
100099b4:	e000      	b.n	100099b8 <VIRT_UART_Transmit+0x34>
	}

	return VIRT_UART_OK;
100099b6:	2300      	movs	r3, #0
}
100099b8:	4618      	mov	r0, r3
100099ba:	3718      	adds	r7, #24
100099bc:	46bd      	mov	sp, r7
100099be:	bd80      	pop	{r7, pc}

100099c0 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
100099c0:	b590      	push	{r4, r7, lr}
100099c2:	b08f      	sub	sp, #60	; 0x3c
100099c4:	af04      	add	r7, sp, #16
100099c6:	60f8      	str	r0, [r7, #12]
100099c8:	60b9      	str	r1, [r7, #8]
100099ca:	607a      	str	r2, [r7, #4]
100099cc:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
100099ce:	68fb      	ldr	r3, [r7, #12]
100099d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100099d2:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
100099d4:	687a      	ldr	r2, [r7, #4]
100099d6:	6a3b      	ldr	r3, [r7, #32]
100099d8:	429a      	cmp	r2, r3
100099da:	d901      	bls.n	100099e0 <virtio_create_virtqueues+0x20>
		return ERROR_VQUEUE_INVLD_PARAM;
100099dc:	4b1e      	ldr	r3, [pc, #120]	; (10009a58 <virtio_create_virtqueues+0x98>)
100099de:	e036      	b.n	10009a4e <virtio_create_virtqueues+0x8e>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
100099e0:	2300      	movs	r3, #0
100099e2:	627b      	str	r3, [r7, #36]	; 0x24
100099e4:	e02e      	b.n	10009a44 <virtio_create_virtqueues+0x84>
		vring_info = &vdev->vrings_info[i];
100099e6:	68fb      	ldr	r3, [r7, #12]
100099e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
100099ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100099ec:	4613      	mov	r3, r2
100099ee:	005b      	lsls	r3, r3, #1
100099f0:	4413      	add	r3, r2
100099f2:	00db      	lsls	r3, r3, #3
100099f4:	440b      	add	r3, r1
100099f6:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
100099f8:	69fb      	ldr	r3, [r7, #28]
100099fa:	3304      	adds	r3, #4
100099fc:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
100099fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009a00:	b298      	uxth	r0, r3
10009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009a04:	009b      	lsls	r3, r3, #2
10009a06:	683a      	ldr	r2, [r7, #0]
10009a08:	4413      	add	r3, r2
10009a0a:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
10009a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009a0e:	009b      	lsls	r3, r3, #2
10009a10:	6bba      	ldr	r2, [r7, #56]	; 0x38
10009a12:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10009a14:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
10009a16:	68fa      	ldr	r2, [r7, #12]
10009a18:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10009a1a:	6a12      	ldr	r2, [r2, #32]
10009a1c:	69f9      	ldr	r1, [r7, #28]
10009a1e:	6809      	ldr	r1, [r1, #0]
10009a20:	9102      	str	r1, [sp, #8]
10009a22:	9201      	str	r2, [sp, #4]
10009a24:	9300      	str	r3, [sp, #0]
10009a26:	69bb      	ldr	r3, [r7, #24]
10009a28:	4622      	mov	r2, r4
10009a2a:	4601      	mov	r1, r0
10009a2c:	68f8      	ldr	r0, [r7, #12]
10009a2e:	f000 f90e 	bl	10009c4e <virtqueue_create>
10009a32:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
10009a34:	697b      	ldr	r3, [r7, #20]
10009a36:	2b00      	cmp	r3, #0
10009a38:	d001      	beq.n	10009a3e <virtio_create_virtqueues+0x7e>
			return ret;
10009a3a:	697b      	ldr	r3, [r7, #20]
10009a3c:	e007      	b.n	10009a4e <virtio_create_virtqueues+0x8e>
	for (i = 0; i < nvqs; i++) {
10009a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10009a40:	3301      	adds	r3, #1
10009a42:	627b      	str	r3, [r7, #36]	; 0x24
10009a44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009a46:	687b      	ldr	r3, [r7, #4]
10009a48:	429a      	cmp	r2, r3
10009a4a:	d3cc      	bcc.n	100099e6 <virtio_create_virtqueues+0x26>
	}
	return 0;
10009a4c:	2300      	movs	r3, #0
}
10009a4e:	4618      	mov	r0, r3
10009a50:	372c      	adds	r7, #44	; 0x2c
10009a52:	46bd      	mov	sp, r7
10009a54:	bd90      	pop	{r4, r7, pc}
10009a56:	bf00      	nop
10009a58:	fffff440 	.word	0xfffff440

10009a5c <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
10009a5c:	b480      	push	{r7}
10009a5e:	b085      	sub	sp, #20
10009a60:	af00      	add	r7, sp, #0
10009a62:	60f8      	str	r0, [r7, #12]
10009a64:	60b9      	str	r1, [r7, #8]
10009a66:	607a      	str	r2, [r7, #4]
10009a68:	603b      	str	r3, [r7, #0]
	vr->num = num;
10009a6a:	68fb      	ldr	r3, [r7, #12]
10009a6c:	68ba      	ldr	r2, [r7, #8]
10009a6e:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
10009a70:	68fb      	ldr	r3, [r7, #12]
10009a72:	687a      	ldr	r2, [r7, #4]
10009a74:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
10009a76:	68bb      	ldr	r3, [r7, #8]
10009a78:	011b      	lsls	r3, r3, #4
10009a7a:	687a      	ldr	r2, [r7, #4]
10009a7c:	441a      	add	r2, r3
10009a7e:	68fb      	ldr	r3, [r7, #12]
10009a80:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
10009a82:	68fb      	ldr	r3, [r7, #12]
10009a84:	689a      	ldr	r2, [r3, #8]
10009a86:	68bb      	ldr	r3, [r7, #8]
10009a88:	005b      	lsls	r3, r3, #1
10009a8a:	4413      	add	r3, r2
10009a8c:	3304      	adds	r3, #4
10009a8e:	461a      	mov	r2, r3
10009a90:	683b      	ldr	r3, [r7, #0]
10009a92:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
10009a94:	1c5a      	adds	r2, r3, #1
10009a96:	683b      	ldr	r3, [r7, #0]
10009a98:	425b      	negs	r3, r3
10009a9a:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
10009a9c:	461a      	mov	r2, r3
10009a9e:	68fb      	ldr	r3, [r7, #12]
10009aa0:	60da      	str	r2, [r3, #12]
}
10009aa2:	bf00      	nop
10009aa4:	3714      	adds	r7, #20
10009aa6:	46bd      	mov	sp, r7
10009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
10009aac:	4770      	bx	lr

10009aae <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
10009aae:	b480      	push	{r7}
10009ab0:	b083      	sub	sp, #12
10009ab2:	af00      	add	r7, sp, #0
10009ab4:	4603      	mov	r3, r0
10009ab6:	80fb      	strh	r3, [r7, #6]
10009ab8:	460b      	mov	r3, r1
10009aba:	80bb      	strh	r3, [r7, #4]
10009abc:	4613      	mov	r3, r2
10009abe:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
10009ac0:	88ba      	ldrh	r2, [r7, #4]
10009ac2:	88fb      	ldrh	r3, [r7, #6]
10009ac4:	1ad3      	subs	r3, r2, r3
10009ac6:	b29b      	uxth	r3, r3
10009ac8:	3b01      	subs	r3, #1
10009aca:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
10009acc:	88b9      	ldrh	r1, [r7, #4]
10009ace:	887b      	ldrh	r3, [r7, #2]
10009ad0:	1acb      	subs	r3, r1, r3
10009ad2:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
10009ad4:	429a      	cmp	r2, r3
10009ad6:	bf34      	ite	cc
10009ad8:	2301      	movcc	r3, #1
10009ada:	2300      	movcs	r3, #0
10009adc:	b2db      	uxtb	r3, r3
}
10009ade:	4618      	mov	r0, r3
10009ae0:	370c      	adds	r7, #12
10009ae2:	46bd      	mov	sp, r7
10009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
10009ae8:	4770      	bx	lr

10009aea <metal_io_virt>:
{
10009aea:	b480      	push	{r7}
10009aec:	b083      	sub	sp, #12
10009aee:	af00      	add	r7, sp, #0
10009af0:	6078      	str	r0, [r7, #4]
10009af2:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10009af4:	687b      	ldr	r3, [r7, #4]
10009af6:	681b      	ldr	r3, [r3, #0]
		: NULL);
10009af8:	f1b3 3fff 	cmp.w	r3, #4294967295
10009afc:	d00a      	beq.n	10009b14 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10009afe:	687b      	ldr	r3, [r7, #4]
10009b00:	689b      	ldr	r3, [r3, #8]
10009b02:	683a      	ldr	r2, [r7, #0]
10009b04:	429a      	cmp	r2, r3
10009b06:	d205      	bcs.n	10009b14 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10009b08:	687b      	ldr	r3, [r7, #4]
10009b0a:	681b      	ldr	r3, [r3, #0]
10009b0c:	461a      	mov	r2, r3
10009b0e:	683b      	ldr	r3, [r7, #0]
10009b10:	4413      	add	r3, r2
		: NULL);
10009b12:	e000      	b.n	10009b16 <metal_io_virt+0x2c>
10009b14:	2300      	movs	r3, #0
}
10009b16:	4618      	mov	r0, r3
10009b18:	370c      	adds	r7, #12
10009b1a:	46bd      	mov	sp, r7
10009b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
10009b20:	4770      	bx	lr

10009b22 <metal_io_phys>:
{
10009b22:	b580      	push	{r7, lr}
10009b24:	b084      	sub	sp, #16
10009b26:	af00      	add	r7, sp, #0
10009b28:	6078      	str	r0, [r7, #4]
10009b2a:	6039      	str	r1, [r7, #0]
	if (!io->ops.offset_to_phys) {
10009b2c:	687b      	ldr	r3, [r7, #4]
10009b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10009b30:	2b00      	cmp	r3, #0
10009b32:	d123      	bne.n	10009b7c <metal_io_phys+0x5a>
		unsigned long page = (io->page_shift >=
10009b34:	687b      	ldr	r3, [r7, #4]
10009b36:	68db      	ldr	r3, [r3, #12]
				     0 : offset >> io->page_shift);
10009b38:	2b1f      	cmp	r3, #31
10009b3a:	d805      	bhi.n	10009b48 <metal_io_phys+0x26>
10009b3c:	687b      	ldr	r3, [r7, #4]
10009b3e:	68db      	ldr	r3, [r3, #12]
10009b40:	683a      	ldr	r2, [r7, #0]
10009b42:	fa22 f303 	lsr.w	r3, r2, r3
10009b46:	e000      	b.n	10009b4a <metal_io_phys+0x28>
10009b48:	2300      	movs	r3, #0
		unsigned long page = (io->page_shift >=
10009b4a:	60fb      	str	r3, [r7, #12]
		return (io->physmap && offset < io->size
10009b4c:	687b      	ldr	r3, [r7, #4]
10009b4e:	685b      	ldr	r3, [r3, #4]
			: METAL_BAD_PHYS);
10009b50:	2b00      	cmp	r3, #0
10009b52:	d010      	beq.n	10009b76 <metal_io_phys+0x54>
		return (io->physmap && offset < io->size
10009b54:	687b      	ldr	r3, [r7, #4]
10009b56:	689b      	ldr	r3, [r3, #8]
10009b58:	683a      	ldr	r2, [r7, #0]
10009b5a:	429a      	cmp	r2, r3
10009b5c:	d20b      	bcs.n	10009b76 <metal_io_phys+0x54>
			? io->physmap[page] + (offset & io->page_mask)
10009b5e:	687b      	ldr	r3, [r7, #4]
10009b60:	685a      	ldr	r2, [r3, #4]
10009b62:	68fb      	ldr	r3, [r7, #12]
10009b64:	009b      	lsls	r3, r3, #2
10009b66:	4413      	add	r3, r2
10009b68:	681a      	ldr	r2, [r3, #0]
10009b6a:	687b      	ldr	r3, [r7, #4]
10009b6c:	6919      	ldr	r1, [r3, #16]
10009b6e:	683b      	ldr	r3, [r7, #0]
10009b70:	400b      	ands	r3, r1
			: METAL_BAD_PHYS);
10009b72:	4413      	add	r3, r2
10009b74:	e008      	b.n	10009b88 <metal_io_phys+0x66>
10009b76:	f04f 33ff 	mov.w	r3, #4294967295
10009b7a:	e005      	b.n	10009b88 <metal_io_phys+0x66>
	return io->ops.offset_to_phys(io, offset);
10009b7c:	687b      	ldr	r3, [r7, #4]
10009b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10009b80:	6839      	ldr	r1, [r7, #0]
10009b82:	6878      	ldr	r0, [r7, #4]
10009b84:	4798      	blx	r3
10009b86:	4603      	mov	r3, r0
}
10009b88:	4618      	mov	r0, r3
10009b8a:	3710      	adds	r7, #16
10009b8c:	46bd      	mov	sp, r7
10009b8e:	bd80      	pop	{r7, pc}

10009b90 <metal_io_phys_to_offset>:
{
10009b90:	b580      	push	{r7, lr}
10009b92:	b084      	sub	sp, #16
10009b94:	af00      	add	r7, sp, #0
10009b96:	6078      	str	r0, [r7, #4]
10009b98:	6039      	str	r1, [r7, #0]
	if (!io->ops.phys_to_offset) {
10009b9a:	687b      	ldr	r3, [r7, #4]
10009b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10009b9e:	2b00      	cmp	r3, #0
10009ba0:	d127      	bne.n	10009bf2 <metal_io_phys_to_offset+0x62>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
10009ba2:	687b      	ldr	r3, [r7, #4]
10009ba4:	691b      	ldr	r3, [r3, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
10009ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
10009baa:	d105      	bne.n	10009bb8 <metal_io_phys_to_offset+0x28>
10009bac:	687b      	ldr	r3, [r7, #4]
10009bae:	685b      	ldr	r3, [r3, #4]
10009bb0:	681b      	ldr	r3, [r3, #0]
10009bb2:	683a      	ldr	r2, [r7, #0]
10009bb4:	1ad3      	subs	r3, r2, r3
10009bb6:	e003      	b.n	10009bc0 <metal_io_phys_to_offset+0x30>
10009bb8:	687b      	ldr	r3, [r7, #4]
10009bba:	691a      	ldr	r2, [r3, #16]
10009bbc:	683b      	ldr	r3, [r7, #0]
10009bbe:	4013      	ands	r3, r2
		unsigned long offset =
10009bc0:	60fb      	str	r3, [r7, #12]
			if (metal_io_phys(io, offset) == phys)
10009bc2:	68f9      	ldr	r1, [r7, #12]
10009bc4:	6878      	ldr	r0, [r7, #4]
10009bc6:	f7ff ffac 	bl	10009b22 <metal_io_phys>
10009bca:	4602      	mov	r2, r0
10009bcc:	683b      	ldr	r3, [r7, #0]
10009bce:	4293      	cmp	r3, r2
10009bd0:	d101      	bne.n	10009bd6 <metal_io_phys_to_offset+0x46>
				return offset;
10009bd2:	68fb      	ldr	r3, [r7, #12]
10009bd4:	e013      	b.n	10009bfe <metal_io_phys_to_offset+0x6e>
			offset += io->page_mask + 1;
10009bd6:	687b      	ldr	r3, [r7, #4]
10009bd8:	691a      	ldr	r2, [r3, #16]
10009bda:	68fb      	ldr	r3, [r7, #12]
10009bdc:	4413      	add	r3, r2
10009bde:	3301      	adds	r3, #1
10009be0:	60fb      	str	r3, [r7, #12]
		} while (offset < io->size);
10009be2:	687b      	ldr	r3, [r7, #4]
10009be4:	689b      	ldr	r3, [r3, #8]
10009be6:	68fa      	ldr	r2, [r7, #12]
10009be8:	429a      	cmp	r2, r3
10009bea:	d3ea      	bcc.n	10009bc2 <metal_io_phys_to_offset+0x32>
		return METAL_BAD_OFFSET;
10009bec:	f04f 33ff 	mov.w	r3, #4294967295
10009bf0:	e005      	b.n	10009bfe <metal_io_phys_to_offset+0x6e>
	return (*io->ops.phys_to_offset)(io, phys);
10009bf2:	687b      	ldr	r3, [r7, #4]
10009bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10009bf6:	6839      	ldr	r1, [r7, #0]
10009bf8:	6878      	ldr	r0, [r7, #4]
10009bfa:	4798      	blx	r3
10009bfc:	4603      	mov	r3, r0
}
10009bfe:	4618      	mov	r0, r3
10009c00:	3710      	adds	r7, #16
10009c02:	46bd      	mov	sp, r7
10009c04:	bd80      	pop	{r7, pc}

10009c06 <metal_io_phys_to_virt>:
{
10009c06:	b580      	push	{r7, lr}
10009c08:	b082      	sub	sp, #8
10009c0a:	af00      	add	r7, sp, #0
10009c0c:	6078      	str	r0, [r7, #4]
10009c0e:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
10009c10:	6839      	ldr	r1, [r7, #0]
10009c12:	6878      	ldr	r0, [r7, #4]
10009c14:	f7ff ffbc 	bl	10009b90 <metal_io_phys_to_offset>
10009c18:	4603      	mov	r3, r0
10009c1a:	4619      	mov	r1, r3
10009c1c:	6878      	ldr	r0, [r7, #4]
10009c1e:	f7ff ff64 	bl	10009aea <metal_io_virt>
10009c22:	4603      	mov	r3, r0
}
10009c24:	4618      	mov	r0, r3
10009c26:	3708      	adds	r7, #8
10009c28:	46bd      	mov	sp, r7
10009c2a:	bd80      	pop	{r7, pc}

10009c2c <virtqueue_phys_to_virt>:
#endif /* VIRTIO_CACHED_VRINGS */

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
10009c2c:	b580      	push	{r7, lr}
10009c2e:	b084      	sub	sp, #16
10009c30:	af00      	add	r7, sp, #0
10009c32:	6078      	str	r0, [r7, #4]
10009c34:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
10009c36:	687b      	ldr	r3, [r7, #4]
10009c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10009c3a:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
10009c3c:	6839      	ldr	r1, [r7, #0]
10009c3e:	68f8      	ldr	r0, [r7, #12]
10009c40:	f7ff ffe1 	bl	10009c06 <metal_io_phys_to_virt>
10009c44:	4603      	mov	r3, r0
}
10009c46:	4618      	mov	r0, r3
10009c48:	3710      	adds	r7, #16
10009c4a:	46bd      	mov	sp, r7
10009c4c:	bd80      	pop	{r7, pc}

10009c4e <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
10009c4e:	b580      	push	{r7, lr}
10009c50:	b086      	sub	sp, #24
10009c52:	af00      	add	r7, sp, #0
10009c54:	60f8      	str	r0, [r7, #12]
10009c56:	607a      	str	r2, [r7, #4]
10009c58:	603b      	str	r3, [r7, #0]
10009c5a:	460b      	mov	r3, r1
10009c5c:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
10009c5e:	2300      	movs	r3, #0
10009c60:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
10009c62:	697b      	ldr	r3, [r7, #20]
10009c64:	2b00      	cmp	r3, #0
10009c66:	d11e      	bne.n	10009ca6 <virtqueue_create+0x58>
		vq->vq_dev = virt_dev;
10009c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c6a:	68fa      	ldr	r2, [r7, #12]
10009c6c:	601a      	str	r2, [r3, #0]
		vq->vq_name = name;
10009c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c70:	687a      	ldr	r2, [r7, #4]
10009c72:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
10009c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c76:	897a      	ldrh	r2, [r7, #10]
10009c78:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
10009c7a:	683b      	ldr	r3, [r7, #0]
10009c7c:	891a      	ldrh	r2, [r3, #8]
10009c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c80:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
10009c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c84:	895a      	ldrh	r2, [r3, #10]
10009c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c88:	849a      	strh	r2, [r3, #36]	; 0x24
		vq->callback = callback;
10009c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c8c:	6a3a      	ldr	r2, [r7, #32]
10009c8e:	60da      	str	r2, [r3, #12]
		vq->notify = notify;
10009c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
10009c92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10009c94:	611a      	str	r2, [r3, #16]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, ring->vaddr, ring->align);
10009c96:	683b      	ldr	r3, [r7, #0]
10009c98:	6819      	ldr	r1, [r3, #0]
10009c9a:	683b      	ldr	r3, [r7, #0]
10009c9c:	685b      	ldr	r3, [r3, #4]
10009c9e:	461a      	mov	r2, r3
10009ca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10009ca2:	f000 f8ef 	bl	10009e84 <vq_ring_init>
	/*
	 * CACHE: nothing to be done here. Only desc.next is setup at this
	 * stage but that is only written by master, so no need to flush it.
	 */

	return status;
10009ca6:	697b      	ldr	r3, [r7, #20]
}
10009ca8:	4618      	mov	r0, r3
10009caa:	3718      	adds	r7, #24
10009cac:	46bd      	mov	sp, r7
10009cae:	bd80      	pop	{r7, pc}

10009cb0 <virtqueue_get_buffer_length>:

	return cookie;
}

uint32_t virtqueue_get_buffer_length(struct virtqueue *vq, uint16_t idx)
{
10009cb0:	b480      	push	{r7}
10009cb2:	b083      	sub	sp, #12
10009cb4:	af00      	add	r7, sp, #0
10009cb6:	6078      	str	r0, [r7, #4]
10009cb8:	460b      	mov	r3, r1
10009cba:	807b      	strh	r3, [r7, #2]
	VRING_INVALIDATE(vq->vq_ring.desc[idx].len);
	return vq->vq_ring.desc[idx].len;
10009cbc:	687b      	ldr	r3, [r7, #4]
10009cbe:	699a      	ldr	r2, [r3, #24]
10009cc0:	887b      	ldrh	r3, [r7, #2]
10009cc2:	011b      	lsls	r3, r3, #4
10009cc4:	4413      	add	r3, r2
10009cc6:	689b      	ldr	r3, [r3, #8]
}
10009cc8:	4618      	mov	r0, r3
10009cca:	370c      	adds	r7, #12
10009ccc:	46bd      	mov	sp, r7
10009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
10009cd2:	4770      	bx	lr

10009cd4 <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
10009cd4:	b580      	push	{r7, lr}
10009cd6:	b086      	sub	sp, #24
10009cd8:	af00      	add	r7, sp, #0
10009cda:	60f8      	str	r0, [r7, #12]
10009cdc:	60b9      	str	r1, [r7, #8]
10009cde:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
10009ce0:	2300      	movs	r3, #0
10009ce2:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
10009ce4:	f3bf 8f5b 	dmb	ish

	/* Avail.idx is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->idx);
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
10009ce8:	68fb      	ldr	r3, [r7, #12]
10009cea:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
10009cec:	68fb      	ldr	r3, [r7, #12]
10009cee:	69db      	ldr	r3, [r3, #28]
10009cf0:	885b      	ldrh	r3, [r3, #2]
10009cf2:	b29b      	uxth	r3, r3
10009cf4:	429a      	cmp	r2, r3
10009cf6:	d101      	bne.n	10009cfc <virtqueue_get_available_buffer+0x28>
		return NULL;
10009cf8:	2300      	movs	r3, #0
10009cfa:	e02f      	b.n	10009d5c <virtqueue_get_available_buffer+0x88>
	VQUEUE_BUSY(vq);

	/* Avail.ring is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->ring[head_idx]);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
10009cfc:	68fb      	ldr	r3, [r7, #12]
10009cfe:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10009d00:	1c5a      	adds	r2, r3, #1
10009d02:	b291      	uxth	r1, r2
10009d04:	68fa      	ldr	r2, [r7, #12]
10009d06:	8611      	strh	r1, [r2, #48]	; 0x30
10009d08:	b21a      	sxth	r2, r3
10009d0a:	68fb      	ldr	r3, [r7, #12]
10009d0c:	895b      	ldrh	r3, [r3, #10]
10009d0e:	3b01      	subs	r3, #1
10009d10:	b29b      	uxth	r3, r3
10009d12:	b21b      	sxth	r3, r3
10009d14:	4013      	ands	r3, r2
10009d16:	b21b      	sxth	r3, r3
10009d18:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
10009d1a:	68fb      	ldr	r3, [r7, #12]
10009d1c:	69da      	ldr	r2, [r3, #28]
10009d1e:	8afb      	ldrh	r3, [r7, #22]
10009d20:	005b      	lsls	r3, r3, #1
10009d22:	4413      	add	r3, r2
10009d24:	889b      	ldrh	r3, [r3, #4]
10009d26:	b29a      	uxth	r2, r3
10009d28:	68bb      	ldr	r3, [r7, #8]
10009d2a:	801a      	strh	r2, [r3, #0]

	/* Invalidate the desc entry written by master before accessing it */
	VRING_INVALIDATE(vq->vq_ring.desc[*avail_idx]);
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
10009d2c:	68fb      	ldr	r3, [r7, #12]
10009d2e:	699a      	ldr	r2, [r3, #24]
10009d30:	68bb      	ldr	r3, [r7, #8]
10009d32:	881b      	ldrh	r3, [r3, #0]
10009d34:	011b      	lsls	r3, r3, #4
10009d36:	18d1      	adds	r1, r2, r3
10009d38:	680a      	ldr	r2, [r1, #0]
10009d3a:	684b      	ldr	r3, [r1, #4]
10009d3c:	4613      	mov	r3, r2
10009d3e:	4619      	mov	r1, r3
10009d40:	68f8      	ldr	r0, [r7, #12]
10009d42:	f7ff ff73 	bl	10009c2c <virtqueue_phys_to_virt>
10009d46:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
10009d48:	68fb      	ldr	r3, [r7, #12]
10009d4a:	699a      	ldr	r2, [r3, #24]
10009d4c:	68bb      	ldr	r3, [r7, #8]
10009d4e:	881b      	ldrh	r3, [r3, #0]
10009d50:	011b      	lsls	r3, r3, #4
10009d52:	4413      	add	r3, r2
10009d54:	689a      	ldr	r2, [r3, #8]
10009d56:	687b      	ldr	r3, [r7, #4]
10009d58:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
10009d5a:	693b      	ldr	r3, [r7, #16]
}
10009d5c:	4618      	mov	r0, r3
10009d5e:	3718      	adds	r7, #24
10009d60:	46bd      	mov	sp, r7
10009d62:	bd80      	pop	{r7, pc}

10009d64 <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
10009d64:	b480      	push	{r7}
10009d66:	b087      	sub	sp, #28
10009d68:	af00      	add	r7, sp, #0
10009d6a:	60f8      	str	r0, [r7, #12]
10009d6c:	460b      	mov	r3, r1
10009d6e:	607a      	str	r2, [r7, #4]
10009d70:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
10009d72:	2300      	movs	r3, #0
10009d74:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
10009d76:	68fb      	ldr	r3, [r7, #12]
10009d78:	895b      	ldrh	r3, [r3, #10]
10009d7a:	897a      	ldrh	r2, [r7, #10]
10009d7c:	429a      	cmp	r2, r3
10009d7e:	d901      	bls.n	10009d84 <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
10009d80:	4b18      	ldr	r3, [pc, #96]	; (10009de4 <virtqueue_add_consumed_buffer+0x80>)
10009d82:	e029      	b.n	10009dd8 <virtqueue_add_consumed_buffer+0x74>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by master, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
10009d84:	68fb      	ldr	r3, [r7, #12]
10009d86:	6a1b      	ldr	r3, [r3, #32]
10009d88:	885b      	ldrh	r3, [r3, #2]
10009d8a:	b29b      	uxth	r3, r3
10009d8c:	b21a      	sxth	r2, r3
10009d8e:	68fb      	ldr	r3, [r7, #12]
10009d90:	895b      	ldrh	r3, [r3, #10]
10009d92:	3b01      	subs	r3, #1
10009d94:	b29b      	uxth	r3, r3
10009d96:	b21b      	sxth	r3, r3
10009d98:	4013      	ands	r3, r2
10009d9a:	b21b      	sxth	r3, r3
10009d9c:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
10009d9e:	68fb      	ldr	r3, [r7, #12]
10009da0:	6a1a      	ldr	r2, [r3, #32]
10009da2:	8a7b      	ldrh	r3, [r7, #18]
10009da4:	00db      	lsls	r3, r3, #3
10009da6:	4413      	add	r3, r2
10009da8:	3304      	adds	r3, #4
10009daa:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
10009dac:	897a      	ldrh	r2, [r7, #10]
10009dae:	697b      	ldr	r3, [r7, #20]
10009db0:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
10009db2:	697b      	ldr	r3, [r7, #20]
10009db4:	687a      	ldr	r2, [r7, #4]
10009db6:	605a      	str	r2, [r3, #4]

	/* We still need to flush it because this is read by master */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
10009db8:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
10009dbc:	68fb      	ldr	r3, [r7, #12]
10009dbe:	6a1b      	ldr	r3, [r3, #32]
10009dc0:	885a      	ldrh	r2, [r3, #2]
10009dc2:	b292      	uxth	r2, r2
10009dc4:	3201      	adds	r2, #1
10009dc6:	b292      	uxth	r2, r2
10009dc8:	805a      	strh	r2, [r3, #2]

	/* Used.idx is read by master, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
10009dca:	68fb      	ldr	r3, [r7, #12]
10009dcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
10009dce:	3301      	adds	r3, #1
10009dd0:	b29a      	uxth	r2, r3
10009dd2:	68fb      	ldr	r3, [r7, #12]
10009dd4:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
10009dd6:	2300      	movs	r3, #0
}
10009dd8:	4618      	mov	r0, r3
10009dda:	371c      	adds	r7, #28
10009ddc:	46bd      	mov	sp, r7
10009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
10009de2:	4770      	bx	lr
10009de4:	fffff441 	.word	0xfffff441

10009de8 <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
10009de8:	b480      	push	{r7}
10009dea:	b083      	sub	sp, #12
10009dec:	af00      	add	r7, sp, #0
10009dee:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
10009df0:	6879      	ldr	r1, [r7, #4]
10009df2:	6809      	ldr	r1, [r1, #0]
10009df4:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
10009df8:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
10009dfc:	2300      	movs	r3, #0
10009dfe:	4313      	orrs	r3, r2
10009e00:	d015      	beq.n	10009e2e <virtqueue_disable_cb+0x46>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
			VRING_FLUSH(vring_used_event(&vq->vq_ring));
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10009e02:	687b      	ldr	r3, [r7, #4]
10009e04:	681b      	ldr	r3, [r3, #0]
10009e06:	699b      	ldr	r3, [r3, #24]
10009e08:	2b01      	cmp	r3, #1
10009e0a:	d11f      	bne.n	10009e4c <virtqueue_disable_cb+0x64>
			vring_avail_event(&vq->vq_ring) =
			    vq->vq_available_idx - vq->vq_nentries - 1;
10009e0c:	687b      	ldr	r3, [r7, #4]
10009e0e:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
10009e10:	687b      	ldr	r3, [r7, #4]
10009e12:	895b      	ldrh	r3, [r3, #10]
10009e14:	1ad3      	subs	r3, r2, r3
10009e16:	b299      	uxth	r1, r3
			vring_avail_event(&vq->vq_ring) =
10009e18:	687b      	ldr	r3, [r7, #4]
10009e1a:	6a1a      	ldr	r2, [r3, #32]
10009e1c:	687b      	ldr	r3, [r7, #4]
10009e1e:	695b      	ldr	r3, [r3, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
10009e20:	3901      	subs	r1, #1
10009e22:	b289      	uxth	r1, r1
			vring_avail_event(&vq->vq_ring) =
10009e24:	00db      	lsls	r3, r3, #3
10009e26:	4413      	add	r3, r2
10009e28:	460a      	mov	r2, r1
10009e2a:	809a      	strh	r2, [r3, #4]
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	VQUEUE_IDLE(vq);
}
10009e2c:	e00e      	b.n	10009e4c <virtqueue_disable_cb+0x64>
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10009e2e:	687b      	ldr	r3, [r7, #4]
10009e30:	681b      	ldr	r3, [r3, #0]
10009e32:	699b      	ldr	r3, [r3, #24]
10009e34:	2b01      	cmp	r3, #1
10009e36:	d109      	bne.n	10009e4c <virtqueue_disable_cb+0x64>
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
10009e38:	687b      	ldr	r3, [r7, #4]
10009e3a:	6a1b      	ldr	r3, [r3, #32]
10009e3c:	881b      	ldrh	r3, [r3, #0]
10009e3e:	b29a      	uxth	r2, r3
10009e40:	687b      	ldr	r3, [r7, #4]
10009e42:	6a1b      	ldr	r3, [r3, #32]
10009e44:	f042 0201 	orr.w	r2, r2, #1
10009e48:	b292      	uxth	r2, r2
10009e4a:	801a      	strh	r2, [r3, #0]
}
10009e4c:	bf00      	nop
10009e4e:	370c      	adds	r7, #12
10009e50:	46bd      	mov	sp, r7
10009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
10009e56:	4770      	bx	lr

10009e58 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
10009e58:	b580      	push	{r7, lr}
10009e5a:	b082      	sub	sp, #8
10009e5c:	af00      	add	r7, sp, #0
10009e5e:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
10009e60:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify(vq))
10009e64:	6878      	ldr	r0, [r7, #4]
10009e66:	f000 f835 	bl	10009ed4 <vq_ring_must_notify>
10009e6a:	4603      	mov	r3, r0
10009e6c:	2b00      	cmp	r3, #0
10009e6e:	d002      	beq.n	10009e76 <virtqueue_kick+0x1e>
		vq_ring_notify(vq);
10009e70:	6878      	ldr	r0, [r7, #4]
10009e72:	f000 f87d 	bl	10009f70 <vq_ring_notify>

	vq->vq_queued_cnt = 0;
10009e76:	687b      	ldr	r3, [r7, #4]
10009e78:	2200      	movs	r2, #0
10009e7a:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);
}
10009e7c:	bf00      	nop
10009e7e:	3708      	adds	r7, #8
10009e80:	46bd      	mov	sp, r7
10009e82:	bd80      	pop	{r7, pc}

10009e84 <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
10009e84:	b580      	push	{r7, lr}
10009e86:	b086      	sub	sp, #24
10009e88:	af00      	add	r7, sp, #0
10009e8a:	60f8      	str	r0, [r7, #12]
10009e8c:	60b9      	str	r1, [r7, #8]
10009e8e:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int size;

	size = vq->vq_nentries;
10009e90:	68fb      	ldr	r3, [r7, #12]
10009e92:	895b      	ldrh	r3, [r3, #10]
10009e94:	617b      	str	r3, [r7, #20]
	vr = &vq->vq_ring;
10009e96:	68fb      	ldr	r3, [r7, #12]
10009e98:	3314      	adds	r3, #20
10009e9a:	613b      	str	r3, [r7, #16]

	vring_init(vr, size, ring_mem, alignment);
10009e9c:	6979      	ldr	r1, [r7, #20]
10009e9e:	687b      	ldr	r3, [r7, #4]
10009ea0:	68ba      	ldr	r2, [r7, #8]
10009ea2:	6938      	ldr	r0, [r7, #16]
10009ea4:	f7ff fdda 	bl	10009a5c <vring_init>
		for (i = 0; i < size - 1; i++)
			vr->desc[i].next = i + 1;
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
	}
#endif /*VIRTIO_SLAVE_ONLY*/
}
10009ea8:	bf00      	nop
10009eaa:	3718      	adds	r7, #24
10009eac:	46bd      	mov	sp, r7
10009eae:	bd80      	pop	{r7, pc}

10009eb0 <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
10009eb0:	b580      	push	{r7, lr}
10009eb2:	b082      	sub	sp, #8
10009eb4:	af00      	add	r7, sp, #0
10009eb6:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
10009eb8:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
10009ebc:	687b      	ldr	r3, [r7, #4]
10009ebe:	68db      	ldr	r3, [r3, #12]
10009ec0:	2b00      	cmp	r3, #0
10009ec2:	d003      	beq.n	10009ecc <virtqueue_notification+0x1c>
		vq->callback(vq);
10009ec4:	687b      	ldr	r3, [r7, #4]
10009ec6:	68db      	ldr	r3, [r3, #12]
10009ec8:	6878      	ldr	r0, [r7, #4]
10009eca:	4798      	blx	r3
}
10009ecc:	bf00      	nop
10009ece:	3708      	adds	r7, #8
10009ed0:	46bd      	mov	sp, r7
10009ed2:	bd80      	pop	{r7, pc}

10009ed4 <vq_ring_must_notify>:
 *
 * vq_ring_must_notify
 *
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
10009ed4:	b580      	push	{r7, lr}
10009ed6:	b084      	sub	sp, #16
10009ed8:	af00      	add	r7, sp, #0
10009eda:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
10009edc:	6879      	ldr	r1, [r7, #4]
10009ede:	6809      	ldr	r1, [r1, #0]
10009ee0:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
10009ee4:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
10009ee8:	2300      	movs	r3, #0
10009eea:	4313      	orrs	r3, r2
10009eec:	d02a      	beq.n	10009f44 <vq_ring_must_notify+0x70>
			return vring_need_event(event_idx, new_idx,
						prev_idx) != 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10009eee:	687b      	ldr	r3, [r7, #4]
10009ef0:	681b      	ldr	r3, [r3, #0]
10009ef2:	699b      	ldr	r3, [r3, #24]
10009ef4:	2b01      	cmp	r3, #1
10009ef6:	d136      	bne.n	10009f66 <vq_ring_must_notify+0x92>
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
10009ef8:	687b      	ldr	r3, [r7, #4]
10009efa:	6a1b      	ldr	r3, [r3, #32]
10009efc:	789a      	ldrb	r2, [r3, #2]
10009efe:	78db      	ldrb	r3, [r3, #3]
10009f00:	021b      	lsls	r3, r3, #8
10009f02:	4313      	orrs	r3, r2
10009f04:	81fb      	strh	r3, [r7, #14]
			prev_idx = new_idx - vq->vq_queued_cnt;
10009f06:	687b      	ldr	r3, [r7, #4]
10009f08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
10009f0a:	89fa      	ldrh	r2, [r7, #14]
10009f0c:	1ad3      	subs	r3, r2, r3
10009f0e:	81bb      	strh	r3, [r7, #12]
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
10009f10:	687b      	ldr	r3, [r7, #4]
10009f12:	69da      	ldr	r2, [r3, #28]
10009f14:	687b      	ldr	r3, [r7, #4]
10009f16:	6959      	ldr	r1, [r3, #20]
10009f18:	004b      	lsls	r3, r1, #1
10009f1a:	4413      	add	r3, r2
10009f1c:	7918      	ldrb	r0, [r3, #4]
10009f1e:	004b      	lsls	r3, r1, #1
10009f20:	4413      	add	r3, r2
10009f22:	795b      	ldrb	r3, [r3, #5]
10009f24:	021b      	lsls	r3, r3, #8
10009f26:	4303      	orrs	r3, r0
10009f28:	817b      	strh	r3, [r7, #10]
			return vring_need_event(event_idx, new_idx,
10009f2a:	89ba      	ldrh	r2, [r7, #12]
10009f2c:	89f9      	ldrh	r1, [r7, #14]
10009f2e:	897b      	ldrh	r3, [r7, #10]
10009f30:	4618      	mov	r0, r3
10009f32:	f7ff fdbc 	bl	10009aae <vring_need_event>
10009f36:	4603      	mov	r3, r0
						prev_idx) != 0;
10009f38:	2b00      	cmp	r3, #0
10009f3a:	bf14      	ite	ne
10009f3c:	2301      	movne	r3, #1
10009f3e:	2300      	moveq	r3, #0
10009f40:	b2db      	uxtb	r3, r3
10009f42:	e011      	b.n	10009f68 <vq_ring_must_notify+0x94>
			return (vq->vq_ring.used->flags &
				VRING_USED_F_NO_NOTIFY) == 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10009f44:	687b      	ldr	r3, [r7, #4]
10009f46:	681b      	ldr	r3, [r3, #0]
10009f48:	699b      	ldr	r3, [r3, #24]
10009f4a:	2b01      	cmp	r3, #1
10009f4c:	d10b      	bne.n	10009f66 <vq_ring_must_notify+0x92>
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
10009f4e:	687b      	ldr	r3, [r7, #4]
10009f50:	69db      	ldr	r3, [r3, #28]
10009f52:	881b      	ldrh	r3, [r3, #0]
10009f54:	b29b      	uxth	r3, r3
10009f56:	f003 0301 	and.w	r3, r3, #1
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
10009f5a:	2b00      	cmp	r3, #0
10009f5c:	bf0c      	ite	eq
10009f5e:	2301      	moveq	r3, #1
10009f60:	2300      	movne	r3, #0
10009f62:	b2db      	uxtb	r3, r3
10009f64:	e000      	b.n	10009f68 <vq_ring_must_notify+0x94>
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	return 0;
10009f66:	2300      	movs	r3, #0
}
10009f68:	4618      	mov	r0, r3
10009f6a:	3710      	adds	r7, #16
10009f6c:	46bd      	mov	sp, r7
10009f6e:	bd80      	pop	{r7, pc}

10009f70 <vq_ring_notify>:
 *
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
10009f70:	b580      	push	{r7, lr}
10009f72:	b082      	sub	sp, #8
10009f74:	af00      	add	r7, sp, #0
10009f76:	6078      	str	r0, [r7, #4]
	if (vq->notify)
10009f78:	687b      	ldr	r3, [r7, #4]
10009f7a:	691b      	ldr	r3, [r3, #16]
10009f7c:	2b00      	cmp	r3, #0
10009f7e:	d003      	beq.n	10009f88 <vq_ring_notify+0x18>
		vq->notify(vq);
10009f80:	687b      	ldr	r3, [r7, #4]
10009f82:	691b      	ldr	r3, [r3, #16]
10009f84:	6878      	ldr	r0, [r7, #4]
10009f86:	4798      	blx	r3
}
10009f88:	bf00      	nop
10009f8a:	3708      	adds	r7, #8
10009f8c:	46bd      	mov	sp, r7
10009f8e:	bd80      	pop	{r7, pc}

10009f90 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
10009f90:	b580      	push	{r7, lr}
10009f92:	af00      	add	r7, sp, #0

   /* USER CODE BEGIN PRE_MAILBOX_INIT */

   /* USER CODE END  PRE_MAILBOX_INIT */

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_1, IPCC_CHANNEL_DIR_RX,
10009f94:	4b0d      	ldr	r3, [pc, #52]	; (10009fcc <MAILBOX_Init+0x3c>)
10009f96:	2201      	movs	r2, #1
10009f98:	2100      	movs	r1, #0
10009f9a:	480d      	ldr	r0, [pc, #52]	; (10009fd0 <MAILBOX_Init+0x40>)
10009f9c:	f7f8 fa20 	bl	100023e0 <HAL_IPCC_ActivateNotification>
10009fa0:	4603      	mov	r3, r0
10009fa2:	2b00      	cmp	r3, #0
10009fa4:	d002      	beq.n	10009fac <MAILBOX_Init+0x1c>
          IPCC_channel1_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_1 RX fail\n", __func__);
    return -1;
10009fa6:	f04f 33ff 	mov.w	r3, #4294967295
10009faa:	e00c      	b.n	10009fc6 <MAILBOX_Init+0x36>
  }

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_2, IPCC_CHANNEL_DIR_RX,
10009fac:	4b09      	ldr	r3, [pc, #36]	; (10009fd4 <MAILBOX_Init+0x44>)
10009fae:	2201      	movs	r2, #1
10009fb0:	2101      	movs	r1, #1
10009fb2:	4807      	ldr	r0, [pc, #28]	; (10009fd0 <MAILBOX_Init+0x40>)
10009fb4:	f7f8 fa14 	bl	100023e0 <HAL_IPCC_ActivateNotification>
10009fb8:	4603      	mov	r3, r0
10009fba:	2b00      	cmp	r3, #0
10009fbc:	d002      	beq.n	10009fc4 <MAILBOX_Init+0x34>
          IPCC_channel2_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_2 RX fail\n", __func__);
    return -1;
10009fbe:	f04f 33ff 	mov.w	r3, #4294967295
10009fc2:	e000      	b.n	10009fc6 <MAILBOX_Init+0x36>
  }

  /* USER CODE BEGIN POST_MAILBOX_INIT */

  /* USER CODE END  POST_MAILBOX_INIT */
  return 0;
10009fc4:	2300      	movs	r3, #0
}
10009fc6:	4618      	mov	r0, r3
10009fc8:	bd80      	pop	{r7, pc}
10009fca:	bf00      	nop
10009fcc:	1000a091 	.word	0x1000a091
10009fd0:	100201ec 	.word	0x100201ec
10009fd4:	1000a0bd 	.word	0x1000a0bd

10009fd8 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
10009fd8:	b580      	push	{r7, lr}
10009fda:	b084      	sub	sp, #16
10009fdc:	af00      	add	r7, sp, #0
10009fde:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */
  int ret = -1;
10009fe0:	f04f 33ff 	mov.w	r3, #4294967295
10009fe4:	60fb      	str	r3, [r7, #12]

   /* USER CODE BEGIN PRE_MAILBOX_POLL */

   /* USER CODE END  PRE_MAILBOX_POLL */

   if (msg_received_ch1 == MBOX_BUF_FREE) {
10009fe6:	4b0f      	ldr	r3, [pc, #60]	; (1000a024 <MAILBOX_Poll+0x4c>)
10009fe8:	681b      	ldr	r3, [r3, #0]
10009fea:	2b02      	cmp	r3, #2
10009fec:	d108      	bne.n	1000a000 <MAILBOX_Poll+0x28>
   /* USER CODE BEGIN MSG_CHANNEL1 */

   /* USER CODE END  MSG_CHANNEL1 */

    OPENAMP_log_dbg("Running virt0 (ch_1 buf free)\r\n");
    rproc_virtio_notified(vdev, VRING0_ID);
10009fee:	2100      	movs	r1, #0
10009ff0:	6878      	ldr	r0, [r7, #4]
10009ff2:	f7fe fb96 	bl	10008722 <rproc_virtio_notified>
    ret = 0;
10009ff6:	2300      	movs	r3, #0
10009ff8:	60fb      	str	r3, [r7, #12]
    msg_received_ch1 = MBOX_NO_MSG;
10009ffa:	4b0a      	ldr	r3, [pc, #40]	; (1000a024 <MAILBOX_Poll+0x4c>)
10009ffc:	2200      	movs	r2, #0
10009ffe:	601a      	str	r2, [r3, #0]
  }

  if (msg_received_ch2 == MBOX_NEW_MSG) {
1000a000:	4b09      	ldr	r3, [pc, #36]	; (1000a028 <MAILBOX_Poll+0x50>)
1000a002:	681b      	ldr	r3, [r3, #0]
1000a004:	2b01      	cmp	r3, #1
1000a006:	d108      	bne.n	1000a01a <MAILBOX_Poll+0x42>
   /* USER CODE BEGIN MSG_CHANNEL2 */

   /* USER CODE END  MSG_CHANNEL2 */

    OPENAMP_log_dbg("Running virt1 (ch_2 new msg)\r\n");
    rproc_virtio_notified(vdev, VRING1_ID);
1000a008:	2101      	movs	r1, #1
1000a00a:	6878      	ldr	r0, [r7, #4]
1000a00c:	f7fe fb89 	bl	10008722 <rproc_virtio_notified>
    msg_received_ch2 = MBOX_NO_MSG;
1000a010:	4b05      	ldr	r3, [pc, #20]	; (1000a028 <MAILBOX_Poll+0x50>)
1000a012:	2200      	movs	r2, #0
1000a014:	601a      	str	r2, [r3, #0]

    ret = 0;
1000a016:	2300      	movs	r3, #0
1000a018:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN POST_MAILBOX_POLL */

  /* USER CODE END  POST_MAILBOX_POLL */

  return ret;
1000a01a:	68fb      	ldr	r3, [r7, #12]
}
1000a01c:	4618      	mov	r0, r3
1000a01e:	3710      	adds	r7, #16
1000a020:	46bd      	mov	sp, r7
1000a022:	bd80      	pop	{r7, pc}
1000a024:	1002072c 	.word	0x1002072c
1000a028:	10020730 	.word	0x10020730

1000a02c <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
1000a02c:	b580      	push	{r7, lr}
1000a02e:	b084      	sub	sp, #16
1000a030:	af00      	add	r7, sp, #0
1000a032:	6078      	str	r0, [r7, #4]
1000a034:	6039      	str	r1, [r7, #0]
   /* USER CODE BEGIN PRE_MAILBOX_NOTIFY */

   /* USER CODE END  PRE_MAILBOX_NOTIFY */

  /* Called after virtqueue processing: time to inform the remote */
  if (id == VRING0_ID) {
1000a036:	683b      	ldr	r3, [r7, #0]
1000a038:	2b00      	cmp	r3, #0
1000a03a:	d102      	bne.n	1000a042 <MAILBOX_Notify+0x16>
    channel = IPCC_CHANNEL_1;
1000a03c:	2300      	movs	r3, #0
1000a03e:	60fb      	str	r3, [r7, #12]
1000a040:	e008      	b.n	1000a054 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send msg on ch_1\r\n");
  }
  else if (id == VRING1_ID) {
1000a042:	683b      	ldr	r3, [r7, #0]
1000a044:	2b01      	cmp	r3, #1
1000a046:	d102      	bne.n	1000a04e <MAILBOX_Notify+0x22>
    /* Note: the OpenAMP framework never notifies this */
    channel = IPCC_CHANNEL_2;
1000a048:	2301      	movs	r3, #1
1000a04a:	60fb      	str	r3, [r7, #12]
1000a04c:	e002      	b.n	1000a054 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send 'buff free' on ch_2\r\n");
  }
  else {
    OPENAMP_log_err("invalid vring (%d)\r\n", (int)id);
    return -1;
1000a04e:	f04f 33ff 	mov.w	r3, #4294967295
1000a052:	e016      	b.n	1000a082 <MAILBOX_Notify+0x56>
  }

  /* Check that the channel is free (otherwise wait until it is) */
  if (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED) {
1000a054:	2200      	movs	r2, #0
1000a056:	68f9      	ldr	r1, [r7, #12]
1000a058:	480c      	ldr	r0, [pc, #48]	; (1000a08c <MAILBOX_Notify+0x60>)
1000a05a:	f7f8 fa0f 	bl	1000247c <HAL_IPCC_GetChannelStatus>
1000a05e:	4603      	mov	r3, r0
1000a060:	2b01      	cmp	r3, #1
1000a062:	d108      	bne.n	1000a076 <MAILBOX_Notify+0x4a>
    OPENAMP_log_dbg("Waiting for channel to be freed\r\n");
    while (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED)
1000a064:	bf00      	nop
1000a066:	2200      	movs	r2, #0
1000a068:	68f9      	ldr	r1, [r7, #12]
1000a06a:	4808      	ldr	r0, [pc, #32]	; (1000a08c <MAILBOX_Notify+0x60>)
1000a06c:	f7f8 fa06 	bl	1000247c <HAL_IPCC_GetChannelStatus>
1000a070:	4603      	mov	r3, r0
1000a072:	2b01      	cmp	r3, #1
1000a074:	d0f7      	beq.n	1000a066 <MAILBOX_Notify+0x3a>
      ;
  }

  /* Inform A7 (either new message, or buf free) */
  HAL_IPCC_NotifyCPU(&hipcc, channel, IPCC_CHANNEL_DIR_TX);
1000a076:	2200      	movs	r2, #0
1000a078:	68f9      	ldr	r1, [r7, #12]
1000a07a:	4804      	ldr	r0, [pc, #16]	; (1000a08c <MAILBOX_Notify+0x60>)
1000a07c:	f7f8 fa32 	bl	100024e4 <HAL_IPCC_NotifyCPU>

 /* USER CODE BEGIN POST_MAILBOX_NOTIFY */

 /* USER CODE END  POST_MAILBOX_NOTIFY */

  return 0;
1000a080:	2300      	movs	r3, #0
}
1000a082:	4618      	mov	r0, r3
1000a084:	3710      	adds	r7, #16
1000a086:	46bd      	mov	sp, r7
1000a088:	bd80      	pop	{r7, pc}
1000a08a:	bf00      	nop
1000a08c:	100201ec 	.word	0x100201ec

1000a090 <IPCC_channel1_callback>:

/* USER CODE END 0 */
/* Callback from IPCC Interrupt Handler: Master Processor informs that there are some free buffers */
void IPCC_channel1_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000a090:	b580      	push	{r7, lr}
1000a092:	b084      	sub	sp, #16
1000a094:	af00      	add	r7, sp, #0
1000a096:	60f8      	str	r0, [r7, #12]
1000a098:	60b9      	str	r1, [r7, #8]
1000a09a:	4613      	mov	r3, r2
1000a09c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL1_CALLBACK */

  if (msg_received_ch1 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel1_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch1);

  msg_received_ch1 = MBOX_BUF_FREE;
1000a09e:	4b06      	ldr	r3, [pc, #24]	; (1000a0b8 <IPCC_channel1_callback+0x28>)
1000a0a0:	2202      	movs	r2, #2
1000a0a2:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the 'buff free' msg */
  OPENAMP_log_dbg("Ack 'buff free' message on ch1\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
1000a0a4:	2201      	movs	r2, #1
1000a0a6:	68b9      	ldr	r1, [r7, #8]
1000a0a8:	68f8      	ldr	r0, [r7, #12]
1000a0aa:	f7f8 fa1b 	bl	100024e4 <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL1_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL1_CALLBACK */
}
1000a0ae:	bf00      	nop
1000a0b0:	3710      	adds	r7, #16
1000a0b2:	46bd      	mov	sp, r7
1000a0b4:	bd80      	pop	{r7, pc}
1000a0b6:	bf00      	nop
1000a0b8:	1002072c 	.word	0x1002072c

1000a0bc <IPCC_channel2_callback>:

/* Callback from IPCC Interrupt Handler: new message received from Master Processor */
void IPCC_channel2_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000a0bc:	b580      	push	{r7, lr}
1000a0be:	b084      	sub	sp, #16
1000a0c0:	af00      	add	r7, sp, #0
1000a0c2:	60f8      	str	r0, [r7, #12]
1000a0c4:	60b9      	str	r1, [r7, #8]
1000a0c6:	4613      	mov	r3, r2
1000a0c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL2_CALLBACK */

  if (msg_received_ch2 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel2_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch2);

  msg_received_ch2 = MBOX_NEW_MSG;
1000a0ca:	4b06      	ldr	r3, [pc, #24]	; (1000a0e4 <IPCC_channel2_callback+0x28>)
1000a0cc:	2201      	movs	r2, #1
1000a0ce:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the new msg */
  OPENAMP_log_dbg("Ack new message on ch2\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
1000a0d0:	2201      	movs	r2, #1
1000a0d2:	68b9      	ldr	r1, [r7, #8]
1000a0d4:	68f8      	ldr	r0, [r7, #12]
1000a0d6:	f7f8 fa05 	bl	100024e4 <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL2_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL2_CALLBACK */
}
1000a0da:	bf00      	nop
1000a0dc:	3710      	adds	r7, #16
1000a0de:	46bd      	mov	sp, r7
1000a0e0:	bd80      	pop	{r7, pc}
1000a0e2:	bf00      	nop
1000a0e4:	10020730 	.word	0x10020730

1000a0e8 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
1000a0e8:	b480      	push	{r7}
1000a0ea:	b083      	sub	sp, #12
1000a0ec:	af00      	add	r7, sp, #0
1000a0ee:	6078      	str	r0, [r7, #4]
1000a0f0:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
1000a0f2:	687b      	ldr	r3, [r7, #4]
1000a0f4:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
1000a0f6:	683a      	ldr	r2, [r7, #0]
1000a0f8:	429a      	cmp	r2, r3
1000a0fa:	d209      	bcs.n	1000a110 <metal_device_io_region+0x28>
1000a0fc:	683a      	ldr	r2, [r7, #0]
1000a0fe:	4613      	mov	r3, r2
1000a100:	00db      	lsls	r3, r3, #3
1000a102:	1a9b      	subs	r3, r3, r2
1000a104:	00db      	lsls	r3, r3, #3
1000a106:	3308      	adds	r3, #8
1000a108:	687a      	ldr	r2, [r7, #4]
1000a10a:	4413      	add	r3, r2
1000a10c:	3304      	adds	r3, #4
1000a10e:	e000      	b.n	1000a112 <metal_device_io_region+0x2a>
1000a110:	2300      	movs	r3, #0
}
1000a112:	4618      	mov	r0, r3
1000a114:	370c      	adds	r7, #12
1000a116:	46bd      	mov	sp, r7
1000a118:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a11c:	4770      	bx	lr
	...

1000a120 <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
1000a120:	b590      	push	{r4, r7, lr}
1000a122:	b08d      	sub	sp, #52	; 0x34
1000a124:	af04      	add	r7, sp, #16
1000a126:	6078      	str	r0, [r7, #4]
  int status = 0;
1000a128:	2300      	movs	r3, #0
1000a12a:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
1000a12c:	2300      	movs	r3, #0
1000a12e:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
1000a130:	4a41      	ldr	r2, [pc, #260]	; (1000a238 <OPENAMP_shmem_init+0x118>)
1000a132:	f107 0310 	add.w	r3, r7, #16
1000a136:	e892 0003 	ldmia.w	r2, {r0, r1}
1000a13a:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
1000a13e:	2300      	movs	r3, #0
1000a140:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
1000a142:	2300      	movs	r3, #0
1000a144:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
1000a146:	f107 0310 	add.w	r3, r7, #16
1000a14a:	4618      	mov	r0, r3
1000a14c:	f7fd febe 	bl	10007ecc <metal_init>

  status = metal_register_generic_device(&shm_device);
1000a150:	483a      	ldr	r0, [pc, #232]	; (1000a23c <OPENAMP_shmem_init+0x11c>)
1000a152:	f7fd fd65 	bl	10007c20 <metal_register_generic_device>
1000a156:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
1000a158:	69fb      	ldr	r3, [r7, #28]
1000a15a:	2b00      	cmp	r3, #0
1000a15c:	d001      	beq.n	1000a162 <OPENAMP_shmem_init+0x42>
    return status;
1000a15e:	69fb      	ldr	r3, [r7, #28]
1000a160:	e066      	b.n	1000a230 <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
1000a162:	f107 0318 	add.w	r3, r7, #24
1000a166:	461a      	mov	r2, r3
1000a168:	4935      	ldr	r1, [pc, #212]	; (1000a240 <OPENAMP_shmem_init+0x120>)
1000a16a:	4836      	ldr	r0, [pc, #216]	; (1000a244 <OPENAMP_shmem_init+0x124>)
1000a16c:	f7fd fd1a 	bl	10007ba4 <metal_device_open>
1000a170:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
1000a172:	69fb      	ldr	r3, [r7, #28]
1000a174:	2b00      	cmp	r3, #0
1000a176:	d001      	beq.n	1000a17c <OPENAMP_shmem_init+0x5c>
    return status;
1000a178:	69fb      	ldr	r3, [r7, #28]
1000a17a:	e059      	b.n	1000a230 <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
1000a17c:	4a32      	ldr	r2, [pc, #200]	; (1000a248 <OPENAMP_shmem_init+0x128>)
1000a17e:	4b33      	ldr	r3, [pc, #204]	; (1000a24c <OPENAMP_shmem_init+0x12c>)
1000a180:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000a182:	69bb      	ldr	r3, [r7, #24]
1000a184:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, (unsigned int)-1, 0, NULL);
1000a188:	4a31      	ldr	r2, [pc, #196]	; (1000a250 <OPENAMP_shmem_init+0x130>)
1000a18a:	4b2f      	ldr	r3, [pc, #188]	; (1000a248 <OPENAMP_shmem_init+0x128>)
1000a18c:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000a18e:	461a      	mov	r2, r3
1000a190:	2300      	movs	r3, #0
1000a192:	9302      	str	r3, [sp, #8]
1000a194:	2300      	movs	r3, #0
1000a196:	9301      	str	r3, [sp, #4]
1000a198:	f04f 33ff 	mov.w	r3, #4294967295
1000a19c:	9300      	str	r3, [sp, #0]
1000a19e:	4613      	mov	r3, r2
1000a1a0:	4a2a      	ldr	r2, [pc, #168]	; (1000a24c <OPENAMP_shmem_init+0x12c>)
1000a1a2:	4929      	ldr	r1, [pc, #164]	; (1000a248 <OPENAMP_shmem_init+0x128>)
1000a1a4:	f7fd fee0 	bl	10007f68 <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
1000a1a8:	69bb      	ldr	r3, [r7, #24]
1000a1aa:	2100      	movs	r1, #0
1000a1ac:	4618      	mov	r0, r3
1000a1ae:	f7ff ff9b 	bl	1000a0e8 <metal_device_io_region>
1000a1b2:	4603      	mov	r3, r0
1000a1b4:	4a27      	ldr	r2, [pc, #156]	; (1000a254 <OPENAMP_shmem_init+0x134>)
1000a1b6:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
1000a1b8:	4b26      	ldr	r3, [pc, #152]	; (1000a254 <OPENAMP_shmem_init+0x134>)
1000a1ba:	681b      	ldr	r3, [r3, #0]
1000a1bc:	2b00      	cmp	r3, #0
1000a1be:	d102      	bne.n	1000a1c6 <OPENAMP_shmem_init+0xa6>
    return -1;
1000a1c0:	f04f 33ff 	mov.w	r3, #4294967295
1000a1c4:	e034      	b.n	1000a230 <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
1000a1c6:	f107 0208 	add.w	r2, r7, #8
1000a1ca:	f107 030c 	add.w	r3, r7, #12
1000a1ce:	4619      	mov	r1, r3
1000a1d0:	6878      	ldr	r0, [r7, #4]
1000a1d2:	f000 f903 	bl	1000a3dc <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
1000a1d6:	68fb      	ldr	r3, [r7, #12]
1000a1d8:	4a1f      	ldr	r2, [pc, #124]	; (1000a258 <OPENAMP_shmem_init+0x138>)
1000a1da:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
1000a1dc:	4b1e      	ldr	r3, [pc, #120]	; (1000a258 <OPENAMP_shmem_init+0x138>)
1000a1de:	681b      	ldr	r3, [r3, #0]
1000a1e0:	2b00      	cmp	r3, #0
1000a1e2:	d102      	bne.n	1000a1ea <OPENAMP_shmem_init+0xca>
  {
    return -1;
1000a1e4:	f04f 33ff 	mov.w	r3, #4294967295
1000a1e8:	e022      	b.n	1000a230 <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
1000a1ea:	69bb      	ldr	r3, [r7, #24]
1000a1ec:	f103 0044 	add.w	r0, r3, #68	; 0x44
1000a1f0:	4b19      	ldr	r3, [pc, #100]	; (1000a258 <OPENAMP_shmem_init+0x138>)
1000a1f2:	6819      	ldr	r1, [r3, #0]
1000a1f4:	4b18      	ldr	r3, [pc, #96]	; (1000a258 <OPENAMP_shmem_init+0x138>)
1000a1f6:	681a      	ldr	r2, [r3, #0]
1000a1f8:	68bb      	ldr	r3, [r7, #8]
1000a1fa:	461c      	mov	r4, r3
1000a1fc:	2300      	movs	r3, #0
1000a1fe:	9302      	str	r3, [sp, #8]
1000a200:	2300      	movs	r3, #0
1000a202:	9301      	str	r3, [sp, #4]
1000a204:	f04f 33ff 	mov.w	r3, #4294967295
1000a208:	9300      	str	r3, [sp, #0]
1000a20a:	4623      	mov	r3, r4
1000a20c:	f7fd feac 	bl	10007f68 <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
1000a210:	69bb      	ldr	r3, [r7, #24]
1000a212:	2101      	movs	r1, #1
1000a214:	4618      	mov	r0, r3
1000a216:	f7ff ff67 	bl	1000a0e8 <metal_device_io_region>
1000a21a:	4603      	mov	r3, r0
1000a21c:	4a0f      	ldr	r2, [pc, #60]	; (1000a25c <OPENAMP_shmem_init+0x13c>)
1000a21e:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
1000a220:	4b0e      	ldr	r3, [pc, #56]	; (1000a25c <OPENAMP_shmem_init+0x13c>)
1000a222:	681b      	ldr	r3, [r3, #0]
1000a224:	2b00      	cmp	r3, #0
1000a226:	d102      	bne.n	1000a22e <OPENAMP_shmem_init+0x10e>
    return -1;
1000a228:	f04f 33ff 	mov.w	r3, #4294967295
1000a22c:	e000      	b.n	1000a230 <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
1000a22e:	2300      	movs	r3, #0
}
1000a230:	4618      	mov	r0, r3
1000a232:	3724      	adds	r7, #36	; 0x24
1000a234:	46bd      	mov	sp, r7
1000a236:	bd90      	pop	{r4, r7, pc}
1000a238:	1000bd14 	.word	0x1000bd14
1000a23c:	10020054 	.word	0x10020054
1000a240:	1000bd00 	.word	0x1000bd00
1000a244:	1000bd0c 	.word	0x1000bd0c
1000a248:	10040000 	.word	0x10040000
1000a24c:	100207d8 	.word	0x100207d8
1000a250:	10050000 	.word	0x10050000
1000a254:	10020734 	.word	0x10020734
1000a258:	1002073c 	.word	0x1002073c
1000a25c:	10020738 	.word	0x10020738

1000a260 <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
1000a260:	b590      	push	{r4, r7, lr}
1000a262:	b08b      	sub	sp, #44	; 0x2c
1000a264:	af04      	add	r7, sp, #16
1000a266:	6078      	str	r0, [r7, #4]
1000a268:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
1000a26a:	2300      	movs	r3, #0
1000a26c:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
1000a26e:	2300      	movs	r3, #0
1000a270:	613b      	str	r3, [r7, #16]
  int status = 0;
1000a272:	2300      	movs	r3, #0
1000a274:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
1000a276:	f7ff fe8b 	bl	10009f90 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
1000a27a:	6878      	ldr	r0, [r7, #4]
1000a27c:	f7ff ff50 	bl	1000a120 <OPENAMP_shmem_init>
1000a280:	60f8      	str	r0, [r7, #12]
  if(status)
1000a282:	68fb      	ldr	r3, [r7, #12]
1000a284:	2b00      	cmp	r3, #0
1000a286:	d001      	beq.n	1000a28c <MX_OPENAMP_Init+0x2c>
  {
    return status;
1000a288:	68fb      	ldr	r3, [r7, #12]
1000a28a:	e068      	b.n	1000a35e <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
1000a28c:	6878      	ldr	r0, [r7, #4]
1000a28e:	4b36      	ldr	r3, [pc, #216]	; (1000a368 <MX_OPENAMP_Init+0x108>)
1000a290:	681b      	ldr	r3, [r3, #0]
1000a292:	f103 0218 	add.w	r2, r3, #24
1000a296:	4b35      	ldr	r3, [pc, #212]	; (1000a36c <MX_OPENAMP_Init+0x10c>)
1000a298:	681b      	ldr	r3, [r3, #0]
1000a29a:	2100      	movs	r1, #0
1000a29c:	9102      	str	r1, [sp, #8]
1000a29e:	4934      	ldr	r1, [pc, #208]	; (1000a370 <MX_OPENAMP_Init+0x110>)
1000a2a0:	9101      	str	r1, [sp, #4]
1000a2a2:	2100      	movs	r1, #0
1000a2a4:	9100      	str	r1, [sp, #0]
1000a2a6:	21ff      	movs	r1, #255	; 0xff
1000a2a8:	f7fe f95c 	bl	10008564 <rproc_virtio_create_vdev>
1000a2ac:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
1000a2ae:	693b      	ldr	r3, [r7, #16]
1000a2b0:	2b00      	cmp	r3, #0
1000a2b2:	d102      	bne.n	1000a2ba <MX_OPENAMP_Init+0x5a>
  {
    return -1;
1000a2b4:	f04f 33ff 	mov.w	r3, #4294967295
1000a2b8:	e051      	b.n	1000a35e <MX_OPENAMP_Init+0xfe>
  }

  rproc_virtio_wait_remote_ready(vdev);
1000a2ba:	6938      	ldr	r0, [r7, #16]
1000a2bc:	f7fe fa6d 	bl	1000879a <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
1000a2c0:	4b29      	ldr	r3, [pc, #164]	; (1000a368 <MX_OPENAMP_Init+0x108>)
1000a2c2:	681b      	ldr	r3, [r3, #0]
1000a2c4:	3334      	adds	r3, #52	; 0x34
1000a2c6:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000a2c8:	697b      	ldr	r3, [r7, #20]
1000a2ca:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
1000a2cc:	697b      	ldr	r3, [r7, #20]
1000a2ce:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000a2d0:	461c      	mov	r4, r3
1000a2d2:	4b28      	ldr	r3, [pc, #160]	; (1000a374 <MX_OPENAMP_Init+0x114>)
1000a2d4:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
1000a2d6:	697a      	ldr	r2, [r7, #20]
1000a2d8:	6892      	ldr	r2, [r2, #8]
1000a2da:	6979      	ldr	r1, [r7, #20]
1000a2dc:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
1000a2de:	9102      	str	r1, [sp, #8]
1000a2e0:	9201      	str	r2, [sp, #4]
1000a2e2:	9300      	str	r3, [sp, #0]
1000a2e4:	4623      	mov	r3, r4
1000a2e6:	4602      	mov	r2, r0
1000a2e8:	2100      	movs	r1, #0
1000a2ea:	6938      	ldr	r0, [r7, #16]
1000a2ec:	f7fe f9e8 	bl	100086c0 <rproc_virtio_init_vring>
1000a2f0:	60f8      	str	r0, [r7, #12]
  if (status != 0)
1000a2f2:	68fb      	ldr	r3, [r7, #12]
1000a2f4:	2b00      	cmp	r3, #0
1000a2f6:	d001      	beq.n	1000a2fc <MX_OPENAMP_Init+0x9c>
  {
    return status;
1000a2f8:	68fb      	ldr	r3, [r7, #12]
1000a2fa:	e030      	b.n	1000a35e <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
1000a2fc:	4b1a      	ldr	r3, [pc, #104]	; (1000a368 <MX_OPENAMP_Init+0x108>)
1000a2fe:	681b      	ldr	r3, [r3, #0]
1000a300:	3348      	adds	r3, #72	; 0x48
1000a302:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000a304:	697b      	ldr	r3, [r7, #20]
1000a306:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
1000a308:	697b      	ldr	r3, [r7, #20]
1000a30a:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000a30c:	461c      	mov	r4, r3
1000a30e:	4b19      	ldr	r3, [pc, #100]	; (1000a374 <MX_OPENAMP_Init+0x114>)
1000a310:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
1000a312:	697a      	ldr	r2, [r7, #20]
1000a314:	6892      	ldr	r2, [r2, #8]
1000a316:	6979      	ldr	r1, [r7, #20]
1000a318:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
1000a31a:	9102      	str	r1, [sp, #8]
1000a31c:	9201      	str	r2, [sp, #4]
1000a31e:	9300      	str	r3, [sp, #0]
1000a320:	4623      	mov	r3, r4
1000a322:	4602      	mov	r2, r0
1000a324:	2101      	movs	r1, #1
1000a326:	6938      	ldr	r0, [r7, #16]
1000a328:	f7fe f9ca 	bl	100086c0 <rproc_virtio_init_vring>
1000a32c:	60f8      	str	r0, [r7, #12]
  if (status != 0)
1000a32e:	68fb      	ldr	r3, [r7, #12]
1000a330:	2b00      	cmp	r3, #0
1000a332:	d001      	beq.n	1000a338 <MX_OPENAMP_Init+0xd8>
  {
    return status;
1000a334:	68fb      	ldr	r3, [r7, #12]
1000a336:	e012      	b.n	1000a35e <MX_OPENAMP_Init+0xfe>
  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
                             (size_t)SHM_SIZE);
1000a338:	4a0f      	ldr	r2, [pc, #60]	; (1000a378 <MX_OPENAMP_Init+0x118>)
1000a33a:	4b10      	ldr	r3, [pc, #64]	; (1000a37c <MX_OPENAMP_Init+0x11c>)
1000a33c:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
1000a33e:	461a      	mov	r2, r3
1000a340:	f04f 31ff 	mov.w	r1, #4294967295
1000a344:	480e      	ldr	r0, [pc, #56]	; (1000a380 <MX_OPENAMP_Init+0x120>)
1000a346:	f7fe fec0 	bl	100090ca <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
1000a34a:	4b0a      	ldr	r3, [pc, #40]	; (1000a374 <MX_OPENAMP_Init+0x114>)
1000a34c:	681b      	ldr	r3, [r3, #0]
1000a34e:	4a0c      	ldr	r2, [pc, #48]	; (1000a380 <MX_OPENAMP_Init+0x120>)
1000a350:	9200      	str	r2, [sp, #0]
1000a352:	683a      	ldr	r2, [r7, #0]
1000a354:	6939      	ldr	r1, [r7, #16]
1000a356:	480b      	ldr	r0, [pc, #44]	; (1000a384 <MX_OPENAMP_Init+0x124>)
1000a358:	f7ff f9b4 	bl	100096c4 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
1000a35c:	2300      	movs	r3, #0
}
1000a35e:	4618      	mov	r0, r3
1000a360:	371c      	adds	r7, #28
1000a362:	46bd      	mov	sp, r7
1000a364:	bd90      	pop	{r4, r7, pc}
1000a366:	bf00      	nop
1000a368:	1002073c 	.word	0x1002073c
1000a36c:	10020738 	.word	0x10020738
1000a370:	1000a02d 	.word	0x1000a02d
1000a374:	10020734 	.word	0x10020734
1000a378:	10050000 	.word	0x10050000
1000a37c:	10040000 	.word	0x10040000
1000a380:	10020740 	.word	0x10020740
1000a384:	1002074c 	.word	0x1002074c

1000a388 <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
1000a388:	b580      	push	{r7, lr}
1000a38a:	b08a      	sub	sp, #40	; 0x28
1000a38c:	af04      	add	r7, sp, #16
1000a38e:	60f8      	str	r0, [r7, #12]
1000a390:	60b9      	str	r1, [r7, #8]
1000a392:	607a      	str	r2, [r7, #4]
1000a394:	603b      	str	r3, [r7, #0]
  int ret = 0;
1000a396:	2300      	movs	r3, #0
1000a398:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
1000a39a:	6a3b      	ldr	r3, [r7, #32]
1000a39c:	9302      	str	r3, [sp, #8]
1000a39e:	683b      	ldr	r3, [r7, #0]
1000a3a0:	9301      	str	r3, [sp, #4]
1000a3a2:	687b      	ldr	r3, [r7, #4]
1000a3a4:	9300      	str	r3, [sp, #0]
1000a3a6:	f04f 33ff 	mov.w	r3, #4294967295
1000a3aa:	68ba      	ldr	r2, [r7, #8]
1000a3ac:	4904      	ldr	r1, [pc, #16]	; (1000a3c0 <OPENAMP_create_endpoint+0x38>)
1000a3ae:	68f8      	ldr	r0, [r7, #12]
1000a3b0:	f7fe fcc0 	bl	10008d34 <rpmsg_create_ept>
1000a3b4:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
1000a3b6:	697b      	ldr	r3, [r7, #20]
}
1000a3b8:	4618      	mov	r0, r3
1000a3ba:	3718      	adds	r7, #24
1000a3bc:	46bd      	mov	sp, r7
1000a3be:	bd80      	pop	{r7, pc}
1000a3c0:	1002074c 	.word	0x1002074c

1000a3c4 <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
1000a3c4:	b580      	push	{r7, lr}
1000a3c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
1000a3c8:	4b03      	ldr	r3, [pc, #12]	; (1000a3d8 <OPENAMP_check_for_message+0x14>)
1000a3ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000a3cc:	4618      	mov	r0, r3
1000a3ce:	f7ff fe03 	bl	10009fd8 <MAILBOX_Poll>
}
1000a3d2:	bf00      	nop
1000a3d4:	bd80      	pop	{r7, pc}
1000a3d6:	bf00      	nop
1000a3d8:	1002074c 	.word	0x1002074c

1000a3dc <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
1000a3dc:	b480      	push	{r7}
1000a3de:	b085      	sub	sp, #20
1000a3e0:	af00      	add	r7, sp, #0
1000a3e2:	60f8      	str	r0, [r7, #12]
1000a3e4:	60b9      	str	r1, [r7, #8]
1000a3e6:	607a      	str	r2, [r7, #4]
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
1000a3e8:	687b      	ldr	r3, [r7, #4]
1000a3ea:	228c      	movs	r2, #140	; 0x8c
1000a3ec:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
1000a3ee:	68bb      	ldr	r3, [r7, #8]
1000a3f0:	4a03      	ldr	r2, [pc, #12]	; (1000a400 <resource_table_init+0x24>)
1000a3f2:	601a      	str	r2, [r3, #0]
}
1000a3f4:	bf00      	nop
1000a3f6:	3714      	adds	r7, #20
1000a3f8:	46bd      	mov	sp, r7
1000a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
1000a3fe:	4770      	bx	lr
1000a400:	10020144 	.word	0x10020144

1000a404 <__assert_func>:
1000a404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000a406:	4614      	mov	r4, r2
1000a408:	461a      	mov	r2, r3
1000a40a:	4b09      	ldr	r3, [pc, #36]	; (1000a430 <__assert_func+0x2c>)
1000a40c:	681b      	ldr	r3, [r3, #0]
1000a40e:	4605      	mov	r5, r0
1000a410:	68d8      	ldr	r0, [r3, #12]
1000a412:	b14c      	cbz	r4, 1000a428 <__assert_func+0x24>
1000a414:	4b07      	ldr	r3, [pc, #28]	; (1000a434 <__assert_func+0x30>)
1000a416:	9100      	str	r1, [sp, #0]
1000a418:	e9cd 3401 	strd	r3, r4, [sp, #4]
1000a41c:	4906      	ldr	r1, [pc, #24]	; (1000a438 <__assert_func+0x34>)
1000a41e:	462b      	mov	r3, r5
1000a420:	f000 f818 	bl	1000a454 <fiprintf>
1000a424:	f000 fdf8 	bl	1000b018 <abort>
1000a428:	4b04      	ldr	r3, [pc, #16]	; (1000a43c <__assert_func+0x38>)
1000a42a:	461c      	mov	r4, r3
1000a42c:	e7f3      	b.n	1000a416 <__assert_func+0x12>
1000a42e:	bf00      	nop
1000a430:	100200e0 	.word	0x100200e0
1000a434:	1000bdd1 	.word	0x1000bdd1
1000a438:	1000bdde 	.word	0x1000bdde
1000a43c:	1000be0c 	.word	0x1000be0c

1000a440 <atoi>:
1000a440:	220a      	movs	r2, #10
1000a442:	2100      	movs	r1, #0
1000a444:	f000 bd1e 	b.w	1000ae84 <strtol>

1000a448 <__errno>:
1000a448:	4b01      	ldr	r3, [pc, #4]	; (1000a450 <__errno+0x8>)
1000a44a:	6818      	ldr	r0, [r3, #0]
1000a44c:	4770      	bx	lr
1000a44e:	bf00      	nop
1000a450:	100200e0 	.word	0x100200e0

1000a454 <fiprintf>:
1000a454:	b40e      	push	{r1, r2, r3}
1000a456:	b503      	push	{r0, r1, lr}
1000a458:	4601      	mov	r1, r0
1000a45a:	ab03      	add	r3, sp, #12
1000a45c:	4805      	ldr	r0, [pc, #20]	; (1000a474 <fiprintf+0x20>)
1000a45e:	f853 2b04 	ldr.w	r2, [r3], #4
1000a462:	6800      	ldr	r0, [r0, #0]
1000a464:	9301      	str	r3, [sp, #4]
1000a466:	f000 f95b 	bl	1000a720 <_vfiprintf_r>
1000a46a:	b002      	add	sp, #8
1000a46c:	f85d eb04 	ldr.w	lr, [sp], #4
1000a470:	b003      	add	sp, #12
1000a472:	4770      	bx	lr
1000a474:	100200e0 	.word	0x100200e0

1000a478 <__libc_init_array>:
1000a478:	b570      	push	{r4, r5, r6, lr}
1000a47a:	4d0d      	ldr	r5, [pc, #52]	; (1000a4b0 <__libc_init_array+0x38>)
1000a47c:	4c0d      	ldr	r4, [pc, #52]	; (1000a4b4 <__libc_init_array+0x3c>)
1000a47e:	1b64      	subs	r4, r4, r5
1000a480:	10a4      	asrs	r4, r4, #2
1000a482:	2600      	movs	r6, #0
1000a484:	42a6      	cmp	r6, r4
1000a486:	d109      	bne.n	1000a49c <__libc_init_array+0x24>
1000a488:	4d0b      	ldr	r5, [pc, #44]	; (1000a4b8 <__libc_init_array+0x40>)
1000a48a:	4c0c      	ldr	r4, [pc, #48]	; (1000a4bc <__libc_init_array+0x44>)
1000a48c:	f001 fada 	bl	1000ba44 <_init>
1000a490:	1b64      	subs	r4, r4, r5
1000a492:	10a4      	asrs	r4, r4, #2
1000a494:	2600      	movs	r6, #0
1000a496:	42a6      	cmp	r6, r4
1000a498:	d105      	bne.n	1000a4a6 <__libc_init_array+0x2e>
1000a49a:	bd70      	pop	{r4, r5, r6, pc}
1000a49c:	f855 3b04 	ldr.w	r3, [r5], #4
1000a4a0:	4798      	blx	r3
1000a4a2:	3601      	adds	r6, #1
1000a4a4:	e7ee      	b.n	1000a484 <__libc_init_array+0xc>
1000a4a6:	f855 3b04 	ldr.w	r3, [r5], #4
1000a4aa:	4798      	blx	r3
1000a4ac:	3601      	adds	r6, #1
1000a4ae:	e7f2      	b.n	1000a496 <__libc_init_array+0x1e>
1000a4b0:	1000bfa8 	.word	0x1000bfa8
1000a4b4:	1000bfa8 	.word	0x1000bfa8
1000a4b8:	1000bfa8 	.word	0x1000bfa8
1000a4bc:	1000bfac 	.word	0x1000bfac

1000a4c0 <malloc>:
1000a4c0:	4b02      	ldr	r3, [pc, #8]	; (1000a4cc <malloc+0xc>)
1000a4c2:	4601      	mov	r1, r0
1000a4c4:	6818      	ldr	r0, [r3, #0]
1000a4c6:	f000 b88d 	b.w	1000a5e4 <_malloc_r>
1000a4ca:	bf00      	nop
1000a4cc:	100200e0 	.word	0x100200e0

1000a4d0 <free>:
1000a4d0:	4b02      	ldr	r3, [pc, #8]	; (1000a4dc <free+0xc>)
1000a4d2:	4601      	mov	r1, r0
1000a4d4:	6818      	ldr	r0, [r3, #0]
1000a4d6:	f000 b819 	b.w	1000a50c <_free_r>
1000a4da:	bf00      	nop
1000a4dc:	100200e0 	.word	0x100200e0

1000a4e0 <memcpy>:
1000a4e0:	440a      	add	r2, r1
1000a4e2:	4291      	cmp	r1, r2
1000a4e4:	f100 33ff 	add.w	r3, r0, #4294967295
1000a4e8:	d100      	bne.n	1000a4ec <memcpy+0xc>
1000a4ea:	4770      	bx	lr
1000a4ec:	b510      	push	{r4, lr}
1000a4ee:	f811 4b01 	ldrb.w	r4, [r1], #1
1000a4f2:	f803 4f01 	strb.w	r4, [r3, #1]!
1000a4f6:	4291      	cmp	r1, r2
1000a4f8:	d1f9      	bne.n	1000a4ee <memcpy+0xe>
1000a4fa:	bd10      	pop	{r4, pc}

1000a4fc <memset>:
1000a4fc:	4402      	add	r2, r0
1000a4fe:	4603      	mov	r3, r0
1000a500:	4293      	cmp	r3, r2
1000a502:	d100      	bne.n	1000a506 <memset+0xa>
1000a504:	4770      	bx	lr
1000a506:	f803 1b01 	strb.w	r1, [r3], #1
1000a50a:	e7f9      	b.n	1000a500 <memset+0x4>

1000a50c <_free_r>:
1000a50c:	b537      	push	{r0, r1, r2, r4, r5, lr}
1000a50e:	2900      	cmp	r1, #0
1000a510:	d044      	beq.n	1000a59c <_free_r+0x90>
1000a512:	f851 3c04 	ldr.w	r3, [r1, #-4]
1000a516:	9001      	str	r0, [sp, #4]
1000a518:	2b00      	cmp	r3, #0
1000a51a:	f1a1 0404 	sub.w	r4, r1, #4
1000a51e:	bfb8      	it	lt
1000a520:	18e4      	addlt	r4, r4, r3
1000a522:	f000 ffbb 	bl	1000b49c <__malloc_lock>
1000a526:	4a1e      	ldr	r2, [pc, #120]	; (1000a5a0 <_free_r+0x94>)
1000a528:	9801      	ldr	r0, [sp, #4]
1000a52a:	6813      	ldr	r3, [r2, #0]
1000a52c:	b933      	cbnz	r3, 1000a53c <_free_r+0x30>
1000a52e:	6063      	str	r3, [r4, #4]
1000a530:	6014      	str	r4, [r2, #0]
1000a532:	b003      	add	sp, #12
1000a534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1000a538:	f000 bfb6 	b.w	1000b4a8 <__malloc_unlock>
1000a53c:	42a3      	cmp	r3, r4
1000a53e:	d908      	bls.n	1000a552 <_free_r+0x46>
1000a540:	6825      	ldr	r5, [r4, #0]
1000a542:	1961      	adds	r1, r4, r5
1000a544:	428b      	cmp	r3, r1
1000a546:	bf01      	itttt	eq
1000a548:	6819      	ldreq	r1, [r3, #0]
1000a54a:	685b      	ldreq	r3, [r3, #4]
1000a54c:	1949      	addeq	r1, r1, r5
1000a54e:	6021      	streq	r1, [r4, #0]
1000a550:	e7ed      	b.n	1000a52e <_free_r+0x22>
1000a552:	461a      	mov	r2, r3
1000a554:	685b      	ldr	r3, [r3, #4]
1000a556:	b10b      	cbz	r3, 1000a55c <_free_r+0x50>
1000a558:	42a3      	cmp	r3, r4
1000a55a:	d9fa      	bls.n	1000a552 <_free_r+0x46>
1000a55c:	6811      	ldr	r1, [r2, #0]
1000a55e:	1855      	adds	r5, r2, r1
1000a560:	42a5      	cmp	r5, r4
1000a562:	d10b      	bne.n	1000a57c <_free_r+0x70>
1000a564:	6824      	ldr	r4, [r4, #0]
1000a566:	4421      	add	r1, r4
1000a568:	1854      	adds	r4, r2, r1
1000a56a:	42a3      	cmp	r3, r4
1000a56c:	6011      	str	r1, [r2, #0]
1000a56e:	d1e0      	bne.n	1000a532 <_free_r+0x26>
1000a570:	681c      	ldr	r4, [r3, #0]
1000a572:	685b      	ldr	r3, [r3, #4]
1000a574:	6053      	str	r3, [r2, #4]
1000a576:	4421      	add	r1, r4
1000a578:	6011      	str	r1, [r2, #0]
1000a57a:	e7da      	b.n	1000a532 <_free_r+0x26>
1000a57c:	d902      	bls.n	1000a584 <_free_r+0x78>
1000a57e:	230c      	movs	r3, #12
1000a580:	6003      	str	r3, [r0, #0]
1000a582:	e7d6      	b.n	1000a532 <_free_r+0x26>
1000a584:	6825      	ldr	r5, [r4, #0]
1000a586:	1961      	adds	r1, r4, r5
1000a588:	428b      	cmp	r3, r1
1000a58a:	bf04      	itt	eq
1000a58c:	6819      	ldreq	r1, [r3, #0]
1000a58e:	685b      	ldreq	r3, [r3, #4]
1000a590:	6063      	str	r3, [r4, #4]
1000a592:	bf04      	itt	eq
1000a594:	1949      	addeq	r1, r1, r5
1000a596:	6021      	streq	r1, [r4, #0]
1000a598:	6054      	str	r4, [r2, #4]
1000a59a:	e7ca      	b.n	1000a532 <_free_r+0x26>
1000a59c:	b003      	add	sp, #12
1000a59e:	bd30      	pop	{r4, r5, pc}
1000a5a0:	100207dc 	.word	0x100207dc

1000a5a4 <sbrk_aligned>:
1000a5a4:	b570      	push	{r4, r5, r6, lr}
1000a5a6:	4e0e      	ldr	r6, [pc, #56]	; (1000a5e0 <sbrk_aligned+0x3c>)
1000a5a8:	460c      	mov	r4, r1
1000a5aa:	6831      	ldr	r1, [r6, #0]
1000a5ac:	4605      	mov	r5, r0
1000a5ae:	b911      	cbnz	r1, 1000a5b6 <sbrk_aligned+0x12>
1000a5b0:	f000 fb7a 	bl	1000aca8 <_sbrk_r>
1000a5b4:	6030      	str	r0, [r6, #0]
1000a5b6:	4621      	mov	r1, r4
1000a5b8:	4628      	mov	r0, r5
1000a5ba:	f000 fb75 	bl	1000aca8 <_sbrk_r>
1000a5be:	1c43      	adds	r3, r0, #1
1000a5c0:	d00a      	beq.n	1000a5d8 <sbrk_aligned+0x34>
1000a5c2:	1cc4      	adds	r4, r0, #3
1000a5c4:	f024 0403 	bic.w	r4, r4, #3
1000a5c8:	42a0      	cmp	r0, r4
1000a5ca:	d007      	beq.n	1000a5dc <sbrk_aligned+0x38>
1000a5cc:	1a21      	subs	r1, r4, r0
1000a5ce:	4628      	mov	r0, r5
1000a5d0:	f000 fb6a 	bl	1000aca8 <_sbrk_r>
1000a5d4:	3001      	adds	r0, #1
1000a5d6:	d101      	bne.n	1000a5dc <sbrk_aligned+0x38>
1000a5d8:	f04f 34ff 	mov.w	r4, #4294967295
1000a5dc:	4620      	mov	r0, r4
1000a5de:	bd70      	pop	{r4, r5, r6, pc}
1000a5e0:	100207e0 	.word	0x100207e0

1000a5e4 <_malloc_r>:
1000a5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000a5e8:	1ccd      	adds	r5, r1, #3
1000a5ea:	f025 0503 	bic.w	r5, r5, #3
1000a5ee:	3508      	adds	r5, #8
1000a5f0:	2d0c      	cmp	r5, #12
1000a5f2:	bf38      	it	cc
1000a5f4:	250c      	movcc	r5, #12
1000a5f6:	2d00      	cmp	r5, #0
1000a5f8:	4607      	mov	r7, r0
1000a5fa:	db01      	blt.n	1000a600 <_malloc_r+0x1c>
1000a5fc:	42a9      	cmp	r1, r5
1000a5fe:	d905      	bls.n	1000a60c <_malloc_r+0x28>
1000a600:	230c      	movs	r3, #12
1000a602:	603b      	str	r3, [r7, #0]
1000a604:	2600      	movs	r6, #0
1000a606:	4630      	mov	r0, r6
1000a608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000a60c:	4e2e      	ldr	r6, [pc, #184]	; (1000a6c8 <_malloc_r+0xe4>)
1000a60e:	f000 ff45 	bl	1000b49c <__malloc_lock>
1000a612:	6833      	ldr	r3, [r6, #0]
1000a614:	461c      	mov	r4, r3
1000a616:	bb34      	cbnz	r4, 1000a666 <_malloc_r+0x82>
1000a618:	4629      	mov	r1, r5
1000a61a:	4638      	mov	r0, r7
1000a61c:	f7ff ffc2 	bl	1000a5a4 <sbrk_aligned>
1000a620:	1c43      	adds	r3, r0, #1
1000a622:	4604      	mov	r4, r0
1000a624:	d14d      	bne.n	1000a6c2 <_malloc_r+0xde>
1000a626:	6834      	ldr	r4, [r6, #0]
1000a628:	4626      	mov	r6, r4
1000a62a:	2e00      	cmp	r6, #0
1000a62c:	d140      	bne.n	1000a6b0 <_malloc_r+0xcc>
1000a62e:	6823      	ldr	r3, [r4, #0]
1000a630:	4631      	mov	r1, r6
1000a632:	4638      	mov	r0, r7
1000a634:	eb04 0803 	add.w	r8, r4, r3
1000a638:	f000 fb36 	bl	1000aca8 <_sbrk_r>
1000a63c:	4580      	cmp	r8, r0
1000a63e:	d13a      	bne.n	1000a6b6 <_malloc_r+0xd2>
1000a640:	6821      	ldr	r1, [r4, #0]
1000a642:	3503      	adds	r5, #3
1000a644:	1a6d      	subs	r5, r5, r1
1000a646:	f025 0503 	bic.w	r5, r5, #3
1000a64a:	3508      	adds	r5, #8
1000a64c:	2d0c      	cmp	r5, #12
1000a64e:	bf38      	it	cc
1000a650:	250c      	movcc	r5, #12
1000a652:	4629      	mov	r1, r5
1000a654:	4638      	mov	r0, r7
1000a656:	f7ff ffa5 	bl	1000a5a4 <sbrk_aligned>
1000a65a:	3001      	adds	r0, #1
1000a65c:	d02b      	beq.n	1000a6b6 <_malloc_r+0xd2>
1000a65e:	6823      	ldr	r3, [r4, #0]
1000a660:	442b      	add	r3, r5
1000a662:	6023      	str	r3, [r4, #0]
1000a664:	e00e      	b.n	1000a684 <_malloc_r+0xa0>
1000a666:	6822      	ldr	r2, [r4, #0]
1000a668:	1b52      	subs	r2, r2, r5
1000a66a:	d41e      	bmi.n	1000a6aa <_malloc_r+0xc6>
1000a66c:	2a0b      	cmp	r2, #11
1000a66e:	d916      	bls.n	1000a69e <_malloc_r+0xba>
1000a670:	1961      	adds	r1, r4, r5
1000a672:	42a3      	cmp	r3, r4
1000a674:	6025      	str	r5, [r4, #0]
1000a676:	bf18      	it	ne
1000a678:	6059      	strne	r1, [r3, #4]
1000a67a:	6863      	ldr	r3, [r4, #4]
1000a67c:	bf08      	it	eq
1000a67e:	6031      	streq	r1, [r6, #0]
1000a680:	5162      	str	r2, [r4, r5]
1000a682:	604b      	str	r3, [r1, #4]
1000a684:	4638      	mov	r0, r7
1000a686:	f104 060b 	add.w	r6, r4, #11
1000a68a:	f000 ff0d 	bl	1000b4a8 <__malloc_unlock>
1000a68e:	f026 0607 	bic.w	r6, r6, #7
1000a692:	1d23      	adds	r3, r4, #4
1000a694:	1af2      	subs	r2, r6, r3
1000a696:	d0b6      	beq.n	1000a606 <_malloc_r+0x22>
1000a698:	1b9b      	subs	r3, r3, r6
1000a69a:	50a3      	str	r3, [r4, r2]
1000a69c:	e7b3      	b.n	1000a606 <_malloc_r+0x22>
1000a69e:	6862      	ldr	r2, [r4, #4]
1000a6a0:	42a3      	cmp	r3, r4
1000a6a2:	bf0c      	ite	eq
1000a6a4:	6032      	streq	r2, [r6, #0]
1000a6a6:	605a      	strne	r2, [r3, #4]
1000a6a8:	e7ec      	b.n	1000a684 <_malloc_r+0xa0>
1000a6aa:	4623      	mov	r3, r4
1000a6ac:	6864      	ldr	r4, [r4, #4]
1000a6ae:	e7b2      	b.n	1000a616 <_malloc_r+0x32>
1000a6b0:	4634      	mov	r4, r6
1000a6b2:	6876      	ldr	r6, [r6, #4]
1000a6b4:	e7b9      	b.n	1000a62a <_malloc_r+0x46>
1000a6b6:	230c      	movs	r3, #12
1000a6b8:	603b      	str	r3, [r7, #0]
1000a6ba:	4638      	mov	r0, r7
1000a6bc:	f000 fef4 	bl	1000b4a8 <__malloc_unlock>
1000a6c0:	e7a1      	b.n	1000a606 <_malloc_r+0x22>
1000a6c2:	6025      	str	r5, [r4, #0]
1000a6c4:	e7de      	b.n	1000a684 <_malloc_r+0xa0>
1000a6c6:	bf00      	nop
1000a6c8:	100207dc 	.word	0x100207dc

1000a6cc <__sfputc_r>:
1000a6cc:	6893      	ldr	r3, [r2, #8]
1000a6ce:	3b01      	subs	r3, #1
1000a6d0:	2b00      	cmp	r3, #0
1000a6d2:	b410      	push	{r4}
1000a6d4:	6093      	str	r3, [r2, #8]
1000a6d6:	da08      	bge.n	1000a6ea <__sfputc_r+0x1e>
1000a6d8:	6994      	ldr	r4, [r2, #24]
1000a6da:	42a3      	cmp	r3, r4
1000a6dc:	db01      	blt.n	1000a6e2 <__sfputc_r+0x16>
1000a6de:	290a      	cmp	r1, #10
1000a6e0:	d103      	bne.n	1000a6ea <__sfputc_r+0x1e>
1000a6e2:	f85d 4b04 	ldr.w	r4, [sp], #4
1000a6e6:	f000 bbd7 	b.w	1000ae98 <__swbuf_r>
1000a6ea:	6813      	ldr	r3, [r2, #0]
1000a6ec:	1c58      	adds	r0, r3, #1
1000a6ee:	6010      	str	r0, [r2, #0]
1000a6f0:	7019      	strb	r1, [r3, #0]
1000a6f2:	4608      	mov	r0, r1
1000a6f4:	f85d 4b04 	ldr.w	r4, [sp], #4
1000a6f8:	4770      	bx	lr

1000a6fa <__sfputs_r>:
1000a6fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000a6fc:	4606      	mov	r6, r0
1000a6fe:	460f      	mov	r7, r1
1000a700:	4614      	mov	r4, r2
1000a702:	18d5      	adds	r5, r2, r3
1000a704:	42ac      	cmp	r4, r5
1000a706:	d101      	bne.n	1000a70c <__sfputs_r+0x12>
1000a708:	2000      	movs	r0, #0
1000a70a:	e007      	b.n	1000a71c <__sfputs_r+0x22>
1000a70c:	f814 1b01 	ldrb.w	r1, [r4], #1
1000a710:	463a      	mov	r2, r7
1000a712:	4630      	mov	r0, r6
1000a714:	f7ff ffda 	bl	1000a6cc <__sfputc_r>
1000a718:	1c43      	adds	r3, r0, #1
1000a71a:	d1f3      	bne.n	1000a704 <__sfputs_r+0xa>
1000a71c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

1000a720 <_vfiprintf_r>:
1000a720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000a724:	460d      	mov	r5, r1
1000a726:	b09d      	sub	sp, #116	; 0x74
1000a728:	4614      	mov	r4, r2
1000a72a:	4698      	mov	r8, r3
1000a72c:	4606      	mov	r6, r0
1000a72e:	b118      	cbz	r0, 1000a738 <_vfiprintf_r+0x18>
1000a730:	6983      	ldr	r3, [r0, #24]
1000a732:	b90b      	cbnz	r3, 1000a738 <_vfiprintf_r+0x18>
1000a734:	f000 fd92 	bl	1000b25c <__sinit>
1000a738:	4b89      	ldr	r3, [pc, #548]	; (1000a960 <_vfiprintf_r+0x240>)
1000a73a:	429d      	cmp	r5, r3
1000a73c:	d11b      	bne.n	1000a776 <_vfiprintf_r+0x56>
1000a73e:	6875      	ldr	r5, [r6, #4]
1000a740:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1000a742:	07d9      	lsls	r1, r3, #31
1000a744:	d405      	bmi.n	1000a752 <_vfiprintf_r+0x32>
1000a746:	89ab      	ldrh	r3, [r5, #12]
1000a748:	059a      	lsls	r2, r3, #22
1000a74a:	d402      	bmi.n	1000a752 <_vfiprintf_r+0x32>
1000a74c:	6da8      	ldr	r0, [r5, #88]	; 0x58
1000a74e:	f000 fe23 	bl	1000b398 <__retarget_lock_acquire_recursive>
1000a752:	89ab      	ldrh	r3, [r5, #12]
1000a754:	071b      	lsls	r3, r3, #28
1000a756:	d501      	bpl.n	1000a75c <_vfiprintf_r+0x3c>
1000a758:	692b      	ldr	r3, [r5, #16]
1000a75a:	b9eb      	cbnz	r3, 1000a798 <_vfiprintf_r+0x78>
1000a75c:	4629      	mov	r1, r5
1000a75e:	4630      	mov	r0, r6
1000a760:	f000 fbec 	bl	1000af3c <__swsetup_r>
1000a764:	b1c0      	cbz	r0, 1000a798 <_vfiprintf_r+0x78>
1000a766:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1000a768:	07dc      	lsls	r4, r3, #31
1000a76a:	d50e      	bpl.n	1000a78a <_vfiprintf_r+0x6a>
1000a76c:	f04f 30ff 	mov.w	r0, #4294967295
1000a770:	b01d      	add	sp, #116	; 0x74
1000a772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000a776:	4b7b      	ldr	r3, [pc, #492]	; (1000a964 <_vfiprintf_r+0x244>)
1000a778:	429d      	cmp	r5, r3
1000a77a:	d101      	bne.n	1000a780 <_vfiprintf_r+0x60>
1000a77c:	68b5      	ldr	r5, [r6, #8]
1000a77e:	e7df      	b.n	1000a740 <_vfiprintf_r+0x20>
1000a780:	4b79      	ldr	r3, [pc, #484]	; (1000a968 <_vfiprintf_r+0x248>)
1000a782:	429d      	cmp	r5, r3
1000a784:	bf08      	it	eq
1000a786:	68f5      	ldreq	r5, [r6, #12]
1000a788:	e7da      	b.n	1000a740 <_vfiprintf_r+0x20>
1000a78a:	89ab      	ldrh	r3, [r5, #12]
1000a78c:	0598      	lsls	r0, r3, #22
1000a78e:	d4ed      	bmi.n	1000a76c <_vfiprintf_r+0x4c>
1000a790:	6da8      	ldr	r0, [r5, #88]	; 0x58
1000a792:	f000 fe02 	bl	1000b39a <__retarget_lock_release_recursive>
1000a796:	e7e9      	b.n	1000a76c <_vfiprintf_r+0x4c>
1000a798:	2300      	movs	r3, #0
1000a79a:	9309      	str	r3, [sp, #36]	; 0x24
1000a79c:	2320      	movs	r3, #32
1000a79e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1000a7a2:	f8cd 800c 	str.w	r8, [sp, #12]
1000a7a6:	2330      	movs	r3, #48	; 0x30
1000a7a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 1000a96c <_vfiprintf_r+0x24c>
1000a7ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1000a7b0:	f04f 0901 	mov.w	r9, #1
1000a7b4:	4623      	mov	r3, r4
1000a7b6:	469a      	mov	sl, r3
1000a7b8:	f813 2b01 	ldrb.w	r2, [r3], #1
1000a7bc:	b10a      	cbz	r2, 1000a7c2 <_vfiprintf_r+0xa2>
1000a7be:	2a25      	cmp	r2, #37	; 0x25
1000a7c0:	d1f9      	bne.n	1000a7b6 <_vfiprintf_r+0x96>
1000a7c2:	ebba 0b04 	subs.w	fp, sl, r4
1000a7c6:	d00b      	beq.n	1000a7e0 <_vfiprintf_r+0xc0>
1000a7c8:	465b      	mov	r3, fp
1000a7ca:	4622      	mov	r2, r4
1000a7cc:	4629      	mov	r1, r5
1000a7ce:	4630      	mov	r0, r6
1000a7d0:	f7ff ff93 	bl	1000a6fa <__sfputs_r>
1000a7d4:	3001      	adds	r0, #1
1000a7d6:	f000 80aa 	beq.w	1000a92e <_vfiprintf_r+0x20e>
1000a7da:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000a7dc:	445a      	add	r2, fp
1000a7de:	9209      	str	r2, [sp, #36]	; 0x24
1000a7e0:	f89a 3000 	ldrb.w	r3, [sl]
1000a7e4:	2b00      	cmp	r3, #0
1000a7e6:	f000 80a2 	beq.w	1000a92e <_vfiprintf_r+0x20e>
1000a7ea:	2300      	movs	r3, #0
1000a7ec:	f04f 32ff 	mov.w	r2, #4294967295
1000a7f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
1000a7f4:	f10a 0a01 	add.w	sl, sl, #1
1000a7f8:	9304      	str	r3, [sp, #16]
1000a7fa:	9307      	str	r3, [sp, #28]
1000a7fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1000a800:	931a      	str	r3, [sp, #104]	; 0x68
1000a802:	4654      	mov	r4, sl
1000a804:	2205      	movs	r2, #5
1000a806:	f814 1b01 	ldrb.w	r1, [r4], #1
1000a80a:	4858      	ldr	r0, [pc, #352]	; (1000a96c <_vfiprintf_r+0x24c>)
1000a80c:	f7f5 fc30 	bl	10000070 <memchr>
1000a810:	9a04      	ldr	r2, [sp, #16]
1000a812:	b9d8      	cbnz	r0, 1000a84c <_vfiprintf_r+0x12c>
1000a814:	06d1      	lsls	r1, r2, #27
1000a816:	bf44      	itt	mi
1000a818:	2320      	movmi	r3, #32
1000a81a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1000a81e:	0713      	lsls	r3, r2, #28
1000a820:	bf44      	itt	mi
1000a822:	232b      	movmi	r3, #43	; 0x2b
1000a824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1000a828:	f89a 3000 	ldrb.w	r3, [sl]
1000a82c:	2b2a      	cmp	r3, #42	; 0x2a
1000a82e:	d015      	beq.n	1000a85c <_vfiprintf_r+0x13c>
1000a830:	9a07      	ldr	r2, [sp, #28]
1000a832:	4654      	mov	r4, sl
1000a834:	2000      	movs	r0, #0
1000a836:	f04f 0c0a 	mov.w	ip, #10
1000a83a:	4621      	mov	r1, r4
1000a83c:	f811 3b01 	ldrb.w	r3, [r1], #1
1000a840:	3b30      	subs	r3, #48	; 0x30
1000a842:	2b09      	cmp	r3, #9
1000a844:	d94e      	bls.n	1000a8e4 <_vfiprintf_r+0x1c4>
1000a846:	b1b0      	cbz	r0, 1000a876 <_vfiprintf_r+0x156>
1000a848:	9207      	str	r2, [sp, #28]
1000a84a:	e014      	b.n	1000a876 <_vfiprintf_r+0x156>
1000a84c:	eba0 0308 	sub.w	r3, r0, r8
1000a850:	fa09 f303 	lsl.w	r3, r9, r3
1000a854:	4313      	orrs	r3, r2
1000a856:	9304      	str	r3, [sp, #16]
1000a858:	46a2      	mov	sl, r4
1000a85a:	e7d2      	b.n	1000a802 <_vfiprintf_r+0xe2>
1000a85c:	9b03      	ldr	r3, [sp, #12]
1000a85e:	1d19      	adds	r1, r3, #4
1000a860:	681b      	ldr	r3, [r3, #0]
1000a862:	9103      	str	r1, [sp, #12]
1000a864:	2b00      	cmp	r3, #0
1000a866:	bfbb      	ittet	lt
1000a868:	425b      	neglt	r3, r3
1000a86a:	f042 0202 	orrlt.w	r2, r2, #2
1000a86e:	9307      	strge	r3, [sp, #28]
1000a870:	9307      	strlt	r3, [sp, #28]
1000a872:	bfb8      	it	lt
1000a874:	9204      	strlt	r2, [sp, #16]
1000a876:	7823      	ldrb	r3, [r4, #0]
1000a878:	2b2e      	cmp	r3, #46	; 0x2e
1000a87a:	d10c      	bne.n	1000a896 <_vfiprintf_r+0x176>
1000a87c:	7863      	ldrb	r3, [r4, #1]
1000a87e:	2b2a      	cmp	r3, #42	; 0x2a
1000a880:	d135      	bne.n	1000a8ee <_vfiprintf_r+0x1ce>
1000a882:	9b03      	ldr	r3, [sp, #12]
1000a884:	1d1a      	adds	r2, r3, #4
1000a886:	681b      	ldr	r3, [r3, #0]
1000a888:	9203      	str	r2, [sp, #12]
1000a88a:	2b00      	cmp	r3, #0
1000a88c:	bfb8      	it	lt
1000a88e:	f04f 33ff 	movlt.w	r3, #4294967295
1000a892:	3402      	adds	r4, #2
1000a894:	9305      	str	r3, [sp, #20]
1000a896:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 1000a97c <_vfiprintf_r+0x25c>
1000a89a:	7821      	ldrb	r1, [r4, #0]
1000a89c:	2203      	movs	r2, #3
1000a89e:	4650      	mov	r0, sl
1000a8a0:	f7f5 fbe6 	bl	10000070 <memchr>
1000a8a4:	b140      	cbz	r0, 1000a8b8 <_vfiprintf_r+0x198>
1000a8a6:	2340      	movs	r3, #64	; 0x40
1000a8a8:	eba0 000a 	sub.w	r0, r0, sl
1000a8ac:	fa03 f000 	lsl.w	r0, r3, r0
1000a8b0:	9b04      	ldr	r3, [sp, #16]
1000a8b2:	4303      	orrs	r3, r0
1000a8b4:	3401      	adds	r4, #1
1000a8b6:	9304      	str	r3, [sp, #16]
1000a8b8:	f814 1b01 	ldrb.w	r1, [r4], #1
1000a8bc:	482c      	ldr	r0, [pc, #176]	; (1000a970 <_vfiprintf_r+0x250>)
1000a8be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1000a8c2:	2206      	movs	r2, #6
1000a8c4:	f7f5 fbd4 	bl	10000070 <memchr>
1000a8c8:	2800      	cmp	r0, #0
1000a8ca:	d03f      	beq.n	1000a94c <_vfiprintf_r+0x22c>
1000a8cc:	4b29      	ldr	r3, [pc, #164]	; (1000a974 <_vfiprintf_r+0x254>)
1000a8ce:	bb1b      	cbnz	r3, 1000a918 <_vfiprintf_r+0x1f8>
1000a8d0:	9b03      	ldr	r3, [sp, #12]
1000a8d2:	3307      	adds	r3, #7
1000a8d4:	f023 0307 	bic.w	r3, r3, #7
1000a8d8:	3308      	adds	r3, #8
1000a8da:	9303      	str	r3, [sp, #12]
1000a8dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000a8de:	443b      	add	r3, r7
1000a8e0:	9309      	str	r3, [sp, #36]	; 0x24
1000a8e2:	e767      	b.n	1000a7b4 <_vfiprintf_r+0x94>
1000a8e4:	fb0c 3202 	mla	r2, ip, r2, r3
1000a8e8:	460c      	mov	r4, r1
1000a8ea:	2001      	movs	r0, #1
1000a8ec:	e7a5      	b.n	1000a83a <_vfiprintf_r+0x11a>
1000a8ee:	2300      	movs	r3, #0
1000a8f0:	3401      	adds	r4, #1
1000a8f2:	9305      	str	r3, [sp, #20]
1000a8f4:	4619      	mov	r1, r3
1000a8f6:	f04f 0c0a 	mov.w	ip, #10
1000a8fa:	4620      	mov	r0, r4
1000a8fc:	f810 2b01 	ldrb.w	r2, [r0], #1
1000a900:	3a30      	subs	r2, #48	; 0x30
1000a902:	2a09      	cmp	r2, #9
1000a904:	d903      	bls.n	1000a90e <_vfiprintf_r+0x1ee>
1000a906:	2b00      	cmp	r3, #0
1000a908:	d0c5      	beq.n	1000a896 <_vfiprintf_r+0x176>
1000a90a:	9105      	str	r1, [sp, #20]
1000a90c:	e7c3      	b.n	1000a896 <_vfiprintf_r+0x176>
1000a90e:	fb0c 2101 	mla	r1, ip, r1, r2
1000a912:	4604      	mov	r4, r0
1000a914:	2301      	movs	r3, #1
1000a916:	e7f0      	b.n	1000a8fa <_vfiprintf_r+0x1da>
1000a918:	ab03      	add	r3, sp, #12
1000a91a:	9300      	str	r3, [sp, #0]
1000a91c:	462a      	mov	r2, r5
1000a91e:	4b16      	ldr	r3, [pc, #88]	; (1000a978 <_vfiprintf_r+0x258>)
1000a920:	a904      	add	r1, sp, #16
1000a922:	4630      	mov	r0, r6
1000a924:	f3af 8000 	nop.w
1000a928:	4607      	mov	r7, r0
1000a92a:	1c78      	adds	r0, r7, #1
1000a92c:	d1d6      	bne.n	1000a8dc <_vfiprintf_r+0x1bc>
1000a92e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1000a930:	07d9      	lsls	r1, r3, #31
1000a932:	d405      	bmi.n	1000a940 <_vfiprintf_r+0x220>
1000a934:	89ab      	ldrh	r3, [r5, #12]
1000a936:	059a      	lsls	r2, r3, #22
1000a938:	d402      	bmi.n	1000a940 <_vfiprintf_r+0x220>
1000a93a:	6da8      	ldr	r0, [r5, #88]	; 0x58
1000a93c:	f000 fd2d 	bl	1000b39a <__retarget_lock_release_recursive>
1000a940:	89ab      	ldrh	r3, [r5, #12]
1000a942:	065b      	lsls	r3, r3, #25
1000a944:	f53f af12 	bmi.w	1000a76c <_vfiprintf_r+0x4c>
1000a948:	9809      	ldr	r0, [sp, #36]	; 0x24
1000a94a:	e711      	b.n	1000a770 <_vfiprintf_r+0x50>
1000a94c:	ab03      	add	r3, sp, #12
1000a94e:	9300      	str	r3, [sp, #0]
1000a950:	462a      	mov	r2, r5
1000a952:	4b09      	ldr	r3, [pc, #36]	; (1000a978 <_vfiprintf_r+0x258>)
1000a954:	a904      	add	r1, sp, #16
1000a956:	4630      	mov	r0, r6
1000a958:	f000 f880 	bl	1000aa5c <_printf_i>
1000a95c:	e7e4      	b.n	1000a928 <_vfiprintf_r+0x208>
1000a95e:	bf00      	nop
1000a960:	1000bf68 	.word	0x1000bf68
1000a964:	1000bf88 	.word	0x1000bf88
1000a968:	1000bf48 	.word	0x1000bf48
1000a96c:	1000be14 	.word	0x1000be14
1000a970:	1000be1e 	.word	0x1000be1e
1000a974:	00000000 	.word	0x00000000
1000a978:	1000a6fb 	.word	0x1000a6fb
1000a97c:	1000be1a 	.word	0x1000be1a

1000a980 <_printf_common>:
1000a980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000a984:	4616      	mov	r6, r2
1000a986:	4699      	mov	r9, r3
1000a988:	688a      	ldr	r2, [r1, #8]
1000a98a:	690b      	ldr	r3, [r1, #16]
1000a98c:	f8dd 8020 	ldr.w	r8, [sp, #32]
1000a990:	4293      	cmp	r3, r2
1000a992:	bfb8      	it	lt
1000a994:	4613      	movlt	r3, r2
1000a996:	6033      	str	r3, [r6, #0]
1000a998:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1000a99c:	4607      	mov	r7, r0
1000a99e:	460c      	mov	r4, r1
1000a9a0:	b10a      	cbz	r2, 1000a9a6 <_printf_common+0x26>
1000a9a2:	3301      	adds	r3, #1
1000a9a4:	6033      	str	r3, [r6, #0]
1000a9a6:	6823      	ldr	r3, [r4, #0]
1000a9a8:	0699      	lsls	r1, r3, #26
1000a9aa:	bf42      	ittt	mi
1000a9ac:	6833      	ldrmi	r3, [r6, #0]
1000a9ae:	3302      	addmi	r3, #2
1000a9b0:	6033      	strmi	r3, [r6, #0]
1000a9b2:	6825      	ldr	r5, [r4, #0]
1000a9b4:	f015 0506 	ands.w	r5, r5, #6
1000a9b8:	d106      	bne.n	1000a9c8 <_printf_common+0x48>
1000a9ba:	f104 0a19 	add.w	sl, r4, #25
1000a9be:	68e3      	ldr	r3, [r4, #12]
1000a9c0:	6832      	ldr	r2, [r6, #0]
1000a9c2:	1a9b      	subs	r3, r3, r2
1000a9c4:	42ab      	cmp	r3, r5
1000a9c6:	dc26      	bgt.n	1000aa16 <_printf_common+0x96>
1000a9c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
1000a9cc:	1e13      	subs	r3, r2, #0
1000a9ce:	6822      	ldr	r2, [r4, #0]
1000a9d0:	bf18      	it	ne
1000a9d2:	2301      	movne	r3, #1
1000a9d4:	0692      	lsls	r2, r2, #26
1000a9d6:	d42b      	bmi.n	1000aa30 <_printf_common+0xb0>
1000a9d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
1000a9dc:	4649      	mov	r1, r9
1000a9de:	4638      	mov	r0, r7
1000a9e0:	47c0      	blx	r8
1000a9e2:	3001      	adds	r0, #1
1000a9e4:	d01e      	beq.n	1000aa24 <_printf_common+0xa4>
1000a9e6:	6823      	ldr	r3, [r4, #0]
1000a9e8:	68e5      	ldr	r5, [r4, #12]
1000a9ea:	6832      	ldr	r2, [r6, #0]
1000a9ec:	f003 0306 	and.w	r3, r3, #6
1000a9f0:	2b04      	cmp	r3, #4
1000a9f2:	bf08      	it	eq
1000a9f4:	1aad      	subeq	r5, r5, r2
1000a9f6:	68a3      	ldr	r3, [r4, #8]
1000a9f8:	6922      	ldr	r2, [r4, #16]
1000a9fa:	bf0c      	ite	eq
1000a9fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1000aa00:	2500      	movne	r5, #0
1000aa02:	4293      	cmp	r3, r2
1000aa04:	bfc4      	itt	gt
1000aa06:	1a9b      	subgt	r3, r3, r2
1000aa08:	18ed      	addgt	r5, r5, r3
1000aa0a:	2600      	movs	r6, #0
1000aa0c:	341a      	adds	r4, #26
1000aa0e:	42b5      	cmp	r5, r6
1000aa10:	d11a      	bne.n	1000aa48 <_printf_common+0xc8>
1000aa12:	2000      	movs	r0, #0
1000aa14:	e008      	b.n	1000aa28 <_printf_common+0xa8>
1000aa16:	2301      	movs	r3, #1
1000aa18:	4652      	mov	r2, sl
1000aa1a:	4649      	mov	r1, r9
1000aa1c:	4638      	mov	r0, r7
1000aa1e:	47c0      	blx	r8
1000aa20:	3001      	adds	r0, #1
1000aa22:	d103      	bne.n	1000aa2c <_printf_common+0xac>
1000aa24:	f04f 30ff 	mov.w	r0, #4294967295
1000aa28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000aa2c:	3501      	adds	r5, #1
1000aa2e:	e7c6      	b.n	1000a9be <_printf_common+0x3e>
1000aa30:	18e1      	adds	r1, r4, r3
1000aa32:	1c5a      	adds	r2, r3, #1
1000aa34:	2030      	movs	r0, #48	; 0x30
1000aa36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1000aa3a:	4422      	add	r2, r4
1000aa3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1000aa40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1000aa44:	3302      	adds	r3, #2
1000aa46:	e7c7      	b.n	1000a9d8 <_printf_common+0x58>
1000aa48:	2301      	movs	r3, #1
1000aa4a:	4622      	mov	r2, r4
1000aa4c:	4649      	mov	r1, r9
1000aa4e:	4638      	mov	r0, r7
1000aa50:	47c0      	blx	r8
1000aa52:	3001      	adds	r0, #1
1000aa54:	d0e6      	beq.n	1000aa24 <_printf_common+0xa4>
1000aa56:	3601      	adds	r6, #1
1000aa58:	e7d9      	b.n	1000aa0e <_printf_common+0x8e>
	...

1000aa5c <_printf_i>:
1000aa5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
1000aa60:	7e0f      	ldrb	r7, [r1, #24]
1000aa62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
1000aa64:	2f78      	cmp	r7, #120	; 0x78
1000aa66:	4691      	mov	r9, r2
1000aa68:	4680      	mov	r8, r0
1000aa6a:	460c      	mov	r4, r1
1000aa6c:	469a      	mov	sl, r3
1000aa6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
1000aa72:	d807      	bhi.n	1000aa84 <_printf_i+0x28>
1000aa74:	2f62      	cmp	r7, #98	; 0x62
1000aa76:	d80a      	bhi.n	1000aa8e <_printf_i+0x32>
1000aa78:	2f00      	cmp	r7, #0
1000aa7a:	f000 80d8 	beq.w	1000ac2e <_printf_i+0x1d2>
1000aa7e:	2f58      	cmp	r7, #88	; 0x58
1000aa80:	f000 80a3 	beq.w	1000abca <_printf_i+0x16e>
1000aa84:	f104 0542 	add.w	r5, r4, #66	; 0x42
1000aa88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
1000aa8c:	e03a      	b.n	1000ab04 <_printf_i+0xa8>
1000aa8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
1000aa92:	2b15      	cmp	r3, #21
1000aa94:	d8f6      	bhi.n	1000aa84 <_printf_i+0x28>
1000aa96:	a101      	add	r1, pc, #4	; (adr r1, 1000aa9c <_printf_i+0x40>)
1000aa98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
1000aa9c:	1000aaf5 	.word	0x1000aaf5
1000aaa0:	1000ab09 	.word	0x1000ab09
1000aaa4:	1000aa85 	.word	0x1000aa85
1000aaa8:	1000aa85 	.word	0x1000aa85
1000aaac:	1000aa85 	.word	0x1000aa85
1000aab0:	1000aa85 	.word	0x1000aa85
1000aab4:	1000ab09 	.word	0x1000ab09
1000aab8:	1000aa85 	.word	0x1000aa85
1000aabc:	1000aa85 	.word	0x1000aa85
1000aac0:	1000aa85 	.word	0x1000aa85
1000aac4:	1000aa85 	.word	0x1000aa85
1000aac8:	1000ac15 	.word	0x1000ac15
1000aacc:	1000ab39 	.word	0x1000ab39
1000aad0:	1000abf7 	.word	0x1000abf7
1000aad4:	1000aa85 	.word	0x1000aa85
1000aad8:	1000aa85 	.word	0x1000aa85
1000aadc:	1000ac37 	.word	0x1000ac37
1000aae0:	1000aa85 	.word	0x1000aa85
1000aae4:	1000ab39 	.word	0x1000ab39
1000aae8:	1000aa85 	.word	0x1000aa85
1000aaec:	1000aa85 	.word	0x1000aa85
1000aaf0:	1000abff 	.word	0x1000abff
1000aaf4:	682b      	ldr	r3, [r5, #0]
1000aaf6:	1d1a      	adds	r2, r3, #4
1000aaf8:	681b      	ldr	r3, [r3, #0]
1000aafa:	602a      	str	r2, [r5, #0]
1000aafc:	f104 0542 	add.w	r5, r4, #66	; 0x42
1000ab00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1000ab04:	2301      	movs	r3, #1
1000ab06:	e0a3      	b.n	1000ac50 <_printf_i+0x1f4>
1000ab08:	6820      	ldr	r0, [r4, #0]
1000ab0a:	6829      	ldr	r1, [r5, #0]
1000ab0c:	0606      	lsls	r6, r0, #24
1000ab0e:	f101 0304 	add.w	r3, r1, #4
1000ab12:	d50a      	bpl.n	1000ab2a <_printf_i+0xce>
1000ab14:	680e      	ldr	r6, [r1, #0]
1000ab16:	602b      	str	r3, [r5, #0]
1000ab18:	2e00      	cmp	r6, #0
1000ab1a:	da03      	bge.n	1000ab24 <_printf_i+0xc8>
1000ab1c:	232d      	movs	r3, #45	; 0x2d
1000ab1e:	4276      	negs	r6, r6
1000ab20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000ab24:	485e      	ldr	r0, [pc, #376]	; (1000aca0 <_printf_i+0x244>)
1000ab26:	230a      	movs	r3, #10
1000ab28:	e019      	b.n	1000ab5e <_printf_i+0x102>
1000ab2a:	680e      	ldr	r6, [r1, #0]
1000ab2c:	602b      	str	r3, [r5, #0]
1000ab2e:	f010 0f40 	tst.w	r0, #64	; 0x40
1000ab32:	bf18      	it	ne
1000ab34:	b236      	sxthne	r6, r6
1000ab36:	e7ef      	b.n	1000ab18 <_printf_i+0xbc>
1000ab38:	682b      	ldr	r3, [r5, #0]
1000ab3a:	6820      	ldr	r0, [r4, #0]
1000ab3c:	1d19      	adds	r1, r3, #4
1000ab3e:	6029      	str	r1, [r5, #0]
1000ab40:	0601      	lsls	r1, r0, #24
1000ab42:	d501      	bpl.n	1000ab48 <_printf_i+0xec>
1000ab44:	681e      	ldr	r6, [r3, #0]
1000ab46:	e002      	b.n	1000ab4e <_printf_i+0xf2>
1000ab48:	0646      	lsls	r6, r0, #25
1000ab4a:	d5fb      	bpl.n	1000ab44 <_printf_i+0xe8>
1000ab4c:	881e      	ldrh	r6, [r3, #0]
1000ab4e:	4854      	ldr	r0, [pc, #336]	; (1000aca0 <_printf_i+0x244>)
1000ab50:	2f6f      	cmp	r7, #111	; 0x6f
1000ab52:	bf0c      	ite	eq
1000ab54:	2308      	moveq	r3, #8
1000ab56:	230a      	movne	r3, #10
1000ab58:	2100      	movs	r1, #0
1000ab5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1000ab5e:	6865      	ldr	r5, [r4, #4]
1000ab60:	60a5      	str	r5, [r4, #8]
1000ab62:	2d00      	cmp	r5, #0
1000ab64:	bfa2      	ittt	ge
1000ab66:	6821      	ldrge	r1, [r4, #0]
1000ab68:	f021 0104 	bicge.w	r1, r1, #4
1000ab6c:	6021      	strge	r1, [r4, #0]
1000ab6e:	b90e      	cbnz	r6, 1000ab74 <_printf_i+0x118>
1000ab70:	2d00      	cmp	r5, #0
1000ab72:	d04d      	beq.n	1000ac10 <_printf_i+0x1b4>
1000ab74:	4615      	mov	r5, r2
1000ab76:	fbb6 f1f3 	udiv	r1, r6, r3
1000ab7a:	fb03 6711 	mls	r7, r3, r1, r6
1000ab7e:	5dc7      	ldrb	r7, [r0, r7]
1000ab80:	f805 7d01 	strb.w	r7, [r5, #-1]!
1000ab84:	4637      	mov	r7, r6
1000ab86:	42bb      	cmp	r3, r7
1000ab88:	460e      	mov	r6, r1
1000ab8a:	d9f4      	bls.n	1000ab76 <_printf_i+0x11a>
1000ab8c:	2b08      	cmp	r3, #8
1000ab8e:	d10b      	bne.n	1000aba8 <_printf_i+0x14c>
1000ab90:	6823      	ldr	r3, [r4, #0]
1000ab92:	07de      	lsls	r6, r3, #31
1000ab94:	d508      	bpl.n	1000aba8 <_printf_i+0x14c>
1000ab96:	6923      	ldr	r3, [r4, #16]
1000ab98:	6861      	ldr	r1, [r4, #4]
1000ab9a:	4299      	cmp	r1, r3
1000ab9c:	bfde      	ittt	le
1000ab9e:	2330      	movle	r3, #48	; 0x30
1000aba0:	f805 3c01 	strble.w	r3, [r5, #-1]
1000aba4:	f105 35ff 	addle.w	r5, r5, #4294967295
1000aba8:	1b52      	subs	r2, r2, r5
1000abaa:	6122      	str	r2, [r4, #16]
1000abac:	f8cd a000 	str.w	sl, [sp]
1000abb0:	464b      	mov	r3, r9
1000abb2:	aa03      	add	r2, sp, #12
1000abb4:	4621      	mov	r1, r4
1000abb6:	4640      	mov	r0, r8
1000abb8:	f7ff fee2 	bl	1000a980 <_printf_common>
1000abbc:	3001      	adds	r0, #1
1000abbe:	d14c      	bne.n	1000ac5a <_printf_i+0x1fe>
1000abc0:	f04f 30ff 	mov.w	r0, #4294967295
1000abc4:	b004      	add	sp, #16
1000abc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000abca:	4835      	ldr	r0, [pc, #212]	; (1000aca0 <_printf_i+0x244>)
1000abcc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
1000abd0:	6829      	ldr	r1, [r5, #0]
1000abd2:	6823      	ldr	r3, [r4, #0]
1000abd4:	f851 6b04 	ldr.w	r6, [r1], #4
1000abd8:	6029      	str	r1, [r5, #0]
1000abda:	061d      	lsls	r5, r3, #24
1000abdc:	d514      	bpl.n	1000ac08 <_printf_i+0x1ac>
1000abde:	07df      	lsls	r7, r3, #31
1000abe0:	bf44      	itt	mi
1000abe2:	f043 0320 	orrmi.w	r3, r3, #32
1000abe6:	6023      	strmi	r3, [r4, #0]
1000abe8:	b91e      	cbnz	r6, 1000abf2 <_printf_i+0x196>
1000abea:	6823      	ldr	r3, [r4, #0]
1000abec:	f023 0320 	bic.w	r3, r3, #32
1000abf0:	6023      	str	r3, [r4, #0]
1000abf2:	2310      	movs	r3, #16
1000abf4:	e7b0      	b.n	1000ab58 <_printf_i+0xfc>
1000abf6:	6823      	ldr	r3, [r4, #0]
1000abf8:	f043 0320 	orr.w	r3, r3, #32
1000abfc:	6023      	str	r3, [r4, #0]
1000abfe:	2378      	movs	r3, #120	; 0x78
1000ac00:	4828      	ldr	r0, [pc, #160]	; (1000aca4 <_printf_i+0x248>)
1000ac02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1000ac06:	e7e3      	b.n	1000abd0 <_printf_i+0x174>
1000ac08:	0659      	lsls	r1, r3, #25
1000ac0a:	bf48      	it	mi
1000ac0c:	b2b6      	uxthmi	r6, r6
1000ac0e:	e7e6      	b.n	1000abde <_printf_i+0x182>
1000ac10:	4615      	mov	r5, r2
1000ac12:	e7bb      	b.n	1000ab8c <_printf_i+0x130>
1000ac14:	682b      	ldr	r3, [r5, #0]
1000ac16:	6826      	ldr	r6, [r4, #0]
1000ac18:	6961      	ldr	r1, [r4, #20]
1000ac1a:	1d18      	adds	r0, r3, #4
1000ac1c:	6028      	str	r0, [r5, #0]
1000ac1e:	0635      	lsls	r5, r6, #24
1000ac20:	681b      	ldr	r3, [r3, #0]
1000ac22:	d501      	bpl.n	1000ac28 <_printf_i+0x1cc>
1000ac24:	6019      	str	r1, [r3, #0]
1000ac26:	e002      	b.n	1000ac2e <_printf_i+0x1d2>
1000ac28:	0670      	lsls	r0, r6, #25
1000ac2a:	d5fb      	bpl.n	1000ac24 <_printf_i+0x1c8>
1000ac2c:	8019      	strh	r1, [r3, #0]
1000ac2e:	2300      	movs	r3, #0
1000ac30:	6123      	str	r3, [r4, #16]
1000ac32:	4615      	mov	r5, r2
1000ac34:	e7ba      	b.n	1000abac <_printf_i+0x150>
1000ac36:	682b      	ldr	r3, [r5, #0]
1000ac38:	1d1a      	adds	r2, r3, #4
1000ac3a:	602a      	str	r2, [r5, #0]
1000ac3c:	681d      	ldr	r5, [r3, #0]
1000ac3e:	6862      	ldr	r2, [r4, #4]
1000ac40:	2100      	movs	r1, #0
1000ac42:	4628      	mov	r0, r5
1000ac44:	f7f5 fa14 	bl	10000070 <memchr>
1000ac48:	b108      	cbz	r0, 1000ac4e <_printf_i+0x1f2>
1000ac4a:	1b40      	subs	r0, r0, r5
1000ac4c:	6060      	str	r0, [r4, #4]
1000ac4e:	6863      	ldr	r3, [r4, #4]
1000ac50:	6123      	str	r3, [r4, #16]
1000ac52:	2300      	movs	r3, #0
1000ac54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1000ac58:	e7a8      	b.n	1000abac <_printf_i+0x150>
1000ac5a:	6923      	ldr	r3, [r4, #16]
1000ac5c:	462a      	mov	r2, r5
1000ac5e:	4649      	mov	r1, r9
1000ac60:	4640      	mov	r0, r8
1000ac62:	47d0      	blx	sl
1000ac64:	3001      	adds	r0, #1
1000ac66:	d0ab      	beq.n	1000abc0 <_printf_i+0x164>
1000ac68:	6823      	ldr	r3, [r4, #0]
1000ac6a:	079b      	lsls	r3, r3, #30
1000ac6c:	d413      	bmi.n	1000ac96 <_printf_i+0x23a>
1000ac6e:	68e0      	ldr	r0, [r4, #12]
1000ac70:	9b03      	ldr	r3, [sp, #12]
1000ac72:	4298      	cmp	r0, r3
1000ac74:	bfb8      	it	lt
1000ac76:	4618      	movlt	r0, r3
1000ac78:	e7a4      	b.n	1000abc4 <_printf_i+0x168>
1000ac7a:	2301      	movs	r3, #1
1000ac7c:	4632      	mov	r2, r6
1000ac7e:	4649      	mov	r1, r9
1000ac80:	4640      	mov	r0, r8
1000ac82:	47d0      	blx	sl
1000ac84:	3001      	adds	r0, #1
1000ac86:	d09b      	beq.n	1000abc0 <_printf_i+0x164>
1000ac88:	3501      	adds	r5, #1
1000ac8a:	68e3      	ldr	r3, [r4, #12]
1000ac8c:	9903      	ldr	r1, [sp, #12]
1000ac8e:	1a5b      	subs	r3, r3, r1
1000ac90:	42ab      	cmp	r3, r5
1000ac92:	dcf2      	bgt.n	1000ac7a <_printf_i+0x21e>
1000ac94:	e7eb      	b.n	1000ac6e <_printf_i+0x212>
1000ac96:	2500      	movs	r5, #0
1000ac98:	f104 0619 	add.w	r6, r4, #25
1000ac9c:	e7f5      	b.n	1000ac8a <_printf_i+0x22e>
1000ac9e:	bf00      	nop
1000aca0:	1000be25 	.word	0x1000be25
1000aca4:	1000be36 	.word	0x1000be36

1000aca8 <_sbrk_r>:
1000aca8:	b538      	push	{r3, r4, r5, lr}
1000acaa:	4d06      	ldr	r5, [pc, #24]	; (1000acc4 <_sbrk_r+0x1c>)
1000acac:	2300      	movs	r3, #0
1000acae:	4604      	mov	r4, r0
1000acb0:	4608      	mov	r0, r1
1000acb2:	602b      	str	r3, [r5, #0]
1000acb4:	f7f6 fdb2 	bl	1000181c <_sbrk>
1000acb8:	1c43      	adds	r3, r0, #1
1000acba:	d102      	bne.n	1000acc2 <_sbrk_r+0x1a>
1000acbc:	682b      	ldr	r3, [r5, #0]
1000acbe:	b103      	cbz	r3, 1000acc2 <_sbrk_r+0x1a>
1000acc0:	6023      	str	r3, [r4, #0]
1000acc2:	bd38      	pop	{r3, r4, r5, pc}
1000acc4:	100207e8 	.word	0x100207e8

1000acc8 <sniprintf>:
1000acc8:	b40c      	push	{r2, r3}
1000acca:	b530      	push	{r4, r5, lr}
1000accc:	4b17      	ldr	r3, [pc, #92]	; (1000ad2c <sniprintf+0x64>)
1000acce:	1e0c      	subs	r4, r1, #0
1000acd0:	681d      	ldr	r5, [r3, #0]
1000acd2:	b09d      	sub	sp, #116	; 0x74
1000acd4:	da08      	bge.n	1000ace8 <sniprintf+0x20>
1000acd6:	238b      	movs	r3, #139	; 0x8b
1000acd8:	602b      	str	r3, [r5, #0]
1000acda:	f04f 30ff 	mov.w	r0, #4294967295
1000acde:	b01d      	add	sp, #116	; 0x74
1000ace0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1000ace4:	b002      	add	sp, #8
1000ace6:	4770      	bx	lr
1000ace8:	f44f 7302 	mov.w	r3, #520	; 0x208
1000acec:	f8ad 3014 	strh.w	r3, [sp, #20]
1000acf0:	bf14      	ite	ne
1000acf2:	f104 33ff 	addne.w	r3, r4, #4294967295
1000acf6:	4623      	moveq	r3, r4
1000acf8:	9304      	str	r3, [sp, #16]
1000acfa:	9307      	str	r3, [sp, #28]
1000acfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
1000ad00:	9002      	str	r0, [sp, #8]
1000ad02:	9006      	str	r0, [sp, #24]
1000ad04:	f8ad 3016 	strh.w	r3, [sp, #22]
1000ad08:	9a20      	ldr	r2, [sp, #128]	; 0x80
1000ad0a:	ab21      	add	r3, sp, #132	; 0x84
1000ad0c:	a902      	add	r1, sp, #8
1000ad0e:	4628      	mov	r0, r5
1000ad10:	9301      	str	r3, [sp, #4]
1000ad12:	f000 fc59 	bl	1000b5c8 <_svfiprintf_r>
1000ad16:	1c43      	adds	r3, r0, #1
1000ad18:	bfbc      	itt	lt
1000ad1a:	238b      	movlt	r3, #139	; 0x8b
1000ad1c:	602b      	strlt	r3, [r5, #0]
1000ad1e:	2c00      	cmp	r4, #0
1000ad20:	d0dd      	beq.n	1000acde <sniprintf+0x16>
1000ad22:	9b02      	ldr	r3, [sp, #8]
1000ad24:	2200      	movs	r2, #0
1000ad26:	701a      	strb	r2, [r3, #0]
1000ad28:	e7d9      	b.n	1000acde <sniprintf+0x16>
1000ad2a:	bf00      	nop
1000ad2c:	100200e0 	.word	0x100200e0

1000ad30 <strncmp>:
1000ad30:	b510      	push	{r4, lr}
1000ad32:	b17a      	cbz	r2, 1000ad54 <strncmp+0x24>
1000ad34:	4603      	mov	r3, r0
1000ad36:	3901      	subs	r1, #1
1000ad38:	1884      	adds	r4, r0, r2
1000ad3a:	f813 0b01 	ldrb.w	r0, [r3], #1
1000ad3e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
1000ad42:	4290      	cmp	r0, r2
1000ad44:	d101      	bne.n	1000ad4a <strncmp+0x1a>
1000ad46:	42a3      	cmp	r3, r4
1000ad48:	d101      	bne.n	1000ad4e <strncmp+0x1e>
1000ad4a:	1a80      	subs	r0, r0, r2
1000ad4c:	bd10      	pop	{r4, pc}
1000ad4e:	2800      	cmp	r0, #0
1000ad50:	d1f3      	bne.n	1000ad3a <strncmp+0xa>
1000ad52:	e7fa      	b.n	1000ad4a <strncmp+0x1a>
1000ad54:	4610      	mov	r0, r2
1000ad56:	e7f9      	b.n	1000ad4c <strncmp+0x1c>

1000ad58 <strncpy>:
1000ad58:	b510      	push	{r4, lr}
1000ad5a:	3901      	subs	r1, #1
1000ad5c:	4603      	mov	r3, r0
1000ad5e:	b132      	cbz	r2, 1000ad6e <strncpy+0x16>
1000ad60:	f811 4f01 	ldrb.w	r4, [r1, #1]!
1000ad64:	f803 4b01 	strb.w	r4, [r3], #1
1000ad68:	3a01      	subs	r2, #1
1000ad6a:	2c00      	cmp	r4, #0
1000ad6c:	d1f7      	bne.n	1000ad5e <strncpy+0x6>
1000ad6e:	441a      	add	r2, r3
1000ad70:	2100      	movs	r1, #0
1000ad72:	4293      	cmp	r3, r2
1000ad74:	d100      	bne.n	1000ad78 <strncpy+0x20>
1000ad76:	bd10      	pop	{r4, pc}
1000ad78:	f803 1b01 	strb.w	r1, [r3], #1
1000ad7c:	e7f9      	b.n	1000ad72 <strncpy+0x1a>
	...

1000ad80 <_strtol_l.constprop.0>:
1000ad80:	2b01      	cmp	r3, #1
1000ad82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000ad86:	d001      	beq.n	1000ad8c <_strtol_l.constprop.0+0xc>
1000ad88:	2b24      	cmp	r3, #36	; 0x24
1000ad8a:	d906      	bls.n	1000ad9a <_strtol_l.constprop.0+0x1a>
1000ad8c:	f7ff fb5c 	bl	1000a448 <__errno>
1000ad90:	2316      	movs	r3, #22
1000ad92:	6003      	str	r3, [r0, #0]
1000ad94:	2000      	movs	r0, #0
1000ad96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000ad9a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 1000ae80 <_strtol_l.constprop.0+0x100>
1000ad9e:	460d      	mov	r5, r1
1000ada0:	462e      	mov	r6, r5
1000ada2:	f815 4b01 	ldrb.w	r4, [r5], #1
1000ada6:	f814 700c 	ldrb.w	r7, [r4, ip]
1000adaa:	f017 0708 	ands.w	r7, r7, #8
1000adae:	d1f7      	bne.n	1000ada0 <_strtol_l.constprop.0+0x20>
1000adb0:	2c2d      	cmp	r4, #45	; 0x2d
1000adb2:	d132      	bne.n	1000ae1a <_strtol_l.constprop.0+0x9a>
1000adb4:	782c      	ldrb	r4, [r5, #0]
1000adb6:	2701      	movs	r7, #1
1000adb8:	1cb5      	adds	r5, r6, #2
1000adba:	2b00      	cmp	r3, #0
1000adbc:	d05b      	beq.n	1000ae76 <_strtol_l.constprop.0+0xf6>
1000adbe:	2b10      	cmp	r3, #16
1000adc0:	d109      	bne.n	1000add6 <_strtol_l.constprop.0+0x56>
1000adc2:	2c30      	cmp	r4, #48	; 0x30
1000adc4:	d107      	bne.n	1000add6 <_strtol_l.constprop.0+0x56>
1000adc6:	782c      	ldrb	r4, [r5, #0]
1000adc8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
1000adcc:	2c58      	cmp	r4, #88	; 0x58
1000adce:	d14d      	bne.n	1000ae6c <_strtol_l.constprop.0+0xec>
1000add0:	786c      	ldrb	r4, [r5, #1]
1000add2:	2310      	movs	r3, #16
1000add4:	3502      	adds	r5, #2
1000add6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
1000adda:	f108 38ff 	add.w	r8, r8, #4294967295
1000adde:	f04f 0c00 	mov.w	ip, #0
1000ade2:	fbb8 f9f3 	udiv	r9, r8, r3
1000ade6:	4666      	mov	r6, ip
1000ade8:	fb03 8a19 	mls	sl, r3, r9, r8
1000adec:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
1000adf0:	f1be 0f09 	cmp.w	lr, #9
1000adf4:	d816      	bhi.n	1000ae24 <_strtol_l.constprop.0+0xa4>
1000adf6:	4674      	mov	r4, lr
1000adf8:	42a3      	cmp	r3, r4
1000adfa:	dd24      	ble.n	1000ae46 <_strtol_l.constprop.0+0xc6>
1000adfc:	f1bc 0f00 	cmp.w	ip, #0
1000ae00:	db1e      	blt.n	1000ae40 <_strtol_l.constprop.0+0xc0>
1000ae02:	45b1      	cmp	r9, r6
1000ae04:	d31c      	bcc.n	1000ae40 <_strtol_l.constprop.0+0xc0>
1000ae06:	d101      	bne.n	1000ae0c <_strtol_l.constprop.0+0x8c>
1000ae08:	45a2      	cmp	sl, r4
1000ae0a:	db19      	blt.n	1000ae40 <_strtol_l.constprop.0+0xc0>
1000ae0c:	fb06 4603 	mla	r6, r6, r3, r4
1000ae10:	f04f 0c01 	mov.w	ip, #1
1000ae14:	f815 4b01 	ldrb.w	r4, [r5], #1
1000ae18:	e7e8      	b.n	1000adec <_strtol_l.constprop.0+0x6c>
1000ae1a:	2c2b      	cmp	r4, #43	; 0x2b
1000ae1c:	bf04      	itt	eq
1000ae1e:	782c      	ldrbeq	r4, [r5, #0]
1000ae20:	1cb5      	addeq	r5, r6, #2
1000ae22:	e7ca      	b.n	1000adba <_strtol_l.constprop.0+0x3a>
1000ae24:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
1000ae28:	f1be 0f19 	cmp.w	lr, #25
1000ae2c:	d801      	bhi.n	1000ae32 <_strtol_l.constprop.0+0xb2>
1000ae2e:	3c37      	subs	r4, #55	; 0x37
1000ae30:	e7e2      	b.n	1000adf8 <_strtol_l.constprop.0+0x78>
1000ae32:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
1000ae36:	f1be 0f19 	cmp.w	lr, #25
1000ae3a:	d804      	bhi.n	1000ae46 <_strtol_l.constprop.0+0xc6>
1000ae3c:	3c57      	subs	r4, #87	; 0x57
1000ae3e:	e7db      	b.n	1000adf8 <_strtol_l.constprop.0+0x78>
1000ae40:	f04f 3cff 	mov.w	ip, #4294967295
1000ae44:	e7e6      	b.n	1000ae14 <_strtol_l.constprop.0+0x94>
1000ae46:	f1bc 0f00 	cmp.w	ip, #0
1000ae4a:	da05      	bge.n	1000ae58 <_strtol_l.constprop.0+0xd8>
1000ae4c:	2322      	movs	r3, #34	; 0x22
1000ae4e:	6003      	str	r3, [r0, #0]
1000ae50:	4646      	mov	r6, r8
1000ae52:	b942      	cbnz	r2, 1000ae66 <_strtol_l.constprop.0+0xe6>
1000ae54:	4630      	mov	r0, r6
1000ae56:	e79e      	b.n	1000ad96 <_strtol_l.constprop.0+0x16>
1000ae58:	b107      	cbz	r7, 1000ae5c <_strtol_l.constprop.0+0xdc>
1000ae5a:	4276      	negs	r6, r6
1000ae5c:	2a00      	cmp	r2, #0
1000ae5e:	d0f9      	beq.n	1000ae54 <_strtol_l.constprop.0+0xd4>
1000ae60:	f1bc 0f00 	cmp.w	ip, #0
1000ae64:	d000      	beq.n	1000ae68 <_strtol_l.constprop.0+0xe8>
1000ae66:	1e69      	subs	r1, r5, #1
1000ae68:	6011      	str	r1, [r2, #0]
1000ae6a:	e7f3      	b.n	1000ae54 <_strtol_l.constprop.0+0xd4>
1000ae6c:	2430      	movs	r4, #48	; 0x30
1000ae6e:	2b00      	cmp	r3, #0
1000ae70:	d1b1      	bne.n	1000add6 <_strtol_l.constprop.0+0x56>
1000ae72:	2308      	movs	r3, #8
1000ae74:	e7af      	b.n	1000add6 <_strtol_l.constprop.0+0x56>
1000ae76:	2c30      	cmp	r4, #48	; 0x30
1000ae78:	d0a5      	beq.n	1000adc6 <_strtol_l.constprop.0+0x46>
1000ae7a:	230a      	movs	r3, #10
1000ae7c:	e7ab      	b.n	1000add6 <_strtol_l.constprop.0+0x56>
1000ae7e:	bf00      	nop
1000ae80:	1000be48 	.word	0x1000be48

1000ae84 <strtol>:
1000ae84:	4613      	mov	r3, r2
1000ae86:	460a      	mov	r2, r1
1000ae88:	4601      	mov	r1, r0
1000ae8a:	4802      	ldr	r0, [pc, #8]	; (1000ae94 <strtol+0x10>)
1000ae8c:	6800      	ldr	r0, [r0, #0]
1000ae8e:	f7ff bf77 	b.w	1000ad80 <_strtol_l.constprop.0>
1000ae92:	bf00      	nop
1000ae94:	100200e0 	.word	0x100200e0

1000ae98 <__swbuf_r>:
1000ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000ae9a:	460e      	mov	r6, r1
1000ae9c:	4614      	mov	r4, r2
1000ae9e:	4605      	mov	r5, r0
1000aea0:	b118      	cbz	r0, 1000aeaa <__swbuf_r+0x12>
1000aea2:	6983      	ldr	r3, [r0, #24]
1000aea4:	b90b      	cbnz	r3, 1000aeaa <__swbuf_r+0x12>
1000aea6:	f000 f9d9 	bl	1000b25c <__sinit>
1000aeaa:	4b21      	ldr	r3, [pc, #132]	; (1000af30 <__swbuf_r+0x98>)
1000aeac:	429c      	cmp	r4, r3
1000aeae:	d12b      	bne.n	1000af08 <__swbuf_r+0x70>
1000aeb0:	686c      	ldr	r4, [r5, #4]
1000aeb2:	69a3      	ldr	r3, [r4, #24]
1000aeb4:	60a3      	str	r3, [r4, #8]
1000aeb6:	89a3      	ldrh	r3, [r4, #12]
1000aeb8:	071a      	lsls	r2, r3, #28
1000aeba:	d52f      	bpl.n	1000af1c <__swbuf_r+0x84>
1000aebc:	6923      	ldr	r3, [r4, #16]
1000aebe:	b36b      	cbz	r3, 1000af1c <__swbuf_r+0x84>
1000aec0:	6923      	ldr	r3, [r4, #16]
1000aec2:	6820      	ldr	r0, [r4, #0]
1000aec4:	1ac0      	subs	r0, r0, r3
1000aec6:	6963      	ldr	r3, [r4, #20]
1000aec8:	b2f6      	uxtb	r6, r6
1000aeca:	4283      	cmp	r3, r0
1000aecc:	4637      	mov	r7, r6
1000aece:	dc04      	bgt.n	1000aeda <__swbuf_r+0x42>
1000aed0:	4621      	mov	r1, r4
1000aed2:	4628      	mov	r0, r5
1000aed4:	f000 f92e 	bl	1000b134 <_fflush_r>
1000aed8:	bb30      	cbnz	r0, 1000af28 <__swbuf_r+0x90>
1000aeda:	68a3      	ldr	r3, [r4, #8]
1000aedc:	3b01      	subs	r3, #1
1000aede:	60a3      	str	r3, [r4, #8]
1000aee0:	6823      	ldr	r3, [r4, #0]
1000aee2:	1c5a      	adds	r2, r3, #1
1000aee4:	6022      	str	r2, [r4, #0]
1000aee6:	701e      	strb	r6, [r3, #0]
1000aee8:	6963      	ldr	r3, [r4, #20]
1000aeea:	3001      	adds	r0, #1
1000aeec:	4283      	cmp	r3, r0
1000aeee:	d004      	beq.n	1000aefa <__swbuf_r+0x62>
1000aef0:	89a3      	ldrh	r3, [r4, #12]
1000aef2:	07db      	lsls	r3, r3, #31
1000aef4:	d506      	bpl.n	1000af04 <__swbuf_r+0x6c>
1000aef6:	2e0a      	cmp	r6, #10
1000aef8:	d104      	bne.n	1000af04 <__swbuf_r+0x6c>
1000aefa:	4621      	mov	r1, r4
1000aefc:	4628      	mov	r0, r5
1000aefe:	f000 f919 	bl	1000b134 <_fflush_r>
1000af02:	b988      	cbnz	r0, 1000af28 <__swbuf_r+0x90>
1000af04:	4638      	mov	r0, r7
1000af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000af08:	4b0a      	ldr	r3, [pc, #40]	; (1000af34 <__swbuf_r+0x9c>)
1000af0a:	429c      	cmp	r4, r3
1000af0c:	d101      	bne.n	1000af12 <__swbuf_r+0x7a>
1000af0e:	68ac      	ldr	r4, [r5, #8]
1000af10:	e7cf      	b.n	1000aeb2 <__swbuf_r+0x1a>
1000af12:	4b09      	ldr	r3, [pc, #36]	; (1000af38 <__swbuf_r+0xa0>)
1000af14:	429c      	cmp	r4, r3
1000af16:	bf08      	it	eq
1000af18:	68ec      	ldreq	r4, [r5, #12]
1000af1a:	e7ca      	b.n	1000aeb2 <__swbuf_r+0x1a>
1000af1c:	4621      	mov	r1, r4
1000af1e:	4628      	mov	r0, r5
1000af20:	f000 f80c 	bl	1000af3c <__swsetup_r>
1000af24:	2800      	cmp	r0, #0
1000af26:	d0cb      	beq.n	1000aec0 <__swbuf_r+0x28>
1000af28:	f04f 37ff 	mov.w	r7, #4294967295
1000af2c:	e7ea      	b.n	1000af04 <__swbuf_r+0x6c>
1000af2e:	bf00      	nop
1000af30:	1000bf68 	.word	0x1000bf68
1000af34:	1000bf88 	.word	0x1000bf88
1000af38:	1000bf48 	.word	0x1000bf48

1000af3c <__swsetup_r>:
1000af3c:	4b32      	ldr	r3, [pc, #200]	; (1000b008 <__swsetup_r+0xcc>)
1000af3e:	b570      	push	{r4, r5, r6, lr}
1000af40:	681d      	ldr	r5, [r3, #0]
1000af42:	4606      	mov	r6, r0
1000af44:	460c      	mov	r4, r1
1000af46:	b125      	cbz	r5, 1000af52 <__swsetup_r+0x16>
1000af48:	69ab      	ldr	r3, [r5, #24]
1000af4a:	b913      	cbnz	r3, 1000af52 <__swsetup_r+0x16>
1000af4c:	4628      	mov	r0, r5
1000af4e:	f000 f985 	bl	1000b25c <__sinit>
1000af52:	4b2e      	ldr	r3, [pc, #184]	; (1000b00c <__swsetup_r+0xd0>)
1000af54:	429c      	cmp	r4, r3
1000af56:	d10f      	bne.n	1000af78 <__swsetup_r+0x3c>
1000af58:	686c      	ldr	r4, [r5, #4]
1000af5a:	89a3      	ldrh	r3, [r4, #12]
1000af5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1000af60:	0719      	lsls	r1, r3, #28
1000af62:	d42c      	bmi.n	1000afbe <__swsetup_r+0x82>
1000af64:	06dd      	lsls	r5, r3, #27
1000af66:	d411      	bmi.n	1000af8c <__swsetup_r+0x50>
1000af68:	2309      	movs	r3, #9
1000af6a:	6033      	str	r3, [r6, #0]
1000af6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
1000af70:	81a3      	strh	r3, [r4, #12]
1000af72:	f04f 30ff 	mov.w	r0, #4294967295
1000af76:	e03e      	b.n	1000aff6 <__swsetup_r+0xba>
1000af78:	4b25      	ldr	r3, [pc, #148]	; (1000b010 <__swsetup_r+0xd4>)
1000af7a:	429c      	cmp	r4, r3
1000af7c:	d101      	bne.n	1000af82 <__swsetup_r+0x46>
1000af7e:	68ac      	ldr	r4, [r5, #8]
1000af80:	e7eb      	b.n	1000af5a <__swsetup_r+0x1e>
1000af82:	4b24      	ldr	r3, [pc, #144]	; (1000b014 <__swsetup_r+0xd8>)
1000af84:	429c      	cmp	r4, r3
1000af86:	bf08      	it	eq
1000af88:	68ec      	ldreq	r4, [r5, #12]
1000af8a:	e7e6      	b.n	1000af5a <__swsetup_r+0x1e>
1000af8c:	0758      	lsls	r0, r3, #29
1000af8e:	d512      	bpl.n	1000afb6 <__swsetup_r+0x7a>
1000af90:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000af92:	b141      	cbz	r1, 1000afa6 <__swsetup_r+0x6a>
1000af94:	f104 0344 	add.w	r3, r4, #68	; 0x44
1000af98:	4299      	cmp	r1, r3
1000af9a:	d002      	beq.n	1000afa2 <__swsetup_r+0x66>
1000af9c:	4630      	mov	r0, r6
1000af9e:	f7ff fab5 	bl	1000a50c <_free_r>
1000afa2:	2300      	movs	r3, #0
1000afa4:	6363      	str	r3, [r4, #52]	; 0x34
1000afa6:	89a3      	ldrh	r3, [r4, #12]
1000afa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1000afac:	81a3      	strh	r3, [r4, #12]
1000afae:	2300      	movs	r3, #0
1000afb0:	6063      	str	r3, [r4, #4]
1000afb2:	6923      	ldr	r3, [r4, #16]
1000afb4:	6023      	str	r3, [r4, #0]
1000afb6:	89a3      	ldrh	r3, [r4, #12]
1000afb8:	f043 0308 	orr.w	r3, r3, #8
1000afbc:	81a3      	strh	r3, [r4, #12]
1000afbe:	6923      	ldr	r3, [r4, #16]
1000afc0:	b94b      	cbnz	r3, 1000afd6 <__swsetup_r+0x9a>
1000afc2:	89a3      	ldrh	r3, [r4, #12]
1000afc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
1000afc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1000afcc:	d003      	beq.n	1000afd6 <__swsetup_r+0x9a>
1000afce:	4621      	mov	r1, r4
1000afd0:	4630      	mov	r0, r6
1000afd2:	f000 fa09 	bl	1000b3e8 <__smakebuf_r>
1000afd6:	89a0      	ldrh	r0, [r4, #12]
1000afd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1000afdc:	f010 0301 	ands.w	r3, r0, #1
1000afe0:	d00a      	beq.n	1000aff8 <__swsetup_r+0xbc>
1000afe2:	2300      	movs	r3, #0
1000afe4:	60a3      	str	r3, [r4, #8]
1000afe6:	6963      	ldr	r3, [r4, #20]
1000afe8:	425b      	negs	r3, r3
1000afea:	61a3      	str	r3, [r4, #24]
1000afec:	6923      	ldr	r3, [r4, #16]
1000afee:	b943      	cbnz	r3, 1000b002 <__swsetup_r+0xc6>
1000aff0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
1000aff4:	d1ba      	bne.n	1000af6c <__swsetup_r+0x30>
1000aff6:	bd70      	pop	{r4, r5, r6, pc}
1000aff8:	0781      	lsls	r1, r0, #30
1000affa:	bf58      	it	pl
1000affc:	6963      	ldrpl	r3, [r4, #20]
1000affe:	60a3      	str	r3, [r4, #8]
1000b000:	e7f4      	b.n	1000afec <__swsetup_r+0xb0>
1000b002:	2000      	movs	r0, #0
1000b004:	e7f7      	b.n	1000aff6 <__swsetup_r+0xba>
1000b006:	bf00      	nop
1000b008:	100200e0 	.word	0x100200e0
1000b00c:	1000bf68 	.word	0x1000bf68
1000b010:	1000bf88 	.word	0x1000bf88
1000b014:	1000bf48 	.word	0x1000bf48

1000b018 <abort>:
1000b018:	b508      	push	{r3, lr}
1000b01a:	2006      	movs	r0, #6
1000b01c:	f000 fbfc 	bl	1000b818 <raise>
1000b020:	2001      	movs	r0, #1
1000b022:	f7f6 fb84 	bl	1000172e <_exit>
	...

1000b028 <__sflush_r>:
1000b028:	898a      	ldrh	r2, [r1, #12]
1000b02a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000b02e:	4605      	mov	r5, r0
1000b030:	0710      	lsls	r0, r2, #28
1000b032:	460c      	mov	r4, r1
1000b034:	d458      	bmi.n	1000b0e8 <__sflush_r+0xc0>
1000b036:	684b      	ldr	r3, [r1, #4]
1000b038:	2b00      	cmp	r3, #0
1000b03a:	dc05      	bgt.n	1000b048 <__sflush_r+0x20>
1000b03c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1000b03e:	2b00      	cmp	r3, #0
1000b040:	dc02      	bgt.n	1000b048 <__sflush_r+0x20>
1000b042:	2000      	movs	r0, #0
1000b044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000b048:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1000b04a:	2e00      	cmp	r6, #0
1000b04c:	d0f9      	beq.n	1000b042 <__sflush_r+0x1a>
1000b04e:	2300      	movs	r3, #0
1000b050:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1000b054:	682f      	ldr	r7, [r5, #0]
1000b056:	602b      	str	r3, [r5, #0]
1000b058:	d032      	beq.n	1000b0c0 <__sflush_r+0x98>
1000b05a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1000b05c:	89a3      	ldrh	r3, [r4, #12]
1000b05e:	075a      	lsls	r2, r3, #29
1000b060:	d505      	bpl.n	1000b06e <__sflush_r+0x46>
1000b062:	6863      	ldr	r3, [r4, #4]
1000b064:	1ac0      	subs	r0, r0, r3
1000b066:	6b63      	ldr	r3, [r4, #52]	; 0x34
1000b068:	b10b      	cbz	r3, 1000b06e <__sflush_r+0x46>
1000b06a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1000b06c:	1ac0      	subs	r0, r0, r3
1000b06e:	2300      	movs	r3, #0
1000b070:	4602      	mov	r2, r0
1000b072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1000b074:	6a21      	ldr	r1, [r4, #32]
1000b076:	4628      	mov	r0, r5
1000b078:	47b0      	blx	r6
1000b07a:	1c43      	adds	r3, r0, #1
1000b07c:	89a3      	ldrh	r3, [r4, #12]
1000b07e:	d106      	bne.n	1000b08e <__sflush_r+0x66>
1000b080:	6829      	ldr	r1, [r5, #0]
1000b082:	291d      	cmp	r1, #29
1000b084:	d82c      	bhi.n	1000b0e0 <__sflush_r+0xb8>
1000b086:	4a2a      	ldr	r2, [pc, #168]	; (1000b130 <__sflush_r+0x108>)
1000b088:	40ca      	lsrs	r2, r1
1000b08a:	07d6      	lsls	r6, r2, #31
1000b08c:	d528      	bpl.n	1000b0e0 <__sflush_r+0xb8>
1000b08e:	2200      	movs	r2, #0
1000b090:	6062      	str	r2, [r4, #4]
1000b092:	04d9      	lsls	r1, r3, #19
1000b094:	6922      	ldr	r2, [r4, #16]
1000b096:	6022      	str	r2, [r4, #0]
1000b098:	d504      	bpl.n	1000b0a4 <__sflush_r+0x7c>
1000b09a:	1c42      	adds	r2, r0, #1
1000b09c:	d101      	bne.n	1000b0a2 <__sflush_r+0x7a>
1000b09e:	682b      	ldr	r3, [r5, #0]
1000b0a0:	b903      	cbnz	r3, 1000b0a4 <__sflush_r+0x7c>
1000b0a2:	6560      	str	r0, [r4, #84]	; 0x54
1000b0a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000b0a6:	602f      	str	r7, [r5, #0]
1000b0a8:	2900      	cmp	r1, #0
1000b0aa:	d0ca      	beq.n	1000b042 <__sflush_r+0x1a>
1000b0ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
1000b0b0:	4299      	cmp	r1, r3
1000b0b2:	d002      	beq.n	1000b0ba <__sflush_r+0x92>
1000b0b4:	4628      	mov	r0, r5
1000b0b6:	f7ff fa29 	bl	1000a50c <_free_r>
1000b0ba:	2000      	movs	r0, #0
1000b0bc:	6360      	str	r0, [r4, #52]	; 0x34
1000b0be:	e7c1      	b.n	1000b044 <__sflush_r+0x1c>
1000b0c0:	6a21      	ldr	r1, [r4, #32]
1000b0c2:	2301      	movs	r3, #1
1000b0c4:	4628      	mov	r0, r5
1000b0c6:	47b0      	blx	r6
1000b0c8:	1c41      	adds	r1, r0, #1
1000b0ca:	d1c7      	bne.n	1000b05c <__sflush_r+0x34>
1000b0cc:	682b      	ldr	r3, [r5, #0]
1000b0ce:	2b00      	cmp	r3, #0
1000b0d0:	d0c4      	beq.n	1000b05c <__sflush_r+0x34>
1000b0d2:	2b1d      	cmp	r3, #29
1000b0d4:	d001      	beq.n	1000b0da <__sflush_r+0xb2>
1000b0d6:	2b16      	cmp	r3, #22
1000b0d8:	d101      	bne.n	1000b0de <__sflush_r+0xb6>
1000b0da:	602f      	str	r7, [r5, #0]
1000b0dc:	e7b1      	b.n	1000b042 <__sflush_r+0x1a>
1000b0de:	89a3      	ldrh	r3, [r4, #12]
1000b0e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000b0e4:	81a3      	strh	r3, [r4, #12]
1000b0e6:	e7ad      	b.n	1000b044 <__sflush_r+0x1c>
1000b0e8:	690f      	ldr	r7, [r1, #16]
1000b0ea:	2f00      	cmp	r7, #0
1000b0ec:	d0a9      	beq.n	1000b042 <__sflush_r+0x1a>
1000b0ee:	0793      	lsls	r3, r2, #30
1000b0f0:	680e      	ldr	r6, [r1, #0]
1000b0f2:	bf08      	it	eq
1000b0f4:	694b      	ldreq	r3, [r1, #20]
1000b0f6:	600f      	str	r7, [r1, #0]
1000b0f8:	bf18      	it	ne
1000b0fa:	2300      	movne	r3, #0
1000b0fc:	eba6 0807 	sub.w	r8, r6, r7
1000b100:	608b      	str	r3, [r1, #8]
1000b102:	f1b8 0f00 	cmp.w	r8, #0
1000b106:	dd9c      	ble.n	1000b042 <__sflush_r+0x1a>
1000b108:	6a21      	ldr	r1, [r4, #32]
1000b10a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1000b10c:	4643      	mov	r3, r8
1000b10e:	463a      	mov	r2, r7
1000b110:	4628      	mov	r0, r5
1000b112:	47b0      	blx	r6
1000b114:	2800      	cmp	r0, #0
1000b116:	dc06      	bgt.n	1000b126 <__sflush_r+0xfe>
1000b118:	89a3      	ldrh	r3, [r4, #12]
1000b11a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000b11e:	81a3      	strh	r3, [r4, #12]
1000b120:	f04f 30ff 	mov.w	r0, #4294967295
1000b124:	e78e      	b.n	1000b044 <__sflush_r+0x1c>
1000b126:	4407      	add	r7, r0
1000b128:	eba8 0800 	sub.w	r8, r8, r0
1000b12c:	e7e9      	b.n	1000b102 <__sflush_r+0xda>
1000b12e:	bf00      	nop
1000b130:	20400001 	.word	0x20400001

1000b134 <_fflush_r>:
1000b134:	b538      	push	{r3, r4, r5, lr}
1000b136:	690b      	ldr	r3, [r1, #16]
1000b138:	4605      	mov	r5, r0
1000b13a:	460c      	mov	r4, r1
1000b13c:	b913      	cbnz	r3, 1000b144 <_fflush_r+0x10>
1000b13e:	2500      	movs	r5, #0
1000b140:	4628      	mov	r0, r5
1000b142:	bd38      	pop	{r3, r4, r5, pc}
1000b144:	b118      	cbz	r0, 1000b14e <_fflush_r+0x1a>
1000b146:	6983      	ldr	r3, [r0, #24]
1000b148:	b90b      	cbnz	r3, 1000b14e <_fflush_r+0x1a>
1000b14a:	f000 f887 	bl	1000b25c <__sinit>
1000b14e:	4b14      	ldr	r3, [pc, #80]	; (1000b1a0 <_fflush_r+0x6c>)
1000b150:	429c      	cmp	r4, r3
1000b152:	d11b      	bne.n	1000b18c <_fflush_r+0x58>
1000b154:	686c      	ldr	r4, [r5, #4]
1000b156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1000b15a:	2b00      	cmp	r3, #0
1000b15c:	d0ef      	beq.n	1000b13e <_fflush_r+0xa>
1000b15e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1000b160:	07d0      	lsls	r0, r2, #31
1000b162:	d404      	bmi.n	1000b16e <_fflush_r+0x3a>
1000b164:	0599      	lsls	r1, r3, #22
1000b166:	d402      	bmi.n	1000b16e <_fflush_r+0x3a>
1000b168:	6da0      	ldr	r0, [r4, #88]	; 0x58
1000b16a:	f000 f915 	bl	1000b398 <__retarget_lock_acquire_recursive>
1000b16e:	4628      	mov	r0, r5
1000b170:	4621      	mov	r1, r4
1000b172:	f7ff ff59 	bl	1000b028 <__sflush_r>
1000b176:	6e63      	ldr	r3, [r4, #100]	; 0x64
1000b178:	07da      	lsls	r2, r3, #31
1000b17a:	4605      	mov	r5, r0
1000b17c:	d4e0      	bmi.n	1000b140 <_fflush_r+0xc>
1000b17e:	89a3      	ldrh	r3, [r4, #12]
1000b180:	059b      	lsls	r3, r3, #22
1000b182:	d4dd      	bmi.n	1000b140 <_fflush_r+0xc>
1000b184:	6da0      	ldr	r0, [r4, #88]	; 0x58
1000b186:	f000 f908 	bl	1000b39a <__retarget_lock_release_recursive>
1000b18a:	e7d9      	b.n	1000b140 <_fflush_r+0xc>
1000b18c:	4b05      	ldr	r3, [pc, #20]	; (1000b1a4 <_fflush_r+0x70>)
1000b18e:	429c      	cmp	r4, r3
1000b190:	d101      	bne.n	1000b196 <_fflush_r+0x62>
1000b192:	68ac      	ldr	r4, [r5, #8]
1000b194:	e7df      	b.n	1000b156 <_fflush_r+0x22>
1000b196:	4b04      	ldr	r3, [pc, #16]	; (1000b1a8 <_fflush_r+0x74>)
1000b198:	429c      	cmp	r4, r3
1000b19a:	bf08      	it	eq
1000b19c:	68ec      	ldreq	r4, [r5, #12]
1000b19e:	e7da      	b.n	1000b156 <_fflush_r+0x22>
1000b1a0:	1000bf68 	.word	0x1000bf68
1000b1a4:	1000bf88 	.word	0x1000bf88
1000b1a8:	1000bf48 	.word	0x1000bf48

1000b1ac <std>:
1000b1ac:	2300      	movs	r3, #0
1000b1ae:	b510      	push	{r4, lr}
1000b1b0:	4604      	mov	r4, r0
1000b1b2:	e9c0 3300 	strd	r3, r3, [r0]
1000b1b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
1000b1ba:	6083      	str	r3, [r0, #8]
1000b1bc:	8181      	strh	r1, [r0, #12]
1000b1be:	6643      	str	r3, [r0, #100]	; 0x64
1000b1c0:	81c2      	strh	r2, [r0, #14]
1000b1c2:	6183      	str	r3, [r0, #24]
1000b1c4:	4619      	mov	r1, r3
1000b1c6:	2208      	movs	r2, #8
1000b1c8:	305c      	adds	r0, #92	; 0x5c
1000b1ca:	f7ff f997 	bl	1000a4fc <memset>
1000b1ce:	4b05      	ldr	r3, [pc, #20]	; (1000b1e4 <std+0x38>)
1000b1d0:	6263      	str	r3, [r4, #36]	; 0x24
1000b1d2:	4b05      	ldr	r3, [pc, #20]	; (1000b1e8 <std+0x3c>)
1000b1d4:	62a3      	str	r3, [r4, #40]	; 0x28
1000b1d6:	4b05      	ldr	r3, [pc, #20]	; (1000b1ec <std+0x40>)
1000b1d8:	62e3      	str	r3, [r4, #44]	; 0x2c
1000b1da:	4b05      	ldr	r3, [pc, #20]	; (1000b1f0 <std+0x44>)
1000b1dc:	6224      	str	r4, [r4, #32]
1000b1de:	6323      	str	r3, [r4, #48]	; 0x30
1000b1e0:	bd10      	pop	{r4, pc}
1000b1e2:	bf00      	nop
1000b1e4:	1000b851 	.word	0x1000b851
1000b1e8:	1000b873 	.word	0x1000b873
1000b1ec:	1000b8ab 	.word	0x1000b8ab
1000b1f0:	1000b8cf 	.word	0x1000b8cf

1000b1f4 <_cleanup_r>:
1000b1f4:	4901      	ldr	r1, [pc, #4]	; (1000b1fc <_cleanup_r+0x8>)
1000b1f6:	f000 b8af 	b.w	1000b358 <_fwalk_reent>
1000b1fa:	bf00      	nop
1000b1fc:	1000b135 	.word	0x1000b135

1000b200 <__sfmoreglue>:
1000b200:	b570      	push	{r4, r5, r6, lr}
1000b202:	2268      	movs	r2, #104	; 0x68
1000b204:	1e4d      	subs	r5, r1, #1
1000b206:	4355      	muls	r5, r2
1000b208:	460e      	mov	r6, r1
1000b20a:	f105 0174 	add.w	r1, r5, #116	; 0x74
1000b20e:	f7ff f9e9 	bl	1000a5e4 <_malloc_r>
1000b212:	4604      	mov	r4, r0
1000b214:	b140      	cbz	r0, 1000b228 <__sfmoreglue+0x28>
1000b216:	2100      	movs	r1, #0
1000b218:	e9c0 1600 	strd	r1, r6, [r0]
1000b21c:	300c      	adds	r0, #12
1000b21e:	60a0      	str	r0, [r4, #8]
1000b220:	f105 0268 	add.w	r2, r5, #104	; 0x68
1000b224:	f7ff f96a 	bl	1000a4fc <memset>
1000b228:	4620      	mov	r0, r4
1000b22a:	bd70      	pop	{r4, r5, r6, pc}

1000b22c <__sfp_lock_acquire>:
1000b22c:	4801      	ldr	r0, [pc, #4]	; (1000b234 <__sfp_lock_acquire+0x8>)
1000b22e:	f000 b8b3 	b.w	1000b398 <__retarget_lock_acquire_recursive>
1000b232:	bf00      	nop
1000b234:	100207e5 	.word	0x100207e5

1000b238 <__sfp_lock_release>:
1000b238:	4801      	ldr	r0, [pc, #4]	; (1000b240 <__sfp_lock_release+0x8>)
1000b23a:	f000 b8ae 	b.w	1000b39a <__retarget_lock_release_recursive>
1000b23e:	bf00      	nop
1000b240:	100207e5 	.word	0x100207e5

1000b244 <__sinit_lock_acquire>:
1000b244:	4801      	ldr	r0, [pc, #4]	; (1000b24c <__sinit_lock_acquire+0x8>)
1000b246:	f000 b8a7 	b.w	1000b398 <__retarget_lock_acquire_recursive>
1000b24a:	bf00      	nop
1000b24c:	100207e6 	.word	0x100207e6

1000b250 <__sinit_lock_release>:
1000b250:	4801      	ldr	r0, [pc, #4]	; (1000b258 <__sinit_lock_release+0x8>)
1000b252:	f000 b8a2 	b.w	1000b39a <__retarget_lock_release_recursive>
1000b256:	bf00      	nop
1000b258:	100207e6 	.word	0x100207e6

1000b25c <__sinit>:
1000b25c:	b510      	push	{r4, lr}
1000b25e:	4604      	mov	r4, r0
1000b260:	f7ff fff0 	bl	1000b244 <__sinit_lock_acquire>
1000b264:	69a3      	ldr	r3, [r4, #24]
1000b266:	b11b      	cbz	r3, 1000b270 <__sinit+0x14>
1000b268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000b26c:	f7ff bff0 	b.w	1000b250 <__sinit_lock_release>
1000b270:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1000b274:	6523      	str	r3, [r4, #80]	; 0x50
1000b276:	4b13      	ldr	r3, [pc, #76]	; (1000b2c4 <__sinit+0x68>)
1000b278:	4a13      	ldr	r2, [pc, #76]	; (1000b2c8 <__sinit+0x6c>)
1000b27a:	681b      	ldr	r3, [r3, #0]
1000b27c:	62a2      	str	r2, [r4, #40]	; 0x28
1000b27e:	42a3      	cmp	r3, r4
1000b280:	bf04      	itt	eq
1000b282:	2301      	moveq	r3, #1
1000b284:	61a3      	streq	r3, [r4, #24]
1000b286:	4620      	mov	r0, r4
1000b288:	f000 f820 	bl	1000b2cc <__sfp>
1000b28c:	6060      	str	r0, [r4, #4]
1000b28e:	4620      	mov	r0, r4
1000b290:	f000 f81c 	bl	1000b2cc <__sfp>
1000b294:	60a0      	str	r0, [r4, #8]
1000b296:	4620      	mov	r0, r4
1000b298:	f000 f818 	bl	1000b2cc <__sfp>
1000b29c:	2200      	movs	r2, #0
1000b29e:	60e0      	str	r0, [r4, #12]
1000b2a0:	2104      	movs	r1, #4
1000b2a2:	6860      	ldr	r0, [r4, #4]
1000b2a4:	f7ff ff82 	bl	1000b1ac <std>
1000b2a8:	68a0      	ldr	r0, [r4, #8]
1000b2aa:	2201      	movs	r2, #1
1000b2ac:	2109      	movs	r1, #9
1000b2ae:	f7ff ff7d 	bl	1000b1ac <std>
1000b2b2:	68e0      	ldr	r0, [r4, #12]
1000b2b4:	2202      	movs	r2, #2
1000b2b6:	2112      	movs	r1, #18
1000b2b8:	f7ff ff78 	bl	1000b1ac <std>
1000b2bc:	2301      	movs	r3, #1
1000b2be:	61a3      	str	r3, [r4, #24]
1000b2c0:	e7d2      	b.n	1000b268 <__sinit+0xc>
1000b2c2:	bf00      	nop
1000b2c4:	1000be10 	.word	0x1000be10
1000b2c8:	1000b1f5 	.word	0x1000b1f5

1000b2cc <__sfp>:
1000b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000b2ce:	4607      	mov	r7, r0
1000b2d0:	f7ff ffac 	bl	1000b22c <__sfp_lock_acquire>
1000b2d4:	4b1e      	ldr	r3, [pc, #120]	; (1000b350 <__sfp+0x84>)
1000b2d6:	681e      	ldr	r6, [r3, #0]
1000b2d8:	69b3      	ldr	r3, [r6, #24]
1000b2da:	b913      	cbnz	r3, 1000b2e2 <__sfp+0x16>
1000b2dc:	4630      	mov	r0, r6
1000b2de:	f7ff ffbd 	bl	1000b25c <__sinit>
1000b2e2:	3648      	adds	r6, #72	; 0x48
1000b2e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1000b2e8:	3b01      	subs	r3, #1
1000b2ea:	d503      	bpl.n	1000b2f4 <__sfp+0x28>
1000b2ec:	6833      	ldr	r3, [r6, #0]
1000b2ee:	b30b      	cbz	r3, 1000b334 <__sfp+0x68>
1000b2f0:	6836      	ldr	r6, [r6, #0]
1000b2f2:	e7f7      	b.n	1000b2e4 <__sfp+0x18>
1000b2f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1000b2f8:	b9d5      	cbnz	r5, 1000b330 <__sfp+0x64>
1000b2fa:	4b16      	ldr	r3, [pc, #88]	; (1000b354 <__sfp+0x88>)
1000b2fc:	60e3      	str	r3, [r4, #12]
1000b2fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
1000b302:	6665      	str	r5, [r4, #100]	; 0x64
1000b304:	f000 f847 	bl	1000b396 <__retarget_lock_init_recursive>
1000b308:	f7ff ff96 	bl	1000b238 <__sfp_lock_release>
1000b30c:	e9c4 5501 	strd	r5, r5, [r4, #4]
1000b310:	e9c4 5504 	strd	r5, r5, [r4, #16]
1000b314:	6025      	str	r5, [r4, #0]
1000b316:	61a5      	str	r5, [r4, #24]
1000b318:	2208      	movs	r2, #8
1000b31a:	4629      	mov	r1, r5
1000b31c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1000b320:	f7ff f8ec 	bl	1000a4fc <memset>
1000b324:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1000b328:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1000b32c:	4620      	mov	r0, r4
1000b32e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000b330:	3468      	adds	r4, #104	; 0x68
1000b332:	e7d9      	b.n	1000b2e8 <__sfp+0x1c>
1000b334:	2104      	movs	r1, #4
1000b336:	4638      	mov	r0, r7
1000b338:	f7ff ff62 	bl	1000b200 <__sfmoreglue>
1000b33c:	4604      	mov	r4, r0
1000b33e:	6030      	str	r0, [r6, #0]
1000b340:	2800      	cmp	r0, #0
1000b342:	d1d5      	bne.n	1000b2f0 <__sfp+0x24>
1000b344:	f7ff ff78 	bl	1000b238 <__sfp_lock_release>
1000b348:	230c      	movs	r3, #12
1000b34a:	603b      	str	r3, [r7, #0]
1000b34c:	e7ee      	b.n	1000b32c <__sfp+0x60>
1000b34e:	bf00      	nop
1000b350:	1000be10 	.word	0x1000be10
1000b354:	ffff0001 	.word	0xffff0001

1000b358 <_fwalk_reent>:
1000b358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000b35c:	4606      	mov	r6, r0
1000b35e:	4688      	mov	r8, r1
1000b360:	f100 0448 	add.w	r4, r0, #72	; 0x48
1000b364:	2700      	movs	r7, #0
1000b366:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
1000b36a:	f1b9 0901 	subs.w	r9, r9, #1
1000b36e:	d505      	bpl.n	1000b37c <_fwalk_reent+0x24>
1000b370:	6824      	ldr	r4, [r4, #0]
1000b372:	2c00      	cmp	r4, #0
1000b374:	d1f7      	bne.n	1000b366 <_fwalk_reent+0xe>
1000b376:	4638      	mov	r0, r7
1000b378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000b37c:	89ab      	ldrh	r3, [r5, #12]
1000b37e:	2b01      	cmp	r3, #1
1000b380:	d907      	bls.n	1000b392 <_fwalk_reent+0x3a>
1000b382:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1000b386:	3301      	adds	r3, #1
1000b388:	d003      	beq.n	1000b392 <_fwalk_reent+0x3a>
1000b38a:	4629      	mov	r1, r5
1000b38c:	4630      	mov	r0, r6
1000b38e:	47c0      	blx	r8
1000b390:	4307      	orrs	r7, r0
1000b392:	3568      	adds	r5, #104	; 0x68
1000b394:	e7e9      	b.n	1000b36a <_fwalk_reent+0x12>

1000b396 <__retarget_lock_init_recursive>:
1000b396:	4770      	bx	lr

1000b398 <__retarget_lock_acquire_recursive>:
1000b398:	4770      	bx	lr

1000b39a <__retarget_lock_release_recursive>:
1000b39a:	4770      	bx	lr

1000b39c <__swhatbuf_r>:
1000b39c:	b570      	push	{r4, r5, r6, lr}
1000b39e:	460e      	mov	r6, r1
1000b3a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b3a4:	2900      	cmp	r1, #0
1000b3a6:	b096      	sub	sp, #88	; 0x58
1000b3a8:	4614      	mov	r4, r2
1000b3aa:	461d      	mov	r5, r3
1000b3ac:	da08      	bge.n	1000b3c0 <__swhatbuf_r+0x24>
1000b3ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
1000b3b2:	2200      	movs	r2, #0
1000b3b4:	602a      	str	r2, [r5, #0]
1000b3b6:	061a      	lsls	r2, r3, #24
1000b3b8:	d410      	bmi.n	1000b3dc <__swhatbuf_r+0x40>
1000b3ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
1000b3be:	e00e      	b.n	1000b3de <__swhatbuf_r+0x42>
1000b3c0:	466a      	mov	r2, sp
1000b3c2:	f000 faab 	bl	1000b91c <_fstat_r>
1000b3c6:	2800      	cmp	r0, #0
1000b3c8:	dbf1      	blt.n	1000b3ae <__swhatbuf_r+0x12>
1000b3ca:	9a01      	ldr	r2, [sp, #4]
1000b3cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1000b3d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1000b3d4:	425a      	negs	r2, r3
1000b3d6:	415a      	adcs	r2, r3
1000b3d8:	602a      	str	r2, [r5, #0]
1000b3da:	e7ee      	b.n	1000b3ba <__swhatbuf_r+0x1e>
1000b3dc:	2340      	movs	r3, #64	; 0x40
1000b3de:	2000      	movs	r0, #0
1000b3e0:	6023      	str	r3, [r4, #0]
1000b3e2:	b016      	add	sp, #88	; 0x58
1000b3e4:	bd70      	pop	{r4, r5, r6, pc}
	...

1000b3e8 <__smakebuf_r>:
1000b3e8:	898b      	ldrh	r3, [r1, #12]
1000b3ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
1000b3ec:	079d      	lsls	r5, r3, #30
1000b3ee:	4606      	mov	r6, r0
1000b3f0:	460c      	mov	r4, r1
1000b3f2:	d507      	bpl.n	1000b404 <__smakebuf_r+0x1c>
1000b3f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
1000b3f8:	6023      	str	r3, [r4, #0]
1000b3fa:	6123      	str	r3, [r4, #16]
1000b3fc:	2301      	movs	r3, #1
1000b3fe:	6163      	str	r3, [r4, #20]
1000b400:	b002      	add	sp, #8
1000b402:	bd70      	pop	{r4, r5, r6, pc}
1000b404:	ab01      	add	r3, sp, #4
1000b406:	466a      	mov	r2, sp
1000b408:	f7ff ffc8 	bl	1000b39c <__swhatbuf_r>
1000b40c:	9900      	ldr	r1, [sp, #0]
1000b40e:	4605      	mov	r5, r0
1000b410:	4630      	mov	r0, r6
1000b412:	f7ff f8e7 	bl	1000a5e4 <_malloc_r>
1000b416:	b948      	cbnz	r0, 1000b42c <__smakebuf_r+0x44>
1000b418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1000b41c:	059a      	lsls	r2, r3, #22
1000b41e:	d4ef      	bmi.n	1000b400 <__smakebuf_r+0x18>
1000b420:	f023 0303 	bic.w	r3, r3, #3
1000b424:	f043 0302 	orr.w	r3, r3, #2
1000b428:	81a3      	strh	r3, [r4, #12]
1000b42a:	e7e3      	b.n	1000b3f4 <__smakebuf_r+0xc>
1000b42c:	4b0d      	ldr	r3, [pc, #52]	; (1000b464 <__smakebuf_r+0x7c>)
1000b42e:	62b3      	str	r3, [r6, #40]	; 0x28
1000b430:	89a3      	ldrh	r3, [r4, #12]
1000b432:	6020      	str	r0, [r4, #0]
1000b434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1000b438:	81a3      	strh	r3, [r4, #12]
1000b43a:	9b00      	ldr	r3, [sp, #0]
1000b43c:	6163      	str	r3, [r4, #20]
1000b43e:	9b01      	ldr	r3, [sp, #4]
1000b440:	6120      	str	r0, [r4, #16]
1000b442:	b15b      	cbz	r3, 1000b45c <__smakebuf_r+0x74>
1000b444:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1000b448:	4630      	mov	r0, r6
1000b44a:	f000 fa79 	bl	1000b940 <_isatty_r>
1000b44e:	b128      	cbz	r0, 1000b45c <__smakebuf_r+0x74>
1000b450:	89a3      	ldrh	r3, [r4, #12]
1000b452:	f023 0303 	bic.w	r3, r3, #3
1000b456:	f043 0301 	orr.w	r3, r3, #1
1000b45a:	81a3      	strh	r3, [r4, #12]
1000b45c:	89a0      	ldrh	r0, [r4, #12]
1000b45e:	4305      	orrs	r5, r0
1000b460:	81a5      	strh	r5, [r4, #12]
1000b462:	e7cd      	b.n	1000b400 <__smakebuf_r+0x18>
1000b464:	1000b1f5 	.word	0x1000b1f5

1000b468 <memmove>:
1000b468:	4288      	cmp	r0, r1
1000b46a:	b510      	push	{r4, lr}
1000b46c:	eb01 0402 	add.w	r4, r1, r2
1000b470:	d902      	bls.n	1000b478 <memmove+0x10>
1000b472:	4284      	cmp	r4, r0
1000b474:	4623      	mov	r3, r4
1000b476:	d807      	bhi.n	1000b488 <memmove+0x20>
1000b478:	1e43      	subs	r3, r0, #1
1000b47a:	42a1      	cmp	r1, r4
1000b47c:	d008      	beq.n	1000b490 <memmove+0x28>
1000b47e:	f811 2b01 	ldrb.w	r2, [r1], #1
1000b482:	f803 2f01 	strb.w	r2, [r3, #1]!
1000b486:	e7f8      	b.n	1000b47a <memmove+0x12>
1000b488:	4402      	add	r2, r0
1000b48a:	4601      	mov	r1, r0
1000b48c:	428a      	cmp	r2, r1
1000b48e:	d100      	bne.n	1000b492 <memmove+0x2a>
1000b490:	bd10      	pop	{r4, pc}
1000b492:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1000b496:	f802 4d01 	strb.w	r4, [r2, #-1]!
1000b49a:	e7f7      	b.n	1000b48c <memmove+0x24>

1000b49c <__malloc_lock>:
1000b49c:	4801      	ldr	r0, [pc, #4]	; (1000b4a4 <__malloc_lock+0x8>)
1000b49e:	f7ff bf7b 	b.w	1000b398 <__retarget_lock_acquire_recursive>
1000b4a2:	bf00      	nop
1000b4a4:	100207e4 	.word	0x100207e4

1000b4a8 <__malloc_unlock>:
1000b4a8:	4801      	ldr	r0, [pc, #4]	; (1000b4b0 <__malloc_unlock+0x8>)
1000b4aa:	f7ff bf76 	b.w	1000b39a <__retarget_lock_release_recursive>
1000b4ae:	bf00      	nop
1000b4b0:	100207e4 	.word	0x100207e4

1000b4b4 <_realloc_r>:
1000b4b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000b4b8:	4680      	mov	r8, r0
1000b4ba:	4614      	mov	r4, r2
1000b4bc:	460e      	mov	r6, r1
1000b4be:	b921      	cbnz	r1, 1000b4ca <_realloc_r+0x16>
1000b4c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1000b4c4:	4611      	mov	r1, r2
1000b4c6:	f7ff b88d 	b.w	1000a5e4 <_malloc_r>
1000b4ca:	b92a      	cbnz	r2, 1000b4d8 <_realloc_r+0x24>
1000b4cc:	f7ff f81e 	bl	1000a50c <_free_r>
1000b4d0:	4625      	mov	r5, r4
1000b4d2:	4628      	mov	r0, r5
1000b4d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000b4d8:	f000 fa54 	bl	1000b984 <_malloc_usable_size_r>
1000b4dc:	4284      	cmp	r4, r0
1000b4de:	4607      	mov	r7, r0
1000b4e0:	d802      	bhi.n	1000b4e8 <_realloc_r+0x34>
1000b4e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
1000b4e6:	d812      	bhi.n	1000b50e <_realloc_r+0x5a>
1000b4e8:	4621      	mov	r1, r4
1000b4ea:	4640      	mov	r0, r8
1000b4ec:	f7ff f87a 	bl	1000a5e4 <_malloc_r>
1000b4f0:	4605      	mov	r5, r0
1000b4f2:	2800      	cmp	r0, #0
1000b4f4:	d0ed      	beq.n	1000b4d2 <_realloc_r+0x1e>
1000b4f6:	42bc      	cmp	r4, r7
1000b4f8:	4622      	mov	r2, r4
1000b4fa:	4631      	mov	r1, r6
1000b4fc:	bf28      	it	cs
1000b4fe:	463a      	movcs	r2, r7
1000b500:	f7fe ffee 	bl	1000a4e0 <memcpy>
1000b504:	4631      	mov	r1, r6
1000b506:	4640      	mov	r0, r8
1000b508:	f7ff f800 	bl	1000a50c <_free_r>
1000b50c:	e7e1      	b.n	1000b4d2 <_realloc_r+0x1e>
1000b50e:	4635      	mov	r5, r6
1000b510:	e7df      	b.n	1000b4d2 <_realloc_r+0x1e>

1000b512 <__ssputs_r>:
1000b512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000b516:	688e      	ldr	r6, [r1, #8]
1000b518:	429e      	cmp	r6, r3
1000b51a:	4682      	mov	sl, r0
1000b51c:	460c      	mov	r4, r1
1000b51e:	4690      	mov	r8, r2
1000b520:	461f      	mov	r7, r3
1000b522:	d838      	bhi.n	1000b596 <__ssputs_r+0x84>
1000b524:	898a      	ldrh	r2, [r1, #12]
1000b526:	f412 6f90 	tst.w	r2, #1152	; 0x480
1000b52a:	d032      	beq.n	1000b592 <__ssputs_r+0x80>
1000b52c:	6825      	ldr	r5, [r4, #0]
1000b52e:	6909      	ldr	r1, [r1, #16]
1000b530:	eba5 0901 	sub.w	r9, r5, r1
1000b534:	6965      	ldr	r5, [r4, #20]
1000b536:	eb05 0545 	add.w	r5, r5, r5, lsl #1
1000b53a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
1000b53e:	3301      	adds	r3, #1
1000b540:	444b      	add	r3, r9
1000b542:	106d      	asrs	r5, r5, #1
1000b544:	429d      	cmp	r5, r3
1000b546:	bf38      	it	cc
1000b548:	461d      	movcc	r5, r3
1000b54a:	0553      	lsls	r3, r2, #21
1000b54c:	d531      	bpl.n	1000b5b2 <__ssputs_r+0xa0>
1000b54e:	4629      	mov	r1, r5
1000b550:	f7ff f848 	bl	1000a5e4 <_malloc_r>
1000b554:	4606      	mov	r6, r0
1000b556:	b950      	cbnz	r0, 1000b56e <__ssputs_r+0x5c>
1000b558:	230c      	movs	r3, #12
1000b55a:	f8ca 3000 	str.w	r3, [sl]
1000b55e:	89a3      	ldrh	r3, [r4, #12]
1000b560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1000b564:	81a3      	strh	r3, [r4, #12]
1000b566:	f04f 30ff 	mov.w	r0, #4294967295
1000b56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000b56e:	6921      	ldr	r1, [r4, #16]
1000b570:	464a      	mov	r2, r9
1000b572:	f7fe ffb5 	bl	1000a4e0 <memcpy>
1000b576:	89a3      	ldrh	r3, [r4, #12]
1000b578:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1000b57c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1000b580:	81a3      	strh	r3, [r4, #12]
1000b582:	6126      	str	r6, [r4, #16]
1000b584:	6165      	str	r5, [r4, #20]
1000b586:	444e      	add	r6, r9
1000b588:	eba5 0509 	sub.w	r5, r5, r9
1000b58c:	6026      	str	r6, [r4, #0]
1000b58e:	60a5      	str	r5, [r4, #8]
1000b590:	463e      	mov	r6, r7
1000b592:	42be      	cmp	r6, r7
1000b594:	d900      	bls.n	1000b598 <__ssputs_r+0x86>
1000b596:	463e      	mov	r6, r7
1000b598:	6820      	ldr	r0, [r4, #0]
1000b59a:	4632      	mov	r2, r6
1000b59c:	4641      	mov	r1, r8
1000b59e:	f7ff ff63 	bl	1000b468 <memmove>
1000b5a2:	68a3      	ldr	r3, [r4, #8]
1000b5a4:	1b9b      	subs	r3, r3, r6
1000b5a6:	60a3      	str	r3, [r4, #8]
1000b5a8:	6823      	ldr	r3, [r4, #0]
1000b5aa:	4433      	add	r3, r6
1000b5ac:	6023      	str	r3, [r4, #0]
1000b5ae:	2000      	movs	r0, #0
1000b5b0:	e7db      	b.n	1000b56a <__ssputs_r+0x58>
1000b5b2:	462a      	mov	r2, r5
1000b5b4:	f7ff ff7e 	bl	1000b4b4 <_realloc_r>
1000b5b8:	4606      	mov	r6, r0
1000b5ba:	2800      	cmp	r0, #0
1000b5bc:	d1e1      	bne.n	1000b582 <__ssputs_r+0x70>
1000b5be:	6921      	ldr	r1, [r4, #16]
1000b5c0:	4650      	mov	r0, sl
1000b5c2:	f7fe ffa3 	bl	1000a50c <_free_r>
1000b5c6:	e7c7      	b.n	1000b558 <__ssputs_r+0x46>

1000b5c8 <_svfiprintf_r>:
1000b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000b5cc:	4698      	mov	r8, r3
1000b5ce:	898b      	ldrh	r3, [r1, #12]
1000b5d0:	061b      	lsls	r3, r3, #24
1000b5d2:	b09d      	sub	sp, #116	; 0x74
1000b5d4:	4607      	mov	r7, r0
1000b5d6:	460d      	mov	r5, r1
1000b5d8:	4614      	mov	r4, r2
1000b5da:	d50e      	bpl.n	1000b5fa <_svfiprintf_r+0x32>
1000b5dc:	690b      	ldr	r3, [r1, #16]
1000b5de:	b963      	cbnz	r3, 1000b5fa <_svfiprintf_r+0x32>
1000b5e0:	2140      	movs	r1, #64	; 0x40
1000b5e2:	f7fe ffff 	bl	1000a5e4 <_malloc_r>
1000b5e6:	6028      	str	r0, [r5, #0]
1000b5e8:	6128      	str	r0, [r5, #16]
1000b5ea:	b920      	cbnz	r0, 1000b5f6 <_svfiprintf_r+0x2e>
1000b5ec:	230c      	movs	r3, #12
1000b5ee:	603b      	str	r3, [r7, #0]
1000b5f0:	f04f 30ff 	mov.w	r0, #4294967295
1000b5f4:	e0d1      	b.n	1000b79a <_svfiprintf_r+0x1d2>
1000b5f6:	2340      	movs	r3, #64	; 0x40
1000b5f8:	616b      	str	r3, [r5, #20]
1000b5fa:	2300      	movs	r3, #0
1000b5fc:	9309      	str	r3, [sp, #36]	; 0x24
1000b5fe:	2320      	movs	r3, #32
1000b600:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1000b604:	f8cd 800c 	str.w	r8, [sp, #12]
1000b608:	2330      	movs	r3, #48	; 0x30
1000b60a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 1000b7b4 <_svfiprintf_r+0x1ec>
1000b60e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1000b612:	f04f 0901 	mov.w	r9, #1
1000b616:	4623      	mov	r3, r4
1000b618:	469a      	mov	sl, r3
1000b61a:	f813 2b01 	ldrb.w	r2, [r3], #1
1000b61e:	b10a      	cbz	r2, 1000b624 <_svfiprintf_r+0x5c>
1000b620:	2a25      	cmp	r2, #37	; 0x25
1000b622:	d1f9      	bne.n	1000b618 <_svfiprintf_r+0x50>
1000b624:	ebba 0b04 	subs.w	fp, sl, r4
1000b628:	d00b      	beq.n	1000b642 <_svfiprintf_r+0x7a>
1000b62a:	465b      	mov	r3, fp
1000b62c:	4622      	mov	r2, r4
1000b62e:	4629      	mov	r1, r5
1000b630:	4638      	mov	r0, r7
1000b632:	f7ff ff6e 	bl	1000b512 <__ssputs_r>
1000b636:	3001      	adds	r0, #1
1000b638:	f000 80aa 	beq.w	1000b790 <_svfiprintf_r+0x1c8>
1000b63c:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000b63e:	445a      	add	r2, fp
1000b640:	9209      	str	r2, [sp, #36]	; 0x24
1000b642:	f89a 3000 	ldrb.w	r3, [sl]
1000b646:	2b00      	cmp	r3, #0
1000b648:	f000 80a2 	beq.w	1000b790 <_svfiprintf_r+0x1c8>
1000b64c:	2300      	movs	r3, #0
1000b64e:	f04f 32ff 	mov.w	r2, #4294967295
1000b652:	e9cd 2305 	strd	r2, r3, [sp, #20]
1000b656:	f10a 0a01 	add.w	sl, sl, #1
1000b65a:	9304      	str	r3, [sp, #16]
1000b65c:	9307      	str	r3, [sp, #28]
1000b65e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1000b662:	931a      	str	r3, [sp, #104]	; 0x68
1000b664:	4654      	mov	r4, sl
1000b666:	2205      	movs	r2, #5
1000b668:	f814 1b01 	ldrb.w	r1, [r4], #1
1000b66c:	4851      	ldr	r0, [pc, #324]	; (1000b7b4 <_svfiprintf_r+0x1ec>)
1000b66e:	f7f4 fcff 	bl	10000070 <memchr>
1000b672:	9a04      	ldr	r2, [sp, #16]
1000b674:	b9d8      	cbnz	r0, 1000b6ae <_svfiprintf_r+0xe6>
1000b676:	06d0      	lsls	r0, r2, #27
1000b678:	bf44      	itt	mi
1000b67a:	2320      	movmi	r3, #32
1000b67c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1000b680:	0711      	lsls	r1, r2, #28
1000b682:	bf44      	itt	mi
1000b684:	232b      	movmi	r3, #43	; 0x2b
1000b686:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
1000b68a:	f89a 3000 	ldrb.w	r3, [sl]
1000b68e:	2b2a      	cmp	r3, #42	; 0x2a
1000b690:	d015      	beq.n	1000b6be <_svfiprintf_r+0xf6>
1000b692:	9a07      	ldr	r2, [sp, #28]
1000b694:	4654      	mov	r4, sl
1000b696:	2000      	movs	r0, #0
1000b698:	f04f 0c0a 	mov.w	ip, #10
1000b69c:	4621      	mov	r1, r4
1000b69e:	f811 3b01 	ldrb.w	r3, [r1], #1
1000b6a2:	3b30      	subs	r3, #48	; 0x30
1000b6a4:	2b09      	cmp	r3, #9
1000b6a6:	d94e      	bls.n	1000b746 <_svfiprintf_r+0x17e>
1000b6a8:	b1b0      	cbz	r0, 1000b6d8 <_svfiprintf_r+0x110>
1000b6aa:	9207      	str	r2, [sp, #28]
1000b6ac:	e014      	b.n	1000b6d8 <_svfiprintf_r+0x110>
1000b6ae:	eba0 0308 	sub.w	r3, r0, r8
1000b6b2:	fa09 f303 	lsl.w	r3, r9, r3
1000b6b6:	4313      	orrs	r3, r2
1000b6b8:	9304      	str	r3, [sp, #16]
1000b6ba:	46a2      	mov	sl, r4
1000b6bc:	e7d2      	b.n	1000b664 <_svfiprintf_r+0x9c>
1000b6be:	9b03      	ldr	r3, [sp, #12]
1000b6c0:	1d19      	adds	r1, r3, #4
1000b6c2:	681b      	ldr	r3, [r3, #0]
1000b6c4:	9103      	str	r1, [sp, #12]
1000b6c6:	2b00      	cmp	r3, #0
1000b6c8:	bfbb      	ittet	lt
1000b6ca:	425b      	neglt	r3, r3
1000b6cc:	f042 0202 	orrlt.w	r2, r2, #2
1000b6d0:	9307      	strge	r3, [sp, #28]
1000b6d2:	9307      	strlt	r3, [sp, #28]
1000b6d4:	bfb8      	it	lt
1000b6d6:	9204      	strlt	r2, [sp, #16]
1000b6d8:	7823      	ldrb	r3, [r4, #0]
1000b6da:	2b2e      	cmp	r3, #46	; 0x2e
1000b6dc:	d10c      	bne.n	1000b6f8 <_svfiprintf_r+0x130>
1000b6de:	7863      	ldrb	r3, [r4, #1]
1000b6e0:	2b2a      	cmp	r3, #42	; 0x2a
1000b6e2:	d135      	bne.n	1000b750 <_svfiprintf_r+0x188>
1000b6e4:	9b03      	ldr	r3, [sp, #12]
1000b6e6:	1d1a      	adds	r2, r3, #4
1000b6e8:	681b      	ldr	r3, [r3, #0]
1000b6ea:	9203      	str	r2, [sp, #12]
1000b6ec:	2b00      	cmp	r3, #0
1000b6ee:	bfb8      	it	lt
1000b6f0:	f04f 33ff 	movlt.w	r3, #4294967295
1000b6f4:	3402      	adds	r4, #2
1000b6f6:	9305      	str	r3, [sp, #20]
1000b6f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1000b7c4 <_svfiprintf_r+0x1fc>
1000b6fc:	7821      	ldrb	r1, [r4, #0]
1000b6fe:	2203      	movs	r2, #3
1000b700:	4650      	mov	r0, sl
1000b702:	f7f4 fcb5 	bl	10000070 <memchr>
1000b706:	b140      	cbz	r0, 1000b71a <_svfiprintf_r+0x152>
1000b708:	2340      	movs	r3, #64	; 0x40
1000b70a:	eba0 000a 	sub.w	r0, r0, sl
1000b70e:	fa03 f000 	lsl.w	r0, r3, r0
1000b712:	9b04      	ldr	r3, [sp, #16]
1000b714:	4303      	orrs	r3, r0
1000b716:	3401      	adds	r4, #1
1000b718:	9304      	str	r3, [sp, #16]
1000b71a:	f814 1b01 	ldrb.w	r1, [r4], #1
1000b71e:	4826      	ldr	r0, [pc, #152]	; (1000b7b8 <_svfiprintf_r+0x1f0>)
1000b720:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1000b724:	2206      	movs	r2, #6
1000b726:	f7f4 fca3 	bl	10000070 <memchr>
1000b72a:	2800      	cmp	r0, #0
1000b72c:	d038      	beq.n	1000b7a0 <_svfiprintf_r+0x1d8>
1000b72e:	4b23      	ldr	r3, [pc, #140]	; (1000b7bc <_svfiprintf_r+0x1f4>)
1000b730:	bb1b      	cbnz	r3, 1000b77a <_svfiprintf_r+0x1b2>
1000b732:	9b03      	ldr	r3, [sp, #12]
1000b734:	3307      	adds	r3, #7
1000b736:	f023 0307 	bic.w	r3, r3, #7
1000b73a:	3308      	adds	r3, #8
1000b73c:	9303      	str	r3, [sp, #12]
1000b73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000b740:	4433      	add	r3, r6
1000b742:	9309      	str	r3, [sp, #36]	; 0x24
1000b744:	e767      	b.n	1000b616 <_svfiprintf_r+0x4e>
1000b746:	fb0c 3202 	mla	r2, ip, r2, r3
1000b74a:	460c      	mov	r4, r1
1000b74c:	2001      	movs	r0, #1
1000b74e:	e7a5      	b.n	1000b69c <_svfiprintf_r+0xd4>
1000b750:	2300      	movs	r3, #0
1000b752:	3401      	adds	r4, #1
1000b754:	9305      	str	r3, [sp, #20]
1000b756:	4619      	mov	r1, r3
1000b758:	f04f 0c0a 	mov.w	ip, #10
1000b75c:	4620      	mov	r0, r4
1000b75e:	f810 2b01 	ldrb.w	r2, [r0], #1
1000b762:	3a30      	subs	r2, #48	; 0x30
1000b764:	2a09      	cmp	r2, #9
1000b766:	d903      	bls.n	1000b770 <_svfiprintf_r+0x1a8>
1000b768:	2b00      	cmp	r3, #0
1000b76a:	d0c5      	beq.n	1000b6f8 <_svfiprintf_r+0x130>
1000b76c:	9105      	str	r1, [sp, #20]
1000b76e:	e7c3      	b.n	1000b6f8 <_svfiprintf_r+0x130>
1000b770:	fb0c 2101 	mla	r1, ip, r1, r2
1000b774:	4604      	mov	r4, r0
1000b776:	2301      	movs	r3, #1
1000b778:	e7f0      	b.n	1000b75c <_svfiprintf_r+0x194>
1000b77a:	ab03      	add	r3, sp, #12
1000b77c:	9300      	str	r3, [sp, #0]
1000b77e:	462a      	mov	r2, r5
1000b780:	4b0f      	ldr	r3, [pc, #60]	; (1000b7c0 <_svfiprintf_r+0x1f8>)
1000b782:	a904      	add	r1, sp, #16
1000b784:	4638      	mov	r0, r7
1000b786:	f3af 8000 	nop.w
1000b78a:	1c42      	adds	r2, r0, #1
1000b78c:	4606      	mov	r6, r0
1000b78e:	d1d6      	bne.n	1000b73e <_svfiprintf_r+0x176>
1000b790:	89ab      	ldrh	r3, [r5, #12]
1000b792:	065b      	lsls	r3, r3, #25
1000b794:	f53f af2c 	bmi.w	1000b5f0 <_svfiprintf_r+0x28>
1000b798:	9809      	ldr	r0, [sp, #36]	; 0x24
1000b79a:	b01d      	add	sp, #116	; 0x74
1000b79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000b7a0:	ab03      	add	r3, sp, #12
1000b7a2:	9300      	str	r3, [sp, #0]
1000b7a4:	462a      	mov	r2, r5
1000b7a6:	4b06      	ldr	r3, [pc, #24]	; (1000b7c0 <_svfiprintf_r+0x1f8>)
1000b7a8:	a904      	add	r1, sp, #16
1000b7aa:	4638      	mov	r0, r7
1000b7ac:	f7ff f956 	bl	1000aa5c <_printf_i>
1000b7b0:	e7eb      	b.n	1000b78a <_svfiprintf_r+0x1c2>
1000b7b2:	bf00      	nop
1000b7b4:	1000be14 	.word	0x1000be14
1000b7b8:	1000be1e 	.word	0x1000be1e
1000b7bc:	00000000 	.word	0x00000000
1000b7c0:	1000b513 	.word	0x1000b513
1000b7c4:	1000be1a 	.word	0x1000be1a

1000b7c8 <_raise_r>:
1000b7c8:	291f      	cmp	r1, #31
1000b7ca:	b538      	push	{r3, r4, r5, lr}
1000b7cc:	4604      	mov	r4, r0
1000b7ce:	460d      	mov	r5, r1
1000b7d0:	d904      	bls.n	1000b7dc <_raise_r+0x14>
1000b7d2:	2316      	movs	r3, #22
1000b7d4:	6003      	str	r3, [r0, #0]
1000b7d6:	f04f 30ff 	mov.w	r0, #4294967295
1000b7da:	bd38      	pop	{r3, r4, r5, pc}
1000b7dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
1000b7de:	b112      	cbz	r2, 1000b7e6 <_raise_r+0x1e>
1000b7e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
1000b7e4:	b94b      	cbnz	r3, 1000b7fa <_raise_r+0x32>
1000b7e6:	4620      	mov	r0, r4
1000b7e8:	f000 f830 	bl	1000b84c <_getpid_r>
1000b7ec:	462a      	mov	r2, r5
1000b7ee:	4601      	mov	r1, r0
1000b7f0:	4620      	mov	r0, r4
1000b7f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1000b7f6:	f000 b817 	b.w	1000b828 <_kill_r>
1000b7fa:	2b01      	cmp	r3, #1
1000b7fc:	d00a      	beq.n	1000b814 <_raise_r+0x4c>
1000b7fe:	1c59      	adds	r1, r3, #1
1000b800:	d103      	bne.n	1000b80a <_raise_r+0x42>
1000b802:	2316      	movs	r3, #22
1000b804:	6003      	str	r3, [r0, #0]
1000b806:	2001      	movs	r0, #1
1000b808:	e7e7      	b.n	1000b7da <_raise_r+0x12>
1000b80a:	2400      	movs	r4, #0
1000b80c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
1000b810:	4628      	mov	r0, r5
1000b812:	4798      	blx	r3
1000b814:	2000      	movs	r0, #0
1000b816:	e7e0      	b.n	1000b7da <_raise_r+0x12>

1000b818 <raise>:
1000b818:	4b02      	ldr	r3, [pc, #8]	; (1000b824 <raise+0xc>)
1000b81a:	4601      	mov	r1, r0
1000b81c:	6818      	ldr	r0, [r3, #0]
1000b81e:	f7ff bfd3 	b.w	1000b7c8 <_raise_r>
1000b822:	bf00      	nop
1000b824:	100200e0 	.word	0x100200e0

1000b828 <_kill_r>:
1000b828:	b538      	push	{r3, r4, r5, lr}
1000b82a:	4d07      	ldr	r5, [pc, #28]	; (1000b848 <_kill_r+0x20>)
1000b82c:	2300      	movs	r3, #0
1000b82e:	4604      	mov	r4, r0
1000b830:	4608      	mov	r0, r1
1000b832:	4611      	mov	r1, r2
1000b834:	602b      	str	r3, [r5, #0]
1000b836:	f7f5 ff6a 	bl	1000170e <_kill>
1000b83a:	1c43      	adds	r3, r0, #1
1000b83c:	d102      	bne.n	1000b844 <_kill_r+0x1c>
1000b83e:	682b      	ldr	r3, [r5, #0]
1000b840:	b103      	cbz	r3, 1000b844 <_kill_r+0x1c>
1000b842:	6023      	str	r3, [r4, #0]
1000b844:	bd38      	pop	{r3, r4, r5, pc}
1000b846:	bf00      	nop
1000b848:	100207e8 	.word	0x100207e8

1000b84c <_getpid_r>:
1000b84c:	f7f5 bf57 	b.w	100016fe <_getpid>

1000b850 <__sread>:
1000b850:	b510      	push	{r4, lr}
1000b852:	460c      	mov	r4, r1
1000b854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b858:	f000 f89c 	bl	1000b994 <_read_r>
1000b85c:	2800      	cmp	r0, #0
1000b85e:	bfab      	itete	ge
1000b860:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1000b862:	89a3      	ldrhlt	r3, [r4, #12]
1000b864:	181b      	addge	r3, r3, r0
1000b866:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1000b86a:	bfac      	ite	ge
1000b86c:	6563      	strge	r3, [r4, #84]	; 0x54
1000b86e:	81a3      	strhlt	r3, [r4, #12]
1000b870:	bd10      	pop	{r4, pc}

1000b872 <__swrite>:
1000b872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000b876:	461f      	mov	r7, r3
1000b878:	898b      	ldrh	r3, [r1, #12]
1000b87a:	05db      	lsls	r3, r3, #23
1000b87c:	4605      	mov	r5, r0
1000b87e:	460c      	mov	r4, r1
1000b880:	4616      	mov	r6, r2
1000b882:	d505      	bpl.n	1000b890 <__swrite+0x1e>
1000b884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b888:	2302      	movs	r3, #2
1000b88a:	2200      	movs	r2, #0
1000b88c:	f000 f868 	bl	1000b960 <_lseek_r>
1000b890:	89a3      	ldrh	r3, [r4, #12]
1000b892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1000b896:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1000b89a:	81a3      	strh	r3, [r4, #12]
1000b89c:	4632      	mov	r2, r6
1000b89e:	463b      	mov	r3, r7
1000b8a0:	4628      	mov	r0, r5
1000b8a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1000b8a6:	f000 b817 	b.w	1000b8d8 <_write_r>

1000b8aa <__sseek>:
1000b8aa:	b510      	push	{r4, lr}
1000b8ac:	460c      	mov	r4, r1
1000b8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b8b2:	f000 f855 	bl	1000b960 <_lseek_r>
1000b8b6:	1c43      	adds	r3, r0, #1
1000b8b8:	89a3      	ldrh	r3, [r4, #12]
1000b8ba:	bf15      	itete	ne
1000b8bc:	6560      	strne	r0, [r4, #84]	; 0x54
1000b8be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1000b8c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1000b8c6:	81a3      	strheq	r3, [r4, #12]
1000b8c8:	bf18      	it	ne
1000b8ca:	81a3      	strhne	r3, [r4, #12]
1000b8cc:	bd10      	pop	{r4, pc}

1000b8ce <__sclose>:
1000b8ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b8d2:	f000 b813 	b.w	1000b8fc <_close_r>
	...

1000b8d8 <_write_r>:
1000b8d8:	b538      	push	{r3, r4, r5, lr}
1000b8da:	4d07      	ldr	r5, [pc, #28]	; (1000b8f8 <_write_r+0x20>)
1000b8dc:	4604      	mov	r4, r0
1000b8de:	4608      	mov	r0, r1
1000b8e0:	4611      	mov	r1, r2
1000b8e2:	2200      	movs	r2, #0
1000b8e4:	602a      	str	r2, [r5, #0]
1000b8e6:	461a      	mov	r2, r3
1000b8e8:	f7f5 ff48 	bl	1000177c <_write>
1000b8ec:	1c43      	adds	r3, r0, #1
1000b8ee:	d102      	bne.n	1000b8f6 <_write_r+0x1e>
1000b8f0:	682b      	ldr	r3, [r5, #0]
1000b8f2:	b103      	cbz	r3, 1000b8f6 <_write_r+0x1e>
1000b8f4:	6023      	str	r3, [r4, #0]
1000b8f6:	bd38      	pop	{r3, r4, r5, pc}
1000b8f8:	100207e8 	.word	0x100207e8

1000b8fc <_close_r>:
1000b8fc:	b538      	push	{r3, r4, r5, lr}
1000b8fe:	4d06      	ldr	r5, [pc, #24]	; (1000b918 <_close_r+0x1c>)
1000b900:	2300      	movs	r3, #0
1000b902:	4604      	mov	r4, r0
1000b904:	4608      	mov	r0, r1
1000b906:	602b      	str	r3, [r5, #0]
1000b908:	f7f5 ff54 	bl	100017b4 <_close>
1000b90c:	1c43      	adds	r3, r0, #1
1000b90e:	d102      	bne.n	1000b916 <_close_r+0x1a>
1000b910:	682b      	ldr	r3, [r5, #0]
1000b912:	b103      	cbz	r3, 1000b916 <_close_r+0x1a>
1000b914:	6023      	str	r3, [r4, #0]
1000b916:	bd38      	pop	{r3, r4, r5, pc}
1000b918:	100207e8 	.word	0x100207e8

1000b91c <_fstat_r>:
1000b91c:	b538      	push	{r3, r4, r5, lr}
1000b91e:	4d07      	ldr	r5, [pc, #28]	; (1000b93c <_fstat_r+0x20>)
1000b920:	2300      	movs	r3, #0
1000b922:	4604      	mov	r4, r0
1000b924:	4608      	mov	r0, r1
1000b926:	4611      	mov	r1, r2
1000b928:	602b      	str	r3, [r5, #0]
1000b92a:	f7f5 ff4f 	bl	100017cc <_fstat>
1000b92e:	1c43      	adds	r3, r0, #1
1000b930:	d102      	bne.n	1000b938 <_fstat_r+0x1c>
1000b932:	682b      	ldr	r3, [r5, #0]
1000b934:	b103      	cbz	r3, 1000b938 <_fstat_r+0x1c>
1000b936:	6023      	str	r3, [r4, #0]
1000b938:	bd38      	pop	{r3, r4, r5, pc}
1000b93a:	bf00      	nop
1000b93c:	100207e8 	.word	0x100207e8

1000b940 <_isatty_r>:
1000b940:	b538      	push	{r3, r4, r5, lr}
1000b942:	4d06      	ldr	r5, [pc, #24]	; (1000b95c <_isatty_r+0x1c>)
1000b944:	2300      	movs	r3, #0
1000b946:	4604      	mov	r4, r0
1000b948:	4608      	mov	r0, r1
1000b94a:	602b      	str	r3, [r5, #0]
1000b94c:	f7f5 ff4e 	bl	100017ec <_isatty>
1000b950:	1c43      	adds	r3, r0, #1
1000b952:	d102      	bne.n	1000b95a <_isatty_r+0x1a>
1000b954:	682b      	ldr	r3, [r5, #0]
1000b956:	b103      	cbz	r3, 1000b95a <_isatty_r+0x1a>
1000b958:	6023      	str	r3, [r4, #0]
1000b95a:	bd38      	pop	{r3, r4, r5, pc}
1000b95c:	100207e8 	.word	0x100207e8

1000b960 <_lseek_r>:
1000b960:	b538      	push	{r3, r4, r5, lr}
1000b962:	4d07      	ldr	r5, [pc, #28]	; (1000b980 <_lseek_r+0x20>)
1000b964:	4604      	mov	r4, r0
1000b966:	4608      	mov	r0, r1
1000b968:	4611      	mov	r1, r2
1000b96a:	2200      	movs	r2, #0
1000b96c:	602a      	str	r2, [r5, #0]
1000b96e:	461a      	mov	r2, r3
1000b970:	f7f5 ff47 	bl	10001802 <_lseek>
1000b974:	1c43      	adds	r3, r0, #1
1000b976:	d102      	bne.n	1000b97e <_lseek_r+0x1e>
1000b978:	682b      	ldr	r3, [r5, #0]
1000b97a:	b103      	cbz	r3, 1000b97e <_lseek_r+0x1e>
1000b97c:	6023      	str	r3, [r4, #0]
1000b97e:	bd38      	pop	{r3, r4, r5, pc}
1000b980:	100207e8 	.word	0x100207e8

1000b984 <_malloc_usable_size_r>:
1000b984:	f851 3c04 	ldr.w	r3, [r1, #-4]
1000b988:	1f18      	subs	r0, r3, #4
1000b98a:	2b00      	cmp	r3, #0
1000b98c:	bfbc      	itt	lt
1000b98e:	580b      	ldrlt	r3, [r1, r0]
1000b990:	18c0      	addlt	r0, r0, r3
1000b992:	4770      	bx	lr

1000b994 <_read_r>:
1000b994:	b538      	push	{r3, r4, r5, lr}
1000b996:	4d07      	ldr	r5, [pc, #28]	; (1000b9b4 <_read_r+0x20>)
1000b998:	4604      	mov	r4, r0
1000b99a:	4608      	mov	r0, r1
1000b99c:	4611      	mov	r1, r2
1000b99e:	2200      	movs	r2, #0
1000b9a0:	602a      	str	r2, [r5, #0]
1000b9a2:	461a      	mov	r2, r3
1000b9a4:	f7f5 fecd 	bl	10001742 <_read>
1000b9a8:	1c43      	adds	r3, r0, #1
1000b9aa:	d102      	bne.n	1000b9b2 <_read_r+0x1e>
1000b9ac:	682b      	ldr	r3, [r5, #0]
1000b9ae:	b103      	cbz	r3, 1000b9b2 <_read_r+0x1e>
1000b9b0:	6023      	str	r3, [r4, #0]
1000b9b2:	bd38      	pop	{r3, r4, r5, pc}
1000b9b4:	100207e8 	.word	0x100207e8

1000b9b8 <round>:
1000b9b8:	ec51 0b10 	vmov	r0, r1, d0
1000b9bc:	b570      	push	{r4, r5, r6, lr}
1000b9be:	f3c1 550a 	ubfx	r5, r1, #20, #11
1000b9c2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
1000b9c6:	2c13      	cmp	r4, #19
1000b9c8:	ee10 2a10 	vmov	r2, s0
1000b9cc:	460b      	mov	r3, r1
1000b9ce:	dc19      	bgt.n	1000ba04 <round+0x4c>
1000b9d0:	2c00      	cmp	r4, #0
1000b9d2:	da09      	bge.n	1000b9e8 <round+0x30>
1000b9d4:	3401      	adds	r4, #1
1000b9d6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
1000b9da:	d103      	bne.n	1000b9e4 <round+0x2c>
1000b9dc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
1000b9e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
1000b9e4:	2200      	movs	r2, #0
1000b9e6:	e028      	b.n	1000ba3a <round+0x82>
1000b9e8:	4d15      	ldr	r5, [pc, #84]	; (1000ba40 <round+0x88>)
1000b9ea:	4125      	asrs	r5, r4
1000b9ec:	ea01 0605 	and.w	r6, r1, r5
1000b9f0:	4332      	orrs	r2, r6
1000b9f2:	d00e      	beq.n	1000ba12 <round+0x5a>
1000b9f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
1000b9f8:	fa42 f404 	asr.w	r4, r2, r4
1000b9fc:	4423      	add	r3, r4
1000b9fe:	ea23 0305 	bic.w	r3, r3, r5
1000ba02:	e7ef      	b.n	1000b9e4 <round+0x2c>
1000ba04:	2c33      	cmp	r4, #51	; 0x33
1000ba06:	dd07      	ble.n	1000ba18 <round+0x60>
1000ba08:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
1000ba0c:	d101      	bne.n	1000ba12 <round+0x5a>
1000ba0e:	f7f4 fb85 	bl	1000011c <__adddf3>
1000ba12:	ec41 0b10 	vmov	d0, r0, r1
1000ba16:	bd70      	pop	{r4, r5, r6, pc}
1000ba18:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
1000ba1c:	f04f 35ff 	mov.w	r5, #4294967295
1000ba20:	40f5      	lsrs	r5, r6
1000ba22:	4228      	tst	r0, r5
1000ba24:	d0f5      	beq.n	1000ba12 <round+0x5a>
1000ba26:	2101      	movs	r1, #1
1000ba28:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
1000ba2c:	fa01 f404 	lsl.w	r4, r1, r4
1000ba30:	1912      	adds	r2, r2, r4
1000ba32:	bf28      	it	cs
1000ba34:	185b      	addcs	r3, r3, r1
1000ba36:	ea22 0205 	bic.w	r2, r2, r5
1000ba3a:	4619      	mov	r1, r3
1000ba3c:	4610      	mov	r0, r2
1000ba3e:	e7e8      	b.n	1000ba12 <round+0x5a>
1000ba40:	000fffff 	.word	0x000fffff

1000ba44 <_init>:
1000ba44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000ba46:	bf00      	nop
1000ba48:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000ba4a:	bc08      	pop	{r3}
1000ba4c:	469e      	mov	lr, r3
1000ba4e:	4770      	bx	lr

1000ba50 <_fini>:
1000ba50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000ba52:	bf00      	nop
1000ba54:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000ba56:	bc08      	pop	{r3}
1000ba58:	469e      	mov	lr, r3
1000ba5a:	4770      	bx	lr

Disassembly of section .startup_copro_fw.Reset_Handler:

1000ba5c <Reset_Handler>:
  ldr   sp, =_estack      /* set stack pointer */
1000ba5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 1000ba94 <LoopForever+0x2>
  movs  r1, #0
1000ba60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
1000ba62:	e003      	b.n	1000ba6c <LoopCopyDataInit>

1000ba64 <CopyDataInit>:
  ldr  r3, =_sidata
1000ba64:	4b0c      	ldr	r3, [pc, #48]	; (1000ba98 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
1000ba66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
1000ba68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
1000ba6a:	3104      	adds	r1, #4

1000ba6c <LoopCopyDataInit>:
  ldr  r0, =_sdata
1000ba6c:	480b      	ldr	r0, [pc, #44]	; (1000ba9c <LoopForever+0xa>)
  ldr  r3, =_edata
1000ba6e:	4b0c      	ldr	r3, [pc, #48]	; (1000baa0 <LoopForever+0xe>)
  adds  r2, r0, r1
1000ba70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
1000ba72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
1000ba74:	d3f6      	bcc.n	1000ba64 <CopyDataInit>
  ldr  r2, =_sbss
1000ba76:	4a0b      	ldr	r2, [pc, #44]	; (1000baa4 <LoopForever+0x12>)
  b  LoopFillZerobss
1000ba78:	e002      	b.n	1000ba80 <LoopFillZerobss>

1000ba7a <FillZerobss>:
  movs  r3, #0
1000ba7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
1000ba7c:	f842 3b04 	str.w	r3, [r2], #4

1000ba80 <LoopFillZerobss>:
  ldr  r3, = _ebss
1000ba80:	4b09      	ldr	r3, [pc, #36]	; (1000baa8 <LoopForever+0x16>)
  cmp  r2, r3
1000ba82:	429a      	cmp	r2, r3
  bcc  FillZerobss
1000ba84:	d3f9      	bcc.n	1000ba7a <FillZerobss>
  bl  SystemInit
1000ba86:	f7f5 f811 	bl	10000aac <SystemInit>
 bl __libc_init_array
1000ba8a:	f7fe fcf5 	bl	1000a478 <__libc_init_array>
  bl main
1000ba8e:	f7f5 fae3 	bl	10001058 <main>

1000ba92 <LoopForever>:
    b LoopForever
1000ba92:	e7fe      	b.n	1000ba92 <LoopForever>
  ldr   sp, =_estack      /* set stack pointer */
1000ba94:	10040000 	.word	0x10040000
  ldr  r3, =_sidata
1000ba98:	1000bfb0 	.word	0x1000bfb0
  ldr  r0, =_sdata
1000ba9c:	10020000 	.word	0x10020000
  ldr  r3, =_edata
1000baa0:	10020144 	.word	0x10020144
  ldr  r2, =_sbss
1000baa4:	100201d0 	.word	0x100201d0
  ldr  r3, = _ebss
1000baa8:	100207ec 	.word	0x100207ec
