// Seed: 1849070143
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_4 = id_1 & 1'b0;
  assign id_3 = -1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output wire id_7,
    input uwire id_8,
    id_17,
    output wire id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    input tri id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
