# Xilinx MIG Example
This project serves as a simple reference design for using the onboard DDR2 memory with Xilinx MIG IP for the Nexys 4 DDR / Nexys A7 FPGA Trainer

The included step-by-step PDF guide walks through the configuration process.
