# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proje.srcs/sources_1/new/counter_100.vhd" \
"../../../../Proje.srcs/sim_1/new/counter_tb.vhd" \

# Do not sort compile order
nosort
