INTSTYLE=ise
INFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/top_level.ncd
OUTFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/top_level.bit
FAMILY=Spartan6
PART=xc6slx45-3csg324
WORKINGDIR=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo
LICENSE=WebPack
USER_INFO=202198533_0_0_851
