
STM32_GPIO_Baremetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002e4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800046c  0800046c  0000146c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000488  08000488  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000488  08000488  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000488  08000488  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000488  08000488  00001488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800048c  0800048c  0000148c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000490  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000494  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000494  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013ba  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000050b  00000000  00000000  000033ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000218  00000000  00000000  00003900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000017b  00000000  00000000  00003b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000157b  00000000  00000000  00003c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001d34  00000000  00000000  0000520e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e35e9  00000000  00000000  00006f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea52b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006bc  00000000  00000000  000ea570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000eac2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000454 	.word	0x08000454

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000454 	.word	0x08000454

080001c8 <main>:
void UART2_Init(void);
void UART2_WriteChar(char ch);
void UART2_WriteString(char *str);

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
    UART2_Init();
 80001ce:	f000 f813 	bl	80001f8 <UART2_Init>

    while(1)
    {
        UART2_WriteString("Hello from STM32L476RG\r\n");
 80001d2:	4807      	ldr	r0, [pc, #28]	@ (80001f0 <main+0x28>)
 80001d4:	f000 f886 	bl	80002e4 <UART2_WriteString>

        for(volatile int i=0;i<1000000;i++);
 80001d8:	2300      	movs	r3, #0
 80001da:	607b      	str	r3, [r7, #4]
 80001dc:	e002      	b.n	80001e4 <main+0x1c>
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	3301      	adds	r3, #1
 80001e2:	607b      	str	r3, [r7, #4]
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	4a03      	ldr	r2, [pc, #12]	@ (80001f4 <main+0x2c>)
 80001e8:	4293      	cmp	r3, r2
 80001ea:	ddf8      	ble.n	80001de <main+0x16>
        UART2_WriteString("Hello from STM32L476RG\r\n");
 80001ec:	e7f1      	b.n	80001d2 <main+0xa>
 80001ee:	bf00      	nop
 80001f0:	0800046c 	.word	0x0800046c
 80001f4:	000f423f 	.word	0x000f423f

080001f8 <UART2_Init>:
    }
}

void UART2_Init(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
    /* enable GPIOA clock */
    RCC_AHB2ENR |= (1 << 0);
 80001fc:	4b26      	ldr	r3, [pc, #152]	@ (8000298 <UART2_Init+0xa0>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a25      	ldr	r2, [pc, #148]	@ (8000298 <UART2_Init+0xa0>)
 8000202:	f043 0301 	orr.w	r3, r3, #1
 8000206:	6013      	str	r3, [r2, #0]

    /* enable USART2 clock */
    RCC_APB1ENR1 |= (1 << 17);
 8000208:	4b24      	ldr	r3, [pc, #144]	@ (800029c <UART2_Init+0xa4>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a23      	ldr	r2, [pc, #140]	@ (800029c <UART2_Init+0xa4>)
 800020e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000212:	6013      	str	r3, [r2, #0]

    /* Set High Speed for PA2, PA3 */
    GPIOA_OSPEEDR |= (3 << (2*2));  // PA2 high speed
 8000214:	4b22      	ldr	r3, [pc, #136]	@ (80002a0 <UART2_Init+0xa8>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a21      	ldr	r2, [pc, #132]	@ (80002a0 <UART2_Init+0xa8>)
 800021a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800021e:	6013      	str	r3, [r2, #0]
    GPIOA_OSPEEDR |= (3 << (3*2));  // PA3 high speed
 8000220:	4b1f      	ldr	r3, [pc, #124]	@ (80002a0 <UART2_Init+0xa8>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a1e      	ldr	r2, [pc, #120]	@ (80002a0 <UART2_Init+0xa8>)
 8000226:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800022a:	6013      	str	r3, [r2, #0]

    /* Set PA2, PA3 to Alternate Function mode*/
    GPIOA_MODER &= ~(0xF << (2 * 2));   // Clear PA2 & PA3
 800022c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000236:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800023a:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=  (0xA << (2 * 2));   // AF mode
 800023c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000246:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800024a:	6013      	str	r3, [r2, #0]

    /* Set AF7 for PA2, PA3 */
    GPIOA_AFRL &= ~(0xFF << (4 * 2));
 800024c:	4b15      	ldr	r3, [pc, #84]	@ (80002a4 <UART2_Init+0xac>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a14      	ldr	r2, [pc, #80]	@ (80002a4 <UART2_Init+0xac>)
 8000252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000256:	6013      	str	r3, [r2, #0]
    GPIOA_AFRL |=  (0x77 << (4 * 2));   // AF7
 8000258:	4b12      	ldr	r3, [pc, #72]	@ (80002a4 <UART2_Init+0xac>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a11      	ldr	r2, [pc, #68]	@ (80002a4 <UART2_Init+0xac>)
 800025e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000262:	6013      	str	r3, [r2, #0]

    /* 5. Set Baudrate = 115200
       Assuming 4 MHz clock
       BRR = 4000000 / 115200 â‰ˆ 35 */
    USART2_BRR = 35;
 8000264:	4b10      	ldr	r3, [pc, #64]	@ (80002a8 <UART2_Init+0xb0>)
 8000266:	2223      	movs	r2, #35	@ 0x23
 8000268:	601a      	str	r2, [r3, #0]

    /* 6. Enable TX, RX */
    USART2_CR1 |= (1 << 3);   // TE
 800026a:	4b10      	ldr	r3, [pc, #64]	@ (80002ac <UART2_Init+0xb4>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a0f      	ldr	r2, [pc, #60]	@ (80002ac <UART2_Init+0xb4>)
 8000270:	f043 0308 	orr.w	r3, r3, #8
 8000274:	6013      	str	r3, [r2, #0]
    USART2_CR1 |= (1 << 2);   // RE
 8000276:	4b0d      	ldr	r3, [pc, #52]	@ (80002ac <UART2_Init+0xb4>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a0c      	ldr	r2, [pc, #48]	@ (80002ac <UART2_Init+0xb4>)
 800027c:	f043 0304 	orr.w	r3, r3, #4
 8000280:	6013      	str	r3, [r2, #0]

    /* 7. Enable USART */
    USART2_CR1 |= (1 << 0);   // UE
 8000282:	4b0a      	ldr	r3, [pc, #40]	@ (80002ac <UART2_Init+0xb4>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a09      	ldr	r2, [pc, #36]	@ (80002ac <UART2_Init+0xb4>)
 8000288:	f043 0301 	orr.w	r3, r3, #1
 800028c:	6013      	str	r3, [r2, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	4800104c 	.word	0x4800104c
 800029c:	48001058 	.word	0x48001058
 80002a0:	48000008 	.word	0x48000008
 80002a4:	48000020 	.word	0x48000020
 80002a8:	4000440c 	.word	0x4000440c
 80002ac:	40004400 	.word	0x40004400

080002b0 <UART2_WriteChar>:

void UART2_WriteChar(char ch)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
	    while(!(USART2_ISR & (1 << 7)));  // TXE
 80002ba:	bf00      	nop
 80002bc:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <UART2_WriteChar+0x2c>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d0f9      	beq.n	80002bc <UART2_WriteChar+0xc>
	    USART2_TDR = ch;
 80002c8:	4a05      	ldr	r2, [pc, #20]	@ (80002e0 <UART2_WriteChar+0x30>)
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	6013      	str	r3, [r2, #0]
}
 80002ce:	bf00      	nop
 80002d0:	370c      	adds	r7, #12
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	4000441c 	.word	0x4000441c
 80002e0:	40004428 	.word	0x40004428

080002e4 <UART2_WriteString>:

void UART2_WriteString(char *str)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
    while(*str)
 80002ec:	e006      	b.n	80002fc <UART2_WriteString+0x18>
    {
        UART2_WriteChar(*str++);
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	1c5a      	adds	r2, r3, #1
 80002f2:	607a      	str	r2, [r7, #4]
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ffda 	bl	80002b0 <UART2_WriteChar>
    while(*str)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d1f4      	bne.n	80002ee <UART2_WriteString+0xa>
    }
}
 8000304:	bf00      	nop
 8000306:	bf00      	nop
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}

0800030e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000312:	bf00      	nop
 8000314:	e7fd      	b.n	8000312 <NMI_Handler+0x4>

08000316 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000316:	b480      	push	{r7}
 8000318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800031a:	bf00      	nop
 800031c:	e7fd      	b.n	800031a <HardFault_Handler+0x4>

0800031e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800031e:	b480      	push	{r7}
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000322:	bf00      	nop
 8000324:	e7fd      	b.n	8000322 <MemManage_Handler+0x4>

08000326 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000326:	b480      	push	{r7}
 8000328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800032a:	bf00      	nop
 800032c:	e7fd      	b.n	800032a <BusFault_Handler+0x4>

0800032e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800032e:	b480      	push	{r7}
 8000330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000332:	bf00      	nop
 8000334:	e7fd      	b.n	8000332 <UsageFault_Handler+0x4>

08000336 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000336:	b480      	push	{r7}
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr

08000352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000352:	b480      	push	{r7}
 8000354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000356:	bf00      	nop
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr

08000360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000364:	f000 f83e 	bl	80003e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}

0800036c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000370:	4b06      	ldr	r3, [pc, #24]	@ (800038c <SystemInit+0x20>)
 8000372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000376:	4a05      	ldr	r2, [pc, #20]	@ (800038c <SystemInit+0x20>)
 8000378:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800037c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000390:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80003c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000394:	f7ff ffea 	bl	800036c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000398:	480c      	ldr	r0, [pc, #48]	@ (80003cc <LoopForever+0x6>)
  ldr r1, =_edata
 800039a:	490d      	ldr	r1, [pc, #52]	@ (80003d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800039c:	4a0d      	ldr	r2, [pc, #52]	@ (80003d4 <LoopForever+0xe>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a0:	e002      	b.n	80003a8 <LoopCopyDataInit>

080003a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003a6:	3304      	adds	r3, #4

080003a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003ac:	d3f9      	bcc.n	80003a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ae:	4a0a      	ldr	r2, [pc, #40]	@ (80003d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b0:	4c0a      	ldr	r4, [pc, #40]	@ (80003dc <LoopForever+0x16>)
  movs r3, #0
 80003b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b4:	e001      	b.n	80003ba <LoopFillZerobss>

080003b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b8:	3204      	adds	r2, #4

080003ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003bc:	d3fb      	bcc.n	80003b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003be:	f000 f825 	bl	800040c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003c2:	f7ff ff01 	bl	80001c8 <main>

080003c6 <LoopForever>:

LoopForever:
    b LoopForever
 80003c6:	e7fe      	b.n	80003c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80003c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003d4:	08000490 	.word	0x08000490
  ldr r2, =_sbss
 80003d8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003dc:	20000024 	.word	0x20000024

080003e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003e0:	e7fe      	b.n	80003e0 <ADC1_2_IRQHandler>
	...

080003e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <HAL_IncTick+0x20>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	461a      	mov	r2, r3
 80003ee:	4b06      	ldr	r3, [pc, #24]	@ (8000408 <HAL_IncTick+0x24>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4413      	add	r3, r2
 80003f4:	4a04      	ldr	r2, [pc, #16]	@ (8000408 <HAL_IncTick+0x24>)
 80003f6:	6013      	str	r3, [r2, #0]
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	20000000 	.word	0x20000000
 8000408:	20000020 	.word	0x20000020

0800040c <__libc_init_array>:
 800040c:	b570      	push	{r4, r5, r6, lr}
 800040e:	4d0d      	ldr	r5, [pc, #52]	@ (8000444 <__libc_init_array+0x38>)
 8000410:	4c0d      	ldr	r4, [pc, #52]	@ (8000448 <__libc_init_array+0x3c>)
 8000412:	1b64      	subs	r4, r4, r5
 8000414:	10a4      	asrs	r4, r4, #2
 8000416:	2600      	movs	r6, #0
 8000418:	42a6      	cmp	r6, r4
 800041a:	d109      	bne.n	8000430 <__libc_init_array+0x24>
 800041c:	4d0b      	ldr	r5, [pc, #44]	@ (800044c <__libc_init_array+0x40>)
 800041e:	4c0c      	ldr	r4, [pc, #48]	@ (8000450 <__libc_init_array+0x44>)
 8000420:	f000 f818 	bl	8000454 <_init>
 8000424:	1b64      	subs	r4, r4, r5
 8000426:	10a4      	asrs	r4, r4, #2
 8000428:	2600      	movs	r6, #0
 800042a:	42a6      	cmp	r6, r4
 800042c:	d105      	bne.n	800043a <__libc_init_array+0x2e>
 800042e:	bd70      	pop	{r4, r5, r6, pc}
 8000430:	f855 3b04 	ldr.w	r3, [r5], #4
 8000434:	4798      	blx	r3
 8000436:	3601      	adds	r6, #1
 8000438:	e7ee      	b.n	8000418 <__libc_init_array+0xc>
 800043a:	f855 3b04 	ldr.w	r3, [r5], #4
 800043e:	4798      	blx	r3
 8000440:	3601      	adds	r6, #1
 8000442:	e7f2      	b.n	800042a <__libc_init_array+0x1e>
 8000444:	08000488 	.word	0x08000488
 8000448:	08000488 	.word	0x08000488
 800044c:	08000488 	.word	0x08000488
 8000450:	0800048c 	.word	0x0800048c

08000454 <_init>:
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	bf00      	nop
 8000458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800045a:	bc08      	pop	{r3}
 800045c:	469e      	mov	lr, r3
 800045e:	4770      	bx	lr

08000460 <_fini>:
 8000460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000462:	bf00      	nop
 8000464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000466:	bc08      	pop	{r3}
 8000468:	469e      	mov	lr, r3
 800046a:	4770      	bx	lr
