
*** Running vivado
    with args -log sha512.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha512.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sha512.tcl -notrace
Command: synth_design -top sha512 -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34023 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.586 ; gain = 86.848 ; free physical = 383768 ; free virtual = 458905
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sha512' [/home/users/komal.inayat/Downloads/sha_core/trunk/rtl/sha512.v:138]
INFO: [Synth 8-6155] done synthesizing module 'sha512' (1#1) [/home/users/komal.inayat/Downloads/sha_core/trunk/rtl/sha512.v:138]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1472.219 ; gain = 139.480 ; free physical = 383779 ; free virtual = 458917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1472.219 ; gain = 139.480 ; free physical = 383782 ; free virtual = 458921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 147.480 ; free physical = 383784 ; free virtual = 458923
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "W1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W14" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element round_reg_rep was removed.  [/home/users/komal.inayat/Downloads/sha_core/trunk/rtl/sha512.v:247]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.234 ; gain = 163.496 ; free physical = 383830 ; free virtual = 458967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   5 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 33    
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 39    
	   5 Input     64 Bit        Muxes := 1     
	  35 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 23    
	  35 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha512 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   5 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 33    
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 39    
	   5 Input     64 Bit        Muxes := 1     
	  35 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 23    
	  35 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "W9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W8" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element round_reg_rep was removed.  [/home/users/komal.inayat/Downloads/sha_core/trunk/rtl/sha512.v:247]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1790.223 ; gain = 457.484 ; free physical = 383543 ; free virtual = 458680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|sha512      | round_reg_rep | 128x64        | Block RAM      | 
|sha512      | round_reg_rep | 128x64        | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_6/round_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/round_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/round_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/round_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383537 ; free virtual = 458673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383541 ; free virtual = 458678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383504 ; free virtual = 458650
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383505 ; free virtual = 458651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383505 ; free virtual = 458651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383505 ; free virtual = 458651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383504 ; free virtual = 458650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383505 ; free virtual = 458651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   208|
|3     |LUT1     |     2|
|4     |LUT2     |   870|
|5     |LUT3     |  1544|
|6     |LUT4     |   116|
|7     |LUT5     |   562|
|8     |LUT6     |   707|
|9     |RAMB18E1 |     2|
|10    |FDRE     |  2107|
|11    |IBUF     |    39|
|12    |OBUF     |    37|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6195|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383505 ; free virtual = 458651
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.227 ; gain = 457.488 ; free physical = 383509 ; free virtual = 458655
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.230 ; gain = 457.488 ; free physical = 383509 ; free virtual = 458655
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sha512' is not ideal for floorplanning, since the cellview 'sha512' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1846.254 ; gain = 526.121 ; free physical = 383456 ; free virtual = 458598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/sha_core/project_1/project_1.runs/synth_1/sha512.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sha512_utilization_synth.rpt -pb sha512_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1870.270 ; gain = 0.000 ; free physical = 383465 ; free virtual = 458602
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 14:37:53 2022...
