--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml hex_mux_test.twx hex_mux_test.ncd -o hex_mux_test.twr
hex_mux_test.pcf -ucf hex_constraints.ucf

Design file:              hex_mux_test.ncd
Physical constraint file: hex_mux_test.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.521(R)|clk_BUFGP         |   0.000|
an<1>       |    9.409(R)|clk_BUFGP         |   0.000|
an<2>       |    9.681(R)|clk_BUFGP         |   0.000|
an<3>       |    9.039(R)|clk_BUFGP         |   0.000|
sseg<0>     |   14.796(R)|clk_BUFGP         |   0.000|
sseg<1>     |   15.215(R)|clk_BUFGP         |   0.000|
sseg<2>     |   15.003(R)|clk_BUFGP         |   0.000|
sseg<3>     |   14.470(R)|clk_BUFGP         |   0.000|
sseg<4>     |   15.083(R)|clk_BUFGP         |   0.000|
sseg<5>     |   14.758(R)|clk_BUFGP         |   0.000|
sseg<6>     |   15.184(R)|clk_BUFGP         |   0.000|
sseg<7>     |    9.689(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.946|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<0>        |   14.905|
sw<0>          |sseg<1>        |   15.334|
sw<0>          |sseg<2>        |   15.057|
sw<0>          |sseg<3>        |   14.644|
sw<0>          |sseg<4>        |   15.192|
sw<0>          |sseg<5>        |   14.932|
sw<0>          |sseg<6>        |   15.238|
sw<1>          |sseg<0>        |   14.012|
sw<1>          |sseg<1>        |   14.441|
sw<1>          |sseg<2>        |   14.164|
sw<1>          |sseg<3>        |   13.751|
sw<1>          |sseg<4>        |   14.299|
sw<1>          |sseg<5>        |   14.039|
sw<1>          |sseg<6>        |   14.345|
sw<2>          |sseg<0>        |   12.629|
sw<2>          |sseg<1>        |   13.058|
sw<2>          |sseg<2>        |   12.781|
sw<2>          |sseg<3>        |   12.368|
sw<2>          |sseg<4>        |   12.916|
sw<2>          |sseg<5>        |   12.656|
sw<2>          |sseg<6>        |   12.962|
sw<3>          |sseg<0>        |   13.111|
sw<3>          |sseg<1>        |   13.540|
sw<3>          |sseg<2>        |   13.263|
sw<3>          |sseg<3>        |   12.850|
sw<3>          |sseg<4>        |   13.398|
sw<3>          |sseg<5>        |   13.138|
sw<3>          |sseg<6>        |   13.444|
sw<4>          |sseg<0>        |   14.068|
sw<4>          |sseg<1>        |   14.497|
sw<4>          |sseg<2>        |   14.220|
sw<4>          |sseg<3>        |   13.807|
sw<4>          |sseg<4>        |   14.355|
sw<4>          |sseg<5>        |   14.095|
sw<4>          |sseg<6>        |   14.401|
sw<5>          |sseg<0>        |   13.706|
sw<5>          |sseg<1>        |   14.135|
sw<5>          |sseg<2>        |   13.858|
sw<5>          |sseg<3>        |   13.445|
sw<5>          |sseg<4>        |   13.993|
sw<5>          |sseg<5>        |   13.733|
sw<5>          |sseg<6>        |   14.039|
sw<6>          |sseg<0>        |   12.676|
sw<6>          |sseg<1>        |   13.105|
sw<6>          |sseg<2>        |   12.828|
sw<6>          |sseg<3>        |   12.415|
sw<6>          |sseg<4>        |   12.963|
sw<6>          |sseg<5>        |   12.703|
sw<6>          |sseg<6>        |   13.009|
sw<7>          |sseg<0>        |   12.306|
sw<7>          |sseg<1>        |   12.735|
sw<7>          |sseg<2>        |   12.458|
sw<7>          |sseg<3>        |   12.045|
sw<7>          |sseg<4>        |   12.593|
sw<7>          |sseg<5>        |   12.333|
sw<7>          |sseg<6>        |   12.639|
---------------+---------------+---------+


Analysis completed Tue Jun 02 23:30:27 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



