<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>en0</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/D01/un2_sdiv_s_21_0_COUT</Dynamic>
            <Navigation>W00/D01/un2_sdiv_s_21_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/D01/un2_sdiv_s_21_0_S1</Dynamic>
            <Navigation>W00/D01/un2_sdiv_s_21_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/D01/un2_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>W00/D01/un2_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>W00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>en0</Dynamic>
            <Navigation>en0</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>5</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|All reachable assignments to outcoder(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outcoder(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|All reachable assignments to outcoder(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outcoder(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Latch generated from process for signal outcoder(6 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Latch generated from process for signal outcoder(6 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD434 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl&quot;:19:16:19:19|Signal clkr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Dynamic>
            <Navigation>CD434</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>16</Navigation>
            <Navigation>19</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Signal clkr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl&quot;:19:8:19:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>8</Navigation>
            <Navigation>19</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl&quot;:21:7:21:12|Referenced variable enable is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>7</Navigation>
            <Navigation>21</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Referenced variable enable is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL179 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl&quot;:21:2:21:5|Found combinational loop at soutr[3]</Dynamic>
            <Navigation>CL179</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found combinational loop at soutr[3]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Pruning register bit 5 of outcoder(5 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 5 of outcoder(5 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO235 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl&quot;:21:2:21:5|Converted Mux instance with loopback soutr[3] (in view: work.contring00(behavior)) to Latch</Dynamic>
            <Navigation>MO235</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Converted Mux instance with loopback soutr[3] (in view: work.contring00(behavior)) to Latch</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl&quot;:21:2:21:5|Sequential instance W01.soutr[3] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance W01.soutr[3] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Sequential instance W02.outcoder_1[6] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance W02.outcoder_1[6] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Sequential instance W02.outcoder_1[3] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance W02.outcoder_1[3] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Sequential instance W02.outcoder_1[4] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance W02.outcoder_1[4] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl&quot;:19:2:19:5|Sequential instance W02.outcoder_1[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance W02.outcoder_1[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\divosc00vhdl\div00.vhdl&quot;:22:1:22:2|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including W00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\divosc00vhdl\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including W00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:W00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:W00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>