
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v' to AST representation.
Generating RTLIL representation for module `\a25_register_bank'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: a25_register_bank   
Automatically selected a25_register_bank as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_register_bank

2.3. Analyzing design hierarchy..
Top module:  \a25_register_bank
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:529$187 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:503$186 in module a25_register_bank.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:308$8 in module a25_register_bank.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 56 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:275$243'.
  Set init value: \r14_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:274$242'.
  Set init value: \r13_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:273$241'.
  Set init value: \r12_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:272$240'.
  Set init value: \r11_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:271$239'.
  Set init value: \r10_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:270$238'.
  Set init value: \r9_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:269$237'.
  Set init value: \r8_firq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:266$236'.
  Set init value: \r14_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:265$235'.
  Set init value: \r13_irq = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:262$234'.
  Set init value: \r14_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:261$233'.
  Set init value: \r13_svc = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:230$232'.
  Set init value: \r14 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:229$231'.
  Set init value: \r13 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:228$230'.
  Set init value: \r12 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:227$229'.
  Set init value: \r11 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:226$228'.
  Set init value: \r10 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:225$227'.
  Set init value: \r9 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:224$226'.
  Set init value: \r8 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:223$225'.
  Set init value: \r7 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:222$224'.
  Set init value: \r6 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:221$223'.
  Set init value: \r5 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:220$222'.
  Set init value: \r4 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:219$221'.
  Set init value: \r3 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:218$220'.
  Set init value: \r2 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:217$219'.
  Set init value: \r1 = 32'11011110101011011011111011101111
Found init rule in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:216$218'.
  Set init value: \r0 = 32'11011110101011011011111011101111

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:275$243'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:274$242'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:273$241'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:272$240'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:271$239'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:270$238'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:269$237'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:266$236'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:265$235'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:262$234'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:261$233'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:230$232'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:229$231'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:228$230'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:227$229'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:226$228'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:225$227'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:224$226'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:223$225'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:222$224'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:221$223'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:220$222'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:219$221'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:218$220'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:217$219'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:216$218'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:529$187'.
     1/1: $1\o_rd[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:503$186'.
     1/1: $1\o_rs[31:0]
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
Creating decoders for process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:308$8'.
     1/1: $1\decode[14:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\a25_register_bank.\o_rd' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:529$187'.
No latch inferred for signal `\a25_register_bank.\o_rs' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:503$186'.
No latch inferred for signal `\a25_register_bank.\decode' from process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:308$8'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_register_bank.\r0' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$295' with positive edge clock.
Creating register for signal `\a25_register_bank.\r1' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$296' with positive edge clock.
Creating register for signal `\a25_register_bank.\r2' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `\a25_register_bank.\r3' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\a25_register_bank.\r4' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\a25_register_bank.\r5' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\a25_register_bank.\r6' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\a25_register_bank.\r7' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\a25_register_bank.\r15' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_svc' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_irq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\a25_register_bank.\r8_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\a25_register_bank.\r9_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\a25_register_bank.\r10_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\a25_register_bank.\r11_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\a25_register_bank.\r12_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\a25_register_bank.\r13_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\a25_register_bank.\r14_firq' using process `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
  created $dff cell `$procdff$321' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:275$243'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:274$242'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:273$241'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:272$240'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:271$239'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:270$238'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:269$237'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:266$236'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:265$235'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:262$234'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:261$233'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:230$232'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:229$231'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:228$230'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:227$229'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:226$228'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:225$227'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:224$226'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:223$225'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:222$224'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:221$223'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:220$222'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:219$221'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:218$220'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:217$219'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:216$218'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:529$187'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:529$187'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:503$186'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:503$186'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:363$20'.
Found and cleaned up 1 empty switch in `\a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:308$8'.
Removing empty process `a25_register_bank.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:308$8'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_register_bank.
<suppressed ~9 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_register_bank.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_register_bank'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_register_bank.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_register_bank'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$295 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:366$22_Y, Q = \r0).
Adding EN signal on $procdff$296 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:367$24_Y, Q = \r1).
Adding EN signal on $procdff$297 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:368$26_Y, Q = \r2).
Adding EN signal on $procdff$298 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:369$28_Y, Q = \r3).
Adding EN signal on $procdff$299 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:370$30_Y, Q = \r4).
Adding EN signal on $procdff$300 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:371$32_Y, Q = \r5).
Adding EN signal on $procdff$301 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:372$34_Y, Q = \r6).
Adding EN signal on $procdff$302 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:373$36_Y, Q = \r7).
Adding EN signal on $procdff$303 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:376$42_Y, Q = \r8).
Adding EN signal on $procdff$304 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:377$48_Y, Q = \r9).
Adding EN signal on $procdff$305 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:378$54_Y, Q = \r10).
Adding EN signal on $procdff$306 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:379$60_Y, Q = \r11).
Adding EN signal on $procdff$307 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:380$66_Y, Q = \r12).
Adding EN signal on $procdff$308 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:390$96_Y, Q = \r13).
Adding EN signal on $procdff$309 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:391$101_Y, Q = \r14).
Adding EN signal on $procdff$310 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:406$133_Y, Q = \r15).
Adding EN signal on $procdff$311 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:394$106_Y, Q = \r13_svc).
Adding EN signal on $procdff$312 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:395$111_Y, Q = \r14_svc).
Adding EN signal on $procdff$313 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:398$116_Y, Q = \r13_irq).
Adding EN signal on $procdff$314 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:399$121_Y, Q = \r14_irq).
Adding EN signal on $procdff$315 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:383$71_Y, Q = \r8_firq).
Adding EN signal on $procdff$316 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:384$76_Y, Q = \r9_firq).
Adding EN signal on $procdff$317 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:385$81_Y, Q = \r10_firq).
Adding EN signal on $procdff$318 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:386$86_Y, Q = \r11_firq).
Adding EN signal on $procdff$319 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:387$91_Y, Q = \r12_firq).
Adding EN signal on $procdff$320 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:402$126_Y, Q = \r13_firq).
Adding EN signal on $procdff$321 ($dff) from module a25_register_bank (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:403$131_Y, Q = \r14_firq).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_register_bank..
Removed 0 unused cells and 124 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_register_bank.
<suppressed ~27 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_register_bank..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_register_bank.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_register_bank'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_register_bank..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_register_bank.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_register_bank ===

   Number of wires:                314
   Number of wire bits:           5009
   Number of public wires:          91
   Number of public wire bits:    2012
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $and                           33
     $dffe                         856
     $eq                           244
     $logic_and                     36
     $logic_not                     23
     $mux                         3376
     $ne                             2
     $not                            2
     $pmux                          79
     $reduce_bool                   54

End of script. Logfile hash: d33b02cd42, CPU: user 0.22s system 0.01s, MEM: 17.95 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 4x opt_expr (0 sec), 17% 2x opt_clean (0 sec), ...
