-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a
--
-- Generated
--  by:  wig
--  on:  Wed Aug  4 10:55:56 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -nodelta ../../typecast.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a-rtl-a.vhd,v 1.1 2004/08/04 13:31:09 wig Exp $
-- $Date: 2004/08/04 13:31:09 $
-- $Log: inst_a-rtl-a.vhd,v $
-- Revision 1.1  2004/08/04 13:31:09  wig
-- Added typecast/intsig testcase
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.42 2004/08/02 07:13:40 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a
--
architecture rtl of inst_a is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_aa	-- typecast module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aa
			port_a_1	: out	std_ulogic;
			port_a_11	: out	std_ulogic_vector(7 downto 0);
			port_a_3	: out	std_ulogic_vector(7 downto 0);
			port_a_5	: out	std_ulogic;
			port_a_7	: out	std_logic_vector(7 downto 0);
			port_a_9	: out	std_ulogic;
			signal_10	: out	std_logic;
			signal_12	: out	std_logic_vector(15 downto 0);
			signal_2	: out	std_logic;
			signal_4	: out	std_logic_vector(15 downto 0);
			signal_6	: out	std_logic;
			signal_8	: out	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_aa
		);
	end component;
	-- ---------

	component inst_ab	-- receiver module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ab
			port_b_1	: in	std_logic;
			port_b_10	: in	std_ulogic;
			port_b_11	: in	std_ulogic_vector(7 downto 0);
			port_b_12	: in	std_logic_vector(15 downto 0);
			port_b_2	: in	std_ulogic;
			port_b_3	: in	std_logic_vector(7 downto 0);
			port_b_4	: in	std_ulogic_vector(15 downto 0);
			port_b_5	: in	std_logic;
			port_b_6	: in	std_ulogic;
			port_b_7	: in	std_ulogic_vector(7 downto 0);
			port_b_8	: in	std_logic_vector(15 downto 0);
			port_b_9	: in	std_logic
		-- End of Generated Port for Entity inst_ab
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_mix_tc_10_signal_10	: std_logic; 
			signal	s_mix_tc_11_signal_11	: std_ulogic_vector(7 downto 0); 
			signal	s_mix_tc_12_signal_11	: std_ulogic_vector(7 downto 0); 
			signal	s_mix_tc_13_signal_12	: std_logic_vector(15 downto 0); 
			signal	s_mix_tc_14_signal_12	: std_logic_vector(15 downto 0); 
			signal	s_mix_tc_1_signal_1	: std_ulogic; 
			signal	s_mix_tc_2_signal_2	: std_logic; 
			signal	s_mix_tc_3_signal_3	: std_ulogic_vector(7 downto 0); 
			signal	s_mix_tc_4_signal_4	: std_logic_vector(15 downto 0); 
			signal	s_mix_tc_5_signal_5	: std_ulogic; 
			signal	s_mix_tc_6_signal_6	: std_logic; 
			signal	s_mix_tc_7_signal_7	: std_ulogic_vector(7 downto 0); 
			signal	s_mix_tc_8_signal_8	: std_logic_vector(15 downto 0); 
			signal	s_mix_tc_9_signal_9	: std_ulogic; 
			signal	signal_1	: std_logic; 
			signal	signal_10	: std_ulogic; 
			signal	signal_11	: std_logic_vector(7 downto 0); 
			signal	signal_12	: std_ulogic_vector(15 downto 0); 
			signal	signal_2	: std_ulogic; 
			signal	signal_3	: std_logic_vector(7 downto 0); 
			signal	signal_4	: std_ulogic_vector(15 downto 0); 
			signal	signal_5	: std_logic; 
			signal	signal_6	: std_ulogic; 
			signal	signal_7	: std_logic_vector(7 downto 0); 
			signal	signal_8	: std_ulogic_vector(15 downto 0); 
			signal	signal_9	: std_logic; 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		signal_1 <= std_logic( s_mix_tc_1_signal_1 );

		signal_2 <= std_ulogic( s_mix_tc_2_signal_2 );

		signal_11 <= std_logic_vector( s_mix_tc_11_signal_11 );

		signal_11 <= std_logic_vector( s_mix_tc_12_signal_11 );

		signal_12 <= std_ulogic_vector( s_mix_tc_13_signal_12 );

		signal_12 <= std_ulogic_vector( s_mix_tc_14_signal_12 );

		signal_3 <= std_logic_vector( s_mix_tc_3_signal_3 );

		signal_4 <= std_ulogic_vector( s_mix_tc_4_signal_4 );

		signal_5 <= std_logic( s_mix_tc_5_signal_5 );

		signal_6 <= std_ulogic( s_mix_tc_6_signal_6 );

		signal_7 <= std_logic_vector( s_mix_tc_7_signal_7 );

		signal_8 <= std_ulogic_vector( s_mix_tc_8_signal_8 );

		signal_9 <= std_logic( s_mix_tc_9_signal_9 );

		signal_10 <= std_ulogic( s_mix_tc_10_signal_10 );

		-- Generated Instance Port Map for inst_aa_i
		inst_aa_i: inst_aa	-- typecast module
		port map (
			port_a_1 => s_mix_tc_1_signal_1,
			port_a_11 => s_mix_tc_12_signal_11,
			port_a_3 => s_mix_tc_3_signal_3,
			port_a_5 => s_mix_tc_5_signal_5,
			port_a_7 => signal_7,
			port_a_9 => s_mix_tc_9_signal_9,
			signal_10 => s_mix_tc_10_signal_10,
			signal_12 => s_mix_tc_14_signal_12,
			signal_2 => s_mix_tc_2_signal_2,
			signal_4 => s_mix_tc_4_signal_4,
			signal_6 => s_mix_tc_6_signal_6,
			signal_8 => signal_8
		);
		-- End of Generated Instance Port Map for inst_aa_i

		-- Generated Instance Port Map for inst_ab_i
		inst_ab_i: inst_ab	-- receiver module
		port map (
			port_b_1 => signal_1,
			port_b_10 => signal_10,
			port_b_11 => s_mix_tc_11_signal_11,
			port_b_12 => s_mix_tc_13_signal_12,
			port_b_2 => signal_2,
			port_b_3 => signal_3,
			port_b_4 => signal_4,
			port_b_5 => signal_5,
			port_b_6 => signal_6,
			port_b_7 => s_mix_tc_7_signal_7,
			port_b_8 => s_mix_tc_8_signal_8,
			port_b_9 => signal_9
		);
		-- End of Generated Instance Port Map for inst_ab_i



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
