"C:/git1/Memari/CA_PROJ(FatemehRazzaghy,MohammadSadeghHemati)/testProject/src/main.vhd" VHDL testProject 1 0 0 -02
"C:/git1/Memari/CA_PROJ(FatemehRazzaghy,MohammadSadeghHemati)/testProject/src/TestBench/alu_TB.vhd" VHDL testProject 1 0 0 -02
. . 0 0 0