# 1.14 SFR Registers

The SFRs are listed in Table 1-8. The base address for the SFRs is listed in Table 1-7 . Many of the bits in the SFRs are described in other chapters throughout this user's guide. These bits are marked with a note and a reference. See the module-specific chapter for details.

> [!NOTE]
> All registers have word or byte register access. For a generic register _`ANYREG`_, the suffix `_L` (_`ANYREG_L`_)
> refers to the lower byte of the register (bits 0 through 7). The suffix `_H` (_`ANYREG_H`_) refers to the upper byte
> of the register (bits 8 through 15).

<a id="table-1-7"></a>

| Module | Base Address |
| ------ | ------------ |
| SFR    | 00100h       |

**Table 1-7. SFR Base Address**

<a id="table-1-8"></a>

| Offset | Acronym              | Register Name     | Type       | Access | Reset | Section                                                           |
| ------ | -------------------- | ----------------- | ---------- | ------ | ----- | ----------------------------------------------------------------- |
| 00h    | `SFRIE1`             | Interrupt Enable  | Read/write | Word   | 0000h | Section 1.14.1 |
| 00h    | `SFRIE1_L` (`IE1`)   |                   | Read/write | Byte   | 00h   | Section 1.14.1 |
| 01h    | `SFRIE1_H` (`IE2`)   |                   | Read/write | Byte   | 00h   | Section 1.14.1 |
| 02h    | `SFRIFG1`            | Interrupt Flag    | Read/write | Word   | 0082h | Section 1.14.2 |
| 02h    | `SFRIFG1_L` (`IFG1`) |                   | Read/write | Byte   | 82h   | Section 1.14.2 |
| 03h    | `SFRIFG1_H` (`IFG2`) |                   | Read/write | Byte   | 00h   | Section 1.14.2 |
| 04h    | `SFRRPCR`            | Reset Pin Control | Read/write | Word   | 001Ch | Section 1.14.3 |
| 04h    | `SFRRPCR_L`          |                   | Read/write | Byte   | 1Ch   | Section 1.14.3 |
| 05h    | `SFRRPCR_H`          |                   | Read/write | Byte   | 00h   | Section 1.14.3 |

**Table 1-8. SFR Registers**
