Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 22:42:22 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/dataComplete_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.584        0.000                      0                 4821        0.077        0.000                      0                 4821        3.000        0.000                       0                  1844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
clockManager/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                        0.584        0.000                      0                 4252        0.106        0.000                      0                 4252        4.500        0.000                       0                  1638  
clockManager/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            16.412        0.000                      0                   24        0.202        0.000                      0                   24        9.500        0.000                       0                    16  
  clk_out2_clk_wiz_0            31.467        0.000                      0                  259        0.077        0.000                      0                  259       19.500        0.000                       0                   186  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  CLK100MHZ                 2.079        0.000                      0                   27        0.098        0.000                      0                   27  
CLK100MHZ           clk_out1_clk_wiz_0        0.778        0.000                      0                   14        1.548        0.000                      0                   14  
CLK100MHZ           clk_out2_clk_wiz_0        1.765        0.000                      0                  311        0.597        0.000                      0                  311  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.456ns (5.156%)  route 8.388ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626     5.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        8.388    14.072    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/reset
    SLICE_X32Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.518    14.941    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X32Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[6]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X32Y59         FDRE (Setup_fdre_C_R)       -0.429    14.656    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[6]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.456ns (5.156%)  route 8.388ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626     5.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        8.388    14.072    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/reset
    SLICE_X32Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.518    14.941    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X32Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[9]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X32Y59         FDRE (Setup_fdre_C_R)       -0.429    14.656    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtRoundAPosition_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 6.258ns (70.683%)  route 2.596ns (29.317%))
  Logic Levels:           4  (DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X11Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.546     6.243    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=4, routed)           0.640     7.007    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.043 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.045    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.563 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.803    13.366    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X12Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.490 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.605    14.094    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.607    15.029    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.819    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 6.258ns (70.960%)  route 2.561ns (29.040%))
  Logic Levels:           4  (DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X11Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.546     6.243    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=4, routed)           0.640     7.007    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.043 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.045    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.563 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.970    13.532    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.124    13.656 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2/O
                         net (fo=2, routed)           0.403    14.060    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2_n_0
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.607    15.029    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.819    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 6.258ns (70.977%)  route 2.559ns (29.023%))
  Logic Levels:           4  (DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X11Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.546     6.243    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=4, routed)           0.640     7.007    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.043 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.045    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.563 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.803    13.366    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.490 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.568    14.058    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.607    15.029    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.819    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 6.258ns (71.359%)  route 2.512ns (28.641%))
  Logic Levels:           4  (DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X11Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.546     6.243    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=4, routed)           0.640     7.007    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.043 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.045    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.563 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[0]
                         net (fo=1, routed)           0.779    13.342    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_105
    SLICE_X12Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15/O
                         net (fo=2, routed)           0.544    14.010    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_15_n_0
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.607    15.029    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X0Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    14.819    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 6.258ns (69.033%)  route 2.807ns (30.967%))
  Logic Levels:           4  (DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.638     5.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X11Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.546     6.243    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_24/O
                         net (fo=4, routed)           0.640     7.007    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_6
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.043 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.045    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.563 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.970    13.532    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.124    13.656 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2/O
                         net (fo=2, routed)           0.650    14.306    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2_n_0
    SLICE_X12Y69         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.513    14.936    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X12Y69         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)       -0.045    15.114    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.456ns (5.369%)  route 8.038ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626     5.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        8.038    13.722    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/reset
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.513    14.936    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[10]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X38Y64         FDRE (Setup_fdre_C_R)       -0.524    14.556    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.456ns (5.369%)  route 8.038ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626     5.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        8.038    13.722    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/reset
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.513    14.936    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[11]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X38Y64         FDRE (Setup_fdre_C_R)       -0.524    14.556    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.456ns (5.369%)  route 8.038ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626     5.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        8.038    13.722    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/reset
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.513    14.936    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X38Y64         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[12]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X38Y64         FDRE (Setup_fdre_C_R)       -0.524    14.556    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[12]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.570     1.489    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X31Y91         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/Q
                         net (fo=1, routed)           0.054     1.684    reactionTimerProcessor/stateResultProcessor/clock1Hz/Q[20]
    SLICE_X30Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  reactionTimerProcessor/stateResultProcessor/clock1Hz/out_ssdNumberDisplay[23]_i_1/O
                         net (fo=1, routed)           0.000     1.729    reactionTimerProcessor/stateResultProcessor/clock1Hz_n_9
    SLICE_X30Y91         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.841     2.006    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X30Y91         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y91         FDSE (Hold_fdse_C_D)         0.121     1.623    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/latchedCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetButtonDebouncer/latchedCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.573     1.492    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y99         FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  resetButtonDebouncer/latchedCounter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.754    resetButtonDebouncer/latchedCounter_reg[7]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  resetButtonDebouncer/latchedCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    resetButtonDebouncer/latchedCounter_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  resetButtonDebouncer/latchedCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    resetButtonDebouncer/latchedCounter_reg[8]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    resetButtonDebouncer/latchedCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/latchedCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetButtonDebouncer/latchedCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.573     1.492    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y99         FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  resetButtonDebouncer/latchedCounter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.754    resetButtonDebouncer/latchedCounter_reg[7]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  resetButtonDebouncer/latchedCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    resetButtonDebouncer/latchedCounter_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.979 r  resetButtonDebouncer/latchedCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    resetButtonDebouncer/latchedCounter_reg[8]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[10]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    resetButtonDebouncer/latchedCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock
    SLICE_X39Y82         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[19]/Q
                         net (fo=1, routed)           0.080     1.702    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[19]
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.049     1.751 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[19]_i_1/O
                         net (fo=1, routed)           0.000     1.751    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_11
    SLICE_X38Y82         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.832     1.997    reactionTimerProcessor/stateTestProcessor/in_100MHzClock
    SLICE_X38Y82         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[19]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.131     1.625    reactionTimerProcessor/stateTestProcessor/out_result_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    globalVideoRam/in_100MHzClock
    SLICE_X33Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/Q
                         net (fo=2, routed)           0.056     1.682    globalVideoRam/displayAsciiMaps_reg[16][13][6]_0
    SLICE_X33Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    globalVideoRam/in_100MHzClock
    SLICE_X33Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.066     1.551    globalVideoRam/displayAsciiMaps_reg[16][13][6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][16][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X44Y95         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/Q
                         net (fo=2, routed)           0.058     1.686    globalVideoRam/displayAsciiMaps_reg[16][16][2]_0
    SLICE_X44Y95         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.838     2.003    globalVideoRam/in_100MHzClock
    SLICE_X44Y95         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][16][2]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.066     1.553    globalVideoRam/displayAsciiMaps_reg[16][16][2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.563     1.482    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock
    SLICE_X39Y83         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[20]/Q
                         net (fo=1, routed)           0.087     1.710    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[20]
    SLICE_X38Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[20]_i_1/O
                         net (fo=1, routed)           0.000     1.755    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_10
    SLICE_X38Y83         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.833     1.998    reactionTimerProcessor/stateTestProcessor/in_100MHzClock
    SLICE_X38Y83         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[20]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120     1.615    reactionTimerProcessor/stateTestProcessor/out_result_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/latchedCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetButtonDebouncer/latchedCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.573     1.492    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y99         FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  resetButtonDebouncer/latchedCounter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.754    resetButtonDebouncer/latchedCounter_reg[7]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  resetButtonDebouncer/latchedCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    resetButtonDebouncer/latchedCounter_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.004 r  resetButtonDebouncer/latchedCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    resetButtonDebouncer/latchedCounter_reg[8]_i_1_n_4
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[11]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    resetButtonDebouncer/latchedCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/latchedCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetButtonDebouncer/latchedCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.573     1.492    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y99         FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  resetButtonDebouncer/latchedCounter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.754    resetButtonDebouncer/latchedCounter_reg[7]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  resetButtonDebouncer/latchedCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    resetButtonDebouncer/latchedCounter_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.004 r  resetButtonDebouncer/latchedCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.004    resetButtonDebouncer/latchedCounter_reg[8]_i_1_n_6
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y100        FDRE                                         r  resetButtonDebouncer/latchedCounter_reg[9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    resetButtonDebouncer/latchedCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][13][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    globalVideoRam/in_100MHzClock
    SLICE_X32Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/Q
                         net (fo=4, routed)           0.070     1.696    globalVideoRam/displayAsciiMaps_reg[16][13][7]_0
    SLICE_X32Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.837     2.002    globalVideoRam/in_100MHzClock
    SLICE_X32Y100        FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.066     1.551    globalVideoRam/displayAsciiMaps_reg[16][13][7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X14Y87    clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y87    clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X15Y87    clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X14Y87    clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X14Y87    clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y108   globalVideoRam/out_bitmap_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y109   globalVideoRam/out_bitmap_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y109   globalVideoRam/out_bitmap_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y109   globalVideoRam/out_bitmap_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y109   globalVideoRam/out_bitmap_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y110   globalVideoRam/out_bitmap_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y103   globalVideoRam/out_bitmap_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y108   globalVideoRam/out_bitmap_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y107   globalVideoRam/out_bitmap_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y104   globalVideoRam/out_bitmap_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y90    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/out_pwmWave_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88    reactionTimerProcessor/stateResultProcessor/resultLevelR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88    reactionTimerProcessor/stateResultProcessor/resultLevelR_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y90    clockEdge1kHz/lastState_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y63    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clockManager/inst/clk_in1
  To Clock:  clockManager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockManager/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.412ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.021ns (31.330%)  route 2.238ns (68.670%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     2.111 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.339     2.451    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.523     3.269    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.393 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.656     4.050    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.174 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.719     4.892    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.084    21.510    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.305    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 16.412    

Slack (MET) :             16.412ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.021ns (31.330%)  route 2.238ns (68.670%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     2.111 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.339     2.451    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.523     3.269    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.393 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.656     4.050    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.174 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.719     4.892    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.084    21.510    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.305    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 16.412    

Slack (MET) :             16.412ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.021ns (31.330%)  route 2.238ns (68.670%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     2.111 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.339     2.451    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.523     3.269    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.393 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.656     4.050    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.174 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.719     4.892    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.084    21.510    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.305    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 16.412    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.828ns (25.920%)  route 2.366ns (74.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.642     2.731    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I1_O)        0.124     2.855 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.506     3.361    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.485 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.500     3.985    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     4.109 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     4.828    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.079    21.592    
                         clock uncertainty           -0.084    21.509    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    21.304    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.828ns (25.920%)  route 2.366ns (74.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.642     2.731    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I1_O)        0.124     2.855 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.506     3.361    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.485 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.500     3.985    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     4.109 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     4.828    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.079    21.592    
                         clock uncertainty           -0.084    21.509    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.205    21.304    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.828ns (25.920%)  route 2.366ns (74.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.642     2.731    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I1_O)        0.124     2.855 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.506     3.361    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.485 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.500     3.985    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     4.109 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     4.828    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X45Y90         FDSE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDSE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.079    21.592    
                         clock uncertainty           -0.084    21.509    
    SLICE_X45Y90         FDSE (Setup_fdse_C_CE)      -0.205    21.304    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.602ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.021ns (33.262%)  route 2.049ns (66.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     2.111 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.339     2.451    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.523     3.269    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.393 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.656     4.050    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.174 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.529     4.703    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.084    21.510    
    SLICE_X44Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.305    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 16.602    

Slack (MET) :             16.602ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.021ns (33.262%)  route 2.049ns (66.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     2.111 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.339     2.451    ps2KeyboardReader/clkDeb/counter_reg[0]_0
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.295     2.746 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.523     3.269    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.393 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.656     4.050    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.174 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.529     4.703    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.084    21.510    
    SLICE_X44Y91         FDSE (Setup_fdse_C_CE)      -0.205    21.305    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 16.602    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.828ns (27.553%)  route 2.177ns (72.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.642     2.731    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I1_O)        0.124     2.855 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.506     3.361    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.485 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.500     3.985    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     4.109 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.529     4.639    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.079    21.592    
                         clock uncertainty           -0.084    21.509    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.205    21.304    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 16.665    

Slack (MET) :             16.665ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.828ns (27.553%)  route 2.177ns (72.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.631     1.633    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.642     2.731    ps2KeyboardReader/dataDeb/counter_reg[0]_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I1_O)        0.124     2.855 r  ps2KeyboardReader/dataDeb/counter[3]_i_2__0/O
                         net (fo=3, routed)           0.506     3.361    ps2KeyboardReader/dataDeb/counter[3]_i_2__0_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     3.485 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.500     3.985    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124     4.109 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.529     4.639    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.079    21.592    
                         clock uncertainty           -0.084    21.509    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.205    21.304    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 16.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/clkDeb/counter_reg[2]/Q
                         net (fo=5, routed)           0.121     0.829    ps2KeyboardReader/clkDeb/counter[2]
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.874 r  ps2KeyboardReader/clkDeb/counter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.874    ps2KeyboardReader/clkDeb/counter[3]_i_1__2_n_0
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.092     0.672    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.141     0.849    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X44Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.894 r  ps2KeyboardReader/dataDeb/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.894    ps2KeyboardReader/dataDeb/counter[2]_i_1__2_n_0
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.091     0.671    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.142     0.850    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.895 r  ps2KeyboardReader/dataDeb/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.895    ps2KeyboardReader/dataDeb/counter[3]_i_1__3_n_0
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092     0.672    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.805%)  route 0.153ns (45.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.153     0.861    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X44Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.906 r  ps2KeyboardReader/clkDeb/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.906    ps2KeyboardReader/clkDeb/counter[4]_i_2__0_n_0
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X44Y91         FDSE (Hold_fdse_C_D)         0.092     0.672    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.152     0.860    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X44Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.905 r  ps2KeyboardReader/clkDeb/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.905    ps2KeyboardReader/clkDeb/counter[2]_i_1__1_n_0
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091     0.671    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.563     0.565    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X46Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/Q
                         net (fo=9, routed)           0.187     0.916    ps2KeyboardReader/dataDeb/ps2DebouncedData
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.961    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X46Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X46Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.271     0.565    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120     0.685    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.201     0.908    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.042     0.950 r  ps2KeyboardReader/dataDeb/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.950    ps2KeyboardReader/dataDeb/counter[1]_i_1__3_n_0
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.107     0.674    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.373%)  route 0.212ns (53.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.212     0.919    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.042     0.961 r  ps2KeyboardReader/clkDeb/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.961    ps2KeyboardReader/clkDeb/counter[1]_i_1__2_n_0
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.107     0.674    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.231ns (51.586%)  route 0.217ns (48.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  ps2KeyboardReader/clkDeb/counter_reg[3]/Q
                         net (fo=5, routed)           0.104     0.812    ps2KeyboardReader/clkDeb/counter[3]
    SLICE_X44Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.857 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_2/O
                         net (fo=1, routed)           0.113     0.969    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_2_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.014 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000     1.014    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.234     0.602    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.120     0.722    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.565     0.567    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.201     0.908    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.953 r  ps2KeyboardReader/dataDeb/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.953    ps2KeyboardReader/dataDeb/counter[0]_i_1__8_n_0
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.091     0.658    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y91     ps2KeyboardReader/clkDeb/lastSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y91     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     ps2KeyboardReader/dataDeb/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     ps2KeyboardReader/dataDeb/counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y91     ps2KeyboardReader/clkDeb/counter_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X44Y91     ps2KeyboardReader/clkDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91     ps2KeyboardReader/clkDeb/lastSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y90     ps2KeyboardReader/dataDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     ps2KeyboardReader/dataDeb/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.312ns (16.198%)  route 6.788ns (83.802%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.328     9.735    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[60]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X44Y109        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[60]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.312ns (16.198%)  route 6.788ns (83.802%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.328     9.735    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[61]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X44Y109        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[61]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.312ns (16.198%)  route 6.788ns (83.802%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.328     9.735    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[62]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X44Y109        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[62]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.467ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.312ns (16.198%)  route 6.788ns (83.802%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.328     9.735    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X44Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[63]/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.095    41.407    
    SLICE_X44Y109        FDRE (Setup_fdre_C_CE)      -0.205    41.202    vgaPortDriver/currentCharPixel_reg[63]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                 31.467    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[24]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[24]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[25]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[25]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[26]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[26]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[27]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[27]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[84]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.312ns (16.359%)  route 6.708ns (83.641%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.633     1.635    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           1.139     3.230    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.152     3.382 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           1.148     4.530    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.332     4.862 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.853     5.714    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.838 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.809     6.648    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.511     7.283    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.407 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.248     9.655    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.504    41.507    vgaPortDriver/clk_out2
    SLICE_X41Y108        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[91]/C
                         clock pessimism             -0.001    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X41Y108        FDRE (Setup_fdre_C_CE)      -0.205    41.206    vgaPortDriver/currentCharPixel_reg[91]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.210ns (45.943%)  route 0.247ns (54.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.563     0.565    vgaPortDriver/clk_out2
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vgaPortDriver/x_counter_reg[5]/Q
                         net (fo=13, routed)          0.247     0.976    vgaPortDriver/x_counter_reg_n_0_[5]
    SLICE_X48Y99         LUT5 (Prop_lut5_I1_O)        0.046     1.022 r  vgaPortDriver/x_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.022    vgaPortDriver/x_counter[7]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
                         clock pessimism              0.000     0.838    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.107     0.945    vgaPortDriver/x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.825%)  route 0.247ns (54.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.563     0.565    vgaPortDriver/clk_out2
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vgaPortDriver/x_counter_reg[5]/Q
                         net (fo=13, routed)          0.247     0.976    vgaPortDriver/x_counter_reg_n_0_[5]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.021 r  vgaPortDriver/x_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.021    vgaPortDriver/x_counter[6]
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
                         clock pessimism              0.000     0.838    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     0.929    vgaPortDriver/x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.602%)  route 0.352ns (65.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.565     0.567    vgaPortDriver/clk_out2
    SLICE_X47Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vgaPortDriver/x_counter_reg[4]/Q
                         net (fo=10, routed)          0.352     1.059    vgaPortDriver/x_counter_reg_n_0_[4]
    SLICE_X46Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.104 r  vgaPortDriver/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.104    vgaPortDriver/x_counter[5]
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
                         clock pessimism              0.000     0.835    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.121     0.956    vgaPortDriver/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.567     0.569    vgaPortDriver/clk_out2
    SLICE_X44Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vgaPortDriver/out_charXPos_reg[3]/Q
                         net (fo=65, routed)          0.100     0.810    vgaPortDriver/vgaDriverReqPosX[3]
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.855 r  vgaPortDriver/out_charXPos[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.855    vgaPortDriver/out_charXPos[3]_rep_i_1__0_n_0
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[3]_rep__0/C
                         clock pessimism             -0.257     0.582    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.091     0.673    vgaPortDriver/out_charXPos_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.721%)  route 0.376ns (64.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.563     0.565    vgaPortDriver/clk_out2
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vgaPortDriver/x_counter_reg[5]/Q
                         net (fo=13, routed)          0.376     1.105    vgaPortDriver/x_counter_reg_n_0_[5]
    SLICE_X46Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.150 r  vgaPortDriver/x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.150    vgaPortDriver/x_counter[8]
    SLICE_X46Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X46Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[8]/C
                         clock pessimism              0.000     0.838    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     0.958    vgaPortDriver/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.145%)  route 0.123ns (39.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.567     0.569    vgaPortDriver/clk_out2
    SLICE_X40Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vgaPortDriver/out_charXPos_reg[0]/Q
                         net (fo=196, routed)         0.123     0.833    vgaPortDriver/vgaDriverReqPosX[0]
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.878 r  vgaPortDriver/out_charXPos[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.878    vgaPortDriver/out_charXPos[1]_rep_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[1]_rep/C
                         clock pessimism             -0.259     0.582    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092     0.674    vgaPortDriver/out_charXPos_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.274%)  route 0.384ns (64.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.563     0.565    vgaPortDriver/clk_out2
    SLICE_X46Y100        FDRE                                         r  vgaPortDriver/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 f  vgaPortDriver/x_counter_reg[5]/Q
                         net (fo=13, routed)          0.384     1.112    vgaPortDriver/x_counter_reg_n_0_[5]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.157 r  vgaPortDriver/x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.157    vgaPortDriver/x_counter[0]
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.092     0.930    vgaPortDriver/x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.186%)  route 0.171ns (47.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.565     0.567    vgaPortDriver/clk_out2
    SLICE_X48Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           0.171     0.879    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.046     0.925 r  vgaPortDriver/x_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.925    vgaPortDriver/x_counter[3]
    SLICE_X49Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X49Y99         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.107     0.687    vgaPortDriver/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.565     0.567    vgaPortDriver/clk_out2
    SLICE_X44Y101        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vgaPortDriver/x_charBasePos_reg[10]/Q
                         net (fo=3, routed)           0.145     0.853    vgaPortDriver/x_charBasePos[10]
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.045     0.898 r  vgaPortDriver/x_charBasePos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.898    vgaPortDriver/x_charBasePos_1[7]
    SLICE_X44Y101        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.834     0.836    vgaPortDriver/clk_out2
    SLICE_X44Y101        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.092     0.659    vgaPortDriver/x_charBasePos_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.768%)  route 0.173ns (48.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.563     0.565    vgaPortDriver/clk_out2
    SLICE_X48Y101        FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=9, routed)           0.173     0.879    vgaPortDriver/y_counter[5]
    SLICE_X49Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.924 r  vgaPortDriver/y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    vgaPortDriver/y_counter_0[7]
    SLICE_X49Y101        FDRE                                         r  vgaPortDriver/y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X49Y101        FDRE                                         r  vgaPortDriver/y_counter_reg[7]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.107     0.685    vgaPortDriver/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clockManager/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y110    vgaPortDriver/currentCharPixel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y112    vgaPortDriver/currentCharPixel_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y107    vgaPortDriver/currentCharPixel_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y107    vgaPortDriver/currentCharPixel_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y109    vgaPortDriver/currentCharPixel_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    vgaPortDriver/currentCharPixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y110    vgaPortDriver/currentCharPixel_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y110    vgaPortDriver/currentCharPixel_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y107    vgaPortDriver/currentCharPixel_reg[122]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    vgaPortDriver/currentCharPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y112    vgaPortDriver/currentCharPixel_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y107    vgaPortDriver/currentCharPixel_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y107    vgaPortDriver/currentCharPixel_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y109    vgaPortDriver/currentCharPixel_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y109    vgaPortDriver/currentCharPixel_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y109    vgaPortDriver/currentCharPixel_reg[108]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 1.558ns (14.411%)  route 9.254ns (85.589%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.634     1.636    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     2.092 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=139, routed)         3.223     5.316    vgaPortDriver/Q[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.440 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.579     7.019    vgaPortDriver/currentAscii_reg[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.143 r  vgaPortDriver/currentAscii[2]_i_53/O
                         net (fo=1, routed)           0.000     7.143    vgaPortDriver/currentAscii[2]_i_53_n_0
    SLICE_X43Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.360 r  vgaPortDriver/currentAscii_reg[2]_i_25/O
                         net (fo=1, routed)           1.223     8.583    vgaPortDriver/currentAscii_reg[2]_i_25_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.882 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.483     9.365    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.489 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.489    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     9.703 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.745    12.448    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.499    14.921    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.201    14.527    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 1.558ns (14.478%)  route 9.203ns (85.522%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.634     1.636    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     2.092 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=139, routed)         3.223     5.316    vgaPortDriver/Q[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.440 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.579     7.019    vgaPortDriver/currentAscii_reg[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.143 r  vgaPortDriver/currentAscii[2]_i_53/O
                         net (fo=1, routed)           0.000     7.143    vgaPortDriver/currentAscii[2]_i_53_n_0
    SLICE_X43Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.360 r  vgaPortDriver/currentAscii_reg[2]_i_25/O
                         net (fo=1, routed)           1.223     8.583    vgaPortDriver/currentAscii_reg[2]_i_25_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.882 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.483     9.365    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.489 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.489    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     9.703 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.694    12.397    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.499    14.921    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.218    14.510    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 1.558ns (14.484%)  route 9.199ns (85.516%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.634     1.636    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     2.092 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=139, routed)         3.223     5.316    vgaPortDriver/Q[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.440 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.579     7.019    vgaPortDriver/currentAscii_reg[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.143 r  vgaPortDriver/currentAscii[2]_i_53/O
                         net (fo=1, routed)           0.000     7.143    vgaPortDriver/currentAscii[2]_i_53_n_0
    SLICE_X43Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.360 r  vgaPortDriver/currentAscii_reg[2]_i_25/O
                         net (fo=1, routed)           1.223     8.583    vgaPortDriver/currentAscii_reg[2]_i_25_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.882 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.483     9.365    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.489 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.489    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     9.703 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.690    12.393    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.499    14.921    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.209    14.519    globalVideoRam/currentAscii_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 1.558ns (14.484%)  route 9.199ns (85.516%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.634     1.636    vgaPortDriver/clk_out2
    SLICE_X45Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     2.092 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=139, routed)         3.223     5.316    vgaPortDriver/Q[2]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.124     5.440 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.579     7.019    vgaPortDriver/currentAscii_reg[2]
    SLICE_X43Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.143 r  vgaPortDriver/currentAscii[2]_i_53/O
                         net (fo=1, routed)           0.000     7.143    vgaPortDriver/currentAscii[2]_i_53_n_0
    SLICE_X43Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.360 r  vgaPortDriver/currentAscii_reg[2]_i_25/O
                         net (fo=1, routed)           1.223     8.583    vgaPortDriver/currentAscii_reg[2]_i_25_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.882 f  vgaPortDriver/currentAscii[2]_i_10/O
                         net (fo=1, routed)           0.483     9.365    vgaPortDriver/currentAscii[2]_i_10_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.489 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.489    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     9.703 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.690    12.393    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.499    14.921    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/C
                         clock pessimism              0.000    14.921    
                         clock uncertainty           -0.193    14.728    
    SLICE_X42Y103        FDRE (Setup_fdre_C_D)       -0.186    14.542    globalVideoRam/currentAscii_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 1.463ns (14.107%)  route 8.907ns (85.893%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.924     7.221    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.345 r  vgaPortDriver/currentAscii[6]_i_53/O
                         net (fo=1, routed)           0.000     7.345    vgaPortDriver/currentAscii[6]_i_53_n_0
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     7.559 r  vgaPortDriver/currentAscii_reg[6]_i_26/O
                         net (fo=1, routed)           1.591     9.150    vgaPortDriver/currentAscii_reg[6]_i_26_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.297     9.447 f  vgaPortDriver/currentAscii[6]_i_11/O
                         net (fo=1, routed)           1.119    10.567    vgaPortDriver/currentAscii[6]_i_11_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.691 f  vgaPortDriver/currentAscii[6]_i_4/O
                         net (fo=3, routed)           1.196    11.887    vgaPortDriver/currentAscii[6]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.011 r  vgaPortDriver/currentAscii[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    12.011    globalVideoRam/out_charYPos_reg[3]
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.031    14.764    globalVideoRam/currentAscii_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.463ns (14.158%)  route 8.871ns (85.842%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.924     7.221    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.345 r  vgaPortDriver/currentAscii[6]_i_53/O
                         net (fo=1, routed)           0.000     7.345    vgaPortDriver/currentAscii[6]_i_53_n_0
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     7.559 r  vgaPortDriver/currentAscii_reg[6]_i_26/O
                         net (fo=1, routed)           1.591     9.150    vgaPortDriver/currentAscii_reg[6]_i_26_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.297     9.447 f  vgaPortDriver/currentAscii[6]_i_11/O
                         net (fo=1, routed)           1.119    10.567    vgaPortDriver/currentAscii[6]_i_11_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.691 f  vgaPortDriver/currentAscii[6]_i_4/O
                         net (fo=3, routed)           1.160    11.850    vgaPortDriver/currentAscii[6]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.974 r  vgaPortDriver/currentAscii[6]_i_1/O
                         net (fo=1, routed)           0.000    11.974    globalVideoRam/D[6]
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.031    14.764    globalVideoRam/currentAscii_reg[6]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.320ns  (logic 1.463ns (14.176%)  route 8.857ns (85.824%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.924     7.221    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.345 r  vgaPortDriver/currentAscii[6]_i_53/O
                         net (fo=1, routed)           0.000     7.345    vgaPortDriver/currentAscii[6]_i_53_n_0
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I1_O)      0.214     7.559 r  vgaPortDriver/currentAscii_reg[6]_i_26/O
                         net (fo=1, routed)           1.591     9.150    vgaPortDriver/currentAscii_reg[6]_i_26_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.297     9.447 f  vgaPortDriver/currentAscii[6]_i_11/O
                         net (fo=1, routed)           1.119    10.567    vgaPortDriver/currentAscii[6]_i_11_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.691 f  vgaPortDriver/currentAscii[6]_i_4/O
                         net (fo=3, routed)           1.146    11.837    vgaPortDriver/currentAscii[6]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.961 r  vgaPortDriver/currentAscii[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    11.961    globalVideoRam/out_charYPos_reg[3]_0
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.032    14.765    globalVideoRam/currentAscii_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 1.463ns (14.397%)  route 8.699ns (85.603%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.613     6.910    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.034 r  vgaPortDriver/currentAscii[0]_i_49/O
                         net (fo=1, routed)           0.000     7.034    vgaPortDriver/currentAscii[0]_i_49_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.246 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           1.426     8.672    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.971 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           1.262    10.233    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.321    11.678    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.802 r  vgaPortDriver/currentAscii[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.802    globalVideoRam/out_charYPos_reg[3]_12
    SLICE_X36Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)        0.031    14.764    globalVideoRam/currentAscii_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 1.463ns (14.403%)  route 8.695ns (85.597%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.613     6.910    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.034 r  vgaPortDriver/currentAscii[0]_i_49/O
                         net (fo=1, routed)           0.000     7.034    vgaPortDriver/currentAscii[0]_i_49_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.246 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           1.426     8.672    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.971 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           1.262    10.233    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.317    11.674    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.798 r  vgaPortDriver/currentAscii[0]_i_1/O
                         net (fo=1, routed)           0.000    11.798    globalVideoRam/D[0]
    SLICE_X36Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[0]/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)        0.029    14.762    globalVideoRam/currentAscii_reg[0]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 1.463ns (14.432%)  route 8.674ns (85.568%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        3.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.638     1.640    vgaPortDriver/clk_out2
    SLICE_X41Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=135, routed)         3.076     5.173    vgaPortDriver/Q[3]
    SLICE_X37Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.297 r  vgaPortDriver/currentAscii[7]_i_34/O
                         net (fo=15, routed)          1.613     6.910    vgaPortDriver/currentAscii[7]_i_34_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.034 r  vgaPortDriver/currentAscii[0]_i_49/O
                         net (fo=1, routed)           0.000     7.034    vgaPortDriver/currentAscii[0]_i_49_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.246 r  vgaPortDriver/currentAscii_reg[0]_i_29/O
                         net (fo=1, routed)           1.426     8.672    vgaPortDriver/currentAscii_reg[0]_i_29_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.299     8.971 f  vgaPortDriver/currentAscii[0]_i_11/O
                         net (fo=1, routed)           1.262    10.233    vgaPortDriver/currentAscii[0]_i_11_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.357 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           1.296    11.654    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.778 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    11.778    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.504    14.926    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.193    14.733    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.029    14.762    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  2.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.723ns (16.818%)  route 3.576ns (83.182%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[1]/Q
                         net (fo=45, routed)          2.417     4.307    vgaPortDriver/vgaDriverReqPosY[1]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.238     4.545 r  vgaPortDriver/currentAscii[7]_i_2/O
                         net (fo=18, routed)          1.160     5.705    vgaPortDriver/currentAscii[7]_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.100     5.805 r  vgaPortDriver/currentAscii[7]_i_1/O
                         net (fo=1, routed)           0.000     5.805    globalVideoRam/D[7]
    SLICE_X35Y99         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.641     5.244    globalVideoRam/in_100MHzClock
    SLICE_X35Y99         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/C
                         clock pessimism              0.000     5.244    
                         clock uncertainty            0.193     5.437    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.270     5.707    globalVideoRam/currentAscii_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.707    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.467ns (10.861%)  route 3.833ns (89.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X43Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.367     1.873 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=44, routed)          3.833     5.706    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.100     5.806 r  vgaPortDriver/currentAscii[6]_i_1/O
                         net (fo=1, routed)           0.000     5.806    globalVideoRam/D[6]
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.625     5.227    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[6]/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.420    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.270     5.690    globalVideoRam/currentAscii_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.690    
                         arrival time                           5.806    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.467ns (10.840%)  route 3.841ns (89.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X43Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.367     1.873 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=44, routed)          3.841     5.714    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.100     5.814 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.814    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.625     5.227    globalVideoRam/in_100MHzClock
    SLICE_X36Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.420    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.269     5.689    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.689    
                         arrival time                           5.814    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.759ns (18.208%)  route 3.410ns (81.792%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           1.210     3.101    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X42Y97         MUXF7 (Prop_muxf7_S_O)       0.374     3.475 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.199     5.674    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.619     5.221    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/C
                         clock pessimism              0.000     5.221    
                         clock uncertainty            0.193     5.414    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.099     5.513    globalVideoRam/currentAscii_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -5.513    
                         arrival time                           5.674    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.759ns (18.208%)  route 3.410ns (81.792%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           1.210     3.101    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X42Y97         MUXF7 (Prop_muxf7_S_O)       0.374     3.475 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.199     5.674    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.619     5.221    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/C
                         clock pessimism              0.000     5.221    
                         clock uncertainty            0.193     5.414    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.096     5.510    globalVideoRam/currentAscii_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.510    
                         arrival time                           5.674    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.759ns (18.190%)  route 3.414ns (81.810%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           1.210     3.101    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X42Y97         MUXF7 (Prop_muxf7_S_O)       0.374     3.475 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.203     5.678    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.619     5.221    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000     5.221    
                         clock uncertainty            0.193     5.414    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.092     5.506    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.678    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.723ns (16.569%)  route 3.640ns (83.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[1]/Q
                         net (fo=45, routed)          2.417     4.307    vgaPortDriver/vgaDriverReqPosY[1]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.238     4.545 r  vgaPortDriver/currentAscii[7]_i_2/O
                         net (fo=18, routed)          1.224     5.769    vgaPortDriver/currentAscii[7]_i_2_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.100     5.869 r  vgaPortDriver/currentAscii[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.869    globalVideoRam/out_charYPos_reg[3]_3
    SLICE_X37Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.625     5.227    globalVideoRam/in_100MHzClock
    SLICE_X37Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.420    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.270     5.690    globalVideoRam/currentAscii_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -5.690    
                         arrival time                           5.869    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.875ns (20.083%)  route 3.482ns (79.917%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.516     1.519    vgaPortDriver/clk_out2
    SLICE_X40Y98         FDRE                                         r  vgaPortDriver/out_charXPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.367     1.886 r  vgaPortDriver/out_charXPos_reg[0]/Q
                         net (fo=196, routed)         2.975     4.861    vgaPortDriver/vgaDriverReqPosX[0]
    SLICE_X34Y101        LUT6 (Prop_lut6_I2_O)        0.100     4.961 r  vgaPortDriver/currentAscii[3]_i_13/O
                         net (fo=1, routed)           0.000     4.961    vgaPortDriver/currentAscii[3]_i_13_n_0
    SLICE_X34Y101        MUXF7 (Prop_muxf7_I0_O)      0.168     5.129 r  vgaPortDriver/currentAscii_reg[3]_i_5/O
                         net (fo=4, routed)           0.507     5.636    vgaPortDriver/currentAscii_reg[3]_i_5_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I5_O)        0.240     5.876 r  vgaPortDriver/currentAscii[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.876    globalVideoRam/out_charYPos_reg[3]_8
    SLICE_X37Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.625     5.227    globalVideoRam/in_100MHzClock
    SLICE_X37Y101        FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.420    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.271     5.691    globalVideoRam/currentAscii_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.618ns (14.138%)  route 3.753ns (85.862%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.418     1.924 f  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          2.865     4.789    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.100     4.889 r  vgaPortDriver/currentAscii[1]_i_2/O
                         net (fo=4, routed)           0.888     5.777    vgaPortDriver/currentAscii[1]_i_2_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.100     5.877 r  vgaPortDriver/currentAscii[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.877    globalVideoRam/out_charYPos_reg[3]_11
    SLICE_X35Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.625     5.227    globalVideoRam/in_100MHzClock
    SLICE_X35Y102        FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.193     5.420    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.270     5.690    globalVideoRam/currentAscii_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.690    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.759ns (18.006%)  route 3.456ns (81.994%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.503     1.506    vgaPortDriver/clk_out2
    SLICE_X42Y100        FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.385     1.891 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           1.210     3.101    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X42Y97         MUXF7 (Prop_muxf7_S_O)       0.374     3.475 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.246     5.721    globalVideoRam/D[2]
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.619     5.221    globalVideoRam/in_100MHzClock
    SLICE_X42Y103        FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000     5.221    
                         clock uncertainty            0.193     5.414    
    SLICE_X42Y103        FDRE (Hold_fdre_C_D)         0.106     5.520    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.896ns  (logic 0.456ns (9.313%)  route 4.440ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.440    20.125    ps2KeyboardReader/dataDeb/reset
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.182    21.331    
    SLICE_X44Y90         FDRE (Setup_fdre_C_R)       -0.429    20.902    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.896ns  (logic 0.456ns (9.313%)  route 4.440ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.440    20.125    ps2KeyboardReader/dataDeb/reset
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X44Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.182    21.331    
    SLICE_X44Y90         FDRE (Setup_fdre_C_R)       -0.429    20.902    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.321%)  route 4.436ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.436    20.120    ps2KeyboardReader/dataDeb/reset
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.182    21.331    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429    20.902    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.321%)  route 4.436ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.436    20.120    ps2KeyboardReader/dataDeb/reset
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.182    21.331    
    SLICE_X45Y90         FDRE (Setup_fdre_C_R)       -0.429    20.902    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.321%)  route 4.436ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.436    20.120    ps2KeyboardReader/dataDeb/reset
    SLICE_X45Y90         FDSE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.510    21.513    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDSE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.000    21.513    
                         clock uncertainty           -0.182    21.331    
    SLICE_X45Y90         FDSE (Setup_fdse_C_S)       -0.429    20.902    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.711ns  (logic 0.456ns (9.679%)  route 4.255ns (90.321%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.255    19.939    ps2KeyboardReader/clkDeb/reset
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.000    21.514    
                         clock uncertainty           -0.182    21.332    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.429    20.903    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -19.939    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.711ns  (logic 0.456ns (9.679%)  route 4.255ns (90.321%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.255    19.939    ps2KeyboardReader/clkDeb/reset
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.000    21.514    
                         clock uncertainty           -0.182    21.332    
    SLICE_X44Y91         FDSE (Setup_fdse_C_S)       -0.429    20.903    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -19.939    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.456ns (9.688%)  route 4.251ns (90.312%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.251    19.935    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.000    21.514    
                         clock uncertainty           -0.182    21.332    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429    20.903    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.456ns (9.688%)  route 4.251ns (90.312%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.251    19.935    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.000    21.514    
                         clock uncertainty           -0.182    21.332    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429    20.903    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        4.707ns  (logic 0.456ns (9.688%)  route 4.251ns (90.312%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    15.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    15.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        4.251    19.935    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.511    21.514    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.000    21.514    
                         clock uncertainty           -0.182    21.332    
    SLICE_X45Y91         FDRE (Setup_fdre_C_R)       -0.429    20.903    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                  0.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.186ns (15.879%)  route 0.985ns (84.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        0.985     2.612    resetButtonDebouncer/reset
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.045     2.657 r  resetButtonDebouncer/lastSignal_i_1__0/O
                         net (fo=1, routed)           0.000     2.657    ps2KeyboardReader/dataDeb/state_reg
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X48Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091     1.109    ps2KeyboardReader/dataDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.186ns (11.510%)  route 1.430ns (88.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.430     3.056    ps2KeyboardReader/clkDeb/reset
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.045     3.101 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000     3.101    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.120     1.138    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.185ns (10.700%)  route 1.544ns (89.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.428     3.054    resetButtonDebouncer/reset
    SLICE_X46Y91         LUT4 (Prop_lut4_I0_O)        0.044     3.098 r  resetButtonDebouncer/lastSignal_i_1/O
                         net (fo=1, routed)           0.116     3.214    ps2KeyboardReader/clkDeb/state_reg
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X46Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)        -0.013     1.005    ps2KeyboardReader/clkDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.276ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.186ns (9.645%)  route 1.743ns (90.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.743     3.369    ps2KeyboardReader/dataDeb/reset
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.045     3.414 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     3.414    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X46Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.834     0.836    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X46Y92         FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.182     1.018    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.120     1.138    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.141ns (7.033%)  route 1.864ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.864     3.490    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X45Y91         FDRE (Hold_fdre_C_R)        -0.018     1.001    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.141ns (7.033%)  route 1.864ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.864     3.490    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X45Y91         FDRE (Hold_fdre_C_R)        -0.018     1.001    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.141ns (7.033%)  route 1.864ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.864     3.490    ps2KeyboardReader/clkDeb/reset
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X45Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X45Y91         FDRE (Hold_fdre_C_R)        -0.018     1.001    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.018%)  route 1.868ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.868     3.495    ps2KeyboardReader/clkDeb/reset
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X44Y91         FDRE (Hold_fdre_C_R)        -0.018     1.001    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.018%)  route 1.868ns (92.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.868     3.495    ps2KeyboardReader/clkDeb/reset
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/clkDeb/bbstub_clk_out1
    SLICE_X44Y91         FDSE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X44Y91         FDSE (Hold_fdse_C_S)        -0.018     1.001    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.141ns (6.759%)  route 1.945ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.566     1.485    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        1.945     3.571    ps2KeyboardReader/dataDeb/reset
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.835     0.837    ps2KeyboardReader/dataDeb/bbstub_clk_out1
    SLICE_X45Y90         FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.182     1.019    
    SLICE_X45Y90         FDRE (Hold_fdre_C_R)        -0.018     1.001    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  2.571    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.889ns  (logic 0.456ns (11.724%)  route 3.433ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.433    39.118    vgaPortDriver/reset
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[48]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X45Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[48]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.118    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.889ns  (logic 0.456ns (11.724%)  route 3.433ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.433    39.118    vgaPortDriver/reset
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[49]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X45Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[49]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.118    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.889ns  (logic 0.456ns (11.724%)  route 3.433ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.433    39.118    vgaPortDriver/reset
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[50]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X45Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[50]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.118    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.889ns  (logic 0.456ns (11.724%)  route 3.433ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.433    39.118    vgaPortDriver/reset
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.502    41.505    vgaPortDriver/clk_out2
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[51]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.193    41.312    
    SLICE_X45Y104        FDRE (Setup_fdre_C_R)       -0.429    40.883    vgaPortDriver/currentCharPixel_reg[51]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -39.118    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.732ns  (logic 0.456ns (12.219%)  route 3.276ns (87.781%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.276    38.960    vgaPortDriver/reset
    SLICE_X46Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X46Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[30]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.193    41.309    
    SLICE_X46Y107        FDRE (Setup_fdre_C_R)       -0.524    40.785    vgaPortDriver/currentCharPixel_reg[30]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                         -38.960    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.732ns  (logic 0.456ns (12.219%)  route 3.276ns (87.781%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.276    38.960    vgaPortDriver/reset
    SLICE_X46Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X46Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[41]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.193    41.309    
    SLICE_X46Y107        FDRE (Setup_fdre_C_R)       -0.524    40.785    vgaPortDriver/currentCharPixel_reg[41]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                         -38.960    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.246    38.930    vgaPortDriver/reset
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.501    41.504    vgaPortDriver/clk_out2
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[44]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.193    41.311    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    40.787    vgaPortDriver/currentCharPixel_reg[44]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                         -38.930    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.246    38.930    vgaPortDriver/reset
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.501    41.504    vgaPortDriver/clk_out2
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.193    41.311    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    40.787    vgaPortDriver/currentCharPixel_reg[45]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                         -38.930    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.246    38.930    vgaPortDriver/reset
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.501    41.504    vgaPortDriver/clk_out2
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[46]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.193    41.311    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    40.787    vgaPortDriver/currentCharPixel_reg[46]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                         -38.930    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 resetButtonDebouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 35.228 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.626    35.228    resetButtonDebouncer/in_100MHzClock
    SLICE_X29Y106        FDRE                                         r  resetButtonDebouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    35.684 r  resetButtonDebouncer/state_reg/Q
                         net (fo=1207, routed)        3.246    38.930    vgaPortDriver/reset
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         1.501    41.504    vgaPortDriver/clk_out2
    SLICE_X42Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[47]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.193    41.311    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    40.787    vgaPortDriver/currentCharPixel_reg[47]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                         -38.930    
  -------------------------------------------------------------------
                         slack                                  1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.564     1.483    globalVideoRam/in_100MHzClock
    SLICE_X32Y109        FDRE                                         r  globalVideoRam/out_bitmap_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  globalVideoRam/out_bitmap_reg[105]/Q
                         net (fo=1, routed)           0.051     1.675    vgaPortDriver/D[21]
    SLICE_X33Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X33Y109        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[105]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.193     1.032    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.047     1.079    vgaPortDriver/currentCharPixel_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.559     1.478    globalVideoRam/in_100MHzClock
    SLICE_X44Y112        FDRE                                         r  globalVideoRam/out_bitmap_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  globalVideoRam/out_bitmap_reg[29]/Q
                         net (fo=1, routed)           0.103     1.722    vgaPortDriver/D[97]
    SLICE_X43Y111        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.831     0.833    vgaPortDriver/clk_out2
    SLICE_X43Y111        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[29]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.027    
    SLICE_X43Y111        FDRE (Hold_fdre_C_D)         0.075     1.102    vgaPortDriver/currentCharPixel_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X43Y106        FDRE                                         r  globalVideoRam/out_bitmap_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[54]/Q
                         net (fo=1, routed)           0.099     1.722    vgaPortDriver/D[72]
    SLICE_X44Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.832     0.834    vgaPortDriver/clk_out2
    SLICE_X44Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[54]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.028    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.071     1.099    vgaPortDriver/currentCharPixel_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X40Y105        FDRE                                         r  globalVideoRam/out_bitmap_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[77]/Q
                         net (fo=1, routed)           0.103     1.725    vgaPortDriver/D[49]
    SLICE_X39Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.837    vgaPortDriver/clk_out2
    SLICE_X39Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[77]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.193     1.031    
    SLICE_X39Y105        FDRE (Hold_fdre_C_D)         0.066     1.097    vgaPortDriver/currentCharPixel_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.560     1.479    globalVideoRam/in_100MHzClock
    SLICE_X37Y114        FDRE                                         r  globalVideoRam/out_bitmap_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  globalVideoRam/out_bitmap_reg[12]/Q
                         net (fo=1, routed)           0.110     1.730    vgaPortDriver/D[114]
    SLICE_X37Y113        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.831     0.833    vgaPortDriver/clk_out2
    SLICE_X37Y113        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[12]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.193     1.027    
    SLICE_X37Y113        FDRE (Hold_fdre_C_D)         0.070     1.097    vgaPortDriver/currentCharPixel_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X45Y103        FDRE                                         r  globalVideoRam/out_bitmap_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[48]/Q
                         net (fo=1, routed)           0.110     1.732    vgaPortDriver/D[78]
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.833     0.835    vgaPortDriver/clk_out2
    SLICE_X45Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[48]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.070     1.099    vgaPortDriver/currentCharPixel_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.695%)  route 0.117ns (45.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X36Y110        FDRE                                         r  globalVideoRam/out_bitmap_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[6]/Q
                         net (fo=1, routed)           0.117     1.739    vgaPortDriver/D[120]
    SLICE_X39Y110        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.834     0.836    vgaPortDriver/clk_out2
    SLICE_X39Y110        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[6]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.029    
    SLICE_X39Y110        FDRE (Hold_fdre_C_D)         0.075     1.104    vgaPortDriver/currentCharPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.564     1.483    globalVideoRam/in_100MHzClock
    SLICE_X35Y106        FDRE                                         r  globalVideoRam/out_bitmap_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  globalVideoRam/out_bitmap_reg[73]/Q
                         net (fo=1, routed)           0.110     1.734    vgaPortDriver/D[53]
    SLICE_X35Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.838    vgaPortDriver/clk_out2
    SLICE_X35Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[73]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.193     1.032    
    SLICE_X35Y105        FDRE (Hold_fdre_C_D)         0.066     1.098    vgaPortDriver/currentCharPixel_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.561     1.480    globalVideoRam/in_100MHzClock
    SLICE_X40Y108        FDRE                                         r  globalVideoRam/out_bitmap_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  globalVideoRam/out_bitmap_reg[85]/Q
                         net (fo=1, routed)           0.112     1.733    vgaPortDriver/D[41]
    SLICE_X40Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.835     0.836    vgaPortDriver/clk_out2
    SLICE_X40Y107        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[85]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.066     1.096    vgaPortDriver/currentCharPixel_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X33Y112        FDRE                                         r  globalVideoRam/out_bitmap_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[97]/Q
                         net (fo=1, routed)           0.116     1.739    vgaPortDriver/D[29]
    SLICE_X33Y110        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1640, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=184, routed)         0.836     0.837    vgaPortDriver/clk_out2
    SLICE_X33Y110        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[97]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.193     1.031    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.070     1.101    vgaPortDriver/currentCharPixel_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.638    





