Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 01:57:29 2020
| Host         : StefanDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ios_timing_summary_routed.rpt -pb ios_timing_summary_routed.pb -rpx ios_timing_summary_routed.rpx -warn_on_violation
| Design       : ios
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.608        0.000                      0                  113        0.172        0.000                      0                  113        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             0.608        0.000                      0                  113        0.172        0.000                      0                  113        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 4.027ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.726     5.328    led_ctl_i0/CLK
    OLOGIC_X0Y64         FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         FDRE (Prop_fdre_C_Q)         0.472     5.800 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001     5.801    led_pins_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.356 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.356    led_pins[7]
    U16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 4.027ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.725     5.327    led_ctl_i0/CLK
    OLOGIC_X0Y66         FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         FDRE (Prop_fdre_C_Q)         0.472     5.799 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.001     5.800    led_pins_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.355 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.355    led_pins[6]
    U17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.726     5.328    led_ctl_i0/CLK
    OLOGIC_X0Y63         FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         FDRE (Prop_fdre_C_Q)         0.472     5.800 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001     5.801    led_pins_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.353 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.353    led_pins[5]
    V17                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.726     5.328    led_ctl_i0/CLK
    OLOGIC_X0Y86         FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDRE (Prop_fdre_C_Q)         0.472     5.800 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001     5.801    led_pins_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.353 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.353    led_pins[4]
    R18                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 4.023ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.725     5.327    led_ctl_i0/CLK
    OLOGIC_X0Y84         FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDRE (Prop_fdre_C_Q)         0.472     5.799 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001     5.800    led_pins_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.351 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.351    led_pins[3]
    N14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.708     5.311    led_ctl_i0/CLK
    OLOGIC_X0Y115        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.472     5.783 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001     5.784    led_pins_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.336 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.336    led_pins[2]
    J13                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 4.007ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.715     5.318    led_ctl_i0/CLK
    OLOGIC_X0Y102        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.472     5.790 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001     5.791    led_pins_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.326 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.326    led_pins[1]
    K15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 3.992ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.709     5.312    led_ctl_i0/CLK
    OLOGIC_X0Y114        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y114        FDRE (Prop_fdre_C_Q)         0.472     5.784 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001     5.785    led_pins_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.305 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.305    led_pins[0]
    H17                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.746ns (23.036%)  route 2.492ns (76.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 14.985 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.722     5.325    meta_harden_btn_i0/CLK
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           0.981     6.725    led_ctl_i0/led_o_reg[0]_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.327     7.052 r  led_ctl_i0/led_o[0]_i_1/O
                         net (fo=1, routed)           1.511     8.563    led_ctl_i0/led_o[0]_i_1_n_0
    OLOGIC_X0Y114        FDRE                                         r  led_ctl_i0/led_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.563    14.985    led_ctl_i0/CLK
    OLOGIC_X0Y114        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
                         clock pessimism              0.180    15.165    
                         clock uncertainty           -0.035    15.130    
    OLOGIC_X0Y114        FDRE (Setup_fdre_C_D)       -1.042    14.088    led_ctl_i0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.744ns (22.353%)  route 2.584ns (77.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.722     5.325    meta_harden_btn_i0/CLK
    SLICE_X0Y88          FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           1.237     6.981    led_ctl_i0/led_o_reg[0]_0
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.325     7.306 r  led_ctl_i0/led_o[5]_i_1/O
                         net (fo=1, routed)           1.347     8.653    led_ctl_i0/led_o[5]_i_1_n_0
    OLOGIC_X0Y63         FDRE                                         r  led_ctl_i0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.580    15.002    led_ctl_i0/CLK
    OLOGIC_X0Y63         FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    OLOGIC_X0Y63         FDRE (Setup_fdre_C_D)       -1.036    14.190    led_ctl_i0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.091     1.753    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X0Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDSE (Hold_fdse_C_D)         0.092     1.626    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.092     1.754    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.375%)  route 0.551ns (79.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    meta_harden_rst_i0/CLK
    SLICE_X0Y82          FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=48, routed)          0.551     2.209    led_ctl_i0/rst_clk_rx
    OLOGIC_X0Y66         FDRE                                         r  led_ctl_i0/led_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.867     2.032    led_ctl_i0/CLK
    OLOGIC_X0Y66         FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
                         clock pessimism             -0.479     1.552    
    OLOGIC_X0Y66         FDRE (Hold_fdre_C_R)         0.476     2.028    led_ctl_i0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X2Y84          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.112     1.795    led_ctl_i0/D[7]
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    led_ctl_i0/CLK
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.078     1.611    led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.601     1.520    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=6, routed)           0.110     1.771    uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y87          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.624    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y85          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.154     1.815    led_ctl_i0/D[1]
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    led_ctl_i0/CLK
    SLICE_X1Y84          FDRE                                         r  led_ctl_i0/char_data_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.070     1.603    led_ctl_i0/char_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/Q
                         net (fo=5, routed)           0.130     1.792    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg0/O
                         net (fo=1, routed)           0.000     1.837    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg0_n_0
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X0Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/Q
                         net (fo=5, routed)           0.131     1.793    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X1Y88          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X0Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.132     1.793    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X1Y86          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.623    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.254ns (8.845%)  route 2.613ns (91.155%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    M18                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    M18                  IBUF (Prop_ibuf_I_O)         0.254    -0.246 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.613     2.367    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X0Y91          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.041    meta_harden_btn_i0/CLK
    SLICE_X0Y91          FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.041    
                         clock uncertainty            0.035     2.076    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070     2.146    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y114   led_ctl_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y102   led_ctl_i0/led_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y115   led_ctl_i0/led_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y84    led_ctl_i0/led_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y86    led_ctl_i0/led_o_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y63    led_ctl_i0/led_o_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y66    led_ctl_i0/led_o_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y64    led_ctl_i0/led_o_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     meta_harden_rst_i0/signal_dst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     meta_harden_rst_i0/signal_dst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     meta_harden_rst_i0/signal_meta_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     led_ctl_i0/char_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     led_ctl_i0/old_rx_data_rdy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C



