link L {
    latency: 0.1
    jitter: 0.0
    bitrate: 100000
}

module Sub {
    gates:
        in @input
}

module A {
    submodules:
        sub[1...3]: Sub

    gates:
        out @output

    connections:
       out --> L <-- sub/in
}