#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_04973828 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v049bbd80_0 .var "Clk", 0 0;
v049bdd90_0 .var "Start", 0 0;
v049be050_0 .var/i "counter", 31 0;
v049be4c8_0 .var/i "flush", 31 0;
v049bdde8_0 .var/i "i", 31 0;
v049be578_0 .var/i "outfile", 31 0;
v049bdf48_0 .var/i "stall", 31 0;
S_04904038 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_04973828;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0494f558 .functor AND 1, v04961f30_0, L_05358e48, C4<1>, C4<1>;
L_0494f990 .functor AND 1, v04961f30_0, L_05358e48, C4<1>, C4<1>;
v049bbee0_0 .net "PC_out", 31 0, v049bcb98_0;  1 drivers
v049bc408_0 .net *"_s7", 29 0, L_049bde98;  1 drivers
L_053300a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v049bc670_0 .net *"_s9", 1 0, L_053300a0;  1 drivers
v049bc3b0_0 .net "alu_control", 2 0, v049614e0_0;  1 drivers
v049bc460_0 .net "clk_i", 0 0, v049bbd80_0;  1 drivers
v049bc4b8_0 .net "instruction", 31 0, L_0494f1b0;  1 drivers
v049bc040_0 .net "jump_address", 31 0, L_049be628;  1 drivers
v049bc0f0_0 .net "reg_write_data", 31 0, L_049bea48;  1 drivers
o049801dc .functor BUFZ 1, C4<z>; HiZ drive
v049bbdd8_0 .net "rst_i", 0 0, o049801dc;  0 drivers
v049bc6c8_0 .net "sign_extended", 31 0, v049bc618_0;  1 drivers
v049bc720_0 .net "start_i", 0 0, v049bdd90_0;  1 drivers
v049bc778_0 .net "write_register", 4 0, L_049be890;  1 drivers
v049bc7d0_0 .net "zero", 0 0, v04961bc0_0;  1 drivers
L_049bde98 .part v049bc618_0, 0, 30;
L_049be0a8 .concat [ 2 30 0 0], L_053300a0, L_049bde98;
LS_049bec58_0_0 .concat [ 1 1 1 1], v04962140_0, v049621f0_0, v049622f8_0, v049623a8_0;
LS_049bec58_0_4 .concat [ 1 2 1 0], v04962090_0, v049622a0_0, v04962198_0;
L_049bec58 .concat [ 4 4 0 0], LS_049bec58_0_0, LS_049bec58_0_4;
S_03135238 .scope module, "ALU" "ALU" 3 99, 4 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_04916d38 .param/l "ADD" 1 4 21, C4<010>;
P_04916d58 .param/l "AND" 1 4 24, C4<000>;
P_04916d78 .param/l "MUL" 1 4 25, C4<111>;
P_04916d98 .param/l "OR" 1 4 23, C4<001>;
P_04916db8 .param/l "SUB" 1 4 22, C4<110>;
v04961b68_0 .net "ALUCtrl_i", 2 0, v049614e0_0;  alias, 1 drivers
v04961bc0_0 .var "Zero_o", 0 0;
v04961cc8_0 .net "data1_i", 31 0, L_0494f9d8;  1 drivers
v04961e80_0 .net "data2_i", 31 0, L_049be8e8;  1 drivers
v04961900_0 .var "data_o", 31 0;
E_0496d6c8 .event edge, v04961b68_0, v04961e80_0, v04961cc8_0;
S_0313cc48 .scope module, "ALU_Control" "ALU_Control" 3 107, 5 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0313bbe0 .param/l "ADD" 1 5 15, C4<010>;
P_0313bc00 .param/l "ALU_ADD" 1 5 11, C4<00>;
P_0313bc20 .param/l "ALU_OR" 1 5 13, C4<10>;
P_0313bc40 .param/l "ALU_R_TYPE" 1 5 10, C4<11>;
P_0313bc60 .param/l "ALU_SUB" 1 5 12, C4<01>;
P_0313bc80 .param/l "AND" 1 5 18, C4<000>;
P_0313bca0 .param/l "MUL" 1 5 19, C4<111>;
P_0313bcc0 .param/l "OR" 1 5 17, C4<001>;
P_0313bce0 .param/l "SUB" 1 5 16, C4<110>;
v049614e0_0 .var "ALUCtrl_o", 2 0;
v04961430_0 .net "ALUOp_i", 1 0, v049aeab8_0;  1 drivers
v04961538_0 .net "funct_i", 5 0, L_049be3c0;  1 drivers
E_0496d330 .event edge, v04961430_0, v04961538_0;
S_0496de18 .scope module, "ALU_add_only" "ALU_add_only" 3 73, 6 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "add_out"
v04961590_0 .net "add_out", 31 0, L_049be100;  1 drivers
v04961698_0 .net "inA", 31 0, v049b14f0_0;  1 drivers
v049616f0_0 .net "inB", 31 0, L_049be0a8;  1 drivers
L_049be100 .arith/sum 32, v049b14f0_0, L_049be0a8;
S_049274f8 .scope module, "Add_PC" "Adder" 3 49, 7 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v049617a0_0 .net "data1_in", 31 0, v049bcb98_0;  alias, 1 drivers
L_05330050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v04962038_0 .net "data2_in", 31 0, L_05330050;  1 drivers
v04961f88_0 .net "data_o", 31 0, L_049be7e0;  1 drivers
L_049be7e0 .arith/sum 32, v049bcb98_0, L_05330050;
S_049275c8 .scope module, "Control" "Control" 3 35, 8 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 1 "Jump_o"
    .port_info 3 /OUTPUT 1 "Branch_o"
    .port_info 4 /OUTPUT 1 "MemRead_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 2 "ALUOp_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "ALUSrc_o"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "Ext_o"
P_0493c698 .param/l "ADDI" 1 8 30, C4<001000>;
P_0493c6b8 .param/l "ALU_ADD" 1 8 37, C4<00>;
P_0493c6d8 .param/l "ALU_OR" 1 8 39, C4<10>;
P_0493c6f8 .param/l "ALU_R_TYPE" 1 8 36, C4<11>;
P_0493c718 .param/l "ALU_SUB" 1 8 38, C4<01>;
P_0493c738 .param/l "BEQ" 1 8 33, C4<000100>;
P_0493c758 .param/l "JUMP" 1 8 34, C4<000010>;
P_0493c778 .param/l "LW" 1 8 31, C4<100011>;
P_0493c798 .param/l "R_TYPE" 1 8 29, C4<000000>;
P_0493c7b8 .param/l "SW" 1 8 32, C4<101011>;
v049622a0_0 .var "ALUOp_o", 1 0;
v04962090_0 .var "ALUSrc_o", 0 0;
v04961f30_0 .var "Branch_o", 0 0;
v049620e8_0 .var "Ext_o", 0 0;
v04961fe0_0 .var "Jump_o", 0 0;
v049623a8_0 .var "MemRead_o", 0 0;
v049622f8_0 .var "MemWrite_o", 0 0;
v04962140_0 .var "MemtoReg_o", 0 0;
v04962350_0 .net "Op_i", 5 0, L_049be5d0;  1 drivers
v04962198_0 .var "RegDst_o", 0 0;
v049621f0_0 .var "RegWrite_o", 0 0;
E_0496d718 .event edge, v04962350_0;
S_0493b098 .scope module, "Data_Memory" "Data_Memory" 3 113, 9 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /OUTPUT 32 "read_data"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "MemRead"
    .port_info 6 /INPUT 1 "MemWrite"
v04962248_0 .net "MemRead", 0 0, v049ae1c8_0;  1 drivers
v03138880_0 .net "MemWrite", 0 0, v049ae4e0_0;  1 drivers
v03138ae8_0 .net *"_s0", 31 0, L_049be368;  1 drivers
L_05330140 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v049ae6f0_0 .net *"_s2", 31 0, L_05330140;  1 drivers
v049ae380_0 .net "addr", 31 0, v049ae5e8_0;  1 drivers
v049ae3d8_0 .net "clk", 0 0, v049bbd80_0;  alias, 1 drivers
v049ae640_0 .var/i "k", 31 0;
v049ae068 .array "memory", 0 31, 31 0;
v049ade58_0 .net "read_data", 31 0, L_049be418;  1 drivers
v049ae430_0 .net "reset", 0 0, o049801dc;  alias, 0 drivers
v049adeb0_0 .net "write_data", 31 0, v049adda8_0;  1 drivers
E_0496d498/0 .event negedge, v049ae430_0;
E_0496d498/1 .event posedge, v049ae3d8_0;
E_0496d498 .event/or E_0496d498/0, E_0496d498/1;
L_049be368 .array/port v049ae068, v049ae5e8_0;
L_049be418 .functor MUXZ 32, L_05330140, L_049be368, v049ae1c8_0, C4<>;
S_0493b168 .scope module, "EX_MEM" "EX_MEM" 3 244, 10 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 1 "RegWrite"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 32 "ALU_result"
    .port_info 6 /INPUT 32 "Mem_Write_Data"
    .port_info 7 /INPUT 5 "Write_register"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemWrite_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 32 "ALU_result_o"
    .port_info 13 /OUTPUT 32 "Mem_Write_Data_o"
    .port_info 14 /OUTPUT 5 "Write_register_o"
v049adfb8_0 .net "ALU_result", 31 0, v04961900_0;  1 drivers
v049ae5e8_0 .var "ALU_result_o", 31 0;
v049ae538_0 .net "MemRead", 0 0, v049b1758_0;  1 drivers
v049ae1c8_0 .var "MemRead_o", 0 0;
v049ae118_0 .net "MemWrite", 0 0, v049b10d0_0;  1 drivers
v049ae4e0_0 .var "MemWrite_o", 0 0;
v049ae010_0 .net "Mem_Write_Data", 31 0, v049b9f28_0;  1 drivers
v049adda8_0 .var "Mem_Write_Data_o", 31 0;
v049ae488_0 .net "MemtoReg", 0 0, v049b13e8_0;  1 drivers
v049add50_0 .var "MemtoReg_o", 0 0;
v049ae170_0 .net "RegWrite", 0 0, v049b1390_0;  1 drivers
v049ae220_0 .var "RegWrite_o", 0 0;
v049ae698_0 .net "Write_register", 4 0, L_049be890;  alias, 1 drivers
v049ae278_0 .var "Write_register_o", 4 0;
v049ae0c0_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
E_0496d4c0 .event posedge, v049ae3d8_0;
S_04938e40 .scope module, "ForwardingUnit" "ForwardingUnit" 3 276, 11 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 2 /INPUT 5 "EX_MEM_RegisterRd"
    .port_info 3 /INPUT 5 "ID_EX_RegisterRs"
    .port_info 4 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 5 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 6 /INPUT 5 "MEM_WB_RegisterRd"
    .port_info 7 /OUTPUT 2 "ForwardA"
    .port_info 8 /OUTPUT 2 "ForwardB"
v049ae2d0_0 .net "EX_MEM_RegWrite", 0 0, v049ae220_0;  1 drivers
v049ae590_0 .net "EX_MEM_RegisterRd", 4 0, v049ae278_0;  1 drivers
v049ade00_0 .var "ForwardA", 1 0;
v049ae748_0 .var "ForwardB", 1 0;
v049adf08_0 .net "ID_EX_RegisterRs", 4 0, L_05358ce8;  1 drivers
v049adf60_0 .net "ID_EX_RegisterRt", 4 0, L_05358d40;  1 drivers
v049ae328_0 .net "MEM_WB_RegWrite", 0 0, v049b9e78_0;  1 drivers
v049ae7a0_0 .net "MEM_WB_RegisterRd", 4 0, v049b9f80_0;  1 drivers
v049adcf8_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
E_0496d628/0 .event edge, v049ae220_0, v049ae278_0, v049adf08_0, v049ae328_0;
E_0496d628/1 .event edge, v049ae7a0_0, v049adf60_0;
E_0496d628 .event/or E_0496d628/0, E_0496d628/1;
S_04938f10 .scope module, "HazardDetection" "HazardDetectionUnit" 3 183, 12 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead"
    .port_info 1 /INPUT 5 "IF_ID_RSaddr"
    .port_info 2 /INPUT 5 "IF_ID_RTaddr"
    .port_info 3 /INPUT 5 "ID_EX_RTaddr"
    .port_info 4 /OUTPUT 1 "pchazard_o"
    .port_info 5 /OUTPUT 1 "IF_ID_hazard_o"
    .port_info 6 /OUTPUT 1 "mux8select_o"
L_0494f480 .functor OR 1, L_049be838, L_049be998, C4<0>, C4<0>;
L_0494f900 .functor AND 1, v049b1758_0, L_0494f480, C4<1>, C4<1>;
v049ae900_0 .net "ID_EX_MemRead", 0 0, v049b1758_0;  alias, 1 drivers
v049aeb68_0 .net "ID_EX_RTaddr", 4 0, L_05358d98;  1 drivers
v049ae8a8_0 .net "IF_ID_RSaddr", 4 0, L_049beb50;  1 drivers
v049aebc0_0 .net "IF_ID_RTaddr", 4 0, L_05358df0;  1 drivers
v049ae7f8_0 .net "IF_ID_hazard_o", 0 0, L_049be9f0;  1 drivers
v049ae958_0 .net *"_s0", 0 0, L_049be838;  1 drivers
v049ae850_0 .net *"_s2", 0 0, L_049be998;  1 drivers
v049aea08_0 .net *"_s4", 0 0, L_0494f480;  1 drivers
v049aec18_0 .net "control", 0 0, L_0494f900;  1 drivers
v049ae9b0_0 .net "mux8select_o", 0 0, L_049beaa0;  1 drivers
v049aea60_0 .net "pchazard_o", 0 0, L_049be940;  1 drivers
L_049be838 .cmp/eq 5, L_05358d98, L_05358df0;
L_049be998 .cmp/eq 5, L_05358d98, L_049beb50;
L_049be940 .reduce/nor L_0494f900;
L_049be9f0 .reduce/nor L_0494f900;
L_049beaa0 .reduce/nor L_0494f900;
S_04938bf8 .scope module, "ID_EX" "ID_EX" 3 216, 13 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 1 "RegWrite"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "ALUSrc"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "RegDst"
    .port_info 8 /INPUT 32 "PC_add_4"
    .port_info 9 /INPUT 32 "read_data_1"
    .port_info 10 /INPUT 32 "read_data_2"
    .port_info 11 /INPUT 32 "sign_extended"
    .port_info 12 /INPUT 15 "instruction"
    .port_info 13 /OUTPUT 1 "MemtoReg_o"
    .port_info 14 /OUTPUT 1 "RegWrite_o"
    .port_info 15 /OUTPUT 1 "MemWrite_o"
    .port_info 16 /OUTPUT 1 "MemRead_o"
    .port_info 17 /OUTPUT 1 "ALUSrc_o"
    .port_info 18 /OUTPUT 2 "ALUOp_o"
    .port_info 19 /OUTPUT 1 "RegDst_o"
    .port_info 20 /OUTPUT 32 "PC_add_4_o"
    .port_info 21 /OUTPUT 32 "read_data_1_o"
    .port_info 22 /OUTPUT 32 "read_data_2_o"
    .port_info 23 /OUTPUT 32 "sign_extended_o"
    .port_info 24 /OUTPUT 15 "instruction_o"
v049aec70_0 .net "ALUOp", 1 0, L_05358fa8;  1 drivers
v049aeab8_0 .var "ALUOp_o", 1 0;
v049aeb10_0 .net "ALUSrc", 0 0, L_05358c38;  1 drivers
v049b1650_0 .var "ALUSrc_o", 0 0;
v049b1338_0 .net "MemRead", 0 0, L_05359000;  1 drivers
v049b1758_0 .var "MemRead_o", 0 0;
v049b17b0_0 .net "MemWrite", 0 0, L_05358b88;  1 drivers
v049b10d0_0 .var "MemWrite_o", 0 0;
v049b1128_0 .net "MemtoReg", 0 0, L_05358ea0;  1 drivers
v049b13e8_0 .var "MemtoReg_o", 0 0;
v049b1180_0 .net "PC_add_4", 31 0, v049b14f0_0;  alias, 1 drivers
v049b0e10_0 .var "PC_add_4_o", 31 0;
v049b16a8_0 .net "RegDst", 0 0, L_05358f50;  1 drivers
v049b1498_0 .var "RegDst_o", 0 0;
v049b0d08_0 .net "RegWrite", 0 0, L_05358be0;  1 drivers
v049b1390_0 .var "RegWrite_o", 0 0;
v049b1700_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
v049b1440_0 .net "instruction", 14 0, L_05358c90;  1 drivers
v049b11d8_0 .var "instruction_o", 14 0;
v049b1230_0 .net "read_data_1", 31 0, L_049be158;  1 drivers
v049b1548_0 .var "read_data_1_o", 31 0;
v049b1288_0 .net "read_data_2", 31 0, L_049be208;  1 drivers
v049b12e0_0 .var "read_data_2_o", 31 0;
v049b0d60_0 .net "sign_extended", 31 0, v049bc618_0;  alias, 1 drivers
v049b0db8_0 .var "sign_extended_o", 31 0;
L_049be3c0 .part v049b0db8_0, 0, 6;
L_049bec00 .part v049b11d8_0, 5, 5;
L_049becb0 .part v049b11d8_0, 0, 5;
L_05358d98 .part v049b11d8_0, 5, 5;
L_05358ce8 .part v049b11d8_0, 10, 5;
L_05358d40 .part v049b11d8_0, 5, 5;
S_04938cc8 .scope module, "IF_ID" "IF_ID" 3 206, 14 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "stall"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 32 "PC_add_4"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /OUTPUT 32 "PC_add_out"
    .port_info 6 /OUTPUT 32 "inst_o"
v049b0f18_0 .net "PC_add_4", 31 0, L_049be7e0;  alias, 1 drivers
v049b14f0_0 .var "PC_add_out", 31 0;
v049b0f70_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
v049b15a0_0 .net "flush", 0 0, L_0494f5e8;  1 drivers
v049b0fc8_0 .var "inst_o", 31 0;
v049b15f8_0 .net "instruction", 31 0, L_0494f1b0;  alias, 1 drivers
v049b0e68_0 .net "stall", 0 0, L_049be9f0;  alias, 1 drivers
L_049be5d0 .part v049b0fc8_0, 26, 6;
L_049be470 .part v049b0fc8_0, 0, 26;
L_049be680 .part v049b0fc8_0, 21, 5;
L_049be260 .part v049b0fc8_0, 16, 5;
L_049be2b8 .part v049b0fc8_0, 0, 16;
L_049beb50 .part v049b0fc8_0, 21, 5;
L_05358df0 .part v049b0fc8_0, 16, 5;
L_05358c90 .part v049b0fc8_0, 11, 15;
S_04932ad8 .scope module, "Instruction_Memory" "Instruction_Memory" 3 78, 15 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0494f1b0 .functor BUFZ 32, L_049bdd38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v049b0ec0_0 .net *"_s0", 31 0, L_049bdd38;  1 drivers
v049b1020_0 .net *"_s2", 31 0, L_049bdfa0;  1 drivers
v049b1078_0 .net *"_s4", 29 0, L_049bdef0;  1 drivers
L_053300c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v049b1808_0 .net *"_s6", 1 0, L_053300c8;  1 drivers
v049b1a18_0 .net "addr_i", 31 0, v049bcb98_0;  alias, 1 drivers
v049b1860_0 .net "instr_o", 31 0, L_0494f1b0;  alias, 1 drivers
v049b1bd0 .array "memory", 255 0, 31 0;
L_049bdd38 .array/port v049b1bd0, L_049bdfa0;
L_049bdef0 .part v049bcb98_0, 2, 30;
L_049bdfa0 .concat [ 30 2 0 0], L_049bdef0, L_053300c8;
S_04932ba8 .scope module, "Jump" "Jump" 3 66, 16 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "shift_in"
    .port_info 1 /INPUT 4 "pc_4bit"
    .port_info 2 /OUTPUT 32 "jump_address"
L_05330078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v049b18b8_0 .net/2u *"_s0", 1 0, L_05330078;  1 drivers
v049b1968_0 .net "jump_address", 31 0, L_049be628;  alias, 1 drivers
v049b1910_0 .net "pc_4bit", 3 0, L_049bde40;  1 drivers
v049b19c0_0 .net "shift_in", 25 0, L_049be470;  1 drivers
L_049be628 .concat [ 2 26 4 0], L_05330078, L_049be470, L_049bde40;
S_04930b70 .scope module, "MEM_WB" "MEM_WB" 3 262, 17 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 1 "RegWrite"
    .port_info 3 /INPUT 32 "Read_data"
    .port_info 4 /INPUT 32 "ALU_result"
    .port_info 5 /INPUT 5 "Write_register"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 32 "Read_data_o"
    .port_info 9 /OUTPUT 32 "ALU_result_o"
    .port_info 10 /OUTPUT 5 "Write_register_o"
v049b1b78_0 .net "ALU_result", 31 0, v049ae5e8_0;  alias, 1 drivers
v049b1a70_0 .var "ALU_result_o", 31 0;
v049b1c28_0 .net "MemtoReg", 0 0, v049add50_0;  1 drivers
v049b1ac8_0 .var "MemtoReg_o", 0 0;
v049b1b20_0 .net "Read_data", 31 0, L_049be418;  alias, 1 drivers
v049b1c80_0 .var "Read_data_o", 31 0;
v049b9e20_0 .net "RegWrite", 0 0, v049ae220_0;  alias, 1 drivers
v049b9e78_0 .var "RegWrite_o", 0 0;
v049ba608_0 .net "Write_register", 4 0, v049ae278_0;  alias, 1 drivers
v049b9f80_0 .var "Write_register_o", 4 0;
v049ba088_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
S_04930c40 .scope module, "MUX4" "MUX32" 3 146, 18 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v049ba298_0 .net "data1_i", 31 0, v049b9f28_0;  alias, 1 drivers
v049ba7c0_0 .net "data2_i", 31 0, v049b0db8_0;  1 drivers
v049ba0e0_0 .net "data_o", 31 0, L_049be8e8;  alias, 1 drivers
v049ba138_0 .net "select_i", 0 0, v049b1650_0;  1 drivers
L_049be8e8 .functor MUXZ 32, v049b9f28_0, v049b0db8_0, v049b1650_0, C4<>;
S_049bb7a8 .scope module, "MUX6" "MUX_forward" 3 160, 19 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "forward_EM_i"
    .port_info 3 /INPUT 32 "forward_MW_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0494f9d8 .functor BUFZ 32, v049ba4a8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v049ba3f8_0 .net "data_i", 31 0, v049b1548_0;  1 drivers
v049ba450_0 .net "data_o", 31 0, L_0494f9d8;  alias, 1 drivers
v049ba6b8_0 .net "forward_EM_i", 31 0, v049ae5e8_0;  alias, 1 drivers
v049ba710_0 .net "forward_MW_i", 31 0, L_049bea48;  alias, 1 drivers
v049ba3a0_0 .net "select_i", 1 0, v049ade00_0;  1 drivers
v049ba4a8_0 .var "tmp", 31 0;
E_0496d4e8 .event edge, v049ade00_0, v049b1548_0, v049ae380_0, v049ba710_0;
S_049bb878 .scope module, "MUX7" "MUX_forward" 3 168, 19 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "forward_EM_i"
    .port_info 3 /INPUT 32 "forward_MW_i"
    .port_info 4 /OUTPUT 32 "data_o"
v049ba1e8_0 .net "data_i", 31 0, v049b12e0_0;  1 drivers
v049ba768_0 .net "data_o", 31 0, v049b9f28_0;  alias, 1 drivers
v049b9dc8_0 .net "forward_EM_i", 31 0, v049ae5e8_0;  alias, 1 drivers
v049b9fd8_0 .net "forward_MW_i", 31 0, L_049bea48;  alias, 1 drivers
v049b9d18_0 .net "select_i", 1 0, v049ae748_0;  1 drivers
v049b9f28_0 .var "tmp", 31 0;
E_0496d740 .event edge, v049ae748_0, v049b12e0_0, v049ae380_0, v049ba710_0;
S_049bb128 .scope module, "MUX8" "MUX8" 3 176, 20 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "harzard_i"
    .port_info 1 /INPUT 8 "signal_i"
    .port_info 2 /OUTPUT 8 "signal_o"
L_05330168 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v049ba500_0 .net/2u *"_s0", 7 0, L_05330168;  1 drivers
v049ba660_0 .net "harzard_i", 0 0, L_049beaa0;  alias, 1 drivers
v049ba030_0 .net "signal_i", 7 0, L_049bec58;  1 drivers
v049ba558_0 .net "signal_o", 7 0, L_049beaf8;  1 drivers
L_049beaf8 .functor MUXZ 8, L_05330168, L_049bec58, L_049beaa0, C4<>;
L_05358ea0 .part L_049beaf8, 0, 1;
L_05358be0 .part L_049beaf8, 1, 1;
L_05358b88 .part L_049beaf8, 2, 1;
L_05359000 .part L_049beaf8, 3, 1;
L_05358c38 .part L_049beaf8, 4, 1;
L_05358fa8 .part L_049beaf8, 5, 2;
L_05358f50 .part L_049beaf8, 7, 1;
S_049bb948 .scope module, "MUX_Branch" "MUX32" 3 124, 18 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v049b9d70_0 .net "data1_i", 31 0, L_049be7e0;  alias, 1 drivers
v049ba240_0 .net "data2_i", 31 0, L_049be100;  alias, 1 drivers
v049ba190_0 .net "data_o", 31 0, L_049be788;  1 drivers
v049ba5b0_0 .net "select_i", 0 0, L_0494f558;  1 drivers
L_049bde40 .part L_049be788, 28, 4;
L_049be788 .functor MUXZ 32, L_049be7e0, L_049be100, L_0494f558, C4<>;
S_049bb6d8 .scope module, "MUX_Jump" "MUX32" 3 131, 18 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v049b9ed0_0 .net "data1_i", 31 0, L_049be788;  alias, 1 drivers
v049ba2f0_0 .net "data2_i", 31 0, L_049be628;  alias, 1 drivers
v049ba348_0 .net "data_o", 31 0, L_049beba8;  1 drivers
v049bab30_0 .net "select_i", 0 0, v04961fe0_0;  1 drivers
L_049beba8 .functor MUXZ 32, L_049be788, L_049be628, v04961fe0_0, C4<>;
S_049bb2c8 .scope module, "MUX_MemtoReg" "MUX32" 3 153, 18 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v049ba920_0 .net "data1_i", 31 0, v049b1a70_0;  1 drivers
v049ba8c8_0 .net "data2_i", 31 0, v049b1c80_0;  1 drivers
v049bab88_0 .net "data_o", 31 0, L_049bea48;  alias, 1 drivers
v049ba978_0 .net "select_i", 0 0, v049b1ac8_0;  1 drivers
L_049bea48 .functor MUXZ 32, v049b1a70_0, v049b1c80_0, v049b1ac8_0, C4<>;
S_049bbbb8 .scope module, "MUX_RegDst" "MUX5" 3 138, 21 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v049baa28_0 .net "data1_i", 4 0, L_049bec00;  1 drivers
v049ba9d0_0 .net "data2_i", 4 0, L_049becb0;  1 drivers
v049babe0_0 .net "data_o", 4 0, L_049be890;  alias, 1 drivers
v049baa80_0 .net "select_i", 0 0, v049b1498_0;  1 drivers
L_049be890 .functor MUXZ 5, L_049bec00, L_049becb0, v049b1498_0, C4<>;
S_049bad18 .scope module, "OR" "OR" 3 200, 22 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "flush_o"
L_0494f5e8 .functor OR 1, v04961fe0_0, L_0494f990, C4<0>, C4<0>;
v049baad8_0 .net "branch_i", 0 0, L_0494f990;  1 drivers
v049ba870_0 .net "flush_o", 0 0, L_0494f5e8;  alias, 1 drivers
v049bac38_0 .net "jump_i", 0 0, v04961fe0_0;  alias, 1 drivers
S_049baf88 .scope module, "PC" "PC" 3 56, 23 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "pchazard_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v049bac90_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
v049ba818_0 .net "pc_i", 31 0, L_049beba8;  alias, 1 drivers
v049bcb98_0 .var "pc_o", 31 0;
v049bc988_0 .net "pchazard_i", 0 0, L_049be940;  alias, 1 drivers
v049bc880_0 .net "rst_i", 0 0, o049801dc;  alias, 0 drivers
v049bc828_0 .net "start_i", 0 0, v049bdd90_0;  alias, 1 drivers
S_049bb058 .scope module, "Registers" "Registers" 3 83, 24 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0494f3f0 .functor AND 1, v049b9e78_0, L_049be310, C4<1>, C4<1>;
L_0494f6c0 .functor AND 1, v049b9e78_0, L_049be730, C4<1>, C4<1>;
v049bc9e0_0 .net "RDaddr_i", 4 0, v049b9f80_0;  alias, 1 drivers
v049bc930_0 .net "RDdata_i", 31 0, L_049bea48;  alias, 1 drivers
v049bc8d8_0 .net "RSaddr_i", 4 0, L_049be680;  1 drivers
v049bca38_0 .net "RSdata_o", 31 0, L_049be158;  alias, 1 drivers
v049bcb40_0 .net "RTaddr_i", 4 0, L_049be260;  1 drivers
v049bcae8_0 .net "RTdata_o", 31 0, L_049be208;  alias, 1 drivers
v049bcbf0_0 .net "RegWrite_i", 0 0, v049b9e78_0;  alias, 1 drivers
v049bca90_0 .net *"_s0", 0 0, L_049be310;  1 drivers
v049bcc48_0 .net *"_s12", 0 0, L_049be730;  1 drivers
v049bcca0_0 .net *"_s14", 0 0, L_0494f6c0;  1 drivers
v049bc300_0 .net *"_s16", 31 0, L_049bdff8;  1 drivers
v049bc148_0 .net *"_s18", 6 0, L_049be1b0;  1 drivers
v049bbf38_0 .net *"_s2", 0 0, L_0494f3f0;  1 drivers
L_05330118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v049bc510_0 .net *"_s21", 1 0, L_05330118;  1 drivers
v049bbe30_0 .net *"_s4", 31 0, L_049be6d8;  1 drivers
v049bc250_0 .net *"_s6", 6 0, L_049be520;  1 drivers
L_053300f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v049bc568_0 .net *"_s9", 1 0, L_053300f0;  1 drivers
v049bc1f8_0 .net "clk_i", 0 0, v049bbd80_0;  alias, 1 drivers
v049bc098 .array "register", 31 0, 31 0;
L_049be310 .cmp/eq 5, L_049be680, v049b9f80_0;
L_049be6d8 .array/port v049bc098, L_049be520;
L_049be520 .concat [ 5 2 0 0], L_049be680, L_053300f0;
L_049be158 .functor MUXZ 32, L_049be6d8, L_049bea48, L_0494f3f0, C4<>;
L_049be730 .cmp/eq 5, L_049be260, v049b9f80_0;
L_049bdff8 .array/port v049bc098, L_049be1b0;
L_049be1b0 .concat [ 5 2 0 0], L_049be260, L_05330118;
L_049be208 .functor MUXZ 32, L_049bdff8, L_049bea48, L_0494f6c0, C4<>;
S_049bb538 .scope module, "Sign_Extend" "Sign_Extend" 3 94, 25 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v049bbfe8_0 .net "data_i", 15 0, L_049be2b8;  1 drivers
v049bc618_0 .var "data_o", 31 0;
v049bbe88_0 .var/i "i", 31 0;
E_0496d768 .event edge, v049bbfe8_0;
S_049bade8 .scope module, "eq" "eq" 3 194, 26 1 0, S_04904038;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "eq_o"
v049bc5c0_0 .net *"_s0", 0 0, L_05358ef8;  1 drivers
L_05330190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v049bc1a0_0 .net/2u *"_s2", 0 0, L_05330190;  1 drivers
L_053301b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v049bc2a8_0 .net/2u *"_s4", 0 0, L_053301b8;  1 drivers
v049bc358_0 .net "data1_i", 31 0, L_049be158;  alias, 1 drivers
v049bbf90_0 .net "data2_i", 31 0, L_049be208;  alias, 1 drivers
v049bbd28_0 .net "eq_o", 0 0, L_05358e48;  1 drivers
L_05358ef8 .cmp/eq 32, L_049be158, L_049be208;
L_05358e48 .functor MUXZ 1, L_053301b8, L_05330190, L_05358ef8, C4<>;
    .scope S_049275c8;
T_0 ;
    %wait E_0496d718;
    %load/vec4 v04962350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049623a8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962198_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04962140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049621f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049622f8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04961fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049620e8_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049622a0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_049baf88;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049bcb98_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_049baf88;
T_2 ;
    %wait E_0496d4c0;
    %load/vec4 v049bc828_0;
    %load/vec4 v049bc988_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v049ba818_0;
    %assign/vec4 v049bcb98_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v049bcb98_0;
    %assign/vec4 v049bcb98_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_049bb058;
T_3 ;
    %wait E_0496d4c0;
    %load/vec4 v049bcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v049bc930_0;
    %load/vec4 v049bc9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v049bc098, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_049bb538;
T_4 ;
    %wait E_0496d768;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v049bbe88_0, 0, 32;
T_4.0 ;
    %load/vec4 v049bbe88_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v049bbfe8_0;
    %parti/s 1, 15, 5;
    %ix/getv/s 4, v049bbe88_0;
    %store/vec4 v049bc618_0, 4, 1;
    %load/vec4 v049bbe88_0;
    %addi 1, 0, 32;
    %store/vec4 v049bbe88_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v049bbfe8_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v049bc618_0, 4, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_03135238;
T_5 ;
    %wait E_0496d6c8;
    %load/vec4 v04961b68_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %add;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %cmp/e;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
T_5.8 ;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %sub;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %and;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %or;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v04961bc0_0, 0;
    %load/vec4 v04961cc8_0;
    %load/vec4 v04961e80_0;
    %mul;
    %assign/vec4 v04961900_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0313cc48;
T_6 ;
    %wait E_0496d330;
    %load/vec4 v04961430_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v04961538_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v04961430_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v04961430_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v04961430_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v049614e0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v049614e0_0, 0;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0493b098;
T_7 ;
    %wait E_0496d498;
    %load/vec4 v049ae430_0;
    %inv;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049ae640_0, 0, 32;
T_7.2 ;
    %load/vec4 v049ae640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v049ae640_0;
    %store/vec4a v049ae068, 4, 0;
    %load/vec4 v049ae640_0;
    %addi 1, 0, 32;
    %store/vec4 v049ae640_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v03138880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v049adeb0_0;
    %ix/getv 4, v049ae380_0;
    %store/vec4a v049ae068, 4, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_049bb7a8;
T_8 ;
    %wait E_0496d4e8;
    %load/vec4 v049ba3a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v049ba3f8_0;
    %store/vec4 v049ba4a8_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v049ba3a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v049ba6b8_0;
    %store/vec4 v049ba4a8_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v049ba710_0;
    %store/vec4 v049ba4a8_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_049bb878;
T_9 ;
    %wait E_0496d740;
    %load/vec4 v049b9d18_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v049ba1e8_0;
    %store/vec4 v049b9f28_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v049b9d18_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v049b9dc8_0;
    %store/vec4 v049b9f28_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v049b9fd8_0;
    %store/vec4 v049b9f28_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_04938cc8;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049b0fc8_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_04938cc8;
T_11 ;
    %wait E_0496d4c0;
    %load/vec4 v049b15a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b0fc8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b14f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v049b0e68_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v049b15f8_0;
    %assign/vec4 v049b0fc8_0, 0;
    %load/vec4 v049b0f18_0;
    %assign/vec4 v049b14f0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_04938bf8;
T_12 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b13e8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b1390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b10d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b1758_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b1650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049aeab8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b1498_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b0e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b1548_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b12e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b0db8_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v049b11d8_0, 0;
    %end;
    .thread T_12;
    .scope S_04938bf8;
T_13 ;
    %wait E_0496d4c0;
    %load/vec4 v049b1128_0;
    %assign/vec4 v049b13e8_0, 0;
    %load/vec4 v049b0d08_0;
    %assign/vec4 v049b1390_0, 0;
    %load/vec4 v049b17b0_0;
    %assign/vec4 v049b10d0_0, 0;
    %load/vec4 v049b1338_0;
    %assign/vec4 v049b1758_0, 0;
    %load/vec4 v049aeb10_0;
    %assign/vec4 v049b1650_0, 0;
    %load/vec4 v049aec70_0;
    %assign/vec4 v049aeab8_0, 0;
    %load/vec4 v049b16a8_0;
    %assign/vec4 v049b1498_0, 0;
    %load/vec4 v049b1180_0;
    %assign/vec4 v049b0e10_0, 0;
    %load/vec4 v049b1230_0;
    %assign/vec4 v049b1548_0, 0;
    %load/vec4 v049b1288_0;
    %assign/vec4 v049b12e0_0, 0;
    %load/vec4 v049b0d60_0;
    %assign/vec4 v049b0db8_0, 0;
    %load/vec4 v049b1440_0;
    %assign/vec4 v049b11d8_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0493b168;
T_14 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049add50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049ae220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049ae4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049ae1c8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049ae5e8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049adda8_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v049ae278_0, 0;
    %end;
    .thread T_14;
    .scope S_0493b168;
T_15 ;
    %wait E_0496d4c0;
    %load/vec4 v049ae488_0;
    %assign/vec4 v049add50_0, 0;
    %load/vec4 v049ae170_0;
    %assign/vec4 v049ae220_0, 0;
    %load/vec4 v049ae118_0;
    %assign/vec4 v049ae4e0_0, 0;
    %load/vec4 v049ae538_0;
    %assign/vec4 v049ae1c8_0, 0;
    %load/vec4 v049adfb8_0;
    %assign/vec4 v049ae5e8_0, 0;
    %load/vec4 v049ae010_0;
    %assign/vec4 v049adda8_0, 0;
    %load/vec4 v049ae698_0;
    %assign/vec4 v049ae278_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_04930b70;
T_16 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b1ac8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v049b9e78_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b1c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v049b1a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v049b9f80_0, 0;
    %end;
    .thread T_16;
    .scope S_04930b70;
T_17 ;
    %wait E_0496d4c0;
    %load/vec4 v049b1c28_0;
    %assign/vec4 v049b1ac8_0, 0;
    %load/vec4 v049b9e20_0;
    %assign/vec4 v049b9e78_0, 0;
    %load/vec4 v049b1b20_0;
    %assign/vec4 v049b1c80_0, 0;
    %load/vec4 v049b1b78_0;
    %assign/vec4 v049b1a70_0, 0;
    %load/vec4 v049ba608_0;
    %assign/vec4 v049b9f80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_04938e40;
T_18 ;
    %wait E_0496d628;
    %load/vec4 v049ae2d0_0;
    %load/vec4 v049ae590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae590_0;
    %load/vec4 v049adf08_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v049ade00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v049ae328_0;
    %load/vec4 v049ae7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae590_0;
    %load/vec4 v049adf08_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae7a0_0;
    %load/vec4 v049adf08_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v049ade00_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049ade00_0, 0;
T_18.3 ;
T_18.1 ;
    %load/vec4 v049ae2d0_0;
    %load/vec4 v049ae590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae590_0;
    %load/vec4 v049adf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v049ae748_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v049ae328_0;
    %load/vec4 v049ae7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae590_0;
    %load/vec4 v049adf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v049ae7a0_0;
    %load/vec4 v049adf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v049ae748_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v049ae748_0, 0;
T_18.7 ;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_04973828;
T_19 ;
    %delay 25, 0;
    %load/vec4 v049bbd80_0;
    %inv;
    %store/vec4 v049bbd80_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_04973828;
T_20 ;
    %vpi_call 2 18 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049be050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049bdf48_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049be4c8_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
T_20.0 ;
    %load/vec4 v049bdde8_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v049bdde8_0;
    %store/vec4a v049b1bd0, 4, 0;
    %load/vec4 v049bdde8_0;
    %addi 1, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
T_20.2 ;
    %load/vec4 v049bdde8_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v049bdde8_0;
    %store/vec4a v049ae068, 4, 0;
    %load/vec4 v049bdde8_0;
    %addi 1, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
T_20.4 ;
    %load/vec4 v049bdde8_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v049bdde8_0;
    %store/vec4a v049bc098, 4, 0;
    %load/vec4 v049bdde8_0;
    %addi 1, 0, 32;
    %store/vec4 v049bdde8_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v049b1bd0 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v049be578_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v049ae068, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v049bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v049bdd90_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v049bdd90_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_04973828;
T_21 ;
    %wait E_0496d4c0;
    %load/vec4 v049be050_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_21.0 ;
    %load/vec4 v049ae9b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v04961fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v04961f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v049bdf48_0;
    %addi 1, 0, 32;
    %store/vec4 v049bdf48_0, 0, 32;
T_21.2 ;
    %load/vec4 v049ba870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v049be4c8_0;
    %addi 1, 0, 32;
    %store/vec4 v049be4c8_0, 0, 32;
T_21.4 ;
    %vpi_call 2 68 "$fdisplay", v049be578_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v049be050_0, v049bdd90_0, v049bdf48_0, v049be4c8_0, v049bcb98_0 {0 0 0};
    %vpi_call 2 71 "$fdisplay", v049be578_0, "Registers" {0 0 0};
    %vpi_call 2 72 "$fdisplay", v049be578_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v049bc098, 0>, &A<v049bc098, 8>, &A<v049bc098, 16>, &A<v049bc098, 24> {0 0 0};
    %vpi_call 2 73 "$fdisplay", v049be578_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v049bc098, 1>, &A<v049bc098, 9>, &A<v049bc098, 17>, &A<v049bc098, 25> {0 0 0};
    %vpi_call 2 74 "$fdisplay", v049be578_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v049bc098, 2>, &A<v049bc098, 10>, &A<v049bc098, 18>, &A<v049bc098, 26> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v049be578_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v049bc098, 3>, &A<v049bc098, 11>, &A<v049bc098, 19>, &A<v049bc098, 27> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v049be578_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v049bc098, 4>, &A<v049bc098, 12>, &A<v049bc098, 20>, &A<v049bc098, 28> {0 0 0};
    %vpi_call 2 77 "$fdisplay", v049be578_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v049bc098, 5>, &A<v049bc098, 13>, &A<v049bc098, 21>, &A<v049bc098, 29> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v049be578_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v049bc098, 6>, &A<v049bc098, 14>, &A<v049bc098, 22>, &A<v049bc098, 30> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v049be578_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v049bc098, 7>, &A<v049bc098, 15>, &A<v049bc098, 23>, &A<v049bc098, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 82 "$fdisplay", v049be578_0, "Data Memory: 0x00 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 83 "$fdisplay", v049be578_0, "Data Memory: 0x04 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v049be578_0, "Data Memory: 0x08 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v049be578_0, "Data Memory: 0x0c = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v049be578_0, "Data Memory: 0x10 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v049be578_0, "Data Memory: 0x14 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v049be578_0, "Data Memory: 0x18 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v049ae068, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v049be578_0, "Data Memory: 0x1c = %d", S<0,vec4,u128> {1 0 0};
    %vpi_call 2 91 "$fdisplay", v049be578_0, "\012" {0 0 0};
    %load/vec4 v049be050_0;
    %addi 1, 0, 32;
    %store/vec4 v049be050_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU_Pipeline.v";
    "ALU.v";
    "ALU_Control.v";
    "ALU_add_only.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "FW.v";
    "HD.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "Jump.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX_forward.v";
    "MUX8.v";
    "MUX5.v";
    "OR.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "eq.v";
