Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Jun 02 14:33:22 2017
| Host         : mecha-3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kct_TOP_control_sets_placed.rpt
| Design       : kct_TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              81 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------+---------------------------+------------------+----------------+
|   Clock Signal  |               Enable Signal              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------------+---------------------------+------------------+----------------+
|  mclk_IBUF_BUFG |                                          |                           |                1 |              3 |
|  clk            | pixel/cur_y_loc[7]_i_1_n_0               |                           |                3 |              8 |
|  clk            | controls/horizontal/E[0]                 |                           |                3 |              9 |
|  clk            | controls/dba1/sel                        | controls/dba1/counter_set |                3 |             11 |
|  clk            | controls/dba2/counter_out[10]_i_2__0_n_0 | controls/dba2/counter_set |                3 |             11 |
|  clk            | controls/dbb1/counter_out[10]_i_2__1_n_0 | controls/dbb1/counter_set |                2 |             11 |
|  clk            | controls/dbb2/counter_out[10]_i_2__2_n_0 | controls/dbb2/counter_set |                3 |             11 |
|  clk            | sync/H_CNT0                              |                           |                8 |             32 |
|  clk            | sync/V_CNT                               |                           |                8 |             32 |
|  clk            |                                          |                           |               22 |             38 |
+-----------------+------------------------------------------+---------------------------+------------------+----------------+


