// Seed: 1465623877
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_2 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd16
) (
    input wor id_0,
    input tri1 _id_1,
    output supply0 _id_2
);
  reg [-1 'b0 : id_1] id_4[id_2 : 1];
  parameter id_5 = -1;
  module_0 modCall_1 ();
  always id_4 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd37
) (
    output uwire id_0,
    input uwire _id_1,
    input wand id_2,
    input supply0 id_3[-1 : id_1]
);
  wire [id_1 : -1] id_5;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
