<session jtag_chain="Disabled" jtag_device="" sof_file="vectrex-ep3sl.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65472"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/04/18 12:58:48  #0">
      <clock name="PACE:pace_inst|platform:platform_inst|clkrst_i.clk[0]" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_we" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_1M5_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_6M_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.arst" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.rst[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[7]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_we" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_1M5_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_6M_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.arst" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.rst[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[7]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_we" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_1M5_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clk_6M_en" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.arst" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|clkrst_i.rst[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|x_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[10]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[11]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[12]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[13]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[14]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[15]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[8]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y[9]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|y_v[7]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[0]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[1]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[2]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[3]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[4]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[5]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[6]" tap_mode="classic" type="register"/>
          <wire name="PACE:pace_inst|platform:platform_inst|z[7]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clk_1M5_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clk_6M_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clkrst_i.rst[0]"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|x_v" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|y" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|y_v" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|z" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0..2]" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[2]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_we"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0..7]" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[7]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clkrst_i.arst"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[3]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[4]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[5]"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clk_1M5_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clk_6M_en"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clkrst_i.rst[0]"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu09:cpu_inst|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|x_v" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|x_v[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|y" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|y_v" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|y_v[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|z" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|z[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0..2]" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:state[2]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_we"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0..7]" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[0]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|\BLK_VRAM:vram_d_i[7]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|clkrst_i.arst"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[3]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[4]"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|inputs_i[1].d[5]"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/04/18 12:58:48  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'PACE:pace_inst|platform:platform_inst|\\BLK_VRAM:vram_we' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1138"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
