// Format:
//	[35:32]	state machine
//      0000: stop, no further valid commands
//      0001: valid command to send
//      others: reserved
//  CDCE command components
//	[31:4] 	28 Bit Data
//	[3:0]	CDCE Address
//


// Implemented for 1024-01

//Register 0x07:
//vco loop calibrations; various
//1BBA0F9C7
//1BD88BD47 2000MHZ vco
1BDB1FBF7

//Register 0x06:
//vco charge pump; vco feedback settings; prescaler; select low freq vco
104BE2F26

//Register 0x05:
//pll lock settings; input divider; input buffers and muxing settings
1100C0A45

//Register 0x04:
// U4 output disabled
168000014

//Register 0x3:
// U3 10MHz cmos; reference divider setting /1
111400003

//Register 0x02:
// U2 output disabled; reference divider setting /1
168000002
//1312C0302  for cmos test

//Register 0x01
// U1 50MHz LVPECL, high swing disabled; secondary input reference divider /1
1810A0321

//Register 0x00
// U0 50MHzLVDS; primary input reference divider /1
1E90A0320

//terminate
000000000
