<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - VSD_6ph_ip_src_VSD_6ph_30deg.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../VSD_6ph_ip_src_VSD_6ph_30deg.vhd" target="rtwreport_document_frame" id="linkToText_plain">VSD_6ph_ip_src_VSD_6ph_30deg.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\VSD_6ph_30deg_HDL\VSD_6ph_ip_src_VSD_6ph_30deg.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-08-08 09:36:08</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- alpha                         ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- beta                          ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- x1                            ce_out        1e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- y1                            ce_out        1e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- z1                            ce_out        1e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- z2                            ce_out        1e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- vsd_done                      ce_out        1e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- alpha_AXI                     ce_out        1e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- beta_AXI                      ce_out        1e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- x_AXI                         ce_out        1e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- y_AXI                         ce_out        1e-08</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- z1_AXI                        ce_out        1e-08</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- z2_AXI                        ce_out        1e-08</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- </span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- </span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- Module: VSD_6ph_ip_src_VSD_6ph_30deg</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- Source Path: VSD_6ph_30deg_HDL/VSD_6ph_30deg</span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- </span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="49">   49   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="50">   50   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="51">   51   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a><span class="KW">ENTITY</span> VSD_6ph_ip_src_VSD_6ph_30deg <span class="KW">IS</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        a1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="58">   58   </a>        b1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="59">   59   </a>        c1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="60">   60   </a>        a2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="61">   61   </a>        b2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="62">   62   </a>        c2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="63">   63   </a>        pu_conv_valid                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="65">   65   </a>        alpha                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="66">   66   </a>        beta                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="67">   67   </a>        x1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="68">   68   </a>        y1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="69">   69   </a>        z1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="70">   70   </a>        z2                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="71">   71   </a>        vsd_done                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="72">   72   </a>        alpha_AXI                         :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="73">   73   </a>        beta_AXI                          :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="74">   74   </a>        x_AXI                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="75">   75   </a>        y_AXI                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="76">   76   </a>        z1_AXI                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="77">   77   </a>        z2_AXI                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="78">   78   </a>        );
</span><span><a class="LN" id="79">   79   </a><span class="KW">END</span> VSD_6ph_ip_src_VSD_6ph_30deg;
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> VSD_6ph_ip_src_VSD_6ph_30deg <span class="KW">IS</span>
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">COMPONENT</span> VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="87">   87   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="91">   91   </a>          );
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">COMPONENT</span> VSD_6ph_ip_src_VSD_6ph_30deg_block
</span><span><a class="LN" id="95">   95   </a>    <span class="KW">PORT</span>( a1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="96">   96   </a>          b1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="97">   97   </a>          c1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="98">   98   </a>          a2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="99">   99   </a>          b2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="100">  100   </a>          c2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="101">  101   </a>          alpha                           :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="102">  102   </a>          beta                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="103">  103   </a>          x1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="104">  104   </a>          y1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="105">  105   </a>          z1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="106">  106   </a>          z2                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="107">  107   </a>          );
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="112">  112   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.VSD_6ph_ip_src_Detect_Rise_Positive(rtl);
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : VSD_6ph_ip_src_VSD_6ph_30deg_block
</span><span><a class="LN" id="115">  115   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.VSD_6ph_ip_src_VSD_6ph_30deg_block(rtl);
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Detect_Rise_Positive_out1        : std_logic;
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> a1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> b1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> c1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> a2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> b2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> c2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> alpha_tmp                        : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> beta_tmp                         : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> x1_tmp                           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> y1_tmp                           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> z1_tmp                           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> z2_tmp                           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="150">  150   </a>
</span><span><a class="LN" id="151">  151   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  152   </a>  u_Detect_Rise_Positive : VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  153   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  154   </a>              reset =&gt; reset,
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  155   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  156   </a>              U =&gt; pu_conv_valid,
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  157   </a>              Y =&gt; Detect_Rise_Positive_out1
</span><span><a class="LN" id="158" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  158   </a>              );
</span><span><a class="LN" id="159">  159   </a>
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  160   </a>  u_VSD_6ph_30deg : VSD_6ph_ip_src_VSD_6ph_30deg_block
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  161   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( a1 =&gt; std_logic_vector(Switch_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  162   </a>              b1 =&gt; std_logic_vector(Switch1_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  163   </a>              c1 =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  164   </a>              a2 =&gt; std_logic_vector(Switch3_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  165   </a>              b2 =&gt; std_logic_vector(Switch4_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  166   </a>              c2 =&gt; std_logic_vector(Switch5_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="167" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  167   </a>              alpha =&gt; alpha_tmp,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  168   </a>              beta =&gt; beta_tmp,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  169   </a>              x1 =&gt; x1_tmp,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  170   </a>              y1 =&gt; y1_tmp,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="171" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  171   </a>              z1 =&gt; z1_tmp,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="172" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  172   </a>              z2 =&gt; z2_tmp  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  173   </a>              );
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175">  175   </a>
</span><span><a class="LN" id="176">  176   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="177">  177   </a>      '0';
</span><span><a class="LN" id="178">  178   </a>
</span><span><a class="LN" id="179">  179   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  a1_signed &lt;= signed(a1);
</span><span><a class="LN" id="182">  182   </a>
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  183   </a>  Delay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  184   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  185   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  186   </a>      Delay_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  187   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  188   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  189   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  190   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  191   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  192   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:72')" name="code2model">  196   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:72')" name="code2model">  197   </a>      a1_signed;
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="201">  201   </a>      '0';
</span><span><a class="LN" id="202">  202   </a>
</span><span><a class="LN" id="203">  203   </a>  b1_signed &lt;= signed(b1);
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  205   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="206" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  206   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="207" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  207   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  208   </a>      Delay1_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="209" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  209   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="210" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  210   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  211   </a>        Delay1_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  212   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  213   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  214   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:74')" name="code2model">  218   </a>  Switch1_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="219" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:74')" name="code2model">  219   </a>      b1_signed;
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="223">  223   </a>      '0';
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a>  c1_signed &lt;= signed(c1);
</span><span><a class="LN" id="226">  226   </a>
</span><span><a class="LN" id="227" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  227   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="228" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  228   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="229" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  229   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="230" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  230   </a>      Delay2_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="231" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  231   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  232   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="233" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  233   </a>        Delay2_out1 &lt;= Switch2_out1;
</span><span><a class="LN" id="234" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  234   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="235" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  235   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  236   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238">  238   </a>
</span><span><a class="LN" id="239">  239   </a>
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:76')" name="code2model">  240   </a>  Switch2_out1 &lt;= Delay2_out1 <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:76')" name="code2model">  241   </a>      c1_signed;
</span><span><a class="LN" id="242">  242   </a>
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244">  244   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="245">  245   </a>      '0';
</span><span><a class="LN" id="246">  246   </a>
</span><span><a class="LN" id="247">  247   </a>  a2_signed &lt;= signed(a2);
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  249   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="250" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  250   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  251   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="252" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  252   </a>      Delay3_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="253" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  253   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  254   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="255" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  255   </a>        Delay3_out1 &lt;= Switch3_out1;
</span><span><a class="LN" id="256" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  256   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="257" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  257   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="258" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  258   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260">  260   </a>
</span><span><a class="LN" id="261">  261   </a>
</span><span><a class="LN" id="262" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:78')" name="code2model">  262   </a>  Switch3_out1 &lt;= Delay3_out1 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:78')" name="code2model">  263   </a>      a2_signed;
</span><span><a class="LN" id="264">  264   </a>
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="267">  267   </a>      '0';
</span><span><a class="LN" id="268">  268   </a>
</span><span><a class="LN" id="269">  269   </a>  b2_signed &lt;= signed(b2);
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  271   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="272" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  272   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  273   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  274   </a>      Delay4_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  275   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  276   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  277   </a>        Delay4_out1 &lt;= Switch4_out1;
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  278   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  279   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  280   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282">  282   </a>
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:80')" name="code2model">  284   </a>  Switch4_out1 &lt;= Delay4_out1 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:80')" name="code2model">  285   </a>      b2_signed;
</span><span><a class="LN" id="286">  286   </a>
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="289">  289   </a>      '0';
</span><span><a class="LN" id="290">  290   </a>
</span><span><a class="LN" id="291">  291   </a>  c2_signed &lt;= signed(c2);
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  293   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  294   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  295   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  296   </a>      Delay5_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  297   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  298   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  299   </a>        Delay5_out1 &lt;= Switch5_out1;
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  300   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="301" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  301   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="302" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  302   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304">  304   </a>
</span><span><a class="LN" id="305">  305   </a>
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:82')" name="code2model">  306   </a>  Switch5_out1 &lt;= Delay5_out1 <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:82')" name="code2model">  307   </a>      c2_signed;
</span><span><a class="LN" id="308">  308   </a>
</span><span><a class="LN" id="309">  309   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="310">  310   </a>
</span><span><a class="LN" id="311">  311   </a>  alpha &lt;= alpha_tmp;
</span><span><a class="LN" id="312">  312   </a>
</span><span><a class="LN" id="313">  313   </a>  beta &lt;= beta_tmp;
</span><span><a class="LN" id="314">  314   </a>
</span><span><a class="LN" id="315">  315   </a>  x1 &lt;= x1_tmp;
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317">  317   </a>  y1 &lt;= y1_tmp;
</span><span><a class="LN" id="318">  318   </a>
</span><span><a class="LN" id="319">  319   </a>  z1 &lt;= z1_tmp;
</span><span><a class="LN" id="320">  320   </a>
</span><span><a class="LN" id="321">  321   </a>  z2 &lt;= z2_tmp;
</span><span><a class="LN" id="322">  322   </a>
</span><span><a class="LN" id="323">  323   </a>  vsd_done &lt;= Detect_Rise_Positive_out1;
</span><span><a class="LN" id="324">  324   </a>
</span><span><a class="LN" id="325">  325   </a>  alpha_AXI &lt;= alpha_tmp;
</span><span><a class="LN" id="326">  326   </a>
</span><span><a class="LN" id="327">  327   </a>  beta_AXI &lt;= beta_tmp;
</span><span><a class="LN" id="328">  328   </a>
</span><span><a class="LN" id="329">  329   </a>  x_AXI &lt;= x1_tmp;
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331">  331   </a>  y_AXI &lt;= y1_tmp;
</span><span><a class="LN" id="332">  332   </a>
</span><span><a class="LN" id="333">  333   </a>  z1_AXI &lt;= z1_tmp;
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335">  335   </a>  z2_AXI &lt;= z2_tmp;
</span><span><a class="LN" id="336">  336   </a>
</span><span><a class="LN" id="337">  337   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="338">  338   </a>
</span><span><a class="LN" id="339">  339   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
