21:30:24 INFO  : Registering command handlers for SDK TCF services
21:30:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\temp_xsdb_launch_script.tcl
21:30:25 INFO  : Validating SDSoC License
21:30:25 INFO  : License available for SDSoC
21:30:25 INFO  : Validating SDAccel License
21:30:25 INFO  : License for SDAccel is unavailable
21:30:26 INFO  : XSCT server has started successfully.
21:30:26 INFO  : Successfully done setting XSCT server connection channel  
21:30:27 INFO  : Successfully done setting SDK workspace  
21:30:53 INFO  : Project 'hw_cmos' created. You can now create BSPs and application projects targeting this hardware platform.
21:31:50 INFO  : Inferring section assignments and sizes from elf file: E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\fsbl\Debug\fsbl.elf
21:32:12 INFO  : Successfully generated E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\fsbl\src\lscript.ld.
21:32:12 INFO  : Applying linker script to all configurations of project fsbl.
21:32:12 INFO  : Setting rebuild state to true for all configurations of project fsbl.
21:32:18 INFO  : Inferring section assignments and sizes from elf file: E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\fsbl\Debug\fsbl.elf
21:32:34 INFO  : Successfully generated E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\fsbl\src\lscript.ld.
21:32:34 INFO  : Applying linker script to all configurations of project fsbl.
21:32:34 INFO  : Setting rebuild state to true for all configurations of project fsbl.
21:32:38 INFO  : Inferring section assignments and sizes from elf file: E:\Exercise\FPGA\FPGA_CNN\02_cifar10_cnn\vivado\ex01_pfm_cmos\sw\fsbl\Debug\fsbl.elf
