#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e82090 .scope module, "tbbs" "tbbs" 2 4;
 .timescale 0 0;
L_0x7fa99569d018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x1ea3830_0 .net *"_s3", 6 0, L_0x7fa99569d018;  1 drivers
v0x1ea3930_0 .net "clk", 0 0, v0x1e81d20_0;  1 drivers
v0x1ea39f0_0 .net "data", 0 0, L_0x1ea44a0;  1 drivers
RS_0x7fa9956e6708 .resolv tri, L_0x1ea40a0, L_0x1ea45d0;
v0x1ea3a90_0 .net8 "data_out0", 0 0, RS_0x7fa9956e6708;  2 drivers
RS_0x7fa9956e6738 .resolv tri, L_0x1ea4170, L_0x1ea46c0;
v0x1ea3b30_0 .net8 "data_out1", 0 0, RS_0x7fa9956e6738;  2 drivers
RS_0x7fa9956e6768 .resolv tri, L_0x1ea4270, L_0x1ea4800;
v0x1ea3c40_0 .net8 "data_out2", 0 0, RS_0x7fa9956e6768;  2 drivers
RS_0x7fa9956e6798 .resolv tri, L_0x1ea43a0, L_0x1ea48f0;
v0x1ea3d00_0 .net8 "data_out3", 0 0, RS_0x7fa9956e6798;  2 drivers
v0x1ea3dc0_0 .net "reset", 0 0, v0x1ea2090_0;  1 drivers
v0x1ea3eb0_0 .net "valid", 0 0, v0x1ea2150_0;  1 drivers
L_0x1ea3fe0 .concat [ 1 7 0 0], L_0x1ea44a0, L_0x7fa99569d018;
L_0x1ea40a0 .part v0x1ea2c50_0, 0, 1;
L_0x1ea4170 .part v0x1ea2e20_0, 0, 1;
L_0x1ea4270 .part v0x1ea3030_0, 0, 1;
L_0x1ea43a0 .part v0x1ea31f0_0, 0, 1;
L_0x1ea44a0 .part v0x1ea1bd0_0, 0, 1;
L_0x1ea45d0 .part v0x1ea1cb0_0, 0, 1;
L_0x1ea46c0 .part v0x1ea1da0_0, 0, 1;
L_0x1ea4800 .part v0x1ea1e80_0, 0, 1;
L_0x1ea48f0 .part v0x1ea1fb0_0, 0, 1;
S_0x1e7fdf0 .scope module, "bancopruebasBS" "bpbs" 2 9, 3 3 0, S_0x1e82090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /OUTPUT 8 "data_out0"
    .port_info 5 /OUTPUT 8 "data_out1"
    .port_info 6 /OUTPUT 8 "data_out2"
    .port_info 7 /OUTPUT 8 "data_out3"
v0x1e81d20_0 .var "clk", 0 0;
v0x1ea1bd0_0 .var "data", 7 0;
v0x1ea1cb0_0 .var "data_out0", 7 0;
v0x1ea1da0_0 .var "data_out1", 7 0;
v0x1ea1e80_0 .var "data_out2", 7 0;
v0x1ea1fb0_0 .var "data_out3", 7 0;
v0x1ea2090_0 .var "reset", 0 0;
v0x1ea2150_0 .var "valid", 0 0;
S_0x1ea2360 .scope module, "bytestrip" "bytestripingRX" 2 8, 4 2 0, S_0x1e82090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 8 "data_out0"
    .port_info 5 /OUTPUT 8 "data_out1"
    .port_info 6 /OUTPUT 8 "data_out2"
    .port_info 7 /OUTPUT 8 "data_out3"
P_0x1ea2550 .param/l "Estado0" 0 4 13, C4<00101>;
P_0x1ea2590 .param/l "LaneA" 0 4 9, C4<00001>;
P_0x1ea25d0 .param/l "LaneB" 0 4 10, C4<00010>;
P_0x1ea2610 .param/l "LaneC" 0 4 11, C4<00011>;
P_0x1ea2650 .param/l "LaneD" 0 4 12, C4<00100>;
v0x1ea2ad0_0 .net "clk", 0 0, v0x1e81d20_0;  alias, 1 drivers
v0x1ea2b90_0 .net "data", 7 0, L_0x1ea3fe0;  1 drivers
v0x1ea2c50_0 .var "data_out0", 7 0;
v0x1ea2d40_0 .var "data_out0_next", 7 0;
v0x1ea2e20_0 .var "data_out1", 7 0;
v0x1ea2f50_0 .var "data_out1_next", 7 0;
v0x1ea3030_0 .var "data_out2", 7 0;
v0x1ea3110_0 .var "data_out2_next", 7 0;
v0x1ea31f0_0 .var "data_out3", 7 0;
v0x1ea3360_0 .var "data_out3_next", 7 0;
v0x1ea3440_0 .var "next_state", 7 0;
v0x1ea3520_0 .net "reset", 0 0, v0x1ea2090_0;  alias, 1 drivers
v0x1ea35c0_0 .var "state", 7 0;
v0x1ea3680_0 .net "valid", 0 0, v0x1ea2150_0;  alias, 1 drivers
E_0x1ea29f0/0 .event edge, v0x1ea2c50_0, v0x1ea2e20_0, v0x1ea3030_0, v0x1ea31f0_0;
E_0x1ea29f0/1 .event edge, v0x1ea2150_0, v0x1ea2b90_0, v0x1ea35c0_0;
E_0x1ea29f0 .event/or E_0x1ea29f0/0, E_0x1ea29f0/1;
E_0x1ea2a70/0 .event negedge, v0x1ea2090_0;
E_0x1ea2a70/1 .event posedge, v0x1e81d20_0;
E_0x1ea2a70 .event/or E_0x1ea2a70/0, E_0x1ea2a70/1;
    .scope S_0x1ea2360;
T_0 ;
    %wait E_0x1ea2a70;
    %load/vec4 v0x1ea3520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ea35c0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea2c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea3030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea31f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1ea3440_0;
    %assign/vec4 v0x1ea35c0_0, 0;
    %load/vec4 v0x1ea2d40_0;
    %assign/vec4 v0x1ea2c50_0, 0;
    %load/vec4 v0x1ea2f50_0;
    %assign/vec4 v0x1ea2e20_0, 0;
    %load/vec4 v0x1ea3110_0;
    %assign/vec4 v0x1ea3030_0, 0;
    %load/vec4 v0x1ea3360_0;
    %assign/vec4 v0x1ea31f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ea2360;
T_1 ;
    %wait E_0x1ea29f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ea3440_0, 0, 8;
    %load/vec4 v0x1ea2c50_0;
    %store/vec4 v0x1ea2d40_0, 0, 8;
    %load/vec4 v0x1ea2e20_0;
    %store/vec4 v0x1ea2f50_0, 0, 8;
    %load/vec4 v0x1ea3030_0;
    %store/vec4 v0x1ea3110_0, 0, 8;
    %load/vec4 v0x1ea31f0_0;
    %store/vec4 v0x1ea3360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1ea35c0_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %load/vec4 v0x1ea35c0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %load/vec4 v0x1ea35c0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %load/vec4 v0x1ea35c0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %load/vec4 v0x1ea35c0_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x1ea3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
    %load/vec4 v0x1ea2b90_0;
    %store/vec4 v0x1ea2d40_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x1ea3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
    %load/vec4 v0x1ea2b90_0;
    %store/vec4 v0x1ea2f50_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x1ea3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
    %load/vec4 v0x1ea2b90_0;
    %store/vec4 v0x1ea3110_0, 0, 8;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x1ea3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
    %load/vec4 v0x1ea2b90_0;
    %store/vec4 v0x1ea3360_0, 0, 8;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1ea3680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
    %load/vec4 v0x1ea2b90_0;
    %store/vec4 v0x1ea2d40_0, 0, 8;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea3440_0, 4, 1;
T_1.15 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1e7fdf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea2090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e81d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea2150_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea1cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea1da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea1e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1ea1fb0_0, 0;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ea2150_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ea2090_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %delay 30, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %delay 30, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %delay 30, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %delay 30, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %delay 30, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x1ea1bd0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x1e7fdf0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x1e81d20_0;
    %inv;
    %store/vec4 v0x1e81d20_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e82090;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "prueba_Byte_Striping.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e82090 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 17 "$display", "FIN TestBench" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbbs.v";
    "./bpbs.v";
    "./byte_striping.v";
