;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	MOV 230, 0
	SPL 0, <6
	SUB #12, @10
	MOV -1, <-20
	SUB @121, 106
	ADD 30, 9
	SUB @121, 106
	SUB 1, <3
	SUB #12, @0
	SUB 12, @10
	DJN 21, 0
	DJN 21, 0
	SUB #72, @200
	SPL <121, 103
	DJN 21, 0
	SPL @600, <402
	SPL 82, #10
	SPL 0, <402
	MOV -1, <-20
	SUB 1, <3
	SUB @-127, 100
	SPL <20, <402
	SPL <20, <402
	SLT #12, @10
	ADD 30, 9
	SUB #12, @0
	SPL 82, #10
	CMP #12, @0
	SUB 12, @10
	ADD 30, 19
	SUB #12, @0
	SPL 0, <402
	JMN <121, 106
	SLT 30, <59
	SLT 30, <59
	CMP -207, <-120
	SUB 12, @10
	SUB 0, 402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	ADD #270, <1
