
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.01

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.01

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.01

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency start_r$_DFF_PP0_/CK ^
  -0.07 target latency product[7]$_DFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: state$_DFF_PP0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   21.96    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.50    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ state$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   20.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.21    0.28   library removal time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   20.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
     1    1.89    0.01    0.08    0.15 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
                                         _000_ (net)
                  0.01    0.00    0.15 ^ _428_/B1 (AOI21_X1)
     1    1.69    0.01    0.01    0.16 v _428_/ZN (AOI21_X1)
                                         _023_ (net)
                  0.01    0.00    0.16 v _429_/A (INV_X1)
     1    1.28    0.01    0.01    0.17 ^ _429_/ZN (INV_X1)
                                         _423_ (net)
                  0.01    0.00    0.17 ^ state$_DFF_PP0_/D (DFFR_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   20.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   21.96    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.50    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   20.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1   19.06    0.00    0.00    0.20 v multiplier[0] (in)
                                         multiplier[0] (net)
                  0.01    0.00    0.20 v _430_/A (BUF_X8)
    10   21.00    0.01    0.02    0.23 v _430_/Z (BUF_X8)
                                         _024_ (net)
                  0.01    0.00    0.23 v _554_/B (XOR2_X2)
     1    3.37    0.01    0.06    0.29 v _554_/Z (XOR2_X2)
                                         _040_ (net)
                  0.01    0.00    0.29 v _555_/A2 (AND2_X4)
     2    7.35    0.01    0.03    0.32 v _555_/ZN (AND2_X4)
                                         _369_ (net)
                  0.01    0.00    0.32 v _729_/B (HA_X1)
     1    3.12    0.01    0.06    0.37 v _729_/S (HA_X1)
                                         _380_ (net)
                  0.01    0.00    0.37 v _568_/A (INV_X2)
     4   15.25    0.02    0.03    0.40 ^ _568_/ZN (INV_X2)
                                         _239_ (net)
                  0.02    0.00    0.40 ^ _702_/B (FA_X1)
     3    7.11    0.02    0.11    0.51 v _702_/S (FA_X1)
                                         _295_ (net)
                  0.02    0.00    0.51 v _707_/CI (FA_X1)
     1    3.20    0.01    0.12    0.63 ^ _707_/S (FA_X1)
                                         _312_ (net)
                  0.01    0.00    0.63 ^ _708_/CI (FA_X1)
     1    3.08    0.02    0.09    0.72 v _708_/S (FA_X1)
                                         _315_ (net)
                  0.02    0.00    0.72 v _562_/A (INV_X2)
     1    3.65    0.01    0.02    0.74 ^ _562_/ZN (INV_X2)
                                         _411_ (net)
                  0.01    0.00    0.74 ^ _740_/B (HA_X1)
     4    9.75    0.06    0.08    0.82 ^ _740_/S (HA_X1)
                                         _413_ (net)
                  0.06    0.00    0.82 ^ _626_/A1 (NAND3_X1)
     3    4.19    0.02    0.04    0.86 v _626_/ZN (NAND3_X1)
                                         _089_ (net)
                  0.02    0.00    0.86 v _639_/A1 (NAND3_X1)
     1    1.70    0.01    0.02    0.88 ^ _639_/ZN (NAND3_X1)
                                         _101_ (net)
                  0.01    0.00    0.88 ^ _640_/A (AOI21_X1)
     1    3.34    0.02    0.02    0.90 v _640_/ZN (AOI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.90 v _644_/A (AOI221_X2)
     1    2.44    0.04    0.07    0.97 ^ _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.04    0.00    0.97 ^ _645_/A (XNOR2_X1)
     1    1.21    0.01    0.02    0.99 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    0.99 v _646_/B (MUX2_X1)
     1    1.13    0.01    0.06    1.05 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.05 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.05   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   20.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.02    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   21.96    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.50    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   20.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1   19.06    0.00    0.00    0.20 v multiplier[0] (in)
                                         multiplier[0] (net)
                  0.01    0.00    0.20 v _430_/A (BUF_X8)
    10   21.00    0.01    0.02    0.23 v _430_/Z (BUF_X8)
                                         _024_ (net)
                  0.01    0.00    0.23 v _554_/B (XOR2_X2)
     1    3.37    0.01    0.06    0.29 v _554_/Z (XOR2_X2)
                                         _040_ (net)
                  0.01    0.00    0.29 v _555_/A2 (AND2_X4)
     2    7.35    0.01    0.03    0.32 v _555_/ZN (AND2_X4)
                                         _369_ (net)
                  0.01    0.00    0.32 v _729_/B (HA_X1)
     1    3.12    0.01    0.06    0.37 v _729_/S (HA_X1)
                                         _380_ (net)
                  0.01    0.00    0.37 v _568_/A (INV_X2)
     4   15.25    0.02    0.03    0.40 ^ _568_/ZN (INV_X2)
                                         _239_ (net)
                  0.02    0.00    0.40 ^ _702_/B (FA_X1)
     3    7.11    0.02    0.11    0.51 v _702_/S (FA_X1)
                                         _295_ (net)
                  0.02    0.00    0.51 v _707_/CI (FA_X1)
     1    3.20    0.01    0.12    0.63 ^ _707_/S (FA_X1)
                                         _312_ (net)
                  0.01    0.00    0.63 ^ _708_/CI (FA_X1)
     1    3.08    0.02    0.09    0.72 v _708_/S (FA_X1)
                                         _315_ (net)
                  0.02    0.00    0.72 v _562_/A (INV_X2)
     1    3.65    0.01    0.02    0.74 ^ _562_/ZN (INV_X2)
                                         _411_ (net)
                  0.01    0.00    0.74 ^ _740_/B (HA_X1)
     4    9.75    0.06    0.08    0.82 ^ _740_/S (HA_X1)
                                         _413_ (net)
                  0.06    0.00    0.82 ^ _626_/A1 (NAND3_X1)
     3    4.19    0.02    0.04    0.86 v _626_/ZN (NAND3_X1)
                                         _089_ (net)
                  0.02    0.00    0.86 v _639_/A1 (NAND3_X1)
     1    1.70    0.01    0.02    0.88 ^ _639_/ZN (NAND3_X1)
                                         _101_ (net)
                  0.01    0.00    0.88 ^ _640_/A (AOI21_X1)
     1    3.34    0.02    0.02    0.90 v _640_/ZN (AOI21_X1)
                                         _102_ (net)
                  0.02    0.00    0.90 v _644_/A (AOI221_X2)
     1    2.44    0.04    0.07    0.97 ^ _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.04    0.00    0.97 ^ _645_/A (XNOR2_X1)
     1    1.21    0.01    0.02    0.99 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    0.99 v _646_/B (MUX2_X1)
     1    1.13    0.01    0.06    1.05 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.05 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.05   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   20.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.43    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   17.36    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14073006808757782

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7088

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
11.931121826171875

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8640

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[13]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.09    0.16 v state$_DFF_PP0_/Q (DFFR_X1)
   0.03    0.19 ^ _424_/ZN (INV_X1)
   0.05    0.24 ^ _425_/ZN (AND2_X1)
   0.03    0.27 ^ _426_/Z (BUF_X4)
   0.04    0.31 ^ _427_/Z (BUF_X4)
   0.06    0.37 v _619_/Z (MUX2_X1)
   0.00    0.37 v product[13]$_DFFE_PP0P_/D (DFFR_X2)
           0.37   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ product[13]$_DFFE_PP0P_/CK (DFFR_X2)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.66   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
   0.08    0.15 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
   0.01    0.16 v _428_/ZN (AOI21_X1)
   0.01    0.17 ^ _429_/ZN (INV_X1)
   0.00    0.17 ^ state$_DFF_PP0_/D (DFFR_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0702

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0702

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.0452

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0114

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-1.090700

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.54e-04   1.59e-04   2.30e-06   5.15e-04  22.5%
Combinational          9.51e-04   7.25e-04   1.37e-05   1.69e-03  73.8%
Clock                  3.77e-05   4.63e-05   1.49e-07   8.41e-05   3.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.34e-03   9.31e-04   1.61e-05   2.29e-03 100.0%
                          58.6%      40.7%       0.7%
