// SPDX-License-Identifier: GPL-2.0-only
/*
 * Unisoc Qogirn6pro platform DTS file
 *
 * Copyright (C) 2020, Unisoc Inc.
 */

#include <dt-bindings/clock/sprd,ums9620-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/soc/sprd,qogirn6pro-mask.h>
#include <dt-bindings/soc/sprd,qogirn6pro-regs.h>

/ {
	soc-module = "UMS9620";
	soc-manufacturer = "Spreadtrum";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
				core1 {
					cpu = <&CPU1>;
				};
				core2 {
					cpu = <&CPU2>;
				};
				core3 {
					cpu = <&CPU3>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};
				core1 {
					cpu = <&CPU5>;
				};
				core2 {
					cpu = <&CPU6>;
				};
			};
			cluster2 {
				core0 {
					cpu = <&CPU7>;
				};
			};
		};

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <417>;
			dynamic-power-coefficient = <155>;
			cpufreq-data-v1 = <&cpufreq_cluster0>;
			sugov_slack_timer;
		};
		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <417>;
			dynamic-power-coefficient = <155>;
			cpufreq-data-v1 = <&cpufreq_cluster0>;
		};
		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <417>;
			dynamic-power-coefficient = <155>;
			cpufreq-data-v1 = <&cpufreq_cluster0>;
		};
		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <417>;
			dynamic-power-coefficient = <155>;
			cpufreq-data-v1 = <&cpufreq_cluster0>;
		};
		CPU4: cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <1022>;
			dynamic-power-coefficient = <721>;
			cpufreq-data-v1 = <&cpufreq_cluster1>;
		};
		CPU5: cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <1022>;
			dynamic-power-coefficient = <721>;
			cpufreq-data-v1 = <&cpufreq_cluster1>;
		};
		CPU6: cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <1022>;
			dynamic-power-coefficient = <721>;
			cpufreq-data-v1 = <&cpufreq_cluster1>;
		};
		CPU7: cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			cpu-idle-states = <&BIG_CORE_PD &CLUSTER_PD>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <896>;
			cpufreq-data-v1 = <&cpufreq_cluster2>;
		};
	};

	cpufreq_cluster0: cpufreq-cluster0 {
		//nvmem-cells = <&dvfs_bin_cpu0>;
		//nvmem-cell-names = "dvfs_bin";
		voltage-step = <750000>;		/* uV       */
		voltage-margin = <40>;			/* Cycle    */
		boost-duration = <60>;			/* s        */
		transition-delay = <1000>;		/* us       */
		//temp-threshold = <65>;		/* u32 list */
	};

	cpufreq_cluster1: cpufreq-cluster1 {
		//nvmem-cells = <&dvfs_bin_cpu1>;
		//nvmem-cell-names = "dvfs_bin";
		voltage-step = <750000>;		/* uV       */
		voltage-margin = <40>;			/* Cycle    */
		boost-duration = <60>;			/* s        */
		transition-delay = <1000>;		/* us       */
		//temp-threshold = <65>;		/* u32 list */
	};

	cpufreq_cluster2: cpufreq-cluster2 {
		//nvmem-cells = <&dvfs_bin_cpu2>;
		//nvmem-cell-names = "dvfs_bin";
		voltage-margin = <40>;			/* Cycle    */
		boost-duration = <60>;			/* s        */
		transition-delay = <1000>;		/* us       */
		//temp-threshold = <65>;		/* u32 list */
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	idle-states {
		entry-method = "arm,psci";
		LIT_CORE_PD: core-sleep-lit {
			compatible = "arm,idle-state";
			entry-latency-us = <1000>;
			exit-latency-us = <500>;
			min-residency-us = <2500>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		MID_CORE_PD: core-sleep-mid {
			compatible = "arm,idle-state";
			entry-latency-us = <4000>;
			exit-latency-us = <4000>;
			min-residency-us = <10000>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		BIG_CORE_PD: core-sleep-big {
			compatible = "arm,idle-state";
			entry-latency-us = <4000>;
			exit-latency-us = <4000>;
			min-residency-us = <10000>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		CLUSTER_PD: cluster-pd {
			compatible = "arm,idle-state";
			entry-latency-us = <10000>;
			exit-latency-us = <10000>;
			min-residency-us = <25000>;
			local-timer-stop;
			arm,psci-suspend-param = <0x01010000>;
		};
	};

	gic: interrupt-controller@12000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		redistributor-stride = <0x0 0x20000>;	/* 128KB stride */
		#redistributor-regions = <1>;
		interrupt-controller;
		reg = <0x0 0x12000000 0 0x20000>,	/* GICD */
			<0x0 0x12040000 0 0x100000>;	/* GICR */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>, /* Physical Secure PPI */
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>, /* Physical Non-Secure PPI */
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>, /* Virtual PPI */
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */
		arm,no-tick-in-suspend;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		apapb: ap-apb {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0 0x20200000 0x100000>;


		};

		apahb: ap-ahb {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0 0x20000000 0x22d0040>;
		};

		aon: aon {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0 0x64000000 0x1016000>;

			adi_bus: spi@400000 {
				compatible = "sprd,ums9620-adi";
				reg = <0x400000 0x100000>;
			};

			hwlock: hwspinlock@a10000 {
				compatible = "sprd,hwspinlock-r3p0";
				reg = <0xa10000 0x10000>;
				#hwlock-cells = <1>;
				clock-names = "enable";
				clocks = <&aonapb_gate CLK_SPLK_EB>;
			};
		};


	};
	ddr_dfs: scene-frequency {
		compatible = "sprd,dfs";
		freq-num = <8>;
		backdoor = <2133>;
	};
};

/* Include other IP modules ALPHABETICALLY */
#include "clock.dtsi"
#include "efuse.dtsi"
#include "glbreg.dtsi"
#include "gpio.dtsi"
#include "i2c.dtsi"
#include "spi.dtsi"
#include "uart.dtsi"
#include "ufs.dtsi"
#include "sdio.dtsi"
