{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 15:29:01 2009 " "Info: Processing started: Wed Mar 18 15:29:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigCom32 EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"DigCom32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN J3" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 940 36 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 96 376 544 112 "clk" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 290 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_read~142_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 952 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_enable~202_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 955 35 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 283 31 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|M_write~91_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 948 33 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 282 28 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 185 32 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 303 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1891_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1008 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1895_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1895_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1013 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1899_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1018 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1887_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1887_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1023 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1904_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1904_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1036 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1916_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1916_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1041 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1908_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1908_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1046 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1912_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1912_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1051 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[0\]~1939_I " "Info: Destination \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[0\]~1939_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1098 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 271 29 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 941 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 186 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node Global clock " "Info: Automatically promoted signal \"DC32VQM:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.716 ns register memory " "Info: Estimated most critical path is register to memory delay of 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 1 REG LAB_X19_Y10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y10; Fanout = 16; REG Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1140 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.101 ns) 0.646 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27 2 COMB LAB_X19_Y10 6 " "Info: 2: + IC(0.545 ns) + CELL(0.101 ns) = 0.646 ns; Loc. = LAB_X19_Y10; Fanout = 6; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux10~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 296 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.258 ns) 1.224 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~231 3 COMB LAB_X19_Y10 17 " "Info: 3: + IC(0.320 ns) + CELL(0.258 ns) = 1.224 ns; Loc. = LAB_X19_Y10; Fanout = 17; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~231'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 379 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.258 ns) 2.001 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232 4 COMB LAB_X18_Y10 33 " "Info: 4: + IC(0.519 ns) + CELL(0.258 ns) = 2.001 ns; Loc. = LAB_X18_Y10; Fanout = 33; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|control:inst4\|x\[7\]~232'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 293 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.101 ns) 2.579 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~852 5 COMB LAB_X18_Y10 43 " "Info: 5: + IC(0.477 ns) + CELL(0.101 ns) = 2.579 ns; Loc. = LAB_X18_Y10; Fanout = 43; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux0~852'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~852 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 388 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.101 ns) 3.796 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~929 6 COMB LAB_X18_Y7 12 " "Info: 6: + IC(1.116 ns) + CELL(0.101 ns) = 3.796 ns; Loc. = LAB_X18_Y7; Fanout = 12; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux12~929'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~852 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~929 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 423 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.258 ns) 4.374 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~440 7 COMB LAB_X18_Y7 1 " "Info: 7: + IC(0.320 ns) + CELL(0.258 ns) = 4.374 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~440'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~929 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~440 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 482 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.258 ns) 5.564 ns DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~442 8 COMB LAB_X18_Y8 3 " "Info: 8: + IC(0.932 ns) + CELL(0.258 ns) = 5.564 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~442'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~440 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~442 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 495 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.380 ns) 7.944 ns lpm_ram_io:inst1\|datatri\[4\]~1046 9 COMB LOOP LAB_X18_Y9 5 " "Info: 9: + IC(0.000 ns) + CELL(2.380 ns) = 7.944 ns; Loc. = LAB_X18_Y9; Fanout = 5; COMB LOOP Node = 'lpm_ram_io:inst1\|datatri\[4\]~1046'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[4\]~1046 LAB_X18_Y9 " "Info: Loc. = LAB_X18_Y9; Node \"lpm_ram_io:inst1\|datatri\[4\]~1046\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[4]~1046 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443 LAB_X18_Y9 " "Info: Loc. = LAB_X18_Y9; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~443\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~443 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439 LAB_X18_Y9 " "Info: Loc. = LAB_X18_Y9; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~439\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~439 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438 LAB_X18_Y9 " "Info: Loc. = LAB_X18_Y9; Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux11~438\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~438 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[4]~1046 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~443 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 701 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~439 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 700 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 496 28 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~442 lpm_ram_io:inst1|datatri[4]~1046 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.315 ns) 9.716 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_i991:auto_generated\|ram_block1a4~porta_datain_reg0 10 MEM M4K_X15_Y13 1 " "Info: 10: + IC(1.457 ns) + CELL(0.315 ns) = 9.716 ns; Loc. = M4K_X15_Y13; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_i991:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { lpm_ram_io:inst1|datatri[4]~1046 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_i991:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/db/altsyncram_i991.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.030 ns ( 41.48 % ) " "Info: Total cell delay = 4.030 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 58.52 % ) " "Info: Total interconnect delay = 5.686 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~231 DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~852 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~929 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~440 DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~442 lpm_ram_io:inst1|datatri[4]~1046 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_i991:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "2 3003 " "Warning: 2 (of 3003) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "2 " "Info: Found 2 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Registered output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~36 " "Info: Combinational output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~36\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Node \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Registered output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15 " "Info: Combinational output is \"DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~15\"" {  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/simplecom_ro1.vqm" 1139 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DC32VQM:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SegOut1\[0\] GND " "Info: Pin SegOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SegOut1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegOut1\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 224 928 1104 240 "SegOut1\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SegOut2\[0\] GND " "Info: Pin SegOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SegOut2[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegOut2\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 240 928 1104 256 "SegOut2\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[24\] GND " "Info: Pin SelectedReg\[24\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[24] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[24\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[16\] GND " "Info: Pin SelectedReg\[16\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[16] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[16\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[8\] GND " "Info: Pin SelectedReg\[8\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[8] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[8\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelectedReg\[0\] GND " "Info: Pin SelectedReg\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { SelectedReg[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelectedReg\[0\]" } } } } { "DigCom32.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigComV32/DigComV32/DigCom32.bdf" { { 256 928 1117 272 "SelectedReg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectedReg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 15:29:11 2009 " "Info: Processing ended: Wed Mar 18 15:29:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
