INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/2018.2/layouts/workspace/6th_exercise/6th_exercise.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
