COMMON_CLK_EN; 1; 1
MEMORY_TYPE; 1; 0
RST_TYPE; 1; 2
DATA_WIDTH_W; 1; 128
ADDR_WIDTH_W; 1; 9
DATA_DEPTH_W; 0; 
DATA_WIDTH_R; 1; 128
ADDR_WIDTH_R; 1; 9
DATA_DEPTH_R; 0; 
DOUT_INITVAL; 1; 128'h0
OUTREG_EN; 1; "NOREG"
SHOW_AHEAD_EN; 1; 0
AL_FULL_NUM; 1; 16
AL_EMPTY_NUM; 1; 8
RDUSEDW_WIDTH; 1; 10
WRUSEDW_WIDTH; 1; 10
ASYNC_RST_SYNC_RELS; 1; 0
SYNC_STAGE; 1; 2