#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 31 10:34:42 2019
# Process ID: 6708
# Current directory: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16124 D:\university\FPGA\finalProject\FinalProject_phase2\NeuralNetwork_on_FPGA\final2.xpr
# Log file: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA/vivado.log
# Journal file: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA/final2.xpr
update_compile_order -fileset sources_1
save_project_as final2 D:/university/FPGA/finalProject/FinalProject_phase2/final2 -force
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd]
export_ip_user_files -of_objects  [get_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd] -no_script -reset -force -quiet
remove_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
file delete -force D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd]
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ot.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ot.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ct.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ct.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/tanh_module.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/tanh_module.vhd
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/lstm.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/dot_multiplier_1_8.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_2_matrix_1_8.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_2_matrix_1_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
