# EE6332-Modelling-and-Optimization-VLSI

This project involves gate sizing of benchmark circuits : Initially trying to fit it into the Geometric Programming problem using logical effort model, followed by moving them around to get a rounded off to a nearest integer type dicretization.
