/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  reg [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [21:0] celloutsig_0_27z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [12:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [28:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~in_data[176];
  assign celloutsig_1_18z = ~celloutsig_1_7z;
  assign celloutsig_0_16z = ~celloutsig_0_12z[2];
  assign celloutsig_0_0z = in_data[38:22] + in_data[29:13];
  assign celloutsig_1_4z = celloutsig_1_1z[15:1] + celloutsig_1_1z[14:0];
  assign celloutsig_0_3z = celloutsig_0_2z[5:1] / { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_0_32z = { in_data[21:8], celloutsig_0_20z, celloutsig_0_25z } === { celloutsig_0_9z[7], celloutsig_0_9z[5], celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_8z[4:3], celloutsig_0_19z } === { celloutsig_0_27z[9:7], celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[170:156] > in_data[167:153];
  assign celloutsig_1_2z = celloutsig_1_1z[16:1] > in_data[175:160];
  assign celloutsig_1_19z = { celloutsig_1_10z[13:5], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z } > { celloutsig_1_9z[17:7], celloutsig_1_15z };
  assign celloutsig_0_20z = { celloutsig_0_7z[3:2], celloutsig_0_6z, celloutsig_0_9z[15:7], celloutsig_0_9z[7], celloutsig_0_9z[5:0] } > { in_data[15:5], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_4z } <= { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_3z[9:2] <= { in_data[149], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } && { celloutsig_1_9z[27:24], celloutsig_1_3z };
  assign celloutsig_1_5z = - celloutsig_1_3z[3:1];
  assign celloutsig_0_12z = - { celloutsig_0_8z[5:0], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[16:10] !== in_data[67:61];
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_14z } | celloutsig_0_2z;
  assign celloutsig_0_38z = celloutsig_0_32z & celloutsig_0_12z[0];
  assign celloutsig_0_26z = celloutsig_0_24z[3] & celloutsig_0_0z[8];
  assign celloutsig_0_4z = ~^ { in_data[10], celloutsig_0_3z };
  assign celloutsig_0_46z = ~^ { celloutsig_0_12z[6:2], celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_34z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_3z[4:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_6z = ~^ celloutsig_1_3z[3:0];
  assign celloutsig_1_12z = ~^ { celloutsig_1_10z[25:24], celloutsig_1_3z };
  assign celloutsig_0_23z = ~^ { in_data[82:72], celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_37z = { celloutsig_0_9z[9:7], celloutsig_0_9z[7], celloutsig_0_9z[5] } <<< { celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_31z };
  assign celloutsig_1_10z = in_data[135:106] <<< { celloutsig_1_9z[24:10], celloutsig_1_4z };
  assign celloutsig_0_27z = { in_data[77:72], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z } <<< { celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_54z = { celloutsig_0_0z[8:3], celloutsig_0_10z } >>> { celloutsig_0_27z[1], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_46z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_23z };
  assign celloutsig_0_7z = { celloutsig_0_2z[5:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } >>> { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_2z[4:0], celloutsig_0_5z, celloutsig_0_4z } >>> { celloutsig_0_9z[12:11], celloutsig_0_3z };
  assign celloutsig_0_14z = in_data[84:81] >>> celloutsig_0_12z[4:1];
  assign celloutsig_1_1z = in_data[120:104] ^ in_data[155:139];
  assign celloutsig_1_3z = celloutsig_1_1z[13:3] ^ in_data[159:149];
  assign celloutsig_1_9z = in_data[131:103] ^ in_data[146:118];
  assign celloutsig_0_8z = celloutsig_0_0z[16:6] ^ in_data[60:50];
  assign celloutsig_0_17z = { celloutsig_0_9z[14:11], celloutsig_0_14z } ^ { celloutsig_0_12z[6:2], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_53z = ~((celloutsig_0_12z[6] & celloutsig_0_16z) | celloutsig_0_8z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_13z[10] & celloutsig_0_12z[1]) | celloutsig_0_0z[5]);
  assign celloutsig_0_31z = ~((celloutsig_0_5z & celloutsig_0_9z[1]) | celloutsig_0_13z[7]);
  always_latch
    if (!celloutsig_1_7z) celloutsig_0_13z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_13z = in_data[88:78];
  always_latch
    if (!celloutsig_1_7z) celloutsig_0_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_18z = celloutsig_0_0z[11:8];
  always_latch
    if (celloutsig_1_7z) celloutsig_0_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_19z = celloutsig_0_17z[7:5];
  always_latch
    if (!celloutsig_1_7z) celloutsig_0_2z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[23:19], celloutsig_0_1z };
  assign celloutsig_0_34z = ~((celloutsig_0_2z[5] & celloutsig_0_30z) | (celloutsig_0_32z & celloutsig_0_26z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_9z[3]) | (celloutsig_0_1z & celloutsig_0_5z));
  assign celloutsig_0_22z = ~((celloutsig_0_12z[2] & celloutsig_0_4z) | (celloutsig_0_18z[3] & celloutsig_0_14z[1]));
  assign celloutsig_0_25z = ~((celloutsig_0_2z[5] & celloutsig_0_7z[10]) | (celloutsig_0_12z[5] & celloutsig_0_13z[4]));
  assign { celloutsig_0_9z[15:7], celloutsig_0_9z[5:0] } = { celloutsig_0_7z[9:2], celloutsig_0_4z, celloutsig_0_2z } ^ { in_data[44:37], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_9z[6] = celloutsig_0_9z[7];
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
