# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  bsim4_test1.cir bsim4_test1.cir.sh ASU_45.txt ASU_47.txt inverter_transient_xyce.cir inverter_transient_xyce.cir.sh inverter_transient_xyce_4.7.net bsim4_test1.cir bsim4_test1.cir.sh tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bsim4_test1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/inverter_transient_xyce.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bsim4_test1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}BSIM4_Versioning/bsim4_test1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bsim4_test1.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bsim4_test1.cir ${OutputDataDir}/BSIM4_Versioning/bsim4_test1.cir.prn )
  set_property(TEST ${TestNamePrefix}BSIM4_Versioning/bsim4_test1.cir.sh PROPERTY LABELS "serial;parallel;nightly;bsim4")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}BSIM4_Versioning/bsim4_test1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bsim4_test1.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} bsim4_test1.cir ${OutputDataDir}/BSIM4_Versioning/bsim4_test1.cir.prn )
  set_property(TEST ${TestNamePrefix}BSIM4_Versioning/bsim4_test1.cir.sh PROPERTY LABELS "serial;parallel;nightly;bsim4")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}BSIM4_Versioning/inverter_transient_xyce.cir.sh COMMAND perl -I${XyceRegressionTestScripts} inverter_transient_xyce.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} inverter_transient_xyce.cir ${OutputDataDir}/BSIM4_Versioning/inverter_transient_xyce.cir.prn )
  set_property(TEST ${TestNamePrefix}BSIM4_Versioning/inverter_transient_xyce.cir.sh PROPERTY LABELS "serial;parallel;nightly;bsim4")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}BSIM4_Versioning/inverter_transient_xyce.cir.sh COMMAND perl -I${XyceRegressionTestScripts} inverter_transient_xyce.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} inverter_transient_xyce.cir ${OutputDataDir}/BSIM4_Versioning/inverter_transient_xyce.cir.prn )
  set_property(TEST ${TestNamePrefix}BSIM4_Versioning/inverter_transient_xyce.cir.sh PROPERTY LABELS "serial;parallel;nightly;bsim4")
endif()
