<?xml version="1.0" encoding="UTF-8"?>
<module id="FPB" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="FP_CTRL" width="32" description="Provides FPB implementation information, and the global enable for the FPB unit" id="FP_CTRL" offset="0x0">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Flash Patch and Breakpoint Unit architecture revision" id="REV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="27" width="13" end="15" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="3" end="12" rwaccess="RO" description="Indicates the number of implemented instruction address comparators. Zero indicates no Instruction Address comparators are implemented. The Instruction Address comparators are numbered from 0 to NUM_CODE - 1" id="NUM_CODE_14_12_" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the number of implemented literal address comparators. The Literal Address comparators are numbered from NUM_CODE to NUM_CODE + NUM_LIT - 1" id="NUM_LIT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the number of implemented instruction address comparators. Zero indicates no Instruction Address comparators are implemented. The Instruction Address comparators are numbered from 0 to NUM_CODE - 1" id="NUM_CODE_7_4_" resetval="0x8">
      </bitfield>
      <bitfield range="" begin="3" width="2" end="2" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Writes to the FP_CTRL are ignored unless KEY is concurrently written to one" id="KEY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enables the FPB" id="ENABLE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_REMAP" width="32" description="Indicates whether the implementation supports Flash Patch remap and, if it does, holds the target address for remap" id="FP_REMAP" offset="0x4">
      <bitfield range="" begin="31" width="2" end="30" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RO" description="Indicates whether the FPB unit supports the Flash Patch remap function" id="RMPSPT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="24" end="5" rwaccess="RO" description="Holds the bits[28:5] of the Flash Patch remap address" id="REMAP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP0" width="32" description="Holds an address for comparison." id="FP_COMP0" offset="0x8">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP1" width="32" description="Holds an address for comparison." id="FP_COMP1" offset="0xc">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP2" width="32" description="Holds an address for comparison." id="FP_COMP2" offset="0x10">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP3" width="32" description="Holds an address for comparison." id="FP_COMP3" offset="0x14">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP4" width="32" description="Holds an address for comparison." id="FP_COMP4" offset="0x18">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP5" width="32" description="Holds an address for comparison." id="FP_COMP5" offset="0x1c">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP6" width="32" description="Holds an address for comparison." id="FP_COMP6" offset="0x20">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_COMP7" width="32" description="Holds an address for comparison." id="FP_COMP7" offset="0x24">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RW" description="Specifies bits[31:1] of the breakpoint instruction address" id="BPADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Selects between remapping and breakpoint functionality" id="BE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_DEVARCH" width="32" description="Provides CoreSight discovery information for the FPB" id="FP_DEVARCH" offset="0xfbc">
      <bitfield range="" begin="31" width="11" end="21" rwaccess="RO" description="Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code." id="ARCHITECT" resetval="0x23b">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="Defines that the DEVARCH register is present" id="PRESENT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Defines the architecture revision of the component" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Defines the architecture version of the component" id="ARCHVER" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Defines the architecture of the component" id="ARCHPART" resetval="0xa03">
      </bitfield>
   </register>
   <register acronym="FP_DEVTYPE" width="32" description="Provides CoreSight discovery information for the FPB" id="FP_DEVTYPE" offset="0xfcc">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Component sub-type" id="SUB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Component major type" id="MAJOR" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_PIDR4" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR4" offset="0xfd0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_2" resetval="0x4">
      </bitfield>
   </register>
   <register acronym="FP_PIDR5" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR5" offset="0xfd4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_PIDR6" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR6" offset="0xfd8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_PIDR7" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR7" offset="0xfdc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_PIDR0" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR0" offset="0xfe0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PART_0" resetval="0x21">
      </bitfield>
   </register>
   <register acronym="FP_PIDR1" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR1" offset="0xfe4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_0" resetval="0xb">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PART_1" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="FP_PIDR2" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR2" offset="0xfe8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="See CoreSight Architecture Specification" id="JEDEC" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_1" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="FP_PIDR3" width="32" description="Provides CoreSight discovery information for the FP" id="FP_PIDR3" offset="0xfec">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="REVAND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="CMOD" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_CIDR0" width="32" description="Provides CoreSight discovery information for the FP" id="FP_CIDR0" offset="0xff0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_0" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="FP_CIDR1" width="32" description="Provides CoreSight discovery information for the FP" id="FP_CIDR1" offset="0xff4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="CLASS" resetval="0x9">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FP_CIDR2" width="32" description="Provides CoreSight discovery information for the FP" id="FP_CIDR2" offset="0xff8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_2" resetval="0x5">
      </bitfield>
   </register>
   <register acronym="FP_CIDR3" width="32" description="Provides CoreSight discovery information for the FP" id="FP_CIDR3" offset="0xffc">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_3" resetval="0xb1">
      </bitfield>
   </register>
</module>
