$date
	Wed Nov 26 00:36:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! xor_y $end
$var wire 1 " xnor_y $end
$var wire 1 # or_y $end
$var wire 1 $ not_y $end
$var wire 1 % nor_y $end
$var wire 1 & nand_y $end
$var wire 1 ' and_y $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module and_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' y $end
$upscope $end
$scope module nand_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 & y $end
$upscope $end
$scope module nor_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 % y $end
$upscope $end
$scope module not_dut $end
$var wire 1 ( a $end
$var wire 1 $ y $end
$upscope $end
$scope module or_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 # y $end
$upscope $end
$scope module xnor_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 " y $end
$upscope $end
$scope module xor_dut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
0%
0"
1#
1!
1)
#20
0$
0)
1(
#30
0&
1"
1'
0!
1)
#50
