Active-HDL 15.0.261.9132 2025-12-29 19:02:57

Elaboration top modules:
Verilog Module                tb_ID_stage


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
tb_ID_stage             | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
ID_stage                | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
control_unit            | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
RegisterFile            | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
extender                | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
pc_control              | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Hazard_Unit             | proj    |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
proj                    | None
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +w_nets +accb +accr +access +r +m+tb_ID_stage tb_ID_stage


The performance of simulation is reduced. Version Student Edition
