
---------- Begin Simulation Statistics ----------
final_tick                               103831581688001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 655981                       # Simulator instruction rate (inst/s)
host_mem_usage                                1961928                       # Number of bytes of host memory used
host_op_rate                                   863999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13337.60                       # Real time elapsed on the host
host_tick_rate                              162795794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8749205473                       # Number of instructions simulated
sim_ops                                   11523666267                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.171305                       # Number of seconds simulated
sim_ticks                                2171304784001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes      2498560                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          610                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          610                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4070                      
system.ruby.DMA_Controller.I.allocI_store |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total        39040                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |       42086    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total        42086                      
system.ruby.DMA_Controller.M.allocTBE    |       38043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total        38043                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total        39040                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      563112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       563112                      
system.ruby.DMA_Controller.S.SloadSEvent |         108    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          108                      
system.ruby.DMA_Controller.S.allocTBE    |        4284    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         4284                      
system.ruby.DMA_Controller.S.deallocTBE  |         241    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          241                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4070                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       13866    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        13866                      
system.ruby.DMA_Controller.SloadSEvent   |         108    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          108                      
system.ruby.DMA_Controller.Stallmandatory_in |      576978    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       576978                      
system.ruby.DMA_Controller.allocI_load   |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4070                      
system.ruby.DMA_Controller.allocI_store  |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total        39040                      
system.ruby.DMA_Controller.allocTBE      |       42327    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        42327                      
system.ruby.DMA_Controller.deallocTBE    |         241    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          241                      
system.ruby.DMA_Controller.deallocfwdfrom_in |       42086    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total        42086                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4070                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total        39040                      
system.ruby.Directory_Controller.I.allocTBE |     5308721     25.28%     25.28% |     5223467     24.88%     50.16% |     5194688     24.74%     74.90% |     5269813     25.10%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     20996689                      
system.ruby.Directory_Controller.I.deallocTBE |     5307746     25.28%     25.28% |     5222527     24.88%     50.16% |     5193762     24.74%     74.90% |     5268868     25.10%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     20992903                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         153     21.70%     21.70% |         322     45.67%     67.38% |         120     17.02%     84.40% |         110     15.60%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total          705                      
system.ruby.Directory_Controller.M.allocTBE |     1925352     24.96%     24.96% |     1929821     25.02%     49.98% |     1927419     24.99%     74.97% |     1930506     25.03%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      7713098                      
system.ruby.Directory_Controller.M.deallocTBE |     1925810     24.96%     24.96% |     1930288     25.02%     49.98% |     1927891     24.99%     74.97% |     1930955     25.03%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      7714944                      
system.ruby.Directory_Controller.M_GetM.Progress |         627     17.18%     17.18% |         717     19.65%     36.83% |        1463     40.09%     76.93% |         842     23.07%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         3649                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.M_GetS.Progress |        5381     35.64%     35.64% |        3329     22.05%     57.69% |        3527     23.36%     81.05% |        2862     18.95%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        15099                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           2      8.33%      8.33% |           4     16.67%     25.00% |          16     66.67%     91.67% |           2      8.33%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           24                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          81     21.37%     21.37% |          36      9.50%     30.87% |         138     36.41%     67.28% |         124     32.72%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          379                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.Progress |       10402     34.62%     34.62% |        6191     20.61%     55.23% |        7207     23.99%     79.21% |        6246     20.79%    100.00%
system.ruby.Directory_Controller.Progress::total        30046                      
system.ruby.Directory_Controller.S.allocTBE |     5164795     25.39%     25.39% |     5066989     24.91%     50.29% |     5092819     25.03%     75.33% |     5019101     24.67%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     20343704                      
system.ruby.Directory_Controller.S.deallocTBE |     5165312     25.39%     25.39% |     5067462     24.91%     50.29% |     5093273     25.03%     75.33% |     5019597     24.67%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     20345644                      
system.ruby.Directory_Controller.S_GetM.Progress |        4394     38.89%     38.89% |        2145     18.99%     57.88% |        2217     19.62%     77.50% |        2542     22.50%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total        11298                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          15     31.91%     31.91% |           8     17.02%     48.94% |          16     34.04%     82.98% |           8     17.02%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           47                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        6872     34.26%     34.26% |        4679     23.33%     57.59% |        4335     21.61%     79.20% |        4171     20.80%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        20057                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        6872     34.26%     34.26% |        4679     23.33%     57.59% |        4335     21.61%     79.20% |        4171     20.80%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        20057                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |          13     35.14%     35.14% |           7     18.92%     54.05% |          13     35.14%     89.19% |           4     10.81%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total           37                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         377     30.45%     30.45% |         357     28.84%     59.29% |         247     19.95%     79.24% |         257     20.76%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         1238                      
system.ruby.Directory_Controller.Stallreqto_in |         642     26.40%     26.40% |         735     30.22%     56.62% |         550     22.62%     79.24% |         505     20.76%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         2432                      
system.ruby.Directory_Controller.allocTBE |    12405740     25.28%     25.28% |    12224956     24.91%     50.19% |    12219261     24.90%     75.09% |    12223591     24.91%    100.00%
system.ruby.Directory_Controller.allocTBE::total     49073548                      
system.ruby.Directory_Controller.deallocTBE |    12405740     25.28%     25.28% |    12224956     24.91%     50.19% |    12219261     24.90%     75.09% |    12223591     24.91%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     49073548                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   5251860641                      
system.ruby.IFETCH.hit_latency_hist_seqr |  5251860641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   5251860641                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   5255115382                      
system.ruby.IFETCH.latency_hist_seqr     |  5255115382    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   5255115382                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      3254741                      
system.ruby.IFETCH.miss_latency_hist_seqr |     3254741    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      3254741                      
system.ruby.L1Cache_Controller.I.allocI_load |     4089068     23.22%     23.22% |     4247497     24.12%     47.34% |     4988426     28.33%     75.66% |     4286103     24.34%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     17611094                      
system.ruby.L1Cache_Controller.I.allocI_store |     1353858     22.16%     22.16% |     1354549     22.17%     44.33% |     2043234     33.45%     77.78% |     1357586     22.22%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6109227                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     5441918     22.95%     22.95% |     5601057     23.62%     46.56% |     7030637     29.64%     76.21% |     5642685     23.79%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     23716297                      
system.ruby.L1Cache_Controller.I_store.Progress |        8548     95.13%     95.13% |         143      1.59%     96.72% |         155      1.72%     98.44% |         140      1.56%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         8986                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           8     42.11%     42.11% |           3     15.79%     57.89% |           3     15.79%     73.68% |           5     26.32%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           19                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    79489734     24.65%     24.65% |    75769622     23.50%     48.15% |    89106113     27.63%     75.78% |    78116711     24.22%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    322482180                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    57658672     23.75%     23.75% |    57607452     23.73%     47.48% |    69924880     28.81%     76.29% |    57559694     23.71%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    242750698                      
system.ruby.L1Cache_Controller.M.allocTBE |     1721590     22.43%     22.43% |     1710441     22.29%     44.72% |     2527769     32.93%     77.65% |     1715244     22.35%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      7675044                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1721736     22.43%     22.43% |     1710557     22.28%     44.72% |     2528211     32.94%     77.65% |     1715389     22.35%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      7675893                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         882     25.94%     25.94% |         850     25.00%     50.94% |         738     21.71%     72.65% |         930     27.35%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3400                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            4                      
system.ruby.L1Cache_Controller.MloadMEvent |    79489734     24.65%     24.65% |    75769622     23.50%     48.15% |    89106113     27.63%     75.78% |    78116711     24.22%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    322482180                      
system.ruby.L1Cache_Controller.MstoreMEvent |    57658672     23.75%     23.75% |    57607452     23.73%     47.48% |    69924880     28.81%     76.29% |    57559694     23.71%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    242750698                      
system.ruby.L1Cache_Controller.Progress  |      390885     24.46%     24.46% |      358285     22.42%     46.88% |      489347     30.62%     77.50% |      359522     22.50%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1598039                      
system.ruby.L1Cache_Controller.S.SloadSEvent |  1389054462     24.41%     24.41% |  1375073846     24.16%     48.57% |  1558501947     27.38%     75.95% |  1368750127     24.05%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   5691380382                      
system.ruby.L1Cache_Controller.S.allocTBE |     4095032     23.24%     23.24% |     4249473     24.11%     47.35% |     4990672     28.32%     75.67% |     4287597     24.33%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     17622774                      
system.ruby.L1Cache_Controller.S.deallocTBE |        6826     45.95%     45.95% |        2849     19.18%     65.13% |        2827     19.03%     84.16% |        2353     15.84%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        14855                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     4089068     23.22%     23.22% |     4247497     24.12%     47.34% |     4988426     28.33%     75.66% |     4286103     24.34%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     17611094                      
system.ruby.L1Cache_Controller.S_evict.Progress |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         505     23.14%     23.14% |         536     24.56%     47.71% |         522     23.92%     71.63% |         619     28.37%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2182                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           2     20.00%     20.00% |           4     40.00%     60.00% |           0      0.00%     60.00% |           4     40.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           10                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           6     18.75%     18.75% |          12     37.50%     56.25% |           0      0.00%     56.25% |          14     43.75%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           32                      
system.ruby.L1Cache_Controller.S_store.Progress |      382333     24.06%     24.06% |      358137     22.54%     46.60% |      489190     30.79%     77.38% |      359378     22.62%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1589038                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            4                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |  1389054462     24.41%     24.41% |  1375073846     24.16%     48.57% |  1558501947     27.38%     75.95% |  1368750127     24.05%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   5691380382                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           8     34.78%     34.78% |           3     13.04%     47.83% |           6     26.09%     73.91% |           6     26.09%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           23                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1393     24.80%     24.80% |        1398     24.88%     49.68% |        1264     22.50%     72.18% |        1563     27.82%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5618                      
system.ruby.L1Cache_Controller.allocI_load |     4089068     23.22%     23.22% |     4247497     24.12%     47.34% |     4988426     28.33%     75.66% |     4286103     24.34%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     17611094                      
system.ruby.L1Cache_Controller.allocI_store |     1353858     22.16%     22.16% |     1354549     22.17%     44.33% |     2043234     33.45%     77.78% |     1357586     22.22%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6109227                      
system.ruby.L1Cache_Controller.allocTBE  |     5816622     22.99%     22.99% |     5959914     23.56%     46.55% |     7518441     29.72%     76.27% |     6002841     23.73%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     25297818                      
system.ruby.L1Cache_Controller.deallocTBE |        6826     45.95%     45.95% |        2849     19.18%     65.13% |        2827     19.03%     84.16% |        2353     15.84%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        14855                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     5441918     22.95%     22.95% |     5601057     23.62%     46.56% |     7030637     29.64%     76.21% |     5642685     23.79%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     23716297                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     4089068     23.22%     23.22% |     4247497     24.12%     47.34% |     4988426     28.33%     75.66% |     4286103     24.34%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     17611094                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1721736     22.43%     22.43% |     1710557     22.28%     44.72% |     2528211     32.94%     77.65% |     1715389     22.35%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      7675893                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    762001921                      
system.ruby.LD.hit_latency_hist_seqr     |   762001921    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    762001921                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    776358274                      
system.ruby.LD.latency_hist_seqr         |   776358274    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     776358274                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     14356353                      
system.ruby.LD.miss_latency_hist_seqr    |    14356353    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     14356353                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       206080                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      206080    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       206080                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       273498                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      273498    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       273498                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        67418                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       67418    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        67418                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       273498                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      273498    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       273498                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       273498                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      273498    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       273498                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      8263164                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     8263164    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      8263164                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      8396912                      
system.ruby.RMW_Read.latency_hist_seqr   |     8396912    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      8396912                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       133748                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      133748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       133748                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    234007956                      
system.ruby.ST.hit_latency_hist_seqr     |   234007956    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    234007956                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    241482683                      
system.ruby.ST.latency_hist_seqr         |   241482683    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     241482683                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      7474727                      
system.ruby.ST.miss_latency_hist_seqr    |     7474727    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      7474727                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008302                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.978536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002857                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5156.115123                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.008873                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3002.034972                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  6986.833068                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001919                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999979                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.008173                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.977299                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002816                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5317.428785                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001897                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999975                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.008753                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3002.096788                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  6094.367489                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001900                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008176                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.968867                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002814                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4997.486794                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001895                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999973                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.008811                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3004.763684                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  7011.984108                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001897                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008181                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.986394                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002815                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5065.829287                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001896                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.008831                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3005.623517                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  6558.584549                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001898                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999980                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       108272                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6502.891413                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001625                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 162157.527121                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.002560                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 16009.323599                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 46096.968388                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   999.763712                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   6256613260                      
system.ruby.hit_latency_hist_seqr        |  6256613260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   6256613260                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.001255                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6399.360435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.387249                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2035.636317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002590                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.865296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001343                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16500.527322                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.574368                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     1.664014                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6608.638770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.383943                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2078.229729                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002659                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001373                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16658.653059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.879912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.846521                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6501.816357                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.443933                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2547.497798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.003348                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001732                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16493.009202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.949162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.854959                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6667.837970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.383245                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2093.081933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002679                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001382                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16502.328694                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.883249                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     6281900247                      
system.ruby.latency_hist_seqr            |  6281900247    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       6281900247                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     25286987                      
system.ruby.miss_latency_hist_seqr       |    25286987    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     25286987                      
system.ruby.network.average_flit_latency    16.640001                      
system.ruby.network.average_flit_network_latency    12.215654                      
system.ruby.network.average_flit_queueing_latency     4.424347                      
system.ruby.network.average_flit_vnet_latency |   15.072885                       |    5.005667                       |    9.824744                      
system.ruby.network.average_flit_vqueue_latency |    6.042575                       |    6.000000                       |    1.384952                      
system.ruby.network.average_hops             1.001273                      
system.ruby.network.average_packet_latency    15.377402                      
system.ruby.network.average_packet_network_latency    11.753172                      
system.ruby.network.average_packet_queueing_latency     3.624230                      
system.ruby.network.average_packet_vnet_latency |   25.034288                       |    5.005667                       |    8.143194                      
system.ruby.network.average_packet_vqueue_latency |    6.033142                       |    6.000000                       |    1.224918                      
system.ruby.network.avg_link_utilization     0.159232                      
system.ruby.network.avg_vc_load          |    0.065526     41.15%     41.15% |    0.007469      4.69%     45.84% |    0.007323      4.60%     50.44% |    0.007318      4.60%     55.04% |    0.012318      7.74%     62.77% |    0.001377      0.86%     63.64% |    0.001369      0.86%     64.50% |    0.001369      0.86%     65.36% |    0.041064     25.79%     91.15% |    0.004911      3.08%     94.23% |    0.004602      2.89%     97.12% |    0.004587      2.88%    100.00%
system.ruby.network.avg_vc_load::total       0.159232                      
system.ruby.network.ext_in_link_utilization    230396699                      
system.ruby.network.ext_out_link_utilization    230396699                      
system.ruby.network.flit_network_latency |  1911126330                       |   119002209                       |   784317760                      
system.ruby.network.flit_queueing_latency |   766152173                       |   142640984                       |   110561879                      
system.ruby.network.flits_injected       |   126792339     55.03%     55.03% |    23773497     10.32%     65.35% |    79830863     34.65%    100.00%
system.ruby.network.flits_injected::total    230396699                      
system.ruby.network.flits_received       |   126792339     55.03%     55.03% |    23773497     10.32%     65.35% |    79830863     34.65%    100.00%
system.ruby.network.flits_received::total    230396699                      
system.ruby.network.int_link_utilization    230689894                      
system.ruby.network.packet_network_latency |   636160183                       |   119002209                       |   399452108                      
system.ruby.network.packet_queueing_latency |   153311525                       |   142640984                       |    60086523                      
system.ruby.network.packets_injected     |    25411555     25.87%     25.87% |    23773497     24.20%     50.07% |    49053491     49.93%    100.00%
system.ruby.network.packets_injected::total     98238543                      
system.ruby.network.packets_received     |    25411555     25.87%     25.87% |    23773497     24.20%     50.07% |    49053491     49.93%    100.00%
system.ruby.network.packets_received::total     98238543                      
system.ruby.network.routers0.buffer_reads    113543791                      
system.ruby.network.routers0.buffer_writes    113543791                      
system.ruby.network.routers0.crossbar_activity    113543791                      
system.ruby.network.routers0.sw_input_arbiter_activity    113739652                      
system.ruby.network.routers0.sw_output_arbiter_activity    113543791                      
system.ruby.network.routers1.buffer_reads    111457418                      
system.ruby.network.routers1.buffer_writes    111457418                      
system.ruby.network.routers1.crossbar_activity    111457418                      
system.ruby.network.routers1.sw_input_arbiter_activity    111559329                      
system.ruby.network.routers1.sw_output_arbiter_activity    111457418                      
system.ruby.network.routers2.buffer_reads    122838614                      
system.ruby.network.routers2.buffer_writes    122838614                      
system.ruby.network.routers2.crossbar_activity    122838614                      
system.ruby.network.routers2.sw_input_arbiter_activity    122958802                      
system.ruby.network.routers2.sw_output_arbiter_activity    122838614                      
system.ruby.network.routers3.buffer_reads    113246770                      
system.ruby.network.routers3.buffer_writes    113246770                      
system.ruby.network.routers3.crossbar_activity    113246770                      
system.ruby.network.routers3.sw_input_arbiter_activity    113346745                      
system.ruby.network.routers3.sw_output_arbiter_activity    113246770                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   6281900247                      
system.ruby.outstanding_req_hist_seqr::mean     1.000805                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000558                      
system.ruby.outstanding_req_hist_seqr::stdev     0.028365                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  6276842066     99.92%     99.92% |     5058181      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   6281900247                      
system.switch_cpus0.Branches                 97379625                       # Number of branches fetched
system.switch_cpus0.committedInsts          924518844                       # Number of instructions committed
system.switch_cpus0.committedOps           1596745638                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          187796491                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               234348                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           57343620                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                41445                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.145171                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses         1285984003                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                52816                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.854829                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              4342240731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      3711874762.308653                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    850888489                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    617249793                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     84430093                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     360873090                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            360873090                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    596738673                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    325189522                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            3429387                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      630365968.691347                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1328171880                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1328171880                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2596542419                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1153185221                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          186281310                       # Number of load instructions
system.switch_cpus0.num_mem_refs            243583765                       # number of memory refs
system.switch_cpus0.num_store_insts          57302455                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3066184      0.19%      0.19% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1053763895     65.99%     66.18% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        25655956      1.61%     67.79% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv          8475785      0.53%     68.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20948539      1.31%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            144      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            1036      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        90159876      5.65%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt           77908      0.00%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc       15764328      0.99%     76.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         95074      0.01%     76.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     76.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     32752044      2.05%     78.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp         2892      0.00%     78.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     62748991      3.93%     82.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      3648631      0.23%     82.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     82.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     36077956      2.26%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.75% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       125769322      7.88%     92.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       36689881      2.30%     94.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     60511988      3.79%     98.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     20612574      1.29%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1596823004                       # Class of executed instruction
system.switch_cpus1.Branches                 96567673                       # Number of branches fetched
system.switch_cpus1.committedInsts          913558853                       # Number of instructions committed
system.switch_cpus1.committedOps           1576834348                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          186090412                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               221155                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           57285116                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                40511                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.148724                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses         1270188260                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                51262                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.851276                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              4341556497                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      3695863739.661852                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    838791322                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    608788473                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     83378215                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     354251377                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            354251377                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    585745830                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    319185415                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            3769107                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      645692757.338148                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1313411938                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1313411938                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2569408027                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1139345883                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          184613198                       # Number of load instructions
system.switch_cpus1.num_mem_refs            241858063                       # number of memory refs
system.switch_cpus1.num_store_insts          57244865                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2821331      0.18%      0.18% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1041374551     66.04%     66.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        25158240      1.60%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv          8288430      0.53%     68.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20507317      1.30%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            752      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             728      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        88514198      5.61%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt           74820      0.00%     75.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc       15510288      0.98%     76.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     76.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         91093      0.01%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     32126054      2.04%     78.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp         2832      0.00%     78.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     61602895      3.91%     82.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      3556258      0.23%     82.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     82.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     35424328      2.25%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       125200479      7.94%     92.60% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       36973425      2.34%     94.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     59412719      3.77%     98.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     20271440      1.29%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1576912178                       # Class of executed instruction
system.switch_cpus2.Branches                115548442                       # Number of branches fetched
system.switch_cpus2.committedInsts         1032840206                       # Number of instructions committed
system.switch_cpus2.committedOps           1809314927                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          218491567                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               800502                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           70620207                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               307972                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.010802                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses         1432509374                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                66434                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.989198                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              4342609435                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      4295701492.436681                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    944662024                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    659853571                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     96388525                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     430329419                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            430329419                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    678144563                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    385078082                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            8444708                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      46907942.563319                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1491449674                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1491449674                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2933126447                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1275700604                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          216433405                       # Number of load instructions
system.switch_cpus2.num_mem_refs            286747123                       # number of memory refs
system.switch_cpus2.num_store_insts          70313718                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      4389500      0.24%      0.24% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1173573415     64.86%     65.10% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        25312658      1.40%     66.50% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv         11170135      0.62%     67.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       38372999      2.12%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          15808      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          541386      0.03%     69.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        95404287      5.27%     74.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp             226      0.00%     74.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt         1126460      0.06%     74.61% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc       18536754      1.02%     75.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift         89653      0.00%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     37699841      2.08%     77.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     77.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp         3216      0.00%     77.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     69658217      3.85%     81.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      5462419      0.30%     81.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     81.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     41284747      2.28%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     84.15% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       141287089      7.81%     91.96% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       45557216      2.52%     94.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     75146316      4.15%     98.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     24756502      1.37%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1809388844                       # Class of executed instruction
system.switch_cpus3.Branches                 96455923                       # Number of branches fetched
system.switch_cpus3.committedInsts          911281683                       # Number of instructions committed
system.switch_cpus3.committedOps           1573765467                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          185690370                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               216314                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           57271838                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                40865                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.149125                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses         1266656129                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                51872                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.850875                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              4341986051                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3694487045.013490                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    837415475                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    607227462                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     83136148                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     353082157                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            353082157                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    583672629                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    318064942                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            3945797                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      647499005.986510                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1311169054                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1311169054                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2565120559                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1137546177                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          184214381                       # Number of load instructions
system.switch_cpus3.num_mem_refs            241445332                       # number of memory refs
system.switch_cpus3.num_store_insts          57230951                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2866416      0.18%      0.18% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1039572107     66.05%     66.23% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        25208704      1.60%     67.84% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          8287464      0.53%     68.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       20478059      1.30%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            816      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             764      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     69.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        88144958      5.60%     75.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp              24      0.00%     75.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt           75916      0.00%     75.27% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       15430506      0.98%     76.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     76.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift         93159      0.01%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     32022697      2.03%     78.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp         2844      0.00%     78.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     61394164      3.90%     82.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      3562124      0.23%     82.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     82.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     35278246      2.24%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       124958130      7.94%     92.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       37019685      2.35%     94.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     59256251      3.77%     98.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     20211266      1.28%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1573864300                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           89                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           44                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 533044818.181818                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 478049898.817011                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1396000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    997297500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           44                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 2147391083501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  23453972000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101660736632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          662                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          331                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 978235631.429003                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 109769941.922621                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     82921500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    997153500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          331                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1847465013498                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 323795994003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101660320680500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          649                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          324                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 971057470.682099                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 133265492.612884                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     52252000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    995384500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          324                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1856095027500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 314622620501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101660864040000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          712                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          356                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 907091817.488764                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 234520659.226084                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          356    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     10698500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    997331500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          356                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1848304180475                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 322924687026                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101660352820500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 2171304784001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 2171304784001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 2171304784001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 2171304784001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      6604992                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           6604992                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       103203                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             103203                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3041946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3041946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3041946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3041946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    103203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000636000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             763830                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     103203                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   103203                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             6587                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             6146                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7042                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             6425                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             6385                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7170                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             6047                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             6717                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             6461                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             5812                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            6627                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            6135                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            6100                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            6933                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            5870                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            6746                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1003820487                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 516015000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             2938876737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9726.66                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28476.66                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   69674                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                67.51                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               103203                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  95527                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   1189                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    662                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    624                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    639                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    839                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    926                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   1188                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                   1183                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    282                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    24                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    24                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                    11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        33528                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   196.997375                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   117.976034                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   242.416007                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        20902     62.34%     62.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         4601     13.72%     76.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1683      5.02%     81.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1436      4.28%     85.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1698      5.06%     90.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1227      3.66%     94.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          686      2.05%     96.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          694      2.07%     98.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          601      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        33528                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               6604992                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                6604992                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 2171298054000                       # Total gap between requests
system.mem_ctrls2.avgGap                  21039098.22                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      6604992                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3041946.044916446321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       103203                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   2938876737                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28476.66                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   67.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      8124757                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      8124757                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      8124757                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      8124757                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       103203                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       103203                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       103203                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       103203                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   8232582797                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   8232582797                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   8232582797                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   8232582797                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      8227960                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      8227960                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      8227960                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      8227960                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012543                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012543                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012543                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012543                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79770.770200                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79770.770200                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79770.770200                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79770.770200                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       103203                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       103203                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       103203                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       103203                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   6134262547                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   6134262547                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   6134262547                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   6134262547                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012543                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012543                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012543                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012543                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59438.800684                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59438.800684                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59438.800684                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59438.800684                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      6198802                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      6198802                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       103203                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       103203                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   8232582797                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   8232582797                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      6302005                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      6302005                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016376                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016376                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79770.770200                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79770.770200                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       103203                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       103203                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   6134262547                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   6134262547                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016376                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016376                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59438.800684                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59438.800684                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1925955                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1925955                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1925955                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1925955                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     68278.803531                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101660277082500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 68278.803531                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.260463                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.260463                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       103203                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          549                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       102647                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.393688                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     131750563                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      8227960                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           117610080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            62511240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          361883760                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     63749772990                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    780096929280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      1015789061670                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.824264                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 2027467059251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  71333344750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           121786980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            64727520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          374985660                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     64321068600                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    779615878560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      1015898801640                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.874805                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 2026210833001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  72589571000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      6602944                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           6602944                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       103171                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             103171                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3041003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3041003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3041003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3041003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    103171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000636000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             763821                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     103171                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   103171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             6595                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             6162                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7033                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             6415                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             6393                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7155                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             6058                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             6714                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             6452                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             5812                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            6620                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            6127                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            6095                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            6936                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            5868                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            6736                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1018358733                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 515855000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             2952814983                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9870.59                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28620.59                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   69790                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                67.64                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               103171                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  95529                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   1140                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    636                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    620                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    646                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    853                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    894                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   1156                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   1224                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    327                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    25                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        33378                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   197.815567                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   118.459217                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   242.859033                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        20714     62.06%     62.06% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         4630     13.87%     75.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1672      5.01%     80.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1448      4.34%     85.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1680      5.03%     90.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1245      3.73%     94.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          707      2.12%     96.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          682      2.04%     98.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          600      1.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        33378                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               6602944                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                6602944                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 2171304621000                       # Total gap between requests
system.mem_ctrls3.avgGap                  21045687.46                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      6602944                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3041002.833251695149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       103171                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   2952814983                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28620.59                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   67.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      8129011                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      8129011                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      8129011                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      8129011                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       103171                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       103171                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       103171                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       103171                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   8245042329                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   8245042329                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   8245042329                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   8245042329                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      8232182                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      8232182                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      8232182                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      8232182                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012533                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012533                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012533                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012533                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79916.278111                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79916.278111                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79916.278111                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79916.278111                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       103171                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       103171                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       103171                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       103171                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   6147422329                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   6147422329                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   6147422329                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   6147422329                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012533                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012533                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012533                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012533                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59584.789611                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59584.789611                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59584.789611                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59584.789611                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      6199349                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      6199349                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       103171                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       103171                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   8245042329                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   8245042329                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      6302520                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      6302520                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016370                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016370                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79916.278111                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79916.278111                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       103171                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       103171                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   6147422329                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   6147422329                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016370                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016370                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59584.789611                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59584.789611                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1929662                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1929662                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1929662                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1929662                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     68273.272627                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101660276971500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 68273.272627                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.260442                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.260442                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       103171                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          537                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       102626                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.393566                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     131818083                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      8232182                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           117053160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            62211435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          361612440                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     63624593580                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    780202215840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      1015768040775                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.814582                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 2027742825250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  71057578751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           121287180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            64458075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          375028500                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     64332971910                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    779605896960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      1015899996945                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.875355                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 2026185119000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  72615285001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      6609280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           6609280                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       103270                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             103270                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3043921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3043921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3043921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3043921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    103270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000635000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             764065                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     103270                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   103270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             6583                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             6165                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             6431                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             6395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             6079                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             6717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             6463                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             5814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            6623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            6144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            6093                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            6929                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            5885                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            6739                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   994472983                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 516350000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             2930785483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9629.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28379.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   69804                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.59                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               103270                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  95447                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1301                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    626                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    622                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    781                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    974                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    981                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1159                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1089                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    126                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    28                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        33463                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.504348                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   118.357729                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   242.439602                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        20776     62.09%     62.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         4646     13.88%     75.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1693      5.06%     81.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1420      4.24%     85.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1716      5.13%     90.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1239      3.70%     94.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          691      2.06%     96.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          680      2.03%     98.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          602      1.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        33463                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               6609280                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                6609280                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2171302375000                       # Total gap between requests
system.mem_ctrls0.avgGap                  21025490.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      6609280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3043920.894339519087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       103270                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   2930785483                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28379.83                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      8218751                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      8218751                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      8218751                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      8218751                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       103270                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       103270                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       103270                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       103270                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   8228063730                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   8228063730                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   8228063730                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   8228063730                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      8322021                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      8322021                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      8322021                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      8322021                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012409                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012409                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012409                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012409                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79675.256415                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79675.256415                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79675.256415                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79675.256415                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       103270                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       103270                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       103270                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       103270                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   6128381230                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   6128381230                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   6128381230                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   6128381230                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012409                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012409                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012409                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012409                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59343.286821                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59343.286821                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59343.286821                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59343.286821                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      6294033                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      6294033                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       103270                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       103270                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   8228063730                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   8228063730                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      6397303                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      6397303                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016143                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016143                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79675.256415                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79675.256415                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       103270                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       103270                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   6128381230                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   6128381230                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016143                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016143                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59343.286821                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59343.286821                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1924718                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1924718                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1924718                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1924718                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     68330.397326                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101660276972500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 68330.397326                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.260660                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.260660                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       103270                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          559                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       102705                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.393944                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     133255606                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      8322021                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           117267360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            62325285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          361926600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     63848578500                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    780013686240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1015804138305                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.831207                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2027250851000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  71549553001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           121679880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            64666800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          375421200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     64260013050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    779667336000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1015889471250                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.870508                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2026346015000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  72454389001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      6604672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           6604672                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       103198                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             103198                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3041799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3041799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3041799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3041799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    103198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000641000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             763905                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     103198                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   103198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             6602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             6126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             6428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             6381                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7161                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             6058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             6713                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             6464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             5802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            6613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            6149                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            6108                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            6927                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            5878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            6748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1005225487                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 515990000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             2940187987                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9740.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28490.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   69826                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.66                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               103198                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  95336                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1307                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    650                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    765                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    676                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    882                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    152                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    42                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    25                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        33369                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   197.914951                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   118.590286                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   242.653019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        20677     61.96%     61.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         4630     13.88%     75.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1724      5.17%     81.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1417      4.25%     85.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1708      5.12%     90.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1242      3.72%     94.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          679      2.03%     96.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          691      2.07%     98.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          601      1.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        33369                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               6604672                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                6604672                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2171303814000                       # Total gap between requests
system.mem_ctrls1.avgGap                  21040173.39                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      6604672                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3041798.668093828950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       103198                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   2940187987                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28490.75                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   67.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      8135426                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      8135426                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      8135426                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      8135426                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       103198                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       103198                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       103198                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       103198                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   8233617802                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   8233617802                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   8233617802                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   8233617802                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      8238624                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      8238624                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      8238624                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      8238624                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012526                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012526                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012526                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012526                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79784.664451                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79784.664451                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79784.664451                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79784.664451                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       103198                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       103198                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       103198                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       103198                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   6135390804                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   6135390804                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   6135390804                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   6135390804                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012526                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012526                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012526                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012526                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59452.613462                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59452.613462                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59452.613462                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59452.613462                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      6206323                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      6206323                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       103198                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       103198                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   8233617802                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   8233617802                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      6309521                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      6309521                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016356                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016356                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79784.664451                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79784.664451                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       103198                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       103198                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   6135390804                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   6135390804                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016356                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016356                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59452.613462                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59452.613462                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1929103                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1929103                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1929103                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1929103                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     68289.478608                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101660277076500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 68289.478608                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.260504                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.260504                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       103198                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          538                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       102647                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.393669                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     131921182                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      8238624                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           117088860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            62226615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          361919460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     63519648030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    780290428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1015751666085                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.807041                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2027972684752                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  70827719249                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           121187220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            64408740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          374914260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    171400354320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     64369173750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    779575370880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1015905409170                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.877848                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2026106078251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  72504380000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  72694325750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  762                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 762                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11263                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11263                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         5228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         5560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         5514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         6388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         5490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         5226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         5602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   24050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        11072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        11028                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        12068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          460                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        11712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        11108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    46144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               991000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 103831581688001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             7782374                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             6221980                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              101000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             6653455                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             4246500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4899500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             4721000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               74974                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             4224500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             6220453                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
