$date
	Tue Sep 16 10:48:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo_async $end
$var wire 4 ! parallel_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & parallel_in [3:0] $end
$var wire 1 % reset $end
$var reg 4 ' parallel_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5
1"
#7
0%
#10
b1010 $
b1010 &
1#
0"
#15
b1010 !
b1010 '
1"
#20
0"
0#
#25
1"
#30
0"
#35
1"
#40
b0 !
b0 '
0"
1%
#44
0%
#45
1"
#50
0"
b1101 $
b1101 &
1#
#55
b1101 !
b1101 '
1"
#60
0"
0#
#65
1"
#70
0"
#75
1"
#80
0"
