
---------- Begin Simulation Statistics ----------
final_tick                               266949248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662156                       # Number of bytes of host memory used
host_op_rate                                   390962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.79                       # Real time elapsed on the host
host_tick_rate                             1043629548                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.266949                       # Number of seconds simulated
sim_ticks                                266949248000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.669492                       # CPI: cycles per instruction
system.cpu.discardedOps                         21350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       149458744                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.374603                       # IPC: instructions per cycle
system.cpu.numCycles                        266949248                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       117490504                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1479515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2967615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1568994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3138636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            393                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606941                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604780                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               852                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602614                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601514                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.817462                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     593                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              217                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45704746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45704746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45704791                       # number of overall hits
system.cpu.dcache.overall_hits::total        45704791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3090215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3090215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3090235                       # number of overall misses
system.cpu.dcache.overall_misses::total       3090235                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 307915526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 307915526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 307915526000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 307915526000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48794961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48794961                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063331                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063331                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063331                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99642.104514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99642.104514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99641.459630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99641.459630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1545411                       # number of writebacks
system.cpu.dcache.writebacks::total           1545411                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1521181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1521181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1521181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1521181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1569034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1569034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1569052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1569052                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 160026346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 160026346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 160028398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160028398000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101990.362223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101990.362223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101990.499996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101990.499996                       # average overall mshr miss latency
system.cpu.dcache.replacements                1568797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35655836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35655836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2128903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2128903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45603.388814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45603.388814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2034893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2034893000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43597.064810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43597.064810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10048910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10048910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3043532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3043532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 305786623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 305786623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092442                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092442                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.232465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.232465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100470.973527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100470.973527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1521173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1521173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1522359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1522359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157991453000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157991453000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.116278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.116278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103780.680510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103780.680510                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2052000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2052000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.276923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.276923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       114000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       114000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.938046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47273871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1569053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.128919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.938046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50364107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50364107                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49670173                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092102                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161117                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6046080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6046080                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6046080                       # number of overall hits
system.cpu.icache.overall_hits::total         6046080                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          590                       # number of overall misses
system.cpu.icache.overall_misses::total           590                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52204000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52204000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52204000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52204000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046670                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046670                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88481.355932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88481.355932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88481.355932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88481.355932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          196                       # number of writebacks
system.cpu.icache.writebacks::total               196                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51024000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51024000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86481.355932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86481.355932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86481.355932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86481.355932                       # average overall mshr miss latency
system.cpu.icache.replacements                    196                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6046080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6046080                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           590                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52204000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52204000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88481.355932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88481.355932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86481.355932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86481.355932                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.946614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046670                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10248.593220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.946614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.384713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.384713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.384766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6047260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6047260                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 266949248000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                81444                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81539                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  95                       # number of overall hits
system.l2.overall_hits::.cpu.data               81444                       # number of overall hits
system.l2.overall_hits::total                   81539                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487609                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488104                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487609                       # number of overall misses
system.l2.overall_misses::total               1488104                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 151553892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151601125000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 151553892000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151601125000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1569053                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1569643                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1569053                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1569643                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.838983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.948094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.948053                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.838983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.948094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.948053                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95420.202020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101877.504102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101875.356158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95420.202020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101877.504102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101875.356158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479319                       # number of writebacks
system.l2.writebacks::total                   1479319                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 121801516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121838770000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 121801516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121838770000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.837288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.948092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.948050                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.837288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.948092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.948050                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75412.955466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81877.537466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81875.391439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75412.955466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81877.537466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81875.391439                       # average overall mshr miss latency
system.l2.replacements                        1479908                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1545411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1545411                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1545411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1545411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             34868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34868                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 151541661000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151541661000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1522359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1522359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101877.363292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101877.363292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 121791841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121791841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81877.363292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81877.363292                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.838983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.838983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95420.202020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95420.202020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37254000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37254000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.837288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.837288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75412.955466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75412.955466                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103652.542373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103652.542373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9675000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84130.434783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84130.434783                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8170.502823                       # Cycle average of tags in use
system.l2.tags.total_refs                     3115359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.093515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.058922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8167.443901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997376                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7718826                       # Number of tag accesses
system.l2.tags.data_accesses                  7718826                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001396895250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4459291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401217                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479319                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488100                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479319                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.071675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.965466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.036114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82343    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.964855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.962480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.282044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1591      1.93%      1.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80465     97.72%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              288      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95238400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94676416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    356.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  266949200000                       # Total gap between requests
system.mem_ctrls.avgGap                      89960.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95206784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94675072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 118434.497331867373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 356647507.768967390060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 354655698.449467122555                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          494                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479319                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11903750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  45541487000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6310992771000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24096.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30613.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4266147.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95206784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95238400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94676416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94676416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          494                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488100                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1479319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1479319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       118434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    356647508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        356765942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       118434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       118434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    354660733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       354660733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    354660733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       118434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    356647508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       711426675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488100                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479298                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        92992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        92999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92419                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17651515750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7440500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        45553390750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11861.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30611.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1314346                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1313667                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       339384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   559.581736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   370.638757                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   411.448270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15878      4.68%      4.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       124162     36.58%     41.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14055      4.14%     45.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11873      3.50%     48.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13686      4.03%     52.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10680      3.15%     56.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        11951      3.52%     59.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11709      3.45%     63.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       125390     36.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       339384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95238400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94675072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              356.765942                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              354.655698                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1214114160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       645316980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313637980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3862110960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21072317760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  62236978740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  50098424160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  144442900740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.087498                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 128262728750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8913840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 129772679250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1209094740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       642645300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5311396020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3859824600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 21072317760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  62407291890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  49955002560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  144457572870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.142460                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 127883653000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8913840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 130151755000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479319                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487491                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           609                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4455715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4455715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189914816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189914816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488100                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          8884891000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7832767250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3024730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          196                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1522359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1522359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1376                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4706903                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4708279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    199325696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              199376000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1479908                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94676416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3049551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007761                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087753                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3025884     99.22%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23667      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3049551                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 266949248000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6229850000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1770999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4707161997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
