Flow report for reset_controller
Wed Feb 14 15:36:35 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Feb 14 15:36:35 2018       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; reset_controller                            ;
; Top-level Entity Name           ; reset_controller                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4 / 56,480 ( < 1 % )                        ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 21 / 268 ( 8 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 13 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/14/2018 11:58:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; reset_controller    ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                            ;
+-------------------------------------+------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.151861670907267      ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL) ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                      ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057               ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING  ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                 ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files           ; --            ; --          ; --             ;
+-------------------------------------+------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:13     ; 1.0                     ; 1291 MB             ; 00:00:30                           ;
; Fitter                    ; 00:00:41     ; 1.0                     ; 2349 MB             ; 00:00:52                           ;
; Assembler                 ; 00:00:11     ; 1.0                     ; 1243 MB             ; 00:00:11                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 1462 MB             ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1438 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1423 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1426 MB             ; 00:00:01                           ;
; Total                     ; 00:01:13     ; --                      ; --                  ; 00:01:41                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+---------------------------+-----------------------+-------------+-------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name     ; OS Version  ; Processor type ;
+---------------------------+-----------------------+-------------+-------------+----------------+
; Analysis & Synthesis      ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; Fitter                    ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; Assembler                 ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; TimeQuest Timing Analyzer ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; localhost.localdomain ; Fedora Core ; Fedora Core ; x86_64         ;
+---------------------------+-----------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off reset_controller -c reset_controller
quartus_fit --read_settings_files=off --write_settings_files=off reset_controller -c reset_controller
quartus_asm --read_settings_files=off --write_settings_files=off reset_controller -c reset_controller
quartus_sta reset_controller -c reset_controller
quartus_eda --read_settings_files=off --write_settings_files=off reset_controller -c reset_controller
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off reset_controller -c reset_controller --vector_source=/home/morales/Documentos/Git/processor-galetron/Galetron/reset_controller/Waveform.vwf --testbench_file=/home/morales/Documentos/Git/processor-galetron/Galetron/reset_controller/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/morales/Documentos/Git/processor-galetron/Galetron/reset_controller/simulation/qsim/ reset_controller -c reset_controller



