// Seed: 3705961940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9, id_10;
  id_11(
      1, {id_4(1), 1'b0}, id_9
  );
  wire id_12;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  wire id_5,
    input  wand id_6
);
  wire  id_8;
  logic id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8
  );
  wire id_10, id_11;
endmodule
