Start time: 13:52:08 on Jan 12,2023
qverilog 7.sv 
-- Compiling module test

Top level modules:
	test
# vsim -lib work work.test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test(fast)
# run -all
# call_1 is disabled at t=                   7
# call_1 is disabled at t=                  11
#  quit -f
# End time: 13:52:10 on Jan 12,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
