
Pfull_V00_U_256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .dataLogger   00003000  0803c000  0803c000  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .eventLogger  00005000  08037000  08037000  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .varFlash     00000005  0801eff0  0801eff0  0001dff0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .myBufSectionEEPROM_P 00000080  0803f000  0803f000  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .myBufSectionEEPROM_V 00000014  0803f800  0803f800  00027800  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  5 .BOOTLOADER   00001000  0801f000  0801f000  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .text         0001b2a0  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .rodata       00000328  0801b360  0801b360  0001c360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .ARM.extab    00000000  0801b688  0801b688  00027814  2**0
                  CONTENTS, READONLY
 10 .ARM          00000008  0801b688  0801b688  0001c688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .preinit_array 00000000  0801b690  0801b690  00027814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 12 .init_array   00000004  0801b690  0801b690  0001c690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .fini_array   00000004  0801b694  0801b694  0001c694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .data         00000368  20000000  0801b698  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
 15 .bss          00002050  20000368  0801ba00  0001d368  2**3
                  ALLOC
 16 ._user_heap_stack 00000600  200023b8  0801ba00  0001d3b8  2**0
                  ALLOC
 17 .ARM.attributes 00000028  00000000  00000000  00027814  2**0
                  CONTENTS, READONLY
 18 .debug_info   00031834  00000000  00000000  0002783c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 0000646d  00000000  00000000  00059070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00001e88  00000000  00000000  0005f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 0000180f  00000000  00000000  00061368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   00020e29  00000000  00000000  00062b77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    0000d953  00000000  00000000  000839a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000043  00000000  00000000  000912f3  2**0
                  CONTENTS, READONLY
 25 .debug_frame  00007198  00000000  00000000  00091338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_line_str 00000084  00000000  00000000  000984d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000368 	.word	0x20000368
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801b334 	.word	0x0801b334

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000036c 	.word	0x2000036c
 8000104:	0801b334 	.word	0x0801b334

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0010      	movs	r0, r2
 8000408:	4662      	mov	r2, ip
 800040a:	468c      	mov	ip, r1
 800040c:	0019      	movs	r1, r3
 800040e:	4663      	mov	r3, ip
 8000410:	e000      	b.n	8000414 <__aeabi_cdcmpeq>
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdcmpeq>:
 8000414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000416:	f001 f8ed 	bl	80015f4 <__ledf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	d401      	bmi.n	8000422 <__aeabi_cdcmpeq+0xe>
 800041e:	2100      	movs	r1, #0
 8000420:	42c8      	cmn	r0, r1
 8000422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000424 <__aeabi_dcmpeq>:
 8000424:	b510      	push	{r4, lr}
 8000426:	f001 f831 	bl	800148c <__eqdf2>
 800042a:	4240      	negs	r0, r0
 800042c:	3001      	adds	r0, #1
 800042e:	bd10      	pop	{r4, pc}

08000430 <__aeabi_dcmplt>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f001 f8df 	bl	80015f4 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	db01      	blt.n	800043e <__aeabi_dcmplt+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmple>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 f8d5 	bl	80015f4 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dd01      	ble.n	8000452 <__aeabi_dcmple+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpgt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f85b 	bl	8001514 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dc01      	bgt.n	8000466 <__aeabi_dcmpgt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpge>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f851 	bl	8001514 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	da01      	bge.n	800047a <__aeabi_dcmpge+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	@ (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	0008      	movs	r0, r1
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	@ (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	ffffff21 	.word	0xffffff21
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f824 	bl	8000538 <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)

080004fc <__aeabi_d2uiz>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	2200      	movs	r2, #0
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <__aeabi_d2uiz+0x38>)
 8000502:	0004      	movs	r4, r0
 8000504:	000d      	movs	r5, r1
 8000506:	f7ff ffb1 	bl	800046c <__aeabi_dcmpge>
 800050a:	2800      	cmp	r0, #0
 800050c:	d104      	bne.n	8000518 <__aeabi_d2uiz+0x1c>
 800050e:	0020      	movs	r0, r4
 8000510:	0029      	movs	r1, r5
 8000512:	f001 ffef 	bl	80024f4 <__aeabi_d2iz>
 8000516:	bd70      	pop	{r4, r5, r6, pc}
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <__aeabi_d2uiz+0x38>)
 800051a:	2200      	movs	r2, #0
 800051c:	0020      	movs	r0, r4
 800051e:	0029      	movs	r1, r5
 8000520:	f001 fbbc 	bl	8001c9c <__aeabi_dsub>
 8000524:	f001 ffe6 	bl	80024f4 <__aeabi_d2iz>
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	061b      	lsls	r3, r3, #24
 800052c:	469c      	mov	ip, r3
 800052e:	4460      	add	r0, ip
 8000530:	e7f1      	b.n	8000516 <__aeabi_d2uiz+0x1a>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	41e00000 	.word	0x41e00000

08000538 <__udivmoddi4>:
 8000538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053a:	4657      	mov	r7, sl
 800053c:	464e      	mov	r6, r9
 800053e:	4645      	mov	r5, r8
 8000540:	46de      	mov	lr, fp
 8000542:	b5e0      	push	{r5, r6, r7, lr}
 8000544:	0004      	movs	r4, r0
 8000546:	000d      	movs	r5, r1
 8000548:	4692      	mov	sl, r2
 800054a:	4699      	mov	r9, r3
 800054c:	b083      	sub	sp, #12
 800054e:	428b      	cmp	r3, r1
 8000550:	d830      	bhi.n	80005b4 <__udivmoddi4+0x7c>
 8000552:	d02d      	beq.n	80005b0 <__udivmoddi4+0x78>
 8000554:	4649      	mov	r1, r9
 8000556:	4650      	mov	r0, sl
 8000558:	f002 f82c 	bl	80025b4 <__clzdi2>
 800055c:	0029      	movs	r1, r5
 800055e:	0006      	movs	r6, r0
 8000560:	0020      	movs	r0, r4
 8000562:	f002 f827 	bl	80025b4 <__clzdi2>
 8000566:	1a33      	subs	r3, r6, r0
 8000568:	4698      	mov	r8, r3
 800056a:	3b20      	subs	r3, #32
 800056c:	d434      	bmi.n	80005d8 <__udivmoddi4+0xa0>
 800056e:	469b      	mov	fp, r3
 8000570:	4653      	mov	r3, sl
 8000572:	465a      	mov	r2, fp
 8000574:	4093      	lsls	r3, r2
 8000576:	4642      	mov	r2, r8
 8000578:	001f      	movs	r7, r3
 800057a:	4653      	mov	r3, sl
 800057c:	4093      	lsls	r3, r2
 800057e:	001e      	movs	r6, r3
 8000580:	42af      	cmp	r7, r5
 8000582:	d83b      	bhi.n	80005fc <__udivmoddi4+0xc4>
 8000584:	42af      	cmp	r7, r5
 8000586:	d100      	bne.n	800058a <__udivmoddi4+0x52>
 8000588:	e079      	b.n	800067e <__udivmoddi4+0x146>
 800058a:	465b      	mov	r3, fp
 800058c:	1ba4      	subs	r4, r4, r6
 800058e:	41bd      	sbcs	r5, r7
 8000590:	2b00      	cmp	r3, #0
 8000592:	da00      	bge.n	8000596 <__udivmoddi4+0x5e>
 8000594:	e076      	b.n	8000684 <__udivmoddi4+0x14c>
 8000596:	2200      	movs	r2, #0
 8000598:	2300      	movs	r3, #0
 800059a:	9200      	str	r2, [sp, #0]
 800059c:	9301      	str	r3, [sp, #4]
 800059e:	2301      	movs	r3, #1
 80005a0:	465a      	mov	r2, fp
 80005a2:	4093      	lsls	r3, r2
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	4642      	mov	r2, r8
 80005aa:	4093      	lsls	r3, r2
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	e029      	b.n	8000604 <__udivmoddi4+0xcc>
 80005b0:	4282      	cmp	r2, r0
 80005b2:	d9cf      	bls.n	8000554 <__udivmoddi4+0x1c>
 80005b4:	2200      	movs	r2, #0
 80005b6:	2300      	movs	r3, #0
 80005b8:	9200      	str	r2, [sp, #0]
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <__udivmoddi4+0x8e>
 80005c2:	601c      	str	r4, [r3, #0]
 80005c4:	605d      	str	r5, [r3, #4]
 80005c6:	9800      	ldr	r0, [sp, #0]
 80005c8:	9901      	ldr	r1, [sp, #4]
 80005ca:	b003      	add	sp, #12
 80005cc:	bcf0      	pop	{r4, r5, r6, r7}
 80005ce:	46bb      	mov	fp, r7
 80005d0:	46b2      	mov	sl, r6
 80005d2:	46a9      	mov	r9, r5
 80005d4:	46a0      	mov	r8, r4
 80005d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d8:	4642      	mov	r2, r8
 80005da:	469b      	mov	fp, r3
 80005dc:	2320      	movs	r3, #32
 80005de:	1a9b      	subs	r3, r3, r2
 80005e0:	4652      	mov	r2, sl
 80005e2:	40da      	lsrs	r2, r3
 80005e4:	4641      	mov	r1, r8
 80005e6:	0013      	movs	r3, r2
 80005e8:	464a      	mov	r2, r9
 80005ea:	408a      	lsls	r2, r1
 80005ec:	0017      	movs	r7, r2
 80005ee:	4642      	mov	r2, r8
 80005f0:	431f      	orrs	r7, r3
 80005f2:	4653      	mov	r3, sl
 80005f4:	4093      	lsls	r3, r2
 80005f6:	001e      	movs	r6, r3
 80005f8:	42af      	cmp	r7, r5
 80005fa:	d9c3      	bls.n	8000584 <__udivmoddi4+0x4c>
 80005fc:	2200      	movs	r2, #0
 80005fe:	2300      	movs	r3, #0
 8000600:	9200      	str	r2, [sp, #0]
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	4643      	mov	r3, r8
 8000606:	2b00      	cmp	r3, #0
 8000608:	d0d8      	beq.n	80005bc <__udivmoddi4+0x84>
 800060a:	07fb      	lsls	r3, r7, #31
 800060c:	0872      	lsrs	r2, r6, #1
 800060e:	431a      	orrs	r2, r3
 8000610:	4646      	mov	r6, r8
 8000612:	087b      	lsrs	r3, r7, #1
 8000614:	e00e      	b.n	8000634 <__udivmoddi4+0xfc>
 8000616:	42ab      	cmp	r3, r5
 8000618:	d101      	bne.n	800061e <__udivmoddi4+0xe6>
 800061a:	42a2      	cmp	r2, r4
 800061c:	d80c      	bhi.n	8000638 <__udivmoddi4+0x100>
 800061e:	1aa4      	subs	r4, r4, r2
 8000620:	419d      	sbcs	r5, r3
 8000622:	2001      	movs	r0, #1
 8000624:	1924      	adds	r4, r4, r4
 8000626:	416d      	adcs	r5, r5
 8000628:	2100      	movs	r1, #0
 800062a:	3e01      	subs	r6, #1
 800062c:	1824      	adds	r4, r4, r0
 800062e:	414d      	adcs	r5, r1
 8000630:	2e00      	cmp	r6, #0
 8000632:	d006      	beq.n	8000642 <__udivmoddi4+0x10a>
 8000634:	42ab      	cmp	r3, r5
 8000636:	d9ee      	bls.n	8000616 <__udivmoddi4+0xde>
 8000638:	3e01      	subs	r6, #1
 800063a:	1924      	adds	r4, r4, r4
 800063c:	416d      	adcs	r5, r5
 800063e:	2e00      	cmp	r6, #0
 8000640:	d1f8      	bne.n	8000634 <__udivmoddi4+0xfc>
 8000642:	9800      	ldr	r0, [sp, #0]
 8000644:	9901      	ldr	r1, [sp, #4]
 8000646:	465b      	mov	r3, fp
 8000648:	1900      	adds	r0, r0, r4
 800064a:	4169      	adcs	r1, r5
 800064c:	2b00      	cmp	r3, #0
 800064e:	db24      	blt.n	800069a <__udivmoddi4+0x162>
 8000650:	002b      	movs	r3, r5
 8000652:	465a      	mov	r2, fp
 8000654:	4644      	mov	r4, r8
 8000656:	40d3      	lsrs	r3, r2
 8000658:	002a      	movs	r2, r5
 800065a:	40e2      	lsrs	r2, r4
 800065c:	001c      	movs	r4, r3
 800065e:	465b      	mov	r3, fp
 8000660:	0015      	movs	r5, r2
 8000662:	2b00      	cmp	r3, #0
 8000664:	db2a      	blt.n	80006bc <__udivmoddi4+0x184>
 8000666:	0026      	movs	r6, r4
 8000668:	409e      	lsls	r6, r3
 800066a:	0033      	movs	r3, r6
 800066c:	0026      	movs	r6, r4
 800066e:	4647      	mov	r7, r8
 8000670:	40be      	lsls	r6, r7
 8000672:	0032      	movs	r2, r6
 8000674:	1a80      	subs	r0, r0, r2
 8000676:	4199      	sbcs	r1, r3
 8000678:	9000      	str	r0, [sp, #0]
 800067a:	9101      	str	r1, [sp, #4]
 800067c:	e79e      	b.n	80005bc <__udivmoddi4+0x84>
 800067e:	42a3      	cmp	r3, r4
 8000680:	d8bc      	bhi.n	80005fc <__udivmoddi4+0xc4>
 8000682:	e782      	b.n	800058a <__udivmoddi4+0x52>
 8000684:	4642      	mov	r2, r8
 8000686:	2320      	movs	r3, #32
 8000688:	2100      	movs	r1, #0
 800068a:	1a9b      	subs	r3, r3, r2
 800068c:	2200      	movs	r2, #0
 800068e:	9100      	str	r1, [sp, #0]
 8000690:	9201      	str	r2, [sp, #4]
 8000692:	2201      	movs	r2, #1
 8000694:	40da      	lsrs	r2, r3
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	e785      	b.n	80005a6 <__udivmoddi4+0x6e>
 800069a:	4642      	mov	r2, r8
 800069c:	2320      	movs	r3, #32
 800069e:	1a9b      	subs	r3, r3, r2
 80006a0:	002a      	movs	r2, r5
 80006a2:	4646      	mov	r6, r8
 80006a4:	409a      	lsls	r2, r3
 80006a6:	0023      	movs	r3, r4
 80006a8:	40f3      	lsrs	r3, r6
 80006aa:	4644      	mov	r4, r8
 80006ac:	4313      	orrs	r3, r2
 80006ae:	002a      	movs	r2, r5
 80006b0:	40e2      	lsrs	r2, r4
 80006b2:	001c      	movs	r4, r3
 80006b4:	465b      	mov	r3, fp
 80006b6:	0015      	movs	r5, r2
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	dad4      	bge.n	8000666 <__udivmoddi4+0x12e>
 80006bc:	4642      	mov	r2, r8
 80006be:	002f      	movs	r7, r5
 80006c0:	2320      	movs	r3, #32
 80006c2:	0026      	movs	r6, r4
 80006c4:	4097      	lsls	r7, r2
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	40de      	lsrs	r6, r3
 80006ca:	003b      	movs	r3, r7
 80006cc:	4333      	orrs	r3, r6
 80006ce:	e7cd      	b.n	800066c <__udivmoddi4+0x134>

080006d0 <__aeabi_dadd>:
 80006d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d2:	464f      	mov	r7, r9
 80006d4:	4646      	mov	r6, r8
 80006d6:	46d6      	mov	lr, sl
 80006d8:	b5c0      	push	{r6, r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	9000      	str	r0, [sp, #0]
 80006de:	9101      	str	r1, [sp, #4]
 80006e0:	030e      	lsls	r6, r1, #12
 80006e2:	004c      	lsls	r4, r1, #1
 80006e4:	0fcd      	lsrs	r5, r1, #31
 80006e6:	0a71      	lsrs	r1, r6, #9
 80006e8:	9e00      	ldr	r6, [sp, #0]
 80006ea:	005f      	lsls	r7, r3, #1
 80006ec:	0f76      	lsrs	r6, r6, #29
 80006ee:	430e      	orrs	r6, r1
 80006f0:	9900      	ldr	r1, [sp, #0]
 80006f2:	9200      	str	r2, [sp, #0]
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	00c9      	lsls	r1, r1, #3
 80006f8:	4689      	mov	r9, r1
 80006fa:	0319      	lsls	r1, r3, #12
 80006fc:	0d7b      	lsrs	r3, r7, #21
 80006fe:	4698      	mov	r8, r3
 8000700:	9b01      	ldr	r3, [sp, #4]
 8000702:	0a49      	lsrs	r1, r1, #9
 8000704:	0fdb      	lsrs	r3, r3, #31
 8000706:	469c      	mov	ip, r3
 8000708:	9b00      	ldr	r3, [sp, #0]
 800070a:	9a00      	ldr	r2, [sp, #0]
 800070c:	0f5b      	lsrs	r3, r3, #29
 800070e:	430b      	orrs	r3, r1
 8000710:	4641      	mov	r1, r8
 8000712:	0d64      	lsrs	r4, r4, #21
 8000714:	00d2      	lsls	r2, r2, #3
 8000716:	1a61      	subs	r1, r4, r1
 8000718:	4565      	cmp	r5, ip
 800071a:	d100      	bne.n	800071e <__aeabi_dadd+0x4e>
 800071c:	e0a6      	b.n	800086c <__aeabi_dadd+0x19c>
 800071e:	2900      	cmp	r1, #0
 8000720:	dd72      	ble.n	8000808 <__aeabi_dadd+0x138>
 8000722:	4647      	mov	r7, r8
 8000724:	2f00      	cmp	r7, #0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0x5a>
 8000728:	e0dd      	b.n	80008e6 <__aeabi_dadd+0x216>
 800072a:	4fcc      	ldr	r7, [pc, #816]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800072c:	42bc      	cmp	r4, r7
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0x62>
 8000730:	e19a      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000732:	2701      	movs	r7, #1
 8000734:	2938      	cmp	r1, #56	@ 0x38
 8000736:	dc17      	bgt.n	8000768 <__aeabi_dadd+0x98>
 8000738:	2780      	movs	r7, #128	@ 0x80
 800073a:	043f      	lsls	r7, r7, #16
 800073c:	433b      	orrs	r3, r7
 800073e:	291f      	cmp	r1, #31
 8000740:	dd00      	ble.n	8000744 <__aeabi_dadd+0x74>
 8000742:	e1dd      	b.n	8000b00 <__aeabi_dadd+0x430>
 8000744:	2720      	movs	r7, #32
 8000746:	1a78      	subs	r0, r7, r1
 8000748:	001f      	movs	r7, r3
 800074a:	4087      	lsls	r7, r0
 800074c:	46ba      	mov	sl, r7
 800074e:	0017      	movs	r7, r2
 8000750:	40cf      	lsrs	r7, r1
 8000752:	4684      	mov	ip, r0
 8000754:	0038      	movs	r0, r7
 8000756:	4657      	mov	r7, sl
 8000758:	4307      	orrs	r7, r0
 800075a:	4660      	mov	r0, ip
 800075c:	4082      	lsls	r2, r0
 800075e:	40cb      	lsrs	r3, r1
 8000760:	1e50      	subs	r0, r2, #1
 8000762:	4182      	sbcs	r2, r0
 8000764:	1af6      	subs	r6, r6, r3
 8000766:	4317      	orrs	r7, r2
 8000768:	464b      	mov	r3, r9
 800076a:	1bdf      	subs	r7, r3, r7
 800076c:	45b9      	cmp	r9, r7
 800076e:	4180      	sbcs	r0, r0
 8000770:	4240      	negs	r0, r0
 8000772:	1a36      	subs	r6, r6, r0
 8000774:	0233      	lsls	r3, r6, #8
 8000776:	d400      	bmi.n	800077a <__aeabi_dadd+0xaa>
 8000778:	e0ff      	b.n	800097a <__aeabi_dadd+0x2aa>
 800077a:	0276      	lsls	r6, r6, #9
 800077c:	0a76      	lsrs	r6, r6, #9
 800077e:	2e00      	cmp	r6, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_dadd+0xb4>
 8000782:	e13c      	b.n	80009fe <__aeabi_dadd+0x32e>
 8000784:	0030      	movs	r0, r6
 8000786:	f7ff fe7b 	bl	8000480 <__clzsi2>
 800078a:	0003      	movs	r3, r0
 800078c:	3b08      	subs	r3, #8
 800078e:	2120      	movs	r1, #32
 8000790:	0038      	movs	r0, r7
 8000792:	1aca      	subs	r2, r1, r3
 8000794:	40d0      	lsrs	r0, r2
 8000796:	409e      	lsls	r6, r3
 8000798:	0002      	movs	r2, r0
 800079a:	409f      	lsls	r7, r3
 800079c:	4332      	orrs	r2, r6
 800079e:	429c      	cmp	r4, r3
 80007a0:	dd00      	ble.n	80007a4 <__aeabi_dadd+0xd4>
 80007a2:	e1a6      	b.n	8000af2 <__aeabi_dadd+0x422>
 80007a4:	1b18      	subs	r0, r3, r4
 80007a6:	3001      	adds	r0, #1
 80007a8:	1a09      	subs	r1, r1, r0
 80007aa:	003e      	movs	r6, r7
 80007ac:	408f      	lsls	r7, r1
 80007ae:	40c6      	lsrs	r6, r0
 80007b0:	1e7b      	subs	r3, r7, #1
 80007b2:	419f      	sbcs	r7, r3
 80007b4:	0013      	movs	r3, r2
 80007b6:	408b      	lsls	r3, r1
 80007b8:	4337      	orrs	r7, r6
 80007ba:	431f      	orrs	r7, r3
 80007bc:	40c2      	lsrs	r2, r0
 80007be:	003b      	movs	r3, r7
 80007c0:	0016      	movs	r6, r2
 80007c2:	2400      	movs	r4, #0
 80007c4:	4313      	orrs	r3, r2
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0xfa>
 80007c8:	e1df      	b.n	8000b8a <__aeabi_dadd+0x4ba>
 80007ca:	077b      	lsls	r3, r7, #29
 80007cc:	d100      	bne.n	80007d0 <__aeabi_dadd+0x100>
 80007ce:	e332      	b.n	8000e36 <__aeabi_dadd+0x766>
 80007d0:	230f      	movs	r3, #15
 80007d2:	003a      	movs	r2, r7
 80007d4:	403b      	ands	r3, r7
 80007d6:	2b04      	cmp	r3, #4
 80007d8:	d004      	beq.n	80007e4 <__aeabi_dadd+0x114>
 80007da:	1d3a      	adds	r2, r7, #4
 80007dc:	42ba      	cmp	r2, r7
 80007de:	41bf      	sbcs	r7, r7
 80007e0:	427f      	negs	r7, r7
 80007e2:	19f6      	adds	r6, r6, r7
 80007e4:	0233      	lsls	r3, r6, #8
 80007e6:	d400      	bmi.n	80007ea <__aeabi_dadd+0x11a>
 80007e8:	e323      	b.n	8000e32 <__aeabi_dadd+0x762>
 80007ea:	4b9c      	ldr	r3, [pc, #624]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80007ec:	3401      	adds	r4, #1
 80007ee:	429c      	cmp	r4, r3
 80007f0:	d100      	bne.n	80007f4 <__aeabi_dadd+0x124>
 80007f2:	e0b4      	b.n	800095e <__aeabi_dadd+0x28e>
 80007f4:	4b9a      	ldr	r3, [pc, #616]	@ (8000a60 <__aeabi_dadd+0x390>)
 80007f6:	0564      	lsls	r4, r4, #21
 80007f8:	401e      	ands	r6, r3
 80007fa:	0d64      	lsrs	r4, r4, #21
 80007fc:	0777      	lsls	r7, r6, #29
 80007fe:	08d2      	lsrs	r2, r2, #3
 8000800:	0276      	lsls	r6, r6, #9
 8000802:	4317      	orrs	r7, r2
 8000804:	0b36      	lsrs	r6, r6, #12
 8000806:	e0ac      	b.n	8000962 <__aeabi_dadd+0x292>
 8000808:	2900      	cmp	r1, #0
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x13e>
 800080c:	e07e      	b.n	800090c <__aeabi_dadd+0x23c>
 800080e:	4641      	mov	r1, r8
 8000810:	1b09      	subs	r1, r1, r4
 8000812:	2c00      	cmp	r4, #0
 8000814:	d000      	beq.n	8000818 <__aeabi_dadd+0x148>
 8000816:	e160      	b.n	8000ada <__aeabi_dadd+0x40a>
 8000818:	0034      	movs	r4, r6
 800081a:	4648      	mov	r0, r9
 800081c:	4304      	orrs	r4, r0
 800081e:	d100      	bne.n	8000822 <__aeabi_dadd+0x152>
 8000820:	e1c9      	b.n	8000bb6 <__aeabi_dadd+0x4e6>
 8000822:	1e4c      	subs	r4, r1, #1
 8000824:	2901      	cmp	r1, #1
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x15a>
 8000828:	e22e      	b.n	8000c88 <__aeabi_dadd+0x5b8>
 800082a:	4d8c      	ldr	r5, [pc, #560]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800082c:	42a9      	cmp	r1, r5
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x162>
 8000830:	e224      	b.n	8000c7c <__aeabi_dadd+0x5ac>
 8000832:	2701      	movs	r7, #1
 8000834:	2c38      	cmp	r4, #56	@ 0x38
 8000836:	dc11      	bgt.n	800085c <__aeabi_dadd+0x18c>
 8000838:	0021      	movs	r1, r4
 800083a:	291f      	cmp	r1, #31
 800083c:	dd00      	ble.n	8000840 <__aeabi_dadd+0x170>
 800083e:	e20b      	b.n	8000c58 <__aeabi_dadd+0x588>
 8000840:	2420      	movs	r4, #32
 8000842:	0037      	movs	r7, r6
 8000844:	4648      	mov	r0, r9
 8000846:	1a64      	subs	r4, r4, r1
 8000848:	40a7      	lsls	r7, r4
 800084a:	40c8      	lsrs	r0, r1
 800084c:	4307      	orrs	r7, r0
 800084e:	4648      	mov	r0, r9
 8000850:	40a0      	lsls	r0, r4
 8000852:	40ce      	lsrs	r6, r1
 8000854:	1e44      	subs	r4, r0, #1
 8000856:	41a0      	sbcs	r0, r4
 8000858:	1b9b      	subs	r3, r3, r6
 800085a:	4307      	orrs	r7, r0
 800085c:	1bd7      	subs	r7, r2, r7
 800085e:	42ba      	cmp	r2, r7
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	4665      	mov	r5, ip
 8000866:	4644      	mov	r4, r8
 8000868:	1a9e      	subs	r6, r3, r2
 800086a:	e783      	b.n	8000774 <__aeabi_dadd+0xa4>
 800086c:	2900      	cmp	r1, #0
 800086e:	dc00      	bgt.n	8000872 <__aeabi_dadd+0x1a2>
 8000870:	e09c      	b.n	80009ac <__aeabi_dadd+0x2dc>
 8000872:	4647      	mov	r7, r8
 8000874:	2f00      	cmp	r7, #0
 8000876:	d167      	bne.n	8000948 <__aeabi_dadd+0x278>
 8000878:	001f      	movs	r7, r3
 800087a:	4317      	orrs	r7, r2
 800087c:	d100      	bne.n	8000880 <__aeabi_dadd+0x1b0>
 800087e:	e0e4      	b.n	8000a4a <__aeabi_dadd+0x37a>
 8000880:	1e48      	subs	r0, r1, #1
 8000882:	2901      	cmp	r1, #1
 8000884:	d100      	bne.n	8000888 <__aeabi_dadd+0x1b8>
 8000886:	e19b      	b.n	8000bc0 <__aeabi_dadd+0x4f0>
 8000888:	4f74      	ldr	r7, [pc, #464]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800088a:	42b9      	cmp	r1, r7
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x1c0>
 800088e:	e0eb      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000890:	2701      	movs	r7, #1
 8000892:	0001      	movs	r1, r0
 8000894:	2838      	cmp	r0, #56	@ 0x38
 8000896:	dc11      	bgt.n	80008bc <__aeabi_dadd+0x1ec>
 8000898:	291f      	cmp	r1, #31
 800089a:	dd00      	ble.n	800089e <__aeabi_dadd+0x1ce>
 800089c:	e1c7      	b.n	8000c2e <__aeabi_dadd+0x55e>
 800089e:	2720      	movs	r7, #32
 80008a0:	1a78      	subs	r0, r7, r1
 80008a2:	001f      	movs	r7, r3
 80008a4:	4684      	mov	ip, r0
 80008a6:	4087      	lsls	r7, r0
 80008a8:	0010      	movs	r0, r2
 80008aa:	40c8      	lsrs	r0, r1
 80008ac:	4307      	orrs	r7, r0
 80008ae:	4660      	mov	r0, ip
 80008b0:	4082      	lsls	r2, r0
 80008b2:	40cb      	lsrs	r3, r1
 80008b4:	1e50      	subs	r0, r2, #1
 80008b6:	4182      	sbcs	r2, r0
 80008b8:	18f6      	adds	r6, r6, r3
 80008ba:	4317      	orrs	r7, r2
 80008bc:	444f      	add	r7, r9
 80008be:	454f      	cmp	r7, r9
 80008c0:	4180      	sbcs	r0, r0
 80008c2:	4240      	negs	r0, r0
 80008c4:	1836      	adds	r6, r6, r0
 80008c6:	0233      	lsls	r3, r6, #8
 80008c8:	d557      	bpl.n	800097a <__aeabi_dadd+0x2aa>
 80008ca:	4b64      	ldr	r3, [pc, #400]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80008cc:	3401      	adds	r4, #1
 80008ce:	429c      	cmp	r4, r3
 80008d0:	d045      	beq.n	800095e <__aeabi_dadd+0x28e>
 80008d2:	2101      	movs	r1, #1
 80008d4:	4b62      	ldr	r3, [pc, #392]	@ (8000a60 <__aeabi_dadd+0x390>)
 80008d6:	087a      	lsrs	r2, r7, #1
 80008d8:	401e      	ands	r6, r3
 80008da:	4039      	ands	r1, r7
 80008dc:	430a      	orrs	r2, r1
 80008de:	07f7      	lsls	r7, r6, #31
 80008e0:	4317      	orrs	r7, r2
 80008e2:	0876      	lsrs	r6, r6, #1
 80008e4:	e771      	b.n	80007ca <__aeabi_dadd+0xfa>
 80008e6:	001f      	movs	r7, r3
 80008e8:	4317      	orrs	r7, r2
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x21e>
 80008ec:	e0ad      	b.n	8000a4a <__aeabi_dadd+0x37a>
 80008ee:	1e4f      	subs	r7, r1, #1
 80008f0:	46bc      	mov	ip, r7
 80008f2:	2901      	cmp	r1, #1
 80008f4:	d100      	bne.n	80008f8 <__aeabi_dadd+0x228>
 80008f6:	e182      	b.n	8000bfe <__aeabi_dadd+0x52e>
 80008f8:	4f58      	ldr	r7, [pc, #352]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80008fa:	42b9      	cmp	r1, r7
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x230>
 80008fe:	e190      	b.n	8000c22 <__aeabi_dadd+0x552>
 8000900:	4661      	mov	r1, ip
 8000902:	2701      	movs	r7, #1
 8000904:	2938      	cmp	r1, #56	@ 0x38
 8000906:	dd00      	ble.n	800090a <__aeabi_dadd+0x23a>
 8000908:	e72e      	b.n	8000768 <__aeabi_dadd+0x98>
 800090a:	e718      	b.n	800073e <__aeabi_dadd+0x6e>
 800090c:	4f55      	ldr	r7, [pc, #340]	@ (8000a64 <__aeabi_dadd+0x394>)
 800090e:	1c61      	adds	r1, r4, #1
 8000910:	4239      	tst	r1, r7
 8000912:	d000      	beq.n	8000916 <__aeabi_dadd+0x246>
 8000914:	e0d0      	b.n	8000ab8 <__aeabi_dadd+0x3e8>
 8000916:	0031      	movs	r1, r6
 8000918:	4648      	mov	r0, r9
 800091a:	001f      	movs	r7, r3
 800091c:	4301      	orrs	r1, r0
 800091e:	4317      	orrs	r7, r2
 8000920:	2c00      	cmp	r4, #0
 8000922:	d000      	beq.n	8000926 <__aeabi_dadd+0x256>
 8000924:	e13d      	b.n	8000ba2 <__aeabi_dadd+0x4d2>
 8000926:	2900      	cmp	r1, #0
 8000928:	d100      	bne.n	800092c <__aeabi_dadd+0x25c>
 800092a:	e1bc      	b.n	8000ca6 <__aeabi_dadd+0x5d6>
 800092c:	2f00      	cmp	r7, #0
 800092e:	d000      	beq.n	8000932 <__aeabi_dadd+0x262>
 8000930:	e1bf      	b.n	8000cb2 <__aeabi_dadd+0x5e2>
 8000932:	464b      	mov	r3, r9
 8000934:	2100      	movs	r1, #0
 8000936:	08d8      	lsrs	r0, r3, #3
 8000938:	0777      	lsls	r7, r6, #29
 800093a:	4307      	orrs	r7, r0
 800093c:	08f0      	lsrs	r0, r6, #3
 800093e:	0306      	lsls	r6, r0, #12
 8000940:	054c      	lsls	r4, r1, #21
 8000942:	0b36      	lsrs	r6, r6, #12
 8000944:	0d64      	lsrs	r4, r4, #21
 8000946:	e00c      	b.n	8000962 <__aeabi_dadd+0x292>
 8000948:	4f44      	ldr	r7, [pc, #272]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800094a:	42bc      	cmp	r4, r7
 800094c:	d100      	bne.n	8000950 <__aeabi_dadd+0x280>
 800094e:	e08b      	b.n	8000a68 <__aeabi_dadd+0x398>
 8000950:	2701      	movs	r7, #1
 8000952:	2938      	cmp	r1, #56	@ 0x38
 8000954:	dcb2      	bgt.n	80008bc <__aeabi_dadd+0x1ec>
 8000956:	2780      	movs	r7, #128	@ 0x80
 8000958:	043f      	lsls	r7, r7, #16
 800095a:	433b      	orrs	r3, r7
 800095c:	e79c      	b.n	8000898 <__aeabi_dadd+0x1c8>
 800095e:	2600      	movs	r6, #0
 8000960:	2700      	movs	r7, #0
 8000962:	0524      	lsls	r4, r4, #20
 8000964:	4334      	orrs	r4, r6
 8000966:	07ed      	lsls	r5, r5, #31
 8000968:	432c      	orrs	r4, r5
 800096a:	0038      	movs	r0, r7
 800096c:	0021      	movs	r1, r4
 800096e:	b002      	add	sp, #8
 8000970:	bce0      	pop	{r5, r6, r7}
 8000972:	46ba      	mov	sl, r7
 8000974:	46b1      	mov	r9, r6
 8000976:	46a8      	mov	r8, r5
 8000978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800097a:	077b      	lsls	r3, r7, #29
 800097c:	d004      	beq.n	8000988 <__aeabi_dadd+0x2b8>
 800097e:	230f      	movs	r3, #15
 8000980:	403b      	ands	r3, r7
 8000982:	2b04      	cmp	r3, #4
 8000984:	d000      	beq.n	8000988 <__aeabi_dadd+0x2b8>
 8000986:	e728      	b.n	80007da <__aeabi_dadd+0x10a>
 8000988:	08f8      	lsrs	r0, r7, #3
 800098a:	4b34      	ldr	r3, [pc, #208]	@ (8000a5c <__aeabi_dadd+0x38c>)
 800098c:	0777      	lsls	r7, r6, #29
 800098e:	4307      	orrs	r7, r0
 8000990:	08f0      	lsrs	r0, r6, #3
 8000992:	429c      	cmp	r4, r3
 8000994:	d000      	beq.n	8000998 <__aeabi_dadd+0x2c8>
 8000996:	e24a      	b.n	8000e2e <__aeabi_dadd+0x75e>
 8000998:	003b      	movs	r3, r7
 800099a:	4303      	orrs	r3, r0
 800099c:	d059      	beq.n	8000a52 <__aeabi_dadd+0x382>
 800099e:	2680      	movs	r6, #128	@ 0x80
 80009a0:	0336      	lsls	r6, r6, #12
 80009a2:	4306      	orrs	r6, r0
 80009a4:	0336      	lsls	r6, r6, #12
 80009a6:	4c2d      	ldr	r4, [pc, #180]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80009a8:	0b36      	lsrs	r6, r6, #12
 80009aa:	e7da      	b.n	8000962 <__aeabi_dadd+0x292>
 80009ac:	2900      	cmp	r1, #0
 80009ae:	d061      	beq.n	8000a74 <__aeabi_dadd+0x3a4>
 80009b0:	4641      	mov	r1, r8
 80009b2:	1b09      	subs	r1, r1, r4
 80009b4:	2c00      	cmp	r4, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x2ea>
 80009b8:	e0b9      	b.n	8000b2e <__aeabi_dadd+0x45e>
 80009ba:	4c28      	ldr	r4, [pc, #160]	@ (8000a5c <__aeabi_dadd+0x38c>)
 80009bc:	45a0      	cmp	r8, r4
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x2f2>
 80009c0:	e1a5      	b.n	8000d0e <__aeabi_dadd+0x63e>
 80009c2:	2701      	movs	r7, #1
 80009c4:	2938      	cmp	r1, #56	@ 0x38
 80009c6:	dc13      	bgt.n	80009f0 <__aeabi_dadd+0x320>
 80009c8:	2480      	movs	r4, #128	@ 0x80
 80009ca:	0424      	lsls	r4, r4, #16
 80009cc:	4326      	orrs	r6, r4
 80009ce:	291f      	cmp	r1, #31
 80009d0:	dd00      	ble.n	80009d4 <__aeabi_dadd+0x304>
 80009d2:	e1c8      	b.n	8000d66 <__aeabi_dadd+0x696>
 80009d4:	2420      	movs	r4, #32
 80009d6:	0037      	movs	r7, r6
 80009d8:	4648      	mov	r0, r9
 80009da:	1a64      	subs	r4, r4, r1
 80009dc:	40a7      	lsls	r7, r4
 80009de:	40c8      	lsrs	r0, r1
 80009e0:	4307      	orrs	r7, r0
 80009e2:	4648      	mov	r0, r9
 80009e4:	40a0      	lsls	r0, r4
 80009e6:	40ce      	lsrs	r6, r1
 80009e8:	1e44      	subs	r4, r0, #1
 80009ea:	41a0      	sbcs	r0, r4
 80009ec:	199b      	adds	r3, r3, r6
 80009ee:	4307      	orrs	r7, r0
 80009f0:	18bf      	adds	r7, r7, r2
 80009f2:	4297      	cmp	r7, r2
 80009f4:	4192      	sbcs	r2, r2
 80009f6:	4252      	negs	r2, r2
 80009f8:	4644      	mov	r4, r8
 80009fa:	18d6      	adds	r6, r2, r3
 80009fc:	e763      	b.n	80008c6 <__aeabi_dadd+0x1f6>
 80009fe:	0038      	movs	r0, r7
 8000a00:	f7ff fd3e 	bl	8000480 <__clzsi2>
 8000a04:	0003      	movs	r3, r0
 8000a06:	3318      	adds	r3, #24
 8000a08:	2b1f      	cmp	r3, #31
 8000a0a:	dc00      	bgt.n	8000a0e <__aeabi_dadd+0x33e>
 8000a0c:	e6bf      	b.n	800078e <__aeabi_dadd+0xbe>
 8000a0e:	003a      	movs	r2, r7
 8000a10:	3808      	subs	r0, #8
 8000a12:	4082      	lsls	r2, r0
 8000a14:	429c      	cmp	r4, r3
 8000a16:	dd00      	ble.n	8000a1a <__aeabi_dadd+0x34a>
 8000a18:	e083      	b.n	8000b22 <__aeabi_dadd+0x452>
 8000a1a:	1b1b      	subs	r3, r3, r4
 8000a1c:	1c58      	adds	r0, r3, #1
 8000a1e:	281f      	cmp	r0, #31
 8000a20:	dc00      	bgt.n	8000a24 <__aeabi_dadd+0x354>
 8000a22:	e1b4      	b.n	8000d8e <__aeabi_dadd+0x6be>
 8000a24:	0017      	movs	r7, r2
 8000a26:	3b1f      	subs	r3, #31
 8000a28:	40df      	lsrs	r7, r3
 8000a2a:	2820      	cmp	r0, #32
 8000a2c:	d005      	beq.n	8000a3a <__aeabi_dadd+0x36a>
 8000a2e:	2340      	movs	r3, #64	@ 0x40
 8000a30:	1a1b      	subs	r3, r3, r0
 8000a32:	409a      	lsls	r2, r3
 8000a34:	1e53      	subs	r3, r2, #1
 8000a36:	419a      	sbcs	r2, r3
 8000a38:	4317      	orrs	r7, r2
 8000a3a:	2400      	movs	r4, #0
 8000a3c:	2f00      	cmp	r7, #0
 8000a3e:	d00a      	beq.n	8000a56 <__aeabi_dadd+0x386>
 8000a40:	077b      	lsls	r3, r7, #29
 8000a42:	d000      	beq.n	8000a46 <__aeabi_dadd+0x376>
 8000a44:	e6c4      	b.n	80007d0 <__aeabi_dadd+0x100>
 8000a46:	0026      	movs	r6, r4
 8000a48:	e79e      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000a4a:	464b      	mov	r3, r9
 8000a4c:	000c      	movs	r4, r1
 8000a4e:	08d8      	lsrs	r0, r3, #3
 8000a50:	e79b      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000a52:	2700      	movs	r7, #0
 8000a54:	4c01      	ldr	r4, [pc, #4]	@ (8000a5c <__aeabi_dadd+0x38c>)
 8000a56:	2600      	movs	r6, #0
 8000a58:	e783      	b.n	8000962 <__aeabi_dadd+0x292>
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	000007ff 	.word	0x000007ff
 8000a60:	ff7fffff 	.word	0xff7fffff
 8000a64:	000007fe 	.word	0x000007fe
 8000a68:	464b      	mov	r3, r9
 8000a6a:	0777      	lsls	r7, r6, #29
 8000a6c:	08d8      	lsrs	r0, r3, #3
 8000a6e:	4307      	orrs	r7, r0
 8000a70:	08f0      	lsrs	r0, r6, #3
 8000a72:	e791      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000a74:	4fcd      	ldr	r7, [pc, #820]	@ (8000dac <__aeabi_dadd+0x6dc>)
 8000a76:	1c61      	adds	r1, r4, #1
 8000a78:	4239      	tst	r1, r7
 8000a7a:	d16b      	bne.n	8000b54 <__aeabi_dadd+0x484>
 8000a7c:	0031      	movs	r1, r6
 8000a7e:	4648      	mov	r0, r9
 8000a80:	4301      	orrs	r1, r0
 8000a82:	2c00      	cmp	r4, #0
 8000a84:	d000      	beq.n	8000a88 <__aeabi_dadd+0x3b8>
 8000a86:	e14b      	b.n	8000d20 <__aeabi_dadd+0x650>
 8000a88:	001f      	movs	r7, r3
 8000a8a:	4317      	orrs	r7, r2
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_dadd+0x3c2>
 8000a90:	e181      	b.n	8000d96 <__aeabi_dadd+0x6c6>
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d100      	bne.n	8000a98 <__aeabi_dadd+0x3c8>
 8000a96:	e74c      	b.n	8000932 <__aeabi_dadd+0x262>
 8000a98:	444a      	add	r2, r9
 8000a9a:	454a      	cmp	r2, r9
 8000a9c:	4180      	sbcs	r0, r0
 8000a9e:	18f6      	adds	r6, r6, r3
 8000aa0:	4240      	negs	r0, r0
 8000aa2:	1836      	adds	r6, r6, r0
 8000aa4:	0233      	lsls	r3, r6, #8
 8000aa6:	d500      	bpl.n	8000aaa <__aeabi_dadd+0x3da>
 8000aa8:	e1b0      	b.n	8000e0c <__aeabi_dadd+0x73c>
 8000aaa:	0017      	movs	r7, r2
 8000aac:	4691      	mov	r9, r2
 8000aae:	4337      	orrs	r7, r6
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x3e4>
 8000ab2:	e73e      	b.n	8000932 <__aeabi_dadd+0x262>
 8000ab4:	2600      	movs	r6, #0
 8000ab6:	e754      	b.n	8000962 <__aeabi_dadd+0x292>
 8000ab8:	4649      	mov	r1, r9
 8000aba:	1a89      	subs	r1, r1, r2
 8000abc:	4688      	mov	r8, r1
 8000abe:	45c1      	cmp	r9, r8
 8000ac0:	41bf      	sbcs	r7, r7
 8000ac2:	1af1      	subs	r1, r6, r3
 8000ac4:	427f      	negs	r7, r7
 8000ac6:	1bc9      	subs	r1, r1, r7
 8000ac8:	020f      	lsls	r7, r1, #8
 8000aca:	d461      	bmi.n	8000b90 <__aeabi_dadd+0x4c0>
 8000acc:	4647      	mov	r7, r8
 8000ace:	430f      	orrs	r7, r1
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_dadd+0x404>
 8000ad2:	e0bd      	b.n	8000c50 <__aeabi_dadd+0x580>
 8000ad4:	000e      	movs	r6, r1
 8000ad6:	4647      	mov	r7, r8
 8000ad8:	e651      	b.n	800077e <__aeabi_dadd+0xae>
 8000ada:	4cb5      	ldr	r4, [pc, #724]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000adc:	45a0      	cmp	r8, r4
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x412>
 8000ae0:	e100      	b.n	8000ce4 <__aeabi_dadd+0x614>
 8000ae2:	2701      	movs	r7, #1
 8000ae4:	2938      	cmp	r1, #56	@ 0x38
 8000ae6:	dd00      	ble.n	8000aea <__aeabi_dadd+0x41a>
 8000ae8:	e6b8      	b.n	800085c <__aeabi_dadd+0x18c>
 8000aea:	2480      	movs	r4, #128	@ 0x80
 8000aec:	0424      	lsls	r4, r4, #16
 8000aee:	4326      	orrs	r6, r4
 8000af0:	e6a3      	b.n	800083a <__aeabi_dadd+0x16a>
 8000af2:	4eb0      	ldr	r6, [pc, #704]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000af4:	1ae4      	subs	r4, r4, r3
 8000af6:	4016      	ands	r6, r2
 8000af8:	077b      	lsls	r3, r7, #29
 8000afa:	d000      	beq.n	8000afe <__aeabi_dadd+0x42e>
 8000afc:	e73f      	b.n	800097e <__aeabi_dadd+0x2ae>
 8000afe:	e743      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000b00:	000f      	movs	r7, r1
 8000b02:	0018      	movs	r0, r3
 8000b04:	3f20      	subs	r7, #32
 8000b06:	40f8      	lsrs	r0, r7
 8000b08:	4684      	mov	ip, r0
 8000b0a:	2920      	cmp	r1, #32
 8000b0c:	d003      	beq.n	8000b16 <__aeabi_dadd+0x446>
 8000b0e:	2740      	movs	r7, #64	@ 0x40
 8000b10:	1a79      	subs	r1, r7, r1
 8000b12:	408b      	lsls	r3, r1
 8000b14:	431a      	orrs	r2, r3
 8000b16:	1e53      	subs	r3, r2, #1
 8000b18:	419a      	sbcs	r2, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	0017      	movs	r7, r2
 8000b1e:	431f      	orrs	r7, r3
 8000b20:	e622      	b.n	8000768 <__aeabi_dadd+0x98>
 8000b22:	48a4      	ldr	r0, [pc, #656]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000b24:	1ae1      	subs	r1, r4, r3
 8000b26:	4010      	ands	r0, r2
 8000b28:	0747      	lsls	r7, r0, #29
 8000b2a:	08c0      	lsrs	r0, r0, #3
 8000b2c:	e707      	b.n	800093e <__aeabi_dadd+0x26e>
 8000b2e:	0034      	movs	r4, r6
 8000b30:	4648      	mov	r0, r9
 8000b32:	4304      	orrs	r4, r0
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x468>
 8000b36:	e0fa      	b.n	8000d2e <__aeabi_dadd+0x65e>
 8000b38:	1e4c      	subs	r4, r1, #1
 8000b3a:	2901      	cmp	r1, #1
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_dadd+0x470>
 8000b3e:	e0d7      	b.n	8000cf0 <__aeabi_dadd+0x620>
 8000b40:	4f9b      	ldr	r7, [pc, #620]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000b42:	42b9      	cmp	r1, r7
 8000b44:	d100      	bne.n	8000b48 <__aeabi_dadd+0x478>
 8000b46:	e0e2      	b.n	8000d0e <__aeabi_dadd+0x63e>
 8000b48:	2701      	movs	r7, #1
 8000b4a:	2c38      	cmp	r4, #56	@ 0x38
 8000b4c:	dd00      	ble.n	8000b50 <__aeabi_dadd+0x480>
 8000b4e:	e74f      	b.n	80009f0 <__aeabi_dadd+0x320>
 8000b50:	0021      	movs	r1, r4
 8000b52:	e73c      	b.n	80009ce <__aeabi_dadd+0x2fe>
 8000b54:	4c96      	ldr	r4, [pc, #600]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000b56:	42a1      	cmp	r1, r4
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x48c>
 8000b5a:	e0dd      	b.n	8000d18 <__aeabi_dadd+0x648>
 8000b5c:	444a      	add	r2, r9
 8000b5e:	454a      	cmp	r2, r9
 8000b60:	4180      	sbcs	r0, r0
 8000b62:	18f3      	adds	r3, r6, r3
 8000b64:	4240      	negs	r0, r0
 8000b66:	1818      	adds	r0, r3, r0
 8000b68:	07c7      	lsls	r7, r0, #31
 8000b6a:	0852      	lsrs	r2, r2, #1
 8000b6c:	4317      	orrs	r7, r2
 8000b6e:	0846      	lsrs	r6, r0, #1
 8000b70:	0752      	lsls	r2, r2, #29
 8000b72:	d005      	beq.n	8000b80 <__aeabi_dadd+0x4b0>
 8000b74:	220f      	movs	r2, #15
 8000b76:	000c      	movs	r4, r1
 8000b78:	403a      	ands	r2, r7
 8000b7a:	2a04      	cmp	r2, #4
 8000b7c:	d000      	beq.n	8000b80 <__aeabi_dadd+0x4b0>
 8000b7e:	e62c      	b.n	80007da <__aeabi_dadd+0x10a>
 8000b80:	0776      	lsls	r6, r6, #29
 8000b82:	08ff      	lsrs	r7, r7, #3
 8000b84:	4337      	orrs	r7, r6
 8000b86:	0900      	lsrs	r0, r0, #4
 8000b88:	e6d9      	b.n	800093e <__aeabi_dadd+0x26e>
 8000b8a:	2700      	movs	r7, #0
 8000b8c:	2600      	movs	r6, #0
 8000b8e:	e6e8      	b.n	8000962 <__aeabi_dadd+0x292>
 8000b90:	4649      	mov	r1, r9
 8000b92:	1a57      	subs	r7, r2, r1
 8000b94:	42ba      	cmp	r2, r7
 8000b96:	4192      	sbcs	r2, r2
 8000b98:	1b9e      	subs	r6, r3, r6
 8000b9a:	4252      	negs	r2, r2
 8000b9c:	4665      	mov	r5, ip
 8000b9e:	1ab6      	subs	r6, r6, r2
 8000ba0:	e5ed      	b.n	800077e <__aeabi_dadd+0xae>
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dadd+0x4d8>
 8000ba6:	e0c6      	b.n	8000d36 <__aeabi_dadd+0x666>
 8000ba8:	2f00      	cmp	r7, #0
 8000baa:	d167      	bne.n	8000c7c <__aeabi_dadd+0x5ac>
 8000bac:	2680      	movs	r6, #128	@ 0x80
 8000bae:	2500      	movs	r5, #0
 8000bb0:	4c7f      	ldr	r4, [pc, #508]	@ (8000db0 <__aeabi_dadd+0x6e0>)
 8000bb2:	0336      	lsls	r6, r6, #12
 8000bb4:	e6d5      	b.n	8000962 <__aeabi_dadd+0x292>
 8000bb6:	4665      	mov	r5, ip
 8000bb8:	000c      	movs	r4, r1
 8000bba:	001e      	movs	r6, r3
 8000bbc:	08d0      	lsrs	r0, r2, #3
 8000bbe:	e6e4      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000bc0:	444a      	add	r2, r9
 8000bc2:	454a      	cmp	r2, r9
 8000bc4:	4180      	sbcs	r0, r0
 8000bc6:	18f3      	adds	r3, r6, r3
 8000bc8:	4240      	negs	r0, r0
 8000bca:	1818      	adds	r0, r3, r0
 8000bcc:	0011      	movs	r1, r2
 8000bce:	0203      	lsls	r3, r0, #8
 8000bd0:	d400      	bmi.n	8000bd4 <__aeabi_dadd+0x504>
 8000bd2:	e096      	b.n	8000d02 <__aeabi_dadd+0x632>
 8000bd4:	4b77      	ldr	r3, [pc, #476]	@ (8000db4 <__aeabi_dadd+0x6e4>)
 8000bd6:	0849      	lsrs	r1, r1, #1
 8000bd8:	4018      	ands	r0, r3
 8000bda:	07c3      	lsls	r3, r0, #31
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	0844      	lsrs	r4, r0, #1
 8000be0:	0749      	lsls	r1, r1, #29
 8000be2:	d100      	bne.n	8000be6 <__aeabi_dadd+0x516>
 8000be4:	e129      	b.n	8000e3a <__aeabi_dadd+0x76a>
 8000be6:	220f      	movs	r2, #15
 8000be8:	401a      	ands	r2, r3
 8000bea:	2a04      	cmp	r2, #4
 8000bec:	d100      	bne.n	8000bf0 <__aeabi_dadd+0x520>
 8000bee:	e0ea      	b.n	8000dc6 <__aeabi_dadd+0x6f6>
 8000bf0:	1d1f      	adds	r7, r3, #4
 8000bf2:	429f      	cmp	r7, r3
 8000bf4:	41b6      	sbcs	r6, r6
 8000bf6:	4276      	negs	r6, r6
 8000bf8:	1936      	adds	r6, r6, r4
 8000bfa:	2402      	movs	r4, #2
 8000bfc:	e6c4      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000bfe:	4649      	mov	r1, r9
 8000c00:	1a8f      	subs	r7, r1, r2
 8000c02:	45b9      	cmp	r9, r7
 8000c04:	4180      	sbcs	r0, r0
 8000c06:	1af6      	subs	r6, r6, r3
 8000c08:	4240      	negs	r0, r0
 8000c0a:	1a36      	subs	r6, r6, r0
 8000c0c:	0233      	lsls	r3, r6, #8
 8000c0e:	d406      	bmi.n	8000c1e <__aeabi_dadd+0x54e>
 8000c10:	0773      	lsls	r3, r6, #29
 8000c12:	08ff      	lsrs	r7, r7, #3
 8000c14:	2101      	movs	r1, #1
 8000c16:	431f      	orrs	r7, r3
 8000c18:	08f0      	lsrs	r0, r6, #3
 8000c1a:	e690      	b.n	800093e <__aeabi_dadd+0x26e>
 8000c1c:	4665      	mov	r5, ip
 8000c1e:	2401      	movs	r4, #1
 8000c20:	e5ab      	b.n	800077a <__aeabi_dadd+0xaa>
 8000c22:	464b      	mov	r3, r9
 8000c24:	0777      	lsls	r7, r6, #29
 8000c26:	08d8      	lsrs	r0, r3, #3
 8000c28:	4307      	orrs	r7, r0
 8000c2a:	08f0      	lsrs	r0, r6, #3
 8000c2c:	e6b4      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000c2e:	000f      	movs	r7, r1
 8000c30:	0018      	movs	r0, r3
 8000c32:	3f20      	subs	r7, #32
 8000c34:	40f8      	lsrs	r0, r7
 8000c36:	4684      	mov	ip, r0
 8000c38:	2920      	cmp	r1, #32
 8000c3a:	d003      	beq.n	8000c44 <__aeabi_dadd+0x574>
 8000c3c:	2740      	movs	r7, #64	@ 0x40
 8000c3e:	1a79      	subs	r1, r7, r1
 8000c40:	408b      	lsls	r3, r1
 8000c42:	431a      	orrs	r2, r3
 8000c44:	1e53      	subs	r3, r2, #1
 8000c46:	419a      	sbcs	r2, r3
 8000c48:	4663      	mov	r3, ip
 8000c4a:	0017      	movs	r7, r2
 8000c4c:	431f      	orrs	r7, r3
 8000c4e:	e635      	b.n	80008bc <__aeabi_dadd+0x1ec>
 8000c50:	2500      	movs	r5, #0
 8000c52:	2400      	movs	r4, #0
 8000c54:	2600      	movs	r6, #0
 8000c56:	e684      	b.n	8000962 <__aeabi_dadd+0x292>
 8000c58:	000c      	movs	r4, r1
 8000c5a:	0035      	movs	r5, r6
 8000c5c:	3c20      	subs	r4, #32
 8000c5e:	40e5      	lsrs	r5, r4
 8000c60:	2920      	cmp	r1, #32
 8000c62:	d005      	beq.n	8000c70 <__aeabi_dadd+0x5a0>
 8000c64:	2440      	movs	r4, #64	@ 0x40
 8000c66:	1a61      	subs	r1, r4, r1
 8000c68:	408e      	lsls	r6, r1
 8000c6a:	4649      	mov	r1, r9
 8000c6c:	4331      	orrs	r1, r6
 8000c6e:	4689      	mov	r9, r1
 8000c70:	4648      	mov	r0, r9
 8000c72:	1e41      	subs	r1, r0, #1
 8000c74:	4188      	sbcs	r0, r1
 8000c76:	0007      	movs	r7, r0
 8000c78:	432f      	orrs	r7, r5
 8000c7a:	e5ef      	b.n	800085c <__aeabi_dadd+0x18c>
 8000c7c:	08d2      	lsrs	r2, r2, #3
 8000c7e:	075f      	lsls	r7, r3, #29
 8000c80:	4665      	mov	r5, ip
 8000c82:	4317      	orrs	r7, r2
 8000c84:	08d8      	lsrs	r0, r3, #3
 8000c86:	e687      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000c88:	1a17      	subs	r7, r2, r0
 8000c8a:	42ba      	cmp	r2, r7
 8000c8c:	4192      	sbcs	r2, r2
 8000c8e:	1b9e      	subs	r6, r3, r6
 8000c90:	4252      	negs	r2, r2
 8000c92:	1ab6      	subs	r6, r6, r2
 8000c94:	0233      	lsls	r3, r6, #8
 8000c96:	d4c1      	bmi.n	8000c1c <__aeabi_dadd+0x54c>
 8000c98:	0773      	lsls	r3, r6, #29
 8000c9a:	08ff      	lsrs	r7, r7, #3
 8000c9c:	4665      	mov	r5, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	431f      	orrs	r7, r3
 8000ca2:	08f0      	lsrs	r0, r6, #3
 8000ca4:	e64b      	b.n	800093e <__aeabi_dadd+0x26e>
 8000ca6:	2f00      	cmp	r7, #0
 8000ca8:	d07b      	beq.n	8000da2 <__aeabi_dadd+0x6d2>
 8000caa:	4665      	mov	r5, ip
 8000cac:	001e      	movs	r6, r3
 8000cae:	4691      	mov	r9, r2
 8000cb0:	e63f      	b.n	8000932 <__aeabi_dadd+0x262>
 8000cb2:	1a81      	subs	r1, r0, r2
 8000cb4:	4688      	mov	r8, r1
 8000cb6:	45c1      	cmp	r9, r8
 8000cb8:	41a4      	sbcs	r4, r4
 8000cba:	1af1      	subs	r1, r6, r3
 8000cbc:	4264      	negs	r4, r4
 8000cbe:	1b09      	subs	r1, r1, r4
 8000cc0:	2480      	movs	r4, #128	@ 0x80
 8000cc2:	0424      	lsls	r4, r4, #16
 8000cc4:	4221      	tst	r1, r4
 8000cc6:	d077      	beq.n	8000db8 <__aeabi_dadd+0x6e8>
 8000cc8:	1a10      	subs	r0, r2, r0
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	4192      	sbcs	r2, r2
 8000cce:	0007      	movs	r7, r0
 8000cd0:	1b9e      	subs	r6, r3, r6
 8000cd2:	4252      	negs	r2, r2
 8000cd4:	1ab6      	subs	r6, r6, r2
 8000cd6:	4337      	orrs	r7, r6
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_dadd+0x60c>
 8000cda:	e0a0      	b.n	8000e1e <__aeabi_dadd+0x74e>
 8000cdc:	4665      	mov	r5, ip
 8000cde:	2400      	movs	r4, #0
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e63e      	b.n	8000962 <__aeabi_dadd+0x292>
 8000ce4:	075f      	lsls	r7, r3, #29
 8000ce6:	08d2      	lsrs	r2, r2, #3
 8000ce8:	4665      	mov	r5, ip
 8000cea:	4317      	orrs	r7, r2
 8000cec:	08d8      	lsrs	r0, r3, #3
 8000cee:	e653      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000cf0:	1881      	adds	r1, r0, r2
 8000cf2:	4291      	cmp	r1, r2
 8000cf4:	4192      	sbcs	r2, r2
 8000cf6:	18f0      	adds	r0, r6, r3
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	1880      	adds	r0, r0, r2
 8000cfc:	0203      	lsls	r3, r0, #8
 8000cfe:	d500      	bpl.n	8000d02 <__aeabi_dadd+0x632>
 8000d00:	e768      	b.n	8000bd4 <__aeabi_dadd+0x504>
 8000d02:	0747      	lsls	r7, r0, #29
 8000d04:	08c9      	lsrs	r1, r1, #3
 8000d06:	430f      	orrs	r7, r1
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	e617      	b.n	800093e <__aeabi_dadd+0x26e>
 8000d0e:	08d2      	lsrs	r2, r2, #3
 8000d10:	075f      	lsls	r7, r3, #29
 8000d12:	4317      	orrs	r7, r2
 8000d14:	08d8      	lsrs	r0, r3, #3
 8000d16:	e63f      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d18:	000c      	movs	r4, r1
 8000d1a:	2600      	movs	r6, #0
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	e620      	b.n	8000962 <__aeabi_dadd+0x292>
 8000d20:	2900      	cmp	r1, #0
 8000d22:	d156      	bne.n	8000dd2 <__aeabi_dadd+0x702>
 8000d24:	075f      	lsls	r7, r3, #29
 8000d26:	08d2      	lsrs	r2, r2, #3
 8000d28:	4317      	orrs	r7, r2
 8000d2a:	08d8      	lsrs	r0, r3, #3
 8000d2c:	e634      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d2e:	000c      	movs	r4, r1
 8000d30:	001e      	movs	r6, r3
 8000d32:	08d0      	lsrs	r0, r2, #3
 8000d34:	e629      	b.n	800098a <__aeabi_dadd+0x2ba>
 8000d36:	08c1      	lsrs	r1, r0, #3
 8000d38:	0770      	lsls	r0, r6, #29
 8000d3a:	4301      	orrs	r1, r0
 8000d3c:	08f0      	lsrs	r0, r6, #3
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d062      	beq.n	8000e08 <__aeabi_dadd+0x738>
 8000d42:	2480      	movs	r4, #128	@ 0x80
 8000d44:	0324      	lsls	r4, r4, #12
 8000d46:	4220      	tst	r0, r4
 8000d48:	d007      	beq.n	8000d5a <__aeabi_dadd+0x68a>
 8000d4a:	08de      	lsrs	r6, r3, #3
 8000d4c:	4226      	tst	r6, r4
 8000d4e:	d104      	bne.n	8000d5a <__aeabi_dadd+0x68a>
 8000d50:	4665      	mov	r5, ip
 8000d52:	0030      	movs	r0, r6
 8000d54:	08d1      	lsrs	r1, r2, #3
 8000d56:	075b      	lsls	r3, r3, #29
 8000d58:	4319      	orrs	r1, r3
 8000d5a:	0f4f      	lsrs	r7, r1, #29
 8000d5c:	00c9      	lsls	r1, r1, #3
 8000d5e:	08c9      	lsrs	r1, r1, #3
 8000d60:	077f      	lsls	r7, r7, #29
 8000d62:	430f      	orrs	r7, r1
 8000d64:	e618      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000d66:	000c      	movs	r4, r1
 8000d68:	0030      	movs	r0, r6
 8000d6a:	3c20      	subs	r4, #32
 8000d6c:	40e0      	lsrs	r0, r4
 8000d6e:	4684      	mov	ip, r0
 8000d70:	2920      	cmp	r1, #32
 8000d72:	d005      	beq.n	8000d80 <__aeabi_dadd+0x6b0>
 8000d74:	2440      	movs	r4, #64	@ 0x40
 8000d76:	1a61      	subs	r1, r4, r1
 8000d78:	408e      	lsls	r6, r1
 8000d7a:	4649      	mov	r1, r9
 8000d7c:	4331      	orrs	r1, r6
 8000d7e:	4689      	mov	r9, r1
 8000d80:	4648      	mov	r0, r9
 8000d82:	1e41      	subs	r1, r0, #1
 8000d84:	4188      	sbcs	r0, r1
 8000d86:	4661      	mov	r1, ip
 8000d88:	0007      	movs	r7, r0
 8000d8a:	430f      	orrs	r7, r1
 8000d8c:	e630      	b.n	80009f0 <__aeabi_dadd+0x320>
 8000d8e:	2120      	movs	r1, #32
 8000d90:	2700      	movs	r7, #0
 8000d92:	1a09      	subs	r1, r1, r0
 8000d94:	e50e      	b.n	80007b4 <__aeabi_dadd+0xe4>
 8000d96:	001e      	movs	r6, r3
 8000d98:	2f00      	cmp	r7, #0
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dadd+0x6ce>
 8000d9c:	e522      	b.n	80007e4 <__aeabi_dadd+0x114>
 8000d9e:	2400      	movs	r4, #0
 8000da0:	e758      	b.n	8000c54 <__aeabi_dadd+0x584>
 8000da2:	2500      	movs	r5, #0
 8000da4:	2400      	movs	r4, #0
 8000da6:	2600      	movs	r6, #0
 8000da8:	e5db      	b.n	8000962 <__aeabi_dadd+0x292>
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	000007fe 	.word	0x000007fe
 8000db0:	000007ff 	.word	0x000007ff
 8000db4:	ff7fffff 	.word	0xff7fffff
 8000db8:	4647      	mov	r7, r8
 8000dba:	430f      	orrs	r7, r1
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dadd+0x6f0>
 8000dbe:	e747      	b.n	8000c50 <__aeabi_dadd+0x580>
 8000dc0:	000e      	movs	r6, r1
 8000dc2:	46c1      	mov	r9, r8
 8000dc4:	e5b5      	b.n	8000932 <__aeabi_dadd+0x262>
 8000dc6:	08df      	lsrs	r7, r3, #3
 8000dc8:	0764      	lsls	r4, r4, #29
 8000dca:	2102      	movs	r1, #2
 8000dcc:	4327      	orrs	r7, r4
 8000dce:	0900      	lsrs	r0, r0, #4
 8000dd0:	e5b5      	b.n	800093e <__aeabi_dadd+0x26e>
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	08c0      	lsrs	r0, r0, #3
 8000dd6:	0777      	lsls	r7, r6, #29
 8000dd8:	4307      	orrs	r7, r0
 8000dda:	4311      	orrs	r1, r2
 8000ddc:	08f0      	lsrs	r0, r6, #3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d100      	bne.n	8000de4 <__aeabi_dadd+0x714>
 8000de2:	e5d9      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000de4:	2180      	movs	r1, #128	@ 0x80
 8000de6:	0309      	lsls	r1, r1, #12
 8000de8:	4208      	tst	r0, r1
 8000dea:	d007      	beq.n	8000dfc <__aeabi_dadd+0x72c>
 8000dec:	08dc      	lsrs	r4, r3, #3
 8000dee:	420c      	tst	r4, r1
 8000df0:	d104      	bne.n	8000dfc <__aeabi_dadd+0x72c>
 8000df2:	08d2      	lsrs	r2, r2, #3
 8000df4:	075b      	lsls	r3, r3, #29
 8000df6:	431a      	orrs	r2, r3
 8000df8:	0017      	movs	r7, r2
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	0f7b      	lsrs	r3, r7, #29
 8000dfe:	00ff      	lsls	r7, r7, #3
 8000e00:	08ff      	lsrs	r7, r7, #3
 8000e02:	075b      	lsls	r3, r3, #29
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e5c7      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000e08:	000f      	movs	r7, r1
 8000e0a:	e5c5      	b.n	8000998 <__aeabi_dadd+0x2c8>
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <__aeabi_dadd+0x788>)
 8000e0e:	08d2      	lsrs	r2, r2, #3
 8000e10:	4033      	ands	r3, r6
 8000e12:	075f      	lsls	r7, r3, #29
 8000e14:	025b      	lsls	r3, r3, #9
 8000e16:	2401      	movs	r4, #1
 8000e18:	4317      	orrs	r7, r2
 8000e1a:	0b1e      	lsrs	r6, r3, #12
 8000e1c:	e5a1      	b.n	8000962 <__aeabi_dadd+0x292>
 8000e1e:	4226      	tst	r6, r4
 8000e20:	d012      	beq.n	8000e48 <__aeabi_dadd+0x778>
 8000e22:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <__aeabi_dadd+0x788>)
 8000e24:	4665      	mov	r5, ip
 8000e26:	0002      	movs	r2, r0
 8000e28:	2401      	movs	r4, #1
 8000e2a:	401e      	ands	r6, r3
 8000e2c:	e4e6      	b.n	80007fc <__aeabi_dadd+0x12c>
 8000e2e:	0021      	movs	r1, r4
 8000e30:	e585      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e32:	0017      	movs	r7, r2
 8000e34:	e5a8      	b.n	8000988 <__aeabi_dadd+0x2b8>
 8000e36:	003a      	movs	r2, r7
 8000e38:	e4d4      	b.n	80007e4 <__aeabi_dadd+0x114>
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	0764      	lsls	r4, r4, #29
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	0027      	movs	r7, r4
 8000e42:	2102      	movs	r1, #2
 8000e44:	0900      	lsrs	r0, r0, #4
 8000e46:	e57a      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e48:	08c0      	lsrs	r0, r0, #3
 8000e4a:	0777      	lsls	r7, r6, #29
 8000e4c:	4307      	orrs	r7, r0
 8000e4e:	4665      	mov	r5, ip
 8000e50:	2100      	movs	r1, #0
 8000e52:	08f0      	lsrs	r0, r6, #3
 8000e54:	e573      	b.n	800093e <__aeabi_dadd+0x26e>
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	ff7fffff 	.word	0xff7fffff

08000e5c <__aeabi_ddiv>:
 8000e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e5e:	46de      	mov	lr, fp
 8000e60:	4645      	mov	r5, r8
 8000e62:	4657      	mov	r7, sl
 8000e64:	464e      	mov	r6, r9
 8000e66:	b5e0      	push	{r5, r6, r7, lr}
 8000e68:	b087      	sub	sp, #28
 8000e6a:	9200      	str	r2, [sp, #0]
 8000e6c:	9301      	str	r3, [sp, #4]
 8000e6e:	030b      	lsls	r3, r1, #12
 8000e70:	0b1b      	lsrs	r3, r3, #12
 8000e72:	469b      	mov	fp, r3
 8000e74:	0fca      	lsrs	r2, r1, #31
 8000e76:	004b      	lsls	r3, r1, #1
 8000e78:	0004      	movs	r4, r0
 8000e7a:	4680      	mov	r8, r0
 8000e7c:	0d5b      	lsrs	r3, r3, #21
 8000e7e:	9202      	str	r2, [sp, #8]
 8000e80:	d100      	bne.n	8000e84 <__aeabi_ddiv+0x28>
 8000e82:	e098      	b.n	8000fb6 <__aeabi_ddiv+0x15a>
 8000e84:	4a7c      	ldr	r2, [pc, #496]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d037      	beq.n	8000efa <__aeabi_ddiv+0x9e>
 8000e8a:	4659      	mov	r1, fp
 8000e8c:	0f42      	lsrs	r2, r0, #29
 8000e8e:	00c9      	lsls	r1, r1, #3
 8000e90:	430a      	orrs	r2, r1
 8000e92:	2180      	movs	r1, #128	@ 0x80
 8000e94:	0409      	lsls	r1, r1, #16
 8000e96:	4311      	orrs	r1, r2
 8000e98:	00c2      	lsls	r2, r0, #3
 8000e9a:	4690      	mov	r8, r2
 8000e9c:	4a77      	ldr	r2, [pc, #476]	@ (800107c <__aeabi_ddiv+0x220>)
 8000e9e:	4689      	mov	r9, r1
 8000ea0:	4692      	mov	sl, r2
 8000ea2:	449a      	add	sl, r3
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	2400      	movs	r4, #0
 8000ea8:	9303      	str	r3, [sp, #12]
 8000eaa:	9e00      	ldr	r6, [sp, #0]
 8000eac:	9f01      	ldr	r7, [sp, #4]
 8000eae:	033b      	lsls	r3, r7, #12
 8000eb0:	0b1b      	lsrs	r3, r3, #12
 8000eb2:	469b      	mov	fp, r3
 8000eb4:	007b      	lsls	r3, r7, #1
 8000eb6:	0030      	movs	r0, r6
 8000eb8:	0d5b      	lsrs	r3, r3, #21
 8000eba:	0ffd      	lsrs	r5, r7, #31
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d059      	beq.n	8000f74 <__aeabi_ddiv+0x118>
 8000ec0:	4a6d      	ldr	r2, [pc, #436]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d048      	beq.n	8000f58 <__aeabi_ddiv+0xfc>
 8000ec6:	4659      	mov	r1, fp
 8000ec8:	0f72      	lsrs	r2, r6, #29
 8000eca:	00c9      	lsls	r1, r1, #3
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	2180      	movs	r1, #128	@ 0x80
 8000ed0:	0409      	lsls	r1, r1, #16
 8000ed2:	4311      	orrs	r1, r2
 8000ed4:	468b      	mov	fp, r1
 8000ed6:	4969      	ldr	r1, [pc, #420]	@ (800107c <__aeabi_ddiv+0x220>)
 8000ed8:	00f2      	lsls	r2, r6, #3
 8000eda:	468c      	mov	ip, r1
 8000edc:	4651      	mov	r1, sl
 8000ede:	4463      	add	r3, ip
 8000ee0:	1acb      	subs	r3, r1, r3
 8000ee2:	469a      	mov	sl, r3
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	9e02      	ldr	r6, [sp, #8]
 8000ee8:	406e      	eors	r6, r5
 8000eea:	b2f6      	uxtb	r6, r6
 8000eec:	2c0f      	cmp	r4, #15
 8000eee:	d900      	bls.n	8000ef2 <__aeabi_ddiv+0x96>
 8000ef0:	e0ce      	b.n	8001090 <__aeabi_ddiv+0x234>
 8000ef2:	4b63      	ldr	r3, [pc, #396]	@ (8001080 <__aeabi_ddiv+0x224>)
 8000ef4:	00a4      	lsls	r4, r4, #2
 8000ef6:	591b      	ldr	r3, [r3, r4]
 8000ef8:	469f      	mov	pc, r3
 8000efa:	465a      	mov	r2, fp
 8000efc:	4302      	orrs	r2, r0
 8000efe:	4691      	mov	r9, r2
 8000f00:	d000      	beq.n	8000f04 <__aeabi_ddiv+0xa8>
 8000f02:	e090      	b.n	8001026 <__aeabi_ddiv+0x1ca>
 8000f04:	469a      	mov	sl, r3
 8000f06:	2302      	movs	r3, #2
 8000f08:	4690      	mov	r8, r2
 8000f0a:	2408      	movs	r4, #8
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	e7cc      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8000f10:	46cb      	mov	fp, r9
 8000f12:	4642      	mov	r2, r8
 8000f14:	9d02      	ldr	r5, [sp, #8]
 8000f16:	9903      	ldr	r1, [sp, #12]
 8000f18:	2902      	cmp	r1, #2
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0xc2>
 8000f1c:	e1de      	b.n	80012dc <__aeabi_ddiv+0x480>
 8000f1e:	2903      	cmp	r1, #3
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0xc8>
 8000f22:	e08d      	b.n	8001040 <__aeabi_ddiv+0x1e4>
 8000f24:	2901      	cmp	r1, #1
 8000f26:	d000      	beq.n	8000f2a <__aeabi_ddiv+0xce>
 8000f28:	e179      	b.n	800121e <__aeabi_ddiv+0x3c2>
 8000f2a:	002e      	movs	r6, r5
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2400      	movs	r4, #0
 8000f32:	4690      	mov	r8, r2
 8000f34:	051b      	lsls	r3, r3, #20
 8000f36:	4323      	orrs	r3, r4
 8000f38:	07f6      	lsls	r6, r6, #31
 8000f3a:	4333      	orrs	r3, r6
 8000f3c:	4640      	mov	r0, r8
 8000f3e:	0019      	movs	r1, r3
 8000f40:	b007      	add	sp, #28
 8000f42:	bcf0      	pop	{r4, r5, r6, r7}
 8000f44:	46bb      	mov	fp, r7
 8000f46:	46b2      	mov	sl, r6
 8000f48:	46a9      	mov	r9, r5
 8000f4a:	46a0      	mov	r8, r4
 8000f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2400      	movs	r4, #0
 8000f52:	4690      	mov	r8, r2
 8000f54:	4b48      	ldr	r3, [pc, #288]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8000f56:	e7ed      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8000f58:	465a      	mov	r2, fp
 8000f5a:	9b00      	ldr	r3, [sp, #0]
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	4b49      	ldr	r3, [pc, #292]	@ (8001084 <__aeabi_ddiv+0x228>)
 8000f60:	469c      	mov	ip, r3
 8000f62:	44e2      	add	sl, ip
 8000f64:	2a00      	cmp	r2, #0
 8000f66:	d159      	bne.n	800101c <__aeabi_ddiv+0x1c0>
 8000f68:	2302      	movs	r3, #2
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	2102      	movs	r1, #2
 8000f70:	469b      	mov	fp, r3
 8000f72:	e7b8      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8000f74:	465a      	mov	r2, fp
 8000f76:	9b00      	ldr	r3, [sp, #0]
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	d049      	beq.n	8001010 <__aeabi_ddiv+0x1b4>
 8000f7c:	465b      	mov	r3, fp
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_ddiv+0x128>
 8000f82:	e19c      	b.n	80012be <__aeabi_ddiv+0x462>
 8000f84:	4658      	mov	r0, fp
 8000f86:	f7ff fa7b 	bl	8000480 <__clzsi2>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	3a0b      	subs	r2, #11
 8000f90:	271d      	movs	r7, #29
 8000f92:	9e00      	ldr	r6, [sp, #0]
 8000f94:	1aba      	subs	r2, r7, r2
 8000f96:	0019      	movs	r1, r3
 8000f98:	4658      	mov	r0, fp
 8000f9a:	40d6      	lsrs	r6, r2
 8000f9c:	3908      	subs	r1, #8
 8000f9e:	4088      	lsls	r0, r1
 8000fa0:	0032      	movs	r2, r6
 8000fa2:	4302      	orrs	r2, r0
 8000fa4:	4693      	mov	fp, r2
 8000fa6:	9a00      	ldr	r2, [sp, #0]
 8000fa8:	408a      	lsls	r2, r1
 8000faa:	4937      	ldr	r1, [pc, #220]	@ (8001088 <__aeabi_ddiv+0x22c>)
 8000fac:	4453      	add	r3, sl
 8000fae:	468a      	mov	sl, r1
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	449a      	add	sl, r3
 8000fb4:	e797      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8000fb6:	465b      	mov	r3, fp
 8000fb8:	4303      	orrs	r3, r0
 8000fba:	4699      	mov	r9, r3
 8000fbc:	d021      	beq.n	8001002 <__aeabi_ddiv+0x1a6>
 8000fbe:	465b      	mov	r3, fp
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_ddiv+0x16a>
 8000fc4:	e169      	b.n	800129a <__aeabi_ddiv+0x43e>
 8000fc6:	4658      	mov	r0, fp
 8000fc8:	f7ff fa5a 	bl	8000480 <__clzsi2>
 8000fcc:	230b      	movs	r3, #11
 8000fce:	425b      	negs	r3, r3
 8000fd0:	469c      	mov	ip, r3
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	4484      	add	ip, r0
 8000fd6:	4666      	mov	r6, ip
 8000fd8:	231d      	movs	r3, #29
 8000fda:	1b9b      	subs	r3, r3, r6
 8000fdc:	0026      	movs	r6, r4
 8000fde:	0011      	movs	r1, r2
 8000fe0:	4658      	mov	r0, fp
 8000fe2:	40de      	lsrs	r6, r3
 8000fe4:	3908      	subs	r1, #8
 8000fe6:	4088      	lsls	r0, r1
 8000fe8:	0033      	movs	r3, r6
 8000fea:	4303      	orrs	r3, r0
 8000fec:	4699      	mov	r9, r3
 8000fee:	0023      	movs	r3, r4
 8000ff0:	408b      	lsls	r3, r1
 8000ff2:	4698      	mov	r8, r3
 8000ff4:	4b25      	ldr	r3, [pc, #148]	@ (800108c <__aeabi_ddiv+0x230>)
 8000ff6:	2400      	movs	r4, #0
 8000ff8:	1a9b      	subs	r3, r3, r2
 8000ffa:	469a      	mov	sl, r3
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9303      	str	r3, [sp, #12]
 8001000:	e753      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001002:	2300      	movs	r3, #0
 8001004:	4698      	mov	r8, r3
 8001006:	469a      	mov	sl, r3
 8001008:	3301      	adds	r3, #1
 800100a:	2404      	movs	r4, #4
 800100c:	9303      	str	r3, [sp, #12]
 800100e:	e74c      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001010:	2301      	movs	r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	2300      	movs	r3, #0
 8001016:	2101      	movs	r1, #1
 8001018:	469b      	mov	fp, r3
 800101a:	e764      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 800101c:	2303      	movs	r3, #3
 800101e:	0032      	movs	r2, r6
 8001020:	2103      	movs	r1, #3
 8001022:	431c      	orrs	r4, r3
 8001024:	e75f      	b.n	8000ee6 <__aeabi_ddiv+0x8a>
 8001026:	469a      	mov	sl, r3
 8001028:	2303      	movs	r3, #3
 800102a:	46d9      	mov	r9, fp
 800102c:	240c      	movs	r4, #12
 800102e:	9303      	str	r3, [sp, #12]
 8001030:	e73b      	b.n	8000eaa <__aeabi_ddiv+0x4e>
 8001032:	2300      	movs	r3, #0
 8001034:	2480      	movs	r4, #128	@ 0x80
 8001036:	4698      	mov	r8, r3
 8001038:	2600      	movs	r6, #0
 800103a:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <__aeabi_ddiv+0x21c>)
 800103c:	0324      	lsls	r4, r4, #12
 800103e:	e779      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001040:	2480      	movs	r4, #128	@ 0x80
 8001042:	465b      	mov	r3, fp
 8001044:	0324      	lsls	r4, r4, #12
 8001046:	431c      	orrs	r4, r3
 8001048:	0324      	lsls	r4, r4, #12
 800104a:	002e      	movs	r6, r5
 800104c:	4690      	mov	r8, r2
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8001050:	0b24      	lsrs	r4, r4, #12
 8001052:	e76f      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001054:	2480      	movs	r4, #128	@ 0x80
 8001056:	464b      	mov	r3, r9
 8001058:	0324      	lsls	r4, r4, #12
 800105a:	4223      	tst	r3, r4
 800105c:	d002      	beq.n	8001064 <__aeabi_ddiv+0x208>
 800105e:	465b      	mov	r3, fp
 8001060:	4223      	tst	r3, r4
 8001062:	d0f0      	beq.n	8001046 <__aeabi_ddiv+0x1ea>
 8001064:	2480      	movs	r4, #128	@ 0x80
 8001066:	464b      	mov	r3, r9
 8001068:	0324      	lsls	r4, r4, #12
 800106a:	431c      	orrs	r4, r3
 800106c:	0324      	lsls	r4, r4, #12
 800106e:	9e02      	ldr	r6, [sp, #8]
 8001070:	4b01      	ldr	r3, [pc, #4]	@ (8001078 <__aeabi_ddiv+0x21c>)
 8001072:	0b24      	lsrs	r4, r4, #12
 8001074:	e75e      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	000007ff 	.word	0x000007ff
 800107c:	fffffc01 	.word	0xfffffc01
 8001080:	0801b41c 	.word	0x0801b41c
 8001084:	fffff801 	.word	0xfffff801
 8001088:	000003f3 	.word	0x000003f3
 800108c:	fffffc0d 	.word	0xfffffc0d
 8001090:	45cb      	cmp	fp, r9
 8001092:	d200      	bcs.n	8001096 <__aeabi_ddiv+0x23a>
 8001094:	e0f8      	b.n	8001288 <__aeabi_ddiv+0x42c>
 8001096:	d100      	bne.n	800109a <__aeabi_ddiv+0x23e>
 8001098:	e0f3      	b.n	8001282 <__aeabi_ddiv+0x426>
 800109a:	2301      	movs	r3, #1
 800109c:	425b      	negs	r3, r3
 800109e:	469c      	mov	ip, r3
 80010a0:	4644      	mov	r4, r8
 80010a2:	4648      	mov	r0, r9
 80010a4:	2500      	movs	r5, #0
 80010a6:	44e2      	add	sl, ip
 80010a8:	465b      	mov	r3, fp
 80010aa:	0e17      	lsrs	r7, r2, #24
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	431f      	orrs	r7, r3
 80010b0:	0c19      	lsrs	r1, r3, #16
 80010b2:	043b      	lsls	r3, r7, #16
 80010b4:	0212      	lsls	r2, r2, #8
 80010b6:	9700      	str	r7, [sp, #0]
 80010b8:	0c1f      	lsrs	r7, r3, #16
 80010ba:	4691      	mov	r9, r2
 80010bc:	9102      	str	r1, [sp, #8]
 80010be:	9703      	str	r7, [sp, #12]
 80010c0:	f7ff f8b0 	bl	8000224 <__aeabi_uidivmod>
 80010c4:	0002      	movs	r2, r0
 80010c6:	437a      	muls	r2, r7
 80010c8:	040b      	lsls	r3, r1, #16
 80010ca:	0c21      	lsrs	r1, r4, #16
 80010cc:	4680      	mov	r8, r0
 80010ce:	4319      	orrs	r1, r3
 80010d0:	428a      	cmp	r2, r1
 80010d2:	d909      	bls.n	80010e8 <__aeabi_ddiv+0x28c>
 80010d4:	9f00      	ldr	r7, [sp, #0]
 80010d6:	2301      	movs	r3, #1
 80010d8:	46bc      	mov	ip, r7
 80010da:	425b      	negs	r3, r3
 80010dc:	4461      	add	r1, ip
 80010de:	469c      	mov	ip, r3
 80010e0:	44e0      	add	r8, ip
 80010e2:	428f      	cmp	r7, r1
 80010e4:	d800      	bhi.n	80010e8 <__aeabi_ddiv+0x28c>
 80010e6:	e15c      	b.n	80013a2 <__aeabi_ddiv+0x546>
 80010e8:	1a88      	subs	r0, r1, r2
 80010ea:	9902      	ldr	r1, [sp, #8]
 80010ec:	f7ff f89a 	bl	8000224 <__aeabi_uidivmod>
 80010f0:	9a03      	ldr	r2, [sp, #12]
 80010f2:	0424      	lsls	r4, r4, #16
 80010f4:	4342      	muls	r2, r0
 80010f6:	0409      	lsls	r1, r1, #16
 80010f8:	0c24      	lsrs	r4, r4, #16
 80010fa:	0003      	movs	r3, r0
 80010fc:	430c      	orrs	r4, r1
 80010fe:	42a2      	cmp	r2, r4
 8001100:	d906      	bls.n	8001110 <__aeabi_ddiv+0x2b4>
 8001102:	9900      	ldr	r1, [sp, #0]
 8001104:	3b01      	subs	r3, #1
 8001106:	468c      	mov	ip, r1
 8001108:	4464      	add	r4, ip
 800110a:	42a1      	cmp	r1, r4
 800110c:	d800      	bhi.n	8001110 <__aeabi_ddiv+0x2b4>
 800110e:	e142      	b.n	8001396 <__aeabi_ddiv+0x53a>
 8001110:	1aa0      	subs	r0, r4, r2
 8001112:	4642      	mov	r2, r8
 8001114:	0412      	lsls	r2, r2, #16
 8001116:	431a      	orrs	r2, r3
 8001118:	4693      	mov	fp, r2
 800111a:	464b      	mov	r3, r9
 800111c:	4659      	mov	r1, fp
 800111e:	0c1b      	lsrs	r3, r3, #16
 8001120:	001f      	movs	r7, r3
 8001122:	9304      	str	r3, [sp, #16]
 8001124:	040b      	lsls	r3, r1, #16
 8001126:	4649      	mov	r1, r9
 8001128:	0409      	lsls	r1, r1, #16
 800112a:	0c09      	lsrs	r1, r1, #16
 800112c:	000c      	movs	r4, r1
 800112e:	0c1b      	lsrs	r3, r3, #16
 8001130:	435c      	muls	r4, r3
 8001132:	0c12      	lsrs	r2, r2, #16
 8001134:	437b      	muls	r3, r7
 8001136:	4688      	mov	r8, r1
 8001138:	4351      	muls	r1, r2
 800113a:	437a      	muls	r2, r7
 800113c:	0c27      	lsrs	r7, r4, #16
 800113e:	46bc      	mov	ip, r7
 8001140:	185b      	adds	r3, r3, r1
 8001142:	4463      	add	r3, ip
 8001144:	4299      	cmp	r1, r3
 8001146:	d903      	bls.n	8001150 <__aeabi_ddiv+0x2f4>
 8001148:	2180      	movs	r1, #128	@ 0x80
 800114a:	0249      	lsls	r1, r1, #9
 800114c:	468c      	mov	ip, r1
 800114e:	4462      	add	r2, ip
 8001150:	0c19      	lsrs	r1, r3, #16
 8001152:	0424      	lsls	r4, r4, #16
 8001154:	041b      	lsls	r3, r3, #16
 8001156:	0c24      	lsrs	r4, r4, #16
 8001158:	188a      	adds	r2, r1, r2
 800115a:	191c      	adds	r4, r3, r4
 800115c:	4290      	cmp	r0, r2
 800115e:	d302      	bcc.n	8001166 <__aeabi_ddiv+0x30a>
 8001160:	d116      	bne.n	8001190 <__aeabi_ddiv+0x334>
 8001162:	42a5      	cmp	r5, r4
 8001164:	d214      	bcs.n	8001190 <__aeabi_ddiv+0x334>
 8001166:	465b      	mov	r3, fp
 8001168:	9f00      	ldr	r7, [sp, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	444d      	add	r5, r9
 800116e:	9305      	str	r3, [sp, #20]
 8001170:	454d      	cmp	r5, r9
 8001172:	419b      	sbcs	r3, r3
 8001174:	46bc      	mov	ip, r7
 8001176:	425b      	negs	r3, r3
 8001178:	4463      	add	r3, ip
 800117a:	18c0      	adds	r0, r0, r3
 800117c:	4287      	cmp	r7, r0
 800117e:	d300      	bcc.n	8001182 <__aeabi_ddiv+0x326>
 8001180:	e102      	b.n	8001388 <__aeabi_ddiv+0x52c>
 8001182:	4282      	cmp	r2, r0
 8001184:	d900      	bls.n	8001188 <__aeabi_ddiv+0x32c>
 8001186:	e129      	b.n	80013dc <__aeabi_ddiv+0x580>
 8001188:	d100      	bne.n	800118c <__aeabi_ddiv+0x330>
 800118a:	e124      	b.n	80013d6 <__aeabi_ddiv+0x57a>
 800118c:	9b05      	ldr	r3, [sp, #20]
 800118e:	469b      	mov	fp, r3
 8001190:	1b2c      	subs	r4, r5, r4
 8001192:	42a5      	cmp	r5, r4
 8001194:	41ad      	sbcs	r5, r5
 8001196:	9b00      	ldr	r3, [sp, #0]
 8001198:	1a80      	subs	r0, r0, r2
 800119a:	426d      	negs	r5, r5
 800119c:	1b40      	subs	r0, r0, r5
 800119e:	4283      	cmp	r3, r0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_ddiv+0x348>
 80011a2:	e10f      	b.n	80013c4 <__aeabi_ddiv+0x568>
 80011a4:	9902      	ldr	r1, [sp, #8]
 80011a6:	f7ff f83d 	bl	8000224 <__aeabi_uidivmod>
 80011aa:	9a03      	ldr	r2, [sp, #12]
 80011ac:	040b      	lsls	r3, r1, #16
 80011ae:	4342      	muls	r2, r0
 80011b0:	0c21      	lsrs	r1, r4, #16
 80011b2:	0005      	movs	r5, r0
 80011b4:	4319      	orrs	r1, r3
 80011b6:	428a      	cmp	r2, r1
 80011b8:	d900      	bls.n	80011bc <__aeabi_ddiv+0x360>
 80011ba:	e0cb      	b.n	8001354 <__aeabi_ddiv+0x4f8>
 80011bc:	1a88      	subs	r0, r1, r2
 80011be:	9902      	ldr	r1, [sp, #8]
 80011c0:	f7ff f830 	bl	8000224 <__aeabi_uidivmod>
 80011c4:	9a03      	ldr	r2, [sp, #12]
 80011c6:	0424      	lsls	r4, r4, #16
 80011c8:	4342      	muls	r2, r0
 80011ca:	0409      	lsls	r1, r1, #16
 80011cc:	0c24      	lsrs	r4, r4, #16
 80011ce:	0003      	movs	r3, r0
 80011d0:	430c      	orrs	r4, r1
 80011d2:	42a2      	cmp	r2, r4
 80011d4:	d900      	bls.n	80011d8 <__aeabi_ddiv+0x37c>
 80011d6:	e0ca      	b.n	800136e <__aeabi_ddiv+0x512>
 80011d8:	4641      	mov	r1, r8
 80011da:	1aa4      	subs	r4, r4, r2
 80011dc:	042a      	lsls	r2, r5, #16
 80011de:	431a      	orrs	r2, r3
 80011e0:	9f04      	ldr	r7, [sp, #16]
 80011e2:	0413      	lsls	r3, r2, #16
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	4359      	muls	r1, r3
 80011e8:	4640      	mov	r0, r8
 80011ea:	437b      	muls	r3, r7
 80011ec:	469c      	mov	ip, r3
 80011ee:	0c15      	lsrs	r5, r2, #16
 80011f0:	4368      	muls	r0, r5
 80011f2:	0c0b      	lsrs	r3, r1, #16
 80011f4:	4484      	add	ip, r0
 80011f6:	4463      	add	r3, ip
 80011f8:	437d      	muls	r5, r7
 80011fa:	4298      	cmp	r0, r3
 80011fc:	d903      	bls.n	8001206 <__aeabi_ddiv+0x3aa>
 80011fe:	2080      	movs	r0, #128	@ 0x80
 8001200:	0240      	lsls	r0, r0, #9
 8001202:	4684      	mov	ip, r0
 8001204:	4465      	add	r5, ip
 8001206:	0c18      	lsrs	r0, r3, #16
 8001208:	0409      	lsls	r1, r1, #16
 800120a:	041b      	lsls	r3, r3, #16
 800120c:	0c09      	lsrs	r1, r1, #16
 800120e:	1940      	adds	r0, r0, r5
 8001210:	185b      	adds	r3, r3, r1
 8001212:	4284      	cmp	r4, r0
 8001214:	d327      	bcc.n	8001266 <__aeabi_ddiv+0x40a>
 8001216:	d023      	beq.n	8001260 <__aeabi_ddiv+0x404>
 8001218:	2301      	movs	r3, #1
 800121a:	0035      	movs	r5, r6
 800121c:	431a      	orrs	r2, r3
 800121e:	4b94      	ldr	r3, [pc, #592]	@ (8001470 <__aeabi_ddiv+0x614>)
 8001220:	4453      	add	r3, sl
 8001222:	2b00      	cmp	r3, #0
 8001224:	dd60      	ble.n	80012e8 <__aeabi_ddiv+0x48c>
 8001226:	0751      	lsls	r1, r2, #29
 8001228:	d000      	beq.n	800122c <__aeabi_ddiv+0x3d0>
 800122a:	e086      	b.n	800133a <__aeabi_ddiv+0x4de>
 800122c:	002e      	movs	r6, r5
 800122e:	08d1      	lsrs	r1, r2, #3
 8001230:	465a      	mov	r2, fp
 8001232:	01d2      	lsls	r2, r2, #7
 8001234:	d506      	bpl.n	8001244 <__aeabi_ddiv+0x3e8>
 8001236:	465a      	mov	r2, fp
 8001238:	4b8e      	ldr	r3, [pc, #568]	@ (8001474 <__aeabi_ddiv+0x618>)
 800123a:	401a      	ands	r2, r3
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	4693      	mov	fp, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	4453      	add	r3, sl
 8001244:	4a8c      	ldr	r2, [pc, #560]	@ (8001478 <__aeabi_ddiv+0x61c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	dd00      	ble.n	800124c <__aeabi_ddiv+0x3f0>
 800124a:	e680      	b.n	8000f4e <__aeabi_ddiv+0xf2>
 800124c:	465a      	mov	r2, fp
 800124e:	0752      	lsls	r2, r2, #29
 8001250:	430a      	orrs	r2, r1
 8001252:	4690      	mov	r8, r2
 8001254:	465a      	mov	r2, fp
 8001256:	055b      	lsls	r3, r3, #21
 8001258:	0254      	lsls	r4, r2, #9
 800125a:	0b24      	lsrs	r4, r4, #12
 800125c:	0d5b      	lsrs	r3, r3, #21
 800125e:	e669      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 8001260:	0035      	movs	r5, r6
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0db      	beq.n	800121e <__aeabi_ddiv+0x3c2>
 8001266:	9d00      	ldr	r5, [sp, #0]
 8001268:	1e51      	subs	r1, r2, #1
 800126a:	46ac      	mov	ip, r5
 800126c:	4464      	add	r4, ip
 800126e:	42ac      	cmp	r4, r5
 8001270:	d200      	bcs.n	8001274 <__aeabi_ddiv+0x418>
 8001272:	e09e      	b.n	80013b2 <__aeabi_ddiv+0x556>
 8001274:	4284      	cmp	r4, r0
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0x41e>
 8001278:	e0e1      	b.n	800143e <__aeabi_ddiv+0x5e2>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0x422>
 800127c:	e0ee      	b.n	800145c <__aeabi_ddiv+0x600>
 800127e:	000a      	movs	r2, r1
 8001280:	e7ca      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 8001282:	4542      	cmp	r2, r8
 8001284:	d900      	bls.n	8001288 <__aeabi_ddiv+0x42c>
 8001286:	e708      	b.n	800109a <__aeabi_ddiv+0x23e>
 8001288:	464b      	mov	r3, r9
 800128a:	07dc      	lsls	r4, r3, #31
 800128c:	0858      	lsrs	r0, r3, #1
 800128e:	4643      	mov	r3, r8
 8001290:	085b      	lsrs	r3, r3, #1
 8001292:	431c      	orrs	r4, r3
 8001294:	4643      	mov	r3, r8
 8001296:	07dd      	lsls	r5, r3, #31
 8001298:	e706      	b.n	80010a8 <__aeabi_ddiv+0x24c>
 800129a:	f7ff f8f1 	bl	8000480 <__clzsi2>
 800129e:	2315      	movs	r3, #21
 80012a0:	469c      	mov	ip, r3
 80012a2:	4484      	add	ip, r0
 80012a4:	0002      	movs	r2, r0
 80012a6:	4663      	mov	r3, ip
 80012a8:	3220      	adds	r2, #32
 80012aa:	2b1c      	cmp	r3, #28
 80012ac:	dc00      	bgt.n	80012b0 <__aeabi_ddiv+0x454>
 80012ae:	e692      	b.n	8000fd6 <__aeabi_ddiv+0x17a>
 80012b0:	0023      	movs	r3, r4
 80012b2:	3808      	subs	r0, #8
 80012b4:	4083      	lsls	r3, r0
 80012b6:	4699      	mov	r9, r3
 80012b8:	2300      	movs	r3, #0
 80012ba:	4698      	mov	r8, r3
 80012bc:	e69a      	b.n	8000ff4 <__aeabi_ddiv+0x198>
 80012be:	f7ff f8df 	bl	8000480 <__clzsi2>
 80012c2:	0002      	movs	r2, r0
 80012c4:	0003      	movs	r3, r0
 80012c6:	3215      	adds	r2, #21
 80012c8:	3320      	adds	r3, #32
 80012ca:	2a1c      	cmp	r2, #28
 80012cc:	dc00      	bgt.n	80012d0 <__aeabi_ddiv+0x474>
 80012ce:	e65f      	b.n	8000f90 <__aeabi_ddiv+0x134>
 80012d0:	9900      	ldr	r1, [sp, #0]
 80012d2:	3808      	subs	r0, #8
 80012d4:	4081      	lsls	r1, r0
 80012d6:	2200      	movs	r2, #0
 80012d8:	468b      	mov	fp, r1
 80012da:	e666      	b.n	8000faa <__aeabi_ddiv+0x14e>
 80012dc:	2200      	movs	r2, #0
 80012de:	002e      	movs	r6, r5
 80012e0:	2400      	movs	r4, #0
 80012e2:	4690      	mov	r8, r2
 80012e4:	4b65      	ldr	r3, [pc, #404]	@ (800147c <__aeabi_ddiv+0x620>)
 80012e6:	e625      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 80012e8:	002e      	movs	r6, r5
 80012ea:	2101      	movs	r1, #1
 80012ec:	1ac9      	subs	r1, r1, r3
 80012ee:	2938      	cmp	r1, #56	@ 0x38
 80012f0:	dd00      	ble.n	80012f4 <__aeabi_ddiv+0x498>
 80012f2:	e61b      	b.n	8000f2c <__aeabi_ddiv+0xd0>
 80012f4:	291f      	cmp	r1, #31
 80012f6:	dc7e      	bgt.n	80013f6 <__aeabi_ddiv+0x59a>
 80012f8:	4861      	ldr	r0, [pc, #388]	@ (8001480 <__aeabi_ddiv+0x624>)
 80012fa:	0014      	movs	r4, r2
 80012fc:	4450      	add	r0, sl
 80012fe:	465b      	mov	r3, fp
 8001300:	4082      	lsls	r2, r0
 8001302:	4083      	lsls	r3, r0
 8001304:	40cc      	lsrs	r4, r1
 8001306:	1e50      	subs	r0, r2, #1
 8001308:	4182      	sbcs	r2, r0
 800130a:	4323      	orrs	r3, r4
 800130c:	431a      	orrs	r2, r3
 800130e:	465b      	mov	r3, fp
 8001310:	40cb      	lsrs	r3, r1
 8001312:	0751      	lsls	r1, r2, #29
 8001314:	d009      	beq.n	800132a <__aeabi_ddiv+0x4ce>
 8001316:	210f      	movs	r1, #15
 8001318:	4011      	ands	r1, r2
 800131a:	2904      	cmp	r1, #4
 800131c:	d005      	beq.n	800132a <__aeabi_ddiv+0x4ce>
 800131e:	1d11      	adds	r1, r2, #4
 8001320:	4291      	cmp	r1, r2
 8001322:	4192      	sbcs	r2, r2
 8001324:	4252      	negs	r2, r2
 8001326:	189b      	adds	r3, r3, r2
 8001328:	000a      	movs	r2, r1
 800132a:	0219      	lsls	r1, r3, #8
 800132c:	d400      	bmi.n	8001330 <__aeabi_ddiv+0x4d4>
 800132e:	e09b      	b.n	8001468 <__aeabi_ddiv+0x60c>
 8001330:	2200      	movs	r2, #0
 8001332:	2301      	movs	r3, #1
 8001334:	2400      	movs	r4, #0
 8001336:	4690      	mov	r8, r2
 8001338:	e5fc      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 800133a:	210f      	movs	r1, #15
 800133c:	4011      	ands	r1, r2
 800133e:	2904      	cmp	r1, #4
 8001340:	d100      	bne.n	8001344 <__aeabi_ddiv+0x4e8>
 8001342:	e773      	b.n	800122c <__aeabi_ddiv+0x3d0>
 8001344:	1d11      	adds	r1, r2, #4
 8001346:	4291      	cmp	r1, r2
 8001348:	4192      	sbcs	r2, r2
 800134a:	4252      	negs	r2, r2
 800134c:	002e      	movs	r6, r5
 800134e:	08c9      	lsrs	r1, r1, #3
 8001350:	4493      	add	fp, r2
 8001352:	e76d      	b.n	8001230 <__aeabi_ddiv+0x3d4>
 8001354:	9b00      	ldr	r3, [sp, #0]
 8001356:	3d01      	subs	r5, #1
 8001358:	469c      	mov	ip, r3
 800135a:	4461      	add	r1, ip
 800135c:	428b      	cmp	r3, r1
 800135e:	d900      	bls.n	8001362 <__aeabi_ddiv+0x506>
 8001360:	e72c      	b.n	80011bc <__aeabi_ddiv+0x360>
 8001362:	428a      	cmp	r2, r1
 8001364:	d800      	bhi.n	8001368 <__aeabi_ddiv+0x50c>
 8001366:	e729      	b.n	80011bc <__aeabi_ddiv+0x360>
 8001368:	1e85      	subs	r5, r0, #2
 800136a:	4461      	add	r1, ip
 800136c:	e726      	b.n	80011bc <__aeabi_ddiv+0x360>
 800136e:	9900      	ldr	r1, [sp, #0]
 8001370:	3b01      	subs	r3, #1
 8001372:	468c      	mov	ip, r1
 8001374:	4464      	add	r4, ip
 8001376:	42a1      	cmp	r1, r4
 8001378:	d900      	bls.n	800137c <__aeabi_ddiv+0x520>
 800137a:	e72d      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 800137c:	42a2      	cmp	r2, r4
 800137e:	d800      	bhi.n	8001382 <__aeabi_ddiv+0x526>
 8001380:	e72a      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 8001382:	1e83      	subs	r3, r0, #2
 8001384:	4464      	add	r4, ip
 8001386:	e727      	b.n	80011d8 <__aeabi_ddiv+0x37c>
 8001388:	4287      	cmp	r7, r0
 800138a:	d000      	beq.n	800138e <__aeabi_ddiv+0x532>
 800138c:	e6fe      	b.n	800118c <__aeabi_ddiv+0x330>
 800138e:	45a9      	cmp	r9, r5
 8001390:	d900      	bls.n	8001394 <__aeabi_ddiv+0x538>
 8001392:	e6fb      	b.n	800118c <__aeabi_ddiv+0x330>
 8001394:	e6f5      	b.n	8001182 <__aeabi_ddiv+0x326>
 8001396:	42a2      	cmp	r2, r4
 8001398:	d800      	bhi.n	800139c <__aeabi_ddiv+0x540>
 800139a:	e6b9      	b.n	8001110 <__aeabi_ddiv+0x2b4>
 800139c:	1e83      	subs	r3, r0, #2
 800139e:	4464      	add	r4, ip
 80013a0:	e6b6      	b.n	8001110 <__aeabi_ddiv+0x2b4>
 80013a2:	428a      	cmp	r2, r1
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x54c>
 80013a6:	e69f      	b.n	80010e8 <__aeabi_ddiv+0x28c>
 80013a8:	46bc      	mov	ip, r7
 80013aa:	1e83      	subs	r3, r0, #2
 80013ac:	4698      	mov	r8, r3
 80013ae:	4461      	add	r1, ip
 80013b0:	e69a      	b.n	80010e8 <__aeabi_ddiv+0x28c>
 80013b2:	000a      	movs	r2, r1
 80013b4:	4284      	cmp	r4, r0
 80013b6:	d000      	beq.n	80013ba <__aeabi_ddiv+0x55e>
 80013b8:	e72e      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 80013ba:	454b      	cmp	r3, r9
 80013bc:	d000      	beq.n	80013c0 <__aeabi_ddiv+0x564>
 80013be:	e72b      	b.n	8001218 <__aeabi_ddiv+0x3bc>
 80013c0:	0035      	movs	r5, r6
 80013c2:	e72c      	b.n	800121e <__aeabi_ddiv+0x3c2>
 80013c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001470 <__aeabi_ddiv+0x614>)
 80013c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001484 <__aeabi_ddiv+0x628>)
 80013c8:	4453      	add	r3, sl
 80013ca:	4592      	cmp	sl, r2
 80013cc:	db43      	blt.n	8001456 <__aeabi_ddiv+0x5fa>
 80013ce:	2201      	movs	r2, #1
 80013d0:	2100      	movs	r1, #0
 80013d2:	4493      	add	fp, r2
 80013d4:	e72c      	b.n	8001230 <__aeabi_ddiv+0x3d4>
 80013d6:	42ac      	cmp	r4, r5
 80013d8:	d800      	bhi.n	80013dc <__aeabi_ddiv+0x580>
 80013da:	e6d7      	b.n	800118c <__aeabi_ddiv+0x330>
 80013dc:	2302      	movs	r3, #2
 80013de:	425b      	negs	r3, r3
 80013e0:	469c      	mov	ip, r3
 80013e2:	9900      	ldr	r1, [sp, #0]
 80013e4:	444d      	add	r5, r9
 80013e6:	454d      	cmp	r5, r9
 80013e8:	419b      	sbcs	r3, r3
 80013ea:	44e3      	add	fp, ip
 80013ec:	468c      	mov	ip, r1
 80013ee:	425b      	negs	r3, r3
 80013f0:	4463      	add	r3, ip
 80013f2:	18c0      	adds	r0, r0, r3
 80013f4:	e6cc      	b.n	8001190 <__aeabi_ddiv+0x334>
 80013f6:	201f      	movs	r0, #31
 80013f8:	4240      	negs	r0, r0
 80013fa:	1ac3      	subs	r3, r0, r3
 80013fc:	4658      	mov	r0, fp
 80013fe:	40d8      	lsrs	r0, r3
 8001400:	2920      	cmp	r1, #32
 8001402:	d004      	beq.n	800140e <__aeabi_ddiv+0x5b2>
 8001404:	4659      	mov	r1, fp
 8001406:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <__aeabi_ddiv+0x62c>)
 8001408:	4453      	add	r3, sl
 800140a:	4099      	lsls	r1, r3
 800140c:	430a      	orrs	r2, r1
 800140e:	1e53      	subs	r3, r2, #1
 8001410:	419a      	sbcs	r2, r3
 8001412:	2307      	movs	r3, #7
 8001414:	0019      	movs	r1, r3
 8001416:	4302      	orrs	r2, r0
 8001418:	2400      	movs	r4, #0
 800141a:	4011      	ands	r1, r2
 800141c:	4213      	tst	r3, r2
 800141e:	d009      	beq.n	8001434 <__aeabi_ddiv+0x5d8>
 8001420:	3308      	adds	r3, #8
 8001422:	4013      	ands	r3, r2
 8001424:	2b04      	cmp	r3, #4
 8001426:	d01d      	beq.n	8001464 <__aeabi_ddiv+0x608>
 8001428:	1d13      	adds	r3, r2, #4
 800142a:	4293      	cmp	r3, r2
 800142c:	4189      	sbcs	r1, r1
 800142e:	001a      	movs	r2, r3
 8001430:	4249      	negs	r1, r1
 8001432:	0749      	lsls	r1, r1, #29
 8001434:	08d2      	lsrs	r2, r2, #3
 8001436:	430a      	orrs	r2, r1
 8001438:	4690      	mov	r8, r2
 800143a:	2300      	movs	r3, #0
 800143c:	e57a      	b.n	8000f34 <__aeabi_ddiv+0xd8>
 800143e:	4649      	mov	r1, r9
 8001440:	9f00      	ldr	r7, [sp, #0]
 8001442:	004d      	lsls	r5, r1, #1
 8001444:	454d      	cmp	r5, r9
 8001446:	4189      	sbcs	r1, r1
 8001448:	46bc      	mov	ip, r7
 800144a:	4249      	negs	r1, r1
 800144c:	4461      	add	r1, ip
 800144e:	46a9      	mov	r9, r5
 8001450:	3a02      	subs	r2, #2
 8001452:	1864      	adds	r4, r4, r1
 8001454:	e7ae      	b.n	80013b4 <__aeabi_ddiv+0x558>
 8001456:	2201      	movs	r2, #1
 8001458:	4252      	negs	r2, r2
 800145a:	e746      	b.n	80012ea <__aeabi_ddiv+0x48e>
 800145c:	4599      	cmp	r9, r3
 800145e:	d3ee      	bcc.n	800143e <__aeabi_ddiv+0x5e2>
 8001460:	000a      	movs	r2, r1
 8001462:	e7aa      	b.n	80013ba <__aeabi_ddiv+0x55e>
 8001464:	2100      	movs	r1, #0
 8001466:	e7e5      	b.n	8001434 <__aeabi_ddiv+0x5d8>
 8001468:	0759      	lsls	r1, r3, #29
 800146a:	025b      	lsls	r3, r3, #9
 800146c:	0b1c      	lsrs	r4, r3, #12
 800146e:	e7e1      	b.n	8001434 <__aeabi_ddiv+0x5d8>
 8001470:	000003ff 	.word	0x000003ff
 8001474:	feffffff 	.word	0xfeffffff
 8001478:	000007fe 	.word	0x000007fe
 800147c:	000007ff 	.word	0x000007ff
 8001480:	0000041e 	.word	0x0000041e
 8001484:	fffffc02 	.word	0xfffffc02
 8001488:	0000043e 	.word	0x0000043e

0800148c <__eqdf2>:
 800148c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800148e:	4657      	mov	r7, sl
 8001490:	46de      	mov	lr, fp
 8001492:	464e      	mov	r6, r9
 8001494:	4645      	mov	r5, r8
 8001496:	b5e0      	push	{r5, r6, r7, lr}
 8001498:	000d      	movs	r5, r1
 800149a:	0004      	movs	r4, r0
 800149c:	0fe8      	lsrs	r0, r5, #31
 800149e:	4683      	mov	fp, r0
 80014a0:	0309      	lsls	r1, r1, #12
 80014a2:	0fd8      	lsrs	r0, r3, #31
 80014a4:	0b09      	lsrs	r1, r1, #12
 80014a6:	4682      	mov	sl, r0
 80014a8:	4819      	ldr	r0, [pc, #100]	@ (8001510 <__eqdf2+0x84>)
 80014aa:	468c      	mov	ip, r1
 80014ac:	031f      	lsls	r7, r3, #12
 80014ae:	0069      	lsls	r1, r5, #1
 80014b0:	005e      	lsls	r6, r3, #1
 80014b2:	0d49      	lsrs	r1, r1, #21
 80014b4:	0b3f      	lsrs	r7, r7, #12
 80014b6:	0d76      	lsrs	r6, r6, #21
 80014b8:	4281      	cmp	r1, r0
 80014ba:	d018      	beq.n	80014ee <__eqdf2+0x62>
 80014bc:	4286      	cmp	r6, r0
 80014be:	d00f      	beq.n	80014e0 <__eqdf2+0x54>
 80014c0:	2001      	movs	r0, #1
 80014c2:	42b1      	cmp	r1, r6
 80014c4:	d10d      	bne.n	80014e2 <__eqdf2+0x56>
 80014c6:	45bc      	cmp	ip, r7
 80014c8:	d10b      	bne.n	80014e2 <__eqdf2+0x56>
 80014ca:	4294      	cmp	r4, r2
 80014cc:	d109      	bne.n	80014e2 <__eqdf2+0x56>
 80014ce:	45d3      	cmp	fp, sl
 80014d0:	d01c      	beq.n	800150c <__eqdf2+0x80>
 80014d2:	2900      	cmp	r1, #0
 80014d4:	d105      	bne.n	80014e2 <__eqdf2+0x56>
 80014d6:	4660      	mov	r0, ip
 80014d8:	4320      	orrs	r0, r4
 80014da:	1e43      	subs	r3, r0, #1
 80014dc:	4198      	sbcs	r0, r3
 80014de:	e000      	b.n	80014e2 <__eqdf2+0x56>
 80014e0:	2001      	movs	r0, #1
 80014e2:	bcf0      	pop	{r4, r5, r6, r7}
 80014e4:	46bb      	mov	fp, r7
 80014e6:	46b2      	mov	sl, r6
 80014e8:	46a9      	mov	r9, r5
 80014ea:	46a0      	mov	r8, r4
 80014ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ee:	2001      	movs	r0, #1
 80014f0:	428e      	cmp	r6, r1
 80014f2:	d1f6      	bne.n	80014e2 <__eqdf2+0x56>
 80014f4:	4661      	mov	r1, ip
 80014f6:	4339      	orrs	r1, r7
 80014f8:	000f      	movs	r7, r1
 80014fa:	4317      	orrs	r7, r2
 80014fc:	4327      	orrs	r7, r4
 80014fe:	d1f0      	bne.n	80014e2 <__eqdf2+0x56>
 8001500:	465b      	mov	r3, fp
 8001502:	4652      	mov	r2, sl
 8001504:	1a98      	subs	r0, r3, r2
 8001506:	1e43      	subs	r3, r0, #1
 8001508:	4198      	sbcs	r0, r3
 800150a:	e7ea      	b.n	80014e2 <__eqdf2+0x56>
 800150c:	2000      	movs	r0, #0
 800150e:	e7e8      	b.n	80014e2 <__eqdf2+0x56>
 8001510:	000007ff 	.word	0x000007ff

08001514 <__gedf2>:
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	4657      	mov	r7, sl
 8001518:	464e      	mov	r6, r9
 800151a:	4645      	mov	r5, r8
 800151c:	46de      	mov	lr, fp
 800151e:	b5e0      	push	{r5, r6, r7, lr}
 8001520:	000d      	movs	r5, r1
 8001522:	030e      	lsls	r6, r1, #12
 8001524:	0049      	lsls	r1, r1, #1
 8001526:	0d49      	lsrs	r1, r1, #21
 8001528:	468a      	mov	sl, r1
 800152a:	0fdf      	lsrs	r7, r3, #31
 800152c:	0fe9      	lsrs	r1, r5, #31
 800152e:	46bc      	mov	ip, r7
 8001530:	b083      	sub	sp, #12
 8001532:	4f2f      	ldr	r7, [pc, #188]	@ (80015f0 <__gedf2+0xdc>)
 8001534:	0004      	movs	r4, r0
 8001536:	4680      	mov	r8, r0
 8001538:	9101      	str	r1, [sp, #4]
 800153a:	0058      	lsls	r0, r3, #1
 800153c:	0319      	lsls	r1, r3, #12
 800153e:	4691      	mov	r9, r2
 8001540:	0b36      	lsrs	r6, r6, #12
 8001542:	0b09      	lsrs	r1, r1, #12
 8001544:	0d40      	lsrs	r0, r0, #21
 8001546:	45ba      	cmp	sl, r7
 8001548:	d01d      	beq.n	8001586 <__gedf2+0x72>
 800154a:	42b8      	cmp	r0, r7
 800154c:	d00d      	beq.n	800156a <__gedf2+0x56>
 800154e:	4657      	mov	r7, sl
 8001550:	2f00      	cmp	r7, #0
 8001552:	d12a      	bne.n	80015aa <__gedf2+0x96>
 8001554:	4334      	orrs	r4, r6
 8001556:	2800      	cmp	r0, #0
 8001558:	d124      	bne.n	80015a4 <__gedf2+0x90>
 800155a:	430a      	orrs	r2, r1
 800155c:	d036      	beq.n	80015cc <__gedf2+0xb8>
 800155e:	2c00      	cmp	r4, #0
 8001560:	d141      	bne.n	80015e6 <__gedf2+0xd2>
 8001562:	4663      	mov	r3, ip
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	3801      	subs	r0, #1
 8001568:	e015      	b.n	8001596 <__gedf2+0x82>
 800156a:	4311      	orrs	r1, r2
 800156c:	d138      	bne.n	80015e0 <__gedf2+0xcc>
 800156e:	4653      	mov	r3, sl
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <__gedf2+0x64>
 8001574:	4326      	orrs	r6, r4
 8001576:	d0f4      	beq.n	8001562 <__gedf2+0x4e>
 8001578:	9b01      	ldr	r3, [sp, #4]
 800157a:	4563      	cmp	r3, ip
 800157c:	d107      	bne.n	800158e <__gedf2+0x7a>
 800157e:	9b01      	ldr	r3, [sp, #4]
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	3801      	subs	r0, #1
 8001584:	e007      	b.n	8001596 <__gedf2+0x82>
 8001586:	4326      	orrs	r6, r4
 8001588:	d12a      	bne.n	80015e0 <__gedf2+0xcc>
 800158a:	4550      	cmp	r0, sl
 800158c:	d021      	beq.n	80015d2 <__gedf2+0xbe>
 800158e:	2001      	movs	r0, #1
 8001590:	9b01      	ldr	r3, [sp, #4]
 8001592:	425f      	negs	r7, r3
 8001594:	4338      	orrs	r0, r7
 8001596:	b003      	add	sp, #12
 8001598:	bcf0      	pop	{r4, r5, r6, r7}
 800159a:	46bb      	mov	fp, r7
 800159c:	46b2      	mov	sl, r6
 800159e:	46a9      	mov	r9, r5
 80015a0:	46a0      	mov	r8, r4
 80015a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a4:	2c00      	cmp	r4, #0
 80015a6:	d0dc      	beq.n	8001562 <__gedf2+0x4e>
 80015a8:	e7e6      	b.n	8001578 <__gedf2+0x64>
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d0ef      	beq.n	800158e <__gedf2+0x7a>
 80015ae:	9b01      	ldr	r3, [sp, #4]
 80015b0:	4563      	cmp	r3, ip
 80015b2:	d1ec      	bne.n	800158e <__gedf2+0x7a>
 80015b4:	4582      	cmp	sl, r0
 80015b6:	dcea      	bgt.n	800158e <__gedf2+0x7a>
 80015b8:	dbe1      	blt.n	800157e <__gedf2+0x6a>
 80015ba:	428e      	cmp	r6, r1
 80015bc:	d8e7      	bhi.n	800158e <__gedf2+0x7a>
 80015be:	d1de      	bne.n	800157e <__gedf2+0x6a>
 80015c0:	45c8      	cmp	r8, r9
 80015c2:	d8e4      	bhi.n	800158e <__gedf2+0x7a>
 80015c4:	2000      	movs	r0, #0
 80015c6:	45c8      	cmp	r8, r9
 80015c8:	d2e5      	bcs.n	8001596 <__gedf2+0x82>
 80015ca:	e7d8      	b.n	800157e <__gedf2+0x6a>
 80015cc:	2c00      	cmp	r4, #0
 80015ce:	d0e2      	beq.n	8001596 <__gedf2+0x82>
 80015d0:	e7dd      	b.n	800158e <__gedf2+0x7a>
 80015d2:	4311      	orrs	r1, r2
 80015d4:	d104      	bne.n	80015e0 <__gedf2+0xcc>
 80015d6:	9b01      	ldr	r3, [sp, #4]
 80015d8:	4563      	cmp	r3, ip
 80015da:	d1d8      	bne.n	800158e <__gedf2+0x7a>
 80015dc:	2000      	movs	r0, #0
 80015de:	e7da      	b.n	8001596 <__gedf2+0x82>
 80015e0:	2002      	movs	r0, #2
 80015e2:	4240      	negs	r0, r0
 80015e4:	e7d7      	b.n	8001596 <__gedf2+0x82>
 80015e6:	9b01      	ldr	r3, [sp, #4]
 80015e8:	4563      	cmp	r3, ip
 80015ea:	d0e6      	beq.n	80015ba <__gedf2+0xa6>
 80015ec:	e7cf      	b.n	800158e <__gedf2+0x7a>
 80015ee:	46c0      	nop			@ (mov r8, r8)
 80015f0:	000007ff 	.word	0x000007ff

080015f4 <__ledf2>:
 80015f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f6:	4657      	mov	r7, sl
 80015f8:	464e      	mov	r6, r9
 80015fa:	4645      	mov	r5, r8
 80015fc:	46de      	mov	lr, fp
 80015fe:	b5e0      	push	{r5, r6, r7, lr}
 8001600:	000d      	movs	r5, r1
 8001602:	030e      	lsls	r6, r1, #12
 8001604:	0049      	lsls	r1, r1, #1
 8001606:	0d49      	lsrs	r1, r1, #21
 8001608:	468a      	mov	sl, r1
 800160a:	0fdf      	lsrs	r7, r3, #31
 800160c:	0fe9      	lsrs	r1, r5, #31
 800160e:	46bc      	mov	ip, r7
 8001610:	b083      	sub	sp, #12
 8001612:	4f2e      	ldr	r7, [pc, #184]	@ (80016cc <__ledf2+0xd8>)
 8001614:	0004      	movs	r4, r0
 8001616:	4680      	mov	r8, r0
 8001618:	9101      	str	r1, [sp, #4]
 800161a:	0058      	lsls	r0, r3, #1
 800161c:	0319      	lsls	r1, r3, #12
 800161e:	4691      	mov	r9, r2
 8001620:	0b36      	lsrs	r6, r6, #12
 8001622:	0b09      	lsrs	r1, r1, #12
 8001624:	0d40      	lsrs	r0, r0, #21
 8001626:	45ba      	cmp	sl, r7
 8001628:	d01e      	beq.n	8001668 <__ledf2+0x74>
 800162a:	42b8      	cmp	r0, r7
 800162c:	d00d      	beq.n	800164a <__ledf2+0x56>
 800162e:	4657      	mov	r7, sl
 8001630:	2f00      	cmp	r7, #0
 8001632:	d127      	bne.n	8001684 <__ledf2+0x90>
 8001634:	4334      	orrs	r4, r6
 8001636:	2800      	cmp	r0, #0
 8001638:	d133      	bne.n	80016a2 <__ledf2+0xae>
 800163a:	430a      	orrs	r2, r1
 800163c:	d034      	beq.n	80016a8 <__ledf2+0xb4>
 800163e:	2c00      	cmp	r4, #0
 8001640:	d140      	bne.n	80016c4 <__ledf2+0xd0>
 8001642:	4663      	mov	r3, ip
 8001644:	0058      	lsls	r0, r3, #1
 8001646:	3801      	subs	r0, #1
 8001648:	e015      	b.n	8001676 <__ledf2+0x82>
 800164a:	4311      	orrs	r1, r2
 800164c:	d112      	bne.n	8001674 <__ledf2+0x80>
 800164e:	4653      	mov	r3, sl
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <__ledf2+0x64>
 8001654:	4326      	orrs	r6, r4
 8001656:	d0f4      	beq.n	8001642 <__ledf2+0x4e>
 8001658:	9b01      	ldr	r3, [sp, #4]
 800165a:	4563      	cmp	r3, ip
 800165c:	d01d      	beq.n	800169a <__ledf2+0xa6>
 800165e:	2001      	movs	r0, #1
 8001660:	9b01      	ldr	r3, [sp, #4]
 8001662:	425f      	negs	r7, r3
 8001664:	4338      	orrs	r0, r7
 8001666:	e006      	b.n	8001676 <__ledf2+0x82>
 8001668:	4326      	orrs	r6, r4
 800166a:	d103      	bne.n	8001674 <__ledf2+0x80>
 800166c:	4550      	cmp	r0, sl
 800166e:	d1f6      	bne.n	800165e <__ledf2+0x6a>
 8001670:	4311      	orrs	r1, r2
 8001672:	d01c      	beq.n	80016ae <__ledf2+0xba>
 8001674:	2002      	movs	r0, #2
 8001676:	b003      	add	sp, #12
 8001678:	bcf0      	pop	{r4, r5, r6, r7}
 800167a:	46bb      	mov	fp, r7
 800167c:	46b2      	mov	sl, r6
 800167e:	46a9      	mov	r9, r5
 8001680:	46a0      	mov	r8, r4
 8001682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001684:	2800      	cmp	r0, #0
 8001686:	d0ea      	beq.n	800165e <__ledf2+0x6a>
 8001688:	9b01      	ldr	r3, [sp, #4]
 800168a:	4563      	cmp	r3, ip
 800168c:	d1e7      	bne.n	800165e <__ledf2+0x6a>
 800168e:	4582      	cmp	sl, r0
 8001690:	dce5      	bgt.n	800165e <__ledf2+0x6a>
 8001692:	db02      	blt.n	800169a <__ledf2+0xa6>
 8001694:	428e      	cmp	r6, r1
 8001696:	d8e2      	bhi.n	800165e <__ledf2+0x6a>
 8001698:	d00e      	beq.n	80016b8 <__ledf2+0xc4>
 800169a:	9b01      	ldr	r3, [sp, #4]
 800169c:	0058      	lsls	r0, r3, #1
 800169e:	3801      	subs	r0, #1
 80016a0:	e7e9      	b.n	8001676 <__ledf2+0x82>
 80016a2:	2c00      	cmp	r4, #0
 80016a4:	d0cd      	beq.n	8001642 <__ledf2+0x4e>
 80016a6:	e7d7      	b.n	8001658 <__ledf2+0x64>
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d0e4      	beq.n	8001676 <__ledf2+0x82>
 80016ac:	e7d7      	b.n	800165e <__ledf2+0x6a>
 80016ae:	9b01      	ldr	r3, [sp, #4]
 80016b0:	2000      	movs	r0, #0
 80016b2:	4563      	cmp	r3, ip
 80016b4:	d0df      	beq.n	8001676 <__ledf2+0x82>
 80016b6:	e7d2      	b.n	800165e <__ledf2+0x6a>
 80016b8:	45c8      	cmp	r8, r9
 80016ba:	d8d0      	bhi.n	800165e <__ledf2+0x6a>
 80016bc:	2000      	movs	r0, #0
 80016be:	45c8      	cmp	r8, r9
 80016c0:	d2d9      	bcs.n	8001676 <__ledf2+0x82>
 80016c2:	e7ea      	b.n	800169a <__ledf2+0xa6>
 80016c4:	9b01      	ldr	r3, [sp, #4]
 80016c6:	4563      	cmp	r3, ip
 80016c8:	d0e4      	beq.n	8001694 <__ledf2+0xa0>
 80016ca:	e7c8      	b.n	800165e <__ledf2+0x6a>
 80016cc:	000007ff 	.word	0x000007ff

080016d0 <__aeabi_dmul>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	4657      	mov	r7, sl
 80016d4:	464e      	mov	r6, r9
 80016d6:	46de      	mov	lr, fp
 80016d8:	4645      	mov	r5, r8
 80016da:	b5e0      	push	{r5, r6, r7, lr}
 80016dc:	001f      	movs	r7, r3
 80016de:	030b      	lsls	r3, r1, #12
 80016e0:	0b1b      	lsrs	r3, r3, #12
 80016e2:	0016      	movs	r6, r2
 80016e4:	469a      	mov	sl, r3
 80016e6:	0fca      	lsrs	r2, r1, #31
 80016e8:	004b      	lsls	r3, r1, #1
 80016ea:	0004      	movs	r4, r0
 80016ec:	4691      	mov	r9, r2
 80016ee:	b085      	sub	sp, #20
 80016f0:	0d5b      	lsrs	r3, r3, #21
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dmul+0x26>
 80016f4:	e1cf      	b.n	8001a96 <__aeabi_dmul+0x3c6>
 80016f6:	4acd      	ldr	r2, [pc, #820]	@ (8001a2c <__aeabi_dmul+0x35c>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d055      	beq.n	80017a8 <__aeabi_dmul+0xd8>
 80016fc:	4651      	mov	r1, sl
 80016fe:	0f42      	lsrs	r2, r0, #29
 8001700:	00c9      	lsls	r1, r1, #3
 8001702:	430a      	orrs	r2, r1
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	0409      	lsls	r1, r1, #16
 8001708:	4311      	orrs	r1, r2
 800170a:	00c2      	lsls	r2, r0, #3
 800170c:	4690      	mov	r8, r2
 800170e:	4ac8      	ldr	r2, [pc, #800]	@ (8001a30 <__aeabi_dmul+0x360>)
 8001710:	468a      	mov	sl, r1
 8001712:	4693      	mov	fp, r2
 8001714:	449b      	add	fp, r3
 8001716:	2300      	movs	r3, #0
 8001718:	2500      	movs	r5, #0
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	033c      	lsls	r4, r7, #12
 800171e:	007b      	lsls	r3, r7, #1
 8001720:	0ffa      	lsrs	r2, r7, #31
 8001722:	9601      	str	r6, [sp, #4]
 8001724:	0b24      	lsrs	r4, r4, #12
 8001726:	0d5b      	lsrs	r3, r3, #21
 8001728:	9200      	str	r2, [sp, #0]
 800172a:	d100      	bne.n	800172e <__aeabi_dmul+0x5e>
 800172c:	e188      	b.n	8001a40 <__aeabi_dmul+0x370>
 800172e:	4abf      	ldr	r2, [pc, #764]	@ (8001a2c <__aeabi_dmul+0x35c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d100      	bne.n	8001736 <__aeabi_dmul+0x66>
 8001734:	e092      	b.n	800185c <__aeabi_dmul+0x18c>
 8001736:	4abe      	ldr	r2, [pc, #760]	@ (8001a30 <__aeabi_dmul+0x360>)
 8001738:	4694      	mov	ip, r2
 800173a:	4463      	add	r3, ip
 800173c:	449b      	add	fp, r3
 800173e:	2d0a      	cmp	r5, #10
 8001740:	dc42      	bgt.n	80017c8 <__aeabi_dmul+0xf8>
 8001742:	00e4      	lsls	r4, r4, #3
 8001744:	0f73      	lsrs	r3, r6, #29
 8001746:	4323      	orrs	r3, r4
 8001748:	2480      	movs	r4, #128	@ 0x80
 800174a:	4649      	mov	r1, r9
 800174c:	0424      	lsls	r4, r4, #16
 800174e:	431c      	orrs	r4, r3
 8001750:	00f3      	lsls	r3, r6, #3
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	9b00      	ldr	r3, [sp, #0]
 8001756:	2000      	movs	r0, #0
 8001758:	4059      	eors	r1, r3
 800175a:	b2cb      	uxtb	r3, r1
 800175c:	9303      	str	r3, [sp, #12]
 800175e:	2d02      	cmp	r5, #2
 8001760:	dc00      	bgt.n	8001764 <__aeabi_dmul+0x94>
 8001762:	e094      	b.n	800188e <__aeabi_dmul+0x1be>
 8001764:	2301      	movs	r3, #1
 8001766:	40ab      	lsls	r3, r5
 8001768:	001d      	movs	r5, r3
 800176a:	23a6      	movs	r3, #166	@ 0xa6
 800176c:	002a      	movs	r2, r5
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	401a      	ands	r2, r3
 8001772:	421d      	tst	r5, r3
 8001774:	d000      	beq.n	8001778 <__aeabi_dmul+0xa8>
 8001776:	e229      	b.n	8001bcc <__aeabi_dmul+0x4fc>
 8001778:	2390      	movs	r3, #144	@ 0x90
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	421d      	tst	r5, r3
 800177e:	d100      	bne.n	8001782 <__aeabi_dmul+0xb2>
 8001780:	e24d      	b.n	8001c1e <__aeabi_dmul+0x54e>
 8001782:	2300      	movs	r3, #0
 8001784:	2480      	movs	r4, #128	@ 0x80
 8001786:	4699      	mov	r9, r3
 8001788:	0324      	lsls	r4, r4, #12
 800178a:	4ba8      	ldr	r3, [pc, #672]	@ (8001a2c <__aeabi_dmul+0x35c>)
 800178c:	0010      	movs	r0, r2
 800178e:	464a      	mov	r2, r9
 8001790:	051b      	lsls	r3, r3, #20
 8001792:	4323      	orrs	r3, r4
 8001794:	07d2      	lsls	r2, r2, #31
 8001796:	4313      	orrs	r3, r2
 8001798:	0019      	movs	r1, r3
 800179a:	b005      	add	sp, #20
 800179c:	bcf0      	pop	{r4, r5, r6, r7}
 800179e:	46bb      	mov	fp, r7
 80017a0:	46b2      	mov	sl, r6
 80017a2:	46a9      	mov	r9, r5
 80017a4:	46a0      	mov	r8, r4
 80017a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a8:	4652      	mov	r2, sl
 80017aa:	4302      	orrs	r2, r0
 80017ac:	4690      	mov	r8, r2
 80017ae:	d000      	beq.n	80017b2 <__aeabi_dmul+0xe2>
 80017b0:	e1ac      	b.n	8001b0c <__aeabi_dmul+0x43c>
 80017b2:	469b      	mov	fp, r3
 80017b4:	2302      	movs	r3, #2
 80017b6:	4692      	mov	sl, r2
 80017b8:	2508      	movs	r5, #8
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	e7ae      	b.n	800171c <__aeabi_dmul+0x4c>
 80017be:	9b00      	ldr	r3, [sp, #0]
 80017c0:	46a2      	mov	sl, r4
 80017c2:	4699      	mov	r9, r3
 80017c4:	9b01      	ldr	r3, [sp, #4]
 80017c6:	4698      	mov	r8, r3
 80017c8:	9b02      	ldr	r3, [sp, #8]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dmul+0x100>
 80017ce:	e1ca      	b.n	8001b66 <__aeabi_dmul+0x496>
 80017d0:	2b03      	cmp	r3, #3
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dmul+0x106>
 80017d4:	e192      	b.n	8001afc <__aeabi_dmul+0x42c>
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d110      	bne.n	80017fc <__aeabi_dmul+0x12c>
 80017da:	2300      	movs	r3, #0
 80017dc:	2400      	movs	r4, #0
 80017de:	2200      	movs	r2, #0
 80017e0:	e7d4      	b.n	800178c <__aeabi_dmul+0xbc>
 80017e2:	2201      	movs	r2, #1
 80017e4:	087b      	lsrs	r3, r7, #1
 80017e6:	403a      	ands	r2, r7
 80017e8:	4313      	orrs	r3, r2
 80017ea:	4652      	mov	r2, sl
 80017ec:	07d2      	lsls	r2, r2, #31
 80017ee:	4313      	orrs	r3, r2
 80017f0:	4698      	mov	r8, r3
 80017f2:	4653      	mov	r3, sl
 80017f4:	085b      	lsrs	r3, r3, #1
 80017f6:	469a      	mov	sl, r3
 80017f8:	9b03      	ldr	r3, [sp, #12]
 80017fa:	4699      	mov	r9, r3
 80017fc:	465b      	mov	r3, fp
 80017fe:	1c58      	adds	r0, r3, #1
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	445b      	add	r3, fp
 8001806:	2b00      	cmp	r3, #0
 8001808:	dc00      	bgt.n	800180c <__aeabi_dmul+0x13c>
 800180a:	e1b1      	b.n	8001b70 <__aeabi_dmul+0x4a0>
 800180c:	4642      	mov	r2, r8
 800180e:	0752      	lsls	r2, r2, #29
 8001810:	d00b      	beq.n	800182a <__aeabi_dmul+0x15a>
 8001812:	220f      	movs	r2, #15
 8001814:	4641      	mov	r1, r8
 8001816:	400a      	ands	r2, r1
 8001818:	2a04      	cmp	r2, #4
 800181a:	d006      	beq.n	800182a <__aeabi_dmul+0x15a>
 800181c:	4642      	mov	r2, r8
 800181e:	1d11      	adds	r1, r2, #4
 8001820:	4541      	cmp	r1, r8
 8001822:	4192      	sbcs	r2, r2
 8001824:	4688      	mov	r8, r1
 8001826:	4252      	negs	r2, r2
 8001828:	4492      	add	sl, r2
 800182a:	4652      	mov	r2, sl
 800182c:	01d2      	lsls	r2, r2, #7
 800182e:	d506      	bpl.n	800183e <__aeabi_dmul+0x16e>
 8001830:	4652      	mov	r2, sl
 8001832:	4b80      	ldr	r3, [pc, #512]	@ (8001a34 <__aeabi_dmul+0x364>)
 8001834:	401a      	ands	r2, r3
 8001836:	2380      	movs	r3, #128	@ 0x80
 8001838:	4692      	mov	sl, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	18c3      	adds	r3, r0, r3
 800183e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a38 <__aeabi_dmul+0x368>)
 8001840:	4293      	cmp	r3, r2
 8001842:	dd00      	ble.n	8001846 <__aeabi_dmul+0x176>
 8001844:	e18f      	b.n	8001b66 <__aeabi_dmul+0x496>
 8001846:	4642      	mov	r2, r8
 8001848:	08d1      	lsrs	r1, r2, #3
 800184a:	4652      	mov	r2, sl
 800184c:	0752      	lsls	r2, r2, #29
 800184e:	430a      	orrs	r2, r1
 8001850:	4651      	mov	r1, sl
 8001852:	055b      	lsls	r3, r3, #21
 8001854:	024c      	lsls	r4, r1, #9
 8001856:	0b24      	lsrs	r4, r4, #12
 8001858:	0d5b      	lsrs	r3, r3, #21
 800185a:	e797      	b.n	800178c <__aeabi_dmul+0xbc>
 800185c:	4b73      	ldr	r3, [pc, #460]	@ (8001a2c <__aeabi_dmul+0x35c>)
 800185e:	4326      	orrs	r6, r4
 8001860:	469c      	mov	ip, r3
 8001862:	44e3      	add	fp, ip
 8001864:	2e00      	cmp	r6, #0
 8001866:	d100      	bne.n	800186a <__aeabi_dmul+0x19a>
 8001868:	e16f      	b.n	8001b4a <__aeabi_dmul+0x47a>
 800186a:	2303      	movs	r3, #3
 800186c:	4649      	mov	r1, r9
 800186e:	431d      	orrs	r5, r3
 8001870:	9b00      	ldr	r3, [sp, #0]
 8001872:	4059      	eors	r1, r3
 8001874:	b2cb      	uxtb	r3, r1
 8001876:	9303      	str	r3, [sp, #12]
 8001878:	2d0a      	cmp	r5, #10
 800187a:	dd00      	ble.n	800187e <__aeabi_dmul+0x1ae>
 800187c:	e133      	b.n	8001ae6 <__aeabi_dmul+0x416>
 800187e:	2301      	movs	r3, #1
 8001880:	40ab      	lsls	r3, r5
 8001882:	001d      	movs	r5, r3
 8001884:	2303      	movs	r3, #3
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2288      	movs	r2, #136	@ 0x88
 800188a:	422a      	tst	r2, r5
 800188c:	d197      	bne.n	80017be <__aeabi_dmul+0xee>
 800188e:	4642      	mov	r2, r8
 8001890:	4643      	mov	r3, r8
 8001892:	0412      	lsls	r2, r2, #16
 8001894:	0c12      	lsrs	r2, r2, #16
 8001896:	0016      	movs	r6, r2
 8001898:	9801      	ldr	r0, [sp, #4]
 800189a:	0c1d      	lsrs	r5, r3, #16
 800189c:	0c03      	lsrs	r3, r0, #16
 800189e:	0400      	lsls	r0, r0, #16
 80018a0:	0c00      	lsrs	r0, r0, #16
 80018a2:	4346      	muls	r6, r0
 80018a4:	46b4      	mov	ip, r6
 80018a6:	001e      	movs	r6, r3
 80018a8:	436e      	muls	r6, r5
 80018aa:	9600      	str	r6, [sp, #0]
 80018ac:	0016      	movs	r6, r2
 80018ae:	0007      	movs	r7, r0
 80018b0:	435e      	muls	r6, r3
 80018b2:	4661      	mov	r1, ip
 80018b4:	46b0      	mov	r8, r6
 80018b6:	436f      	muls	r7, r5
 80018b8:	0c0e      	lsrs	r6, r1, #16
 80018ba:	44b8      	add	r8, r7
 80018bc:	4446      	add	r6, r8
 80018be:	42b7      	cmp	r7, r6
 80018c0:	d905      	bls.n	80018ce <__aeabi_dmul+0x1fe>
 80018c2:	2180      	movs	r1, #128	@ 0x80
 80018c4:	0249      	lsls	r1, r1, #9
 80018c6:	4688      	mov	r8, r1
 80018c8:	9f00      	ldr	r7, [sp, #0]
 80018ca:	4447      	add	r7, r8
 80018cc:	9700      	str	r7, [sp, #0]
 80018ce:	4661      	mov	r1, ip
 80018d0:	0409      	lsls	r1, r1, #16
 80018d2:	0c09      	lsrs	r1, r1, #16
 80018d4:	0c37      	lsrs	r7, r6, #16
 80018d6:	0436      	lsls	r6, r6, #16
 80018d8:	468c      	mov	ip, r1
 80018da:	0031      	movs	r1, r6
 80018dc:	4461      	add	r1, ip
 80018de:	9101      	str	r1, [sp, #4]
 80018e0:	0011      	movs	r1, r2
 80018e2:	0c26      	lsrs	r6, r4, #16
 80018e4:	0424      	lsls	r4, r4, #16
 80018e6:	0c24      	lsrs	r4, r4, #16
 80018e8:	4361      	muls	r1, r4
 80018ea:	468c      	mov	ip, r1
 80018ec:	0021      	movs	r1, r4
 80018ee:	4369      	muls	r1, r5
 80018f0:	4689      	mov	r9, r1
 80018f2:	4661      	mov	r1, ip
 80018f4:	0c09      	lsrs	r1, r1, #16
 80018f6:	4688      	mov	r8, r1
 80018f8:	4372      	muls	r2, r6
 80018fa:	444a      	add	r2, r9
 80018fc:	4442      	add	r2, r8
 80018fe:	4375      	muls	r5, r6
 8001900:	4591      	cmp	r9, r2
 8001902:	d903      	bls.n	800190c <__aeabi_dmul+0x23c>
 8001904:	2180      	movs	r1, #128	@ 0x80
 8001906:	0249      	lsls	r1, r1, #9
 8001908:	4688      	mov	r8, r1
 800190a:	4445      	add	r5, r8
 800190c:	0c11      	lsrs	r1, r2, #16
 800190e:	4688      	mov	r8, r1
 8001910:	4661      	mov	r1, ip
 8001912:	0409      	lsls	r1, r1, #16
 8001914:	0c09      	lsrs	r1, r1, #16
 8001916:	468c      	mov	ip, r1
 8001918:	0412      	lsls	r2, r2, #16
 800191a:	4462      	add	r2, ip
 800191c:	18b9      	adds	r1, r7, r2
 800191e:	9102      	str	r1, [sp, #8]
 8001920:	4651      	mov	r1, sl
 8001922:	0c09      	lsrs	r1, r1, #16
 8001924:	468c      	mov	ip, r1
 8001926:	4651      	mov	r1, sl
 8001928:	040f      	lsls	r7, r1, #16
 800192a:	0c3f      	lsrs	r7, r7, #16
 800192c:	0039      	movs	r1, r7
 800192e:	4341      	muls	r1, r0
 8001930:	4445      	add	r5, r8
 8001932:	4688      	mov	r8, r1
 8001934:	4661      	mov	r1, ip
 8001936:	4341      	muls	r1, r0
 8001938:	468a      	mov	sl, r1
 800193a:	4641      	mov	r1, r8
 800193c:	4660      	mov	r0, ip
 800193e:	0c09      	lsrs	r1, r1, #16
 8001940:	4689      	mov	r9, r1
 8001942:	4358      	muls	r0, r3
 8001944:	437b      	muls	r3, r7
 8001946:	4453      	add	r3, sl
 8001948:	444b      	add	r3, r9
 800194a:	459a      	cmp	sl, r3
 800194c:	d903      	bls.n	8001956 <__aeabi_dmul+0x286>
 800194e:	2180      	movs	r1, #128	@ 0x80
 8001950:	0249      	lsls	r1, r1, #9
 8001952:	4689      	mov	r9, r1
 8001954:	4448      	add	r0, r9
 8001956:	0c19      	lsrs	r1, r3, #16
 8001958:	4689      	mov	r9, r1
 800195a:	4641      	mov	r1, r8
 800195c:	0409      	lsls	r1, r1, #16
 800195e:	0c09      	lsrs	r1, r1, #16
 8001960:	4688      	mov	r8, r1
 8001962:	0039      	movs	r1, r7
 8001964:	4361      	muls	r1, r4
 8001966:	041b      	lsls	r3, r3, #16
 8001968:	4443      	add	r3, r8
 800196a:	4688      	mov	r8, r1
 800196c:	4661      	mov	r1, ip
 800196e:	434c      	muls	r4, r1
 8001970:	4371      	muls	r1, r6
 8001972:	468c      	mov	ip, r1
 8001974:	4641      	mov	r1, r8
 8001976:	4377      	muls	r7, r6
 8001978:	0c0e      	lsrs	r6, r1, #16
 800197a:	193f      	adds	r7, r7, r4
 800197c:	19f6      	adds	r6, r6, r7
 800197e:	4448      	add	r0, r9
 8001980:	42b4      	cmp	r4, r6
 8001982:	d903      	bls.n	800198c <__aeabi_dmul+0x2bc>
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	0249      	lsls	r1, r1, #9
 8001988:	4689      	mov	r9, r1
 800198a:	44cc      	add	ip, r9
 800198c:	9902      	ldr	r1, [sp, #8]
 800198e:	9f00      	ldr	r7, [sp, #0]
 8001990:	4689      	mov	r9, r1
 8001992:	0431      	lsls	r1, r6, #16
 8001994:	444f      	add	r7, r9
 8001996:	4689      	mov	r9, r1
 8001998:	4641      	mov	r1, r8
 800199a:	4297      	cmp	r7, r2
 800199c:	4192      	sbcs	r2, r2
 800199e:	040c      	lsls	r4, r1, #16
 80019a0:	0c24      	lsrs	r4, r4, #16
 80019a2:	444c      	add	r4, r9
 80019a4:	18ff      	adds	r7, r7, r3
 80019a6:	4252      	negs	r2, r2
 80019a8:	1964      	adds	r4, r4, r5
 80019aa:	18a1      	adds	r1, r4, r2
 80019ac:	429f      	cmp	r7, r3
 80019ae:	419b      	sbcs	r3, r3
 80019b0:	4688      	mov	r8, r1
 80019b2:	4682      	mov	sl, r0
 80019b4:	425b      	negs	r3, r3
 80019b6:	4699      	mov	r9, r3
 80019b8:	4590      	cmp	r8, r2
 80019ba:	4192      	sbcs	r2, r2
 80019bc:	42ac      	cmp	r4, r5
 80019be:	41a4      	sbcs	r4, r4
 80019c0:	44c2      	add	sl, r8
 80019c2:	44d1      	add	r9, sl
 80019c4:	4252      	negs	r2, r2
 80019c6:	4264      	negs	r4, r4
 80019c8:	4314      	orrs	r4, r2
 80019ca:	4599      	cmp	r9, r3
 80019cc:	419b      	sbcs	r3, r3
 80019ce:	4582      	cmp	sl, r0
 80019d0:	4192      	sbcs	r2, r2
 80019d2:	425b      	negs	r3, r3
 80019d4:	4252      	negs	r2, r2
 80019d6:	4313      	orrs	r3, r2
 80019d8:	464a      	mov	r2, r9
 80019da:	0c36      	lsrs	r6, r6, #16
 80019dc:	19a4      	adds	r4, r4, r6
 80019de:	18e3      	adds	r3, r4, r3
 80019e0:	4463      	add	r3, ip
 80019e2:	025b      	lsls	r3, r3, #9
 80019e4:	0dd2      	lsrs	r2, r2, #23
 80019e6:	431a      	orrs	r2, r3
 80019e8:	9901      	ldr	r1, [sp, #4]
 80019ea:	4692      	mov	sl, r2
 80019ec:	027a      	lsls	r2, r7, #9
 80019ee:	430a      	orrs	r2, r1
 80019f0:	1e50      	subs	r0, r2, #1
 80019f2:	4182      	sbcs	r2, r0
 80019f4:	0dff      	lsrs	r7, r7, #23
 80019f6:	4317      	orrs	r7, r2
 80019f8:	464a      	mov	r2, r9
 80019fa:	0252      	lsls	r2, r2, #9
 80019fc:	4317      	orrs	r7, r2
 80019fe:	46b8      	mov	r8, r7
 8001a00:	01db      	lsls	r3, r3, #7
 8001a02:	d500      	bpl.n	8001a06 <__aeabi_dmul+0x336>
 8001a04:	e6ed      	b.n	80017e2 <__aeabi_dmul+0x112>
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <__aeabi_dmul+0x36c>)
 8001a08:	9a03      	ldr	r2, [sp, #12]
 8001a0a:	445b      	add	r3, fp
 8001a0c:	4691      	mov	r9, r2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	dc00      	bgt.n	8001a14 <__aeabi_dmul+0x344>
 8001a12:	e0ac      	b.n	8001b6e <__aeabi_dmul+0x49e>
 8001a14:	003a      	movs	r2, r7
 8001a16:	0752      	lsls	r2, r2, #29
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dmul+0x34c>
 8001a1a:	e710      	b.n	800183e <__aeabi_dmul+0x16e>
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	4658      	mov	r0, fp
 8001a20:	403a      	ands	r2, r7
 8001a22:	2a04      	cmp	r2, #4
 8001a24:	d000      	beq.n	8001a28 <__aeabi_dmul+0x358>
 8001a26:	e6f9      	b.n	800181c <__aeabi_dmul+0x14c>
 8001a28:	e709      	b.n	800183e <__aeabi_dmul+0x16e>
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	000007ff 	.word	0x000007ff
 8001a30:	fffffc01 	.word	0xfffffc01
 8001a34:	feffffff 	.word	0xfeffffff
 8001a38:	000007fe 	.word	0x000007fe
 8001a3c:	000003ff 	.word	0x000003ff
 8001a40:	0022      	movs	r2, r4
 8001a42:	4332      	orrs	r2, r6
 8001a44:	d06f      	beq.n	8001b26 <__aeabi_dmul+0x456>
 8001a46:	2c00      	cmp	r4, #0
 8001a48:	d100      	bne.n	8001a4c <__aeabi_dmul+0x37c>
 8001a4a:	e0c2      	b.n	8001bd2 <__aeabi_dmul+0x502>
 8001a4c:	0020      	movs	r0, r4
 8001a4e:	f7fe fd17 	bl	8000480 <__clzsi2>
 8001a52:	0002      	movs	r2, r0
 8001a54:	0003      	movs	r3, r0
 8001a56:	3a0b      	subs	r2, #11
 8001a58:	201d      	movs	r0, #29
 8001a5a:	1a82      	subs	r2, r0, r2
 8001a5c:	0030      	movs	r0, r6
 8001a5e:	0019      	movs	r1, r3
 8001a60:	40d0      	lsrs	r0, r2
 8001a62:	3908      	subs	r1, #8
 8001a64:	408c      	lsls	r4, r1
 8001a66:	0002      	movs	r2, r0
 8001a68:	4322      	orrs	r2, r4
 8001a6a:	0034      	movs	r4, r6
 8001a6c:	408c      	lsls	r4, r1
 8001a6e:	4659      	mov	r1, fp
 8001a70:	1acb      	subs	r3, r1, r3
 8001a72:	4986      	ldr	r1, [pc, #536]	@ (8001c8c <__aeabi_dmul+0x5bc>)
 8001a74:	468b      	mov	fp, r1
 8001a76:	449b      	add	fp, r3
 8001a78:	2d0a      	cmp	r5, #10
 8001a7a:	dd00      	ble.n	8001a7e <__aeabi_dmul+0x3ae>
 8001a7c:	e6a4      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001a7e:	4649      	mov	r1, r9
 8001a80:	9b00      	ldr	r3, [sp, #0]
 8001a82:	9401      	str	r4, [sp, #4]
 8001a84:	4059      	eors	r1, r3
 8001a86:	b2cb      	uxtb	r3, r1
 8001a88:	0014      	movs	r4, r2
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	9303      	str	r3, [sp, #12]
 8001a8e:	2d02      	cmp	r5, #2
 8001a90:	dd00      	ble.n	8001a94 <__aeabi_dmul+0x3c4>
 8001a92:	e667      	b.n	8001764 <__aeabi_dmul+0x94>
 8001a94:	e6fb      	b.n	800188e <__aeabi_dmul+0x1be>
 8001a96:	4653      	mov	r3, sl
 8001a98:	4303      	orrs	r3, r0
 8001a9a:	4698      	mov	r8, r3
 8001a9c:	d03c      	beq.n	8001b18 <__aeabi_dmul+0x448>
 8001a9e:	4653      	mov	r3, sl
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dmul+0x3d6>
 8001aa4:	e0a3      	b.n	8001bee <__aeabi_dmul+0x51e>
 8001aa6:	4650      	mov	r0, sl
 8001aa8:	f7fe fcea 	bl	8000480 <__clzsi2>
 8001aac:	230b      	movs	r3, #11
 8001aae:	425b      	negs	r3, r3
 8001ab0:	469c      	mov	ip, r3
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	4484      	add	ip, r0
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	4650      	mov	r0, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	4088      	lsls	r0, r1
 8001abe:	231d      	movs	r3, #29
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	4660      	mov	r0, ip
 8001ac4:	1a1b      	subs	r3, r3, r0
 8001ac6:	0020      	movs	r0, r4
 8001ac8:	40d8      	lsrs	r0, r3
 8001aca:	0003      	movs	r3, r0
 8001acc:	4640      	mov	r0, r8
 8001ace:	4303      	orrs	r3, r0
 8001ad0:	469a      	mov	sl, r3
 8001ad2:	0023      	movs	r3, r4
 8001ad4:	408b      	lsls	r3, r1
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8001c8c <__aeabi_dmul+0x5bc>)
 8001ada:	2500      	movs	r5, #0
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	469b      	mov	fp, r3
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	9302      	str	r3, [sp, #8]
 8001ae4:	e61a      	b.n	800171c <__aeabi_dmul+0x4c>
 8001ae6:	2d0f      	cmp	r5, #15
 8001ae8:	d000      	beq.n	8001aec <__aeabi_dmul+0x41c>
 8001aea:	e0c9      	b.n	8001c80 <__aeabi_dmul+0x5b0>
 8001aec:	2380      	movs	r3, #128	@ 0x80
 8001aee:	4652      	mov	r2, sl
 8001af0:	031b      	lsls	r3, r3, #12
 8001af2:	421a      	tst	r2, r3
 8001af4:	d002      	beq.n	8001afc <__aeabi_dmul+0x42c>
 8001af6:	421c      	tst	r4, r3
 8001af8:	d100      	bne.n	8001afc <__aeabi_dmul+0x42c>
 8001afa:	e092      	b.n	8001c22 <__aeabi_dmul+0x552>
 8001afc:	2480      	movs	r4, #128	@ 0x80
 8001afe:	4653      	mov	r3, sl
 8001b00:	0324      	lsls	r4, r4, #12
 8001b02:	431c      	orrs	r4, r3
 8001b04:	0324      	lsls	r4, r4, #12
 8001b06:	4642      	mov	r2, r8
 8001b08:	0b24      	lsrs	r4, r4, #12
 8001b0a:	e63e      	b.n	800178a <__aeabi_dmul+0xba>
 8001b0c:	469b      	mov	fp, r3
 8001b0e:	2303      	movs	r3, #3
 8001b10:	4680      	mov	r8, r0
 8001b12:	250c      	movs	r5, #12
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	e601      	b.n	800171c <__aeabi_dmul+0x4c>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	469a      	mov	sl, r3
 8001b1c:	469b      	mov	fp, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	2504      	movs	r5, #4
 8001b22:	9302      	str	r3, [sp, #8]
 8001b24:	e5fa      	b.n	800171c <__aeabi_dmul+0x4c>
 8001b26:	2101      	movs	r1, #1
 8001b28:	430d      	orrs	r5, r1
 8001b2a:	2d0a      	cmp	r5, #10
 8001b2c:	dd00      	ble.n	8001b30 <__aeabi_dmul+0x460>
 8001b2e:	e64b      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001b30:	4649      	mov	r1, r9
 8001b32:	9800      	ldr	r0, [sp, #0]
 8001b34:	4041      	eors	r1, r0
 8001b36:	b2c9      	uxtb	r1, r1
 8001b38:	9103      	str	r1, [sp, #12]
 8001b3a:	2d02      	cmp	r5, #2
 8001b3c:	dc00      	bgt.n	8001b40 <__aeabi_dmul+0x470>
 8001b3e:	e096      	b.n	8001c6e <__aeabi_dmul+0x59e>
 8001b40:	2300      	movs	r3, #0
 8001b42:	2400      	movs	r4, #0
 8001b44:	2001      	movs	r0, #1
 8001b46:	9301      	str	r3, [sp, #4]
 8001b48:	e60c      	b.n	8001764 <__aeabi_dmul+0x94>
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9a00      	ldr	r2, [sp, #0]
 8001b50:	432b      	orrs	r3, r5
 8001b52:	4051      	eors	r1, r2
 8001b54:	b2ca      	uxtb	r2, r1
 8001b56:	9203      	str	r2, [sp, #12]
 8001b58:	2b0a      	cmp	r3, #10
 8001b5a:	dd00      	ble.n	8001b5e <__aeabi_dmul+0x48e>
 8001b5c:	e634      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001b5e:	2d00      	cmp	r5, #0
 8001b60:	d157      	bne.n	8001c12 <__aeabi_dmul+0x542>
 8001b62:	9b03      	ldr	r3, [sp, #12]
 8001b64:	4699      	mov	r9, r3
 8001b66:	2400      	movs	r4, #0
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4b49      	ldr	r3, [pc, #292]	@ (8001c90 <__aeabi_dmul+0x5c0>)
 8001b6c:	e60e      	b.n	800178c <__aeabi_dmul+0xbc>
 8001b6e:	4658      	mov	r0, fp
 8001b70:	2101      	movs	r1, #1
 8001b72:	1ac9      	subs	r1, r1, r3
 8001b74:	2938      	cmp	r1, #56	@ 0x38
 8001b76:	dd00      	ble.n	8001b7a <__aeabi_dmul+0x4aa>
 8001b78:	e62f      	b.n	80017da <__aeabi_dmul+0x10a>
 8001b7a:	291f      	cmp	r1, #31
 8001b7c:	dd56      	ble.n	8001c2c <__aeabi_dmul+0x55c>
 8001b7e:	221f      	movs	r2, #31
 8001b80:	4654      	mov	r4, sl
 8001b82:	4252      	negs	r2, r2
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	40dc      	lsrs	r4, r3
 8001b88:	2920      	cmp	r1, #32
 8001b8a:	d007      	beq.n	8001b9c <__aeabi_dmul+0x4cc>
 8001b8c:	4b41      	ldr	r3, [pc, #260]	@ (8001c94 <__aeabi_dmul+0x5c4>)
 8001b8e:	4642      	mov	r2, r8
 8001b90:	469c      	mov	ip, r3
 8001b92:	4653      	mov	r3, sl
 8001b94:	4460      	add	r0, ip
 8001b96:	4083      	lsls	r3, r0
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	4690      	mov	r8, r2
 8001b9c:	4642      	mov	r2, r8
 8001b9e:	2107      	movs	r1, #7
 8001ba0:	1e53      	subs	r3, r2, #1
 8001ba2:	419a      	sbcs	r2, r3
 8001ba4:	000b      	movs	r3, r1
 8001ba6:	4322      	orrs	r2, r4
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2400      	movs	r4, #0
 8001bac:	4211      	tst	r1, r2
 8001bae:	d009      	beq.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001bb0:	230f      	movs	r3, #15
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b04      	cmp	r3, #4
 8001bb6:	d05d      	beq.n	8001c74 <__aeabi_dmul+0x5a4>
 8001bb8:	1d11      	adds	r1, r2, #4
 8001bba:	4291      	cmp	r1, r2
 8001bbc:	419b      	sbcs	r3, r3
 8001bbe:	000a      	movs	r2, r1
 8001bc0:	425b      	negs	r3, r3
 8001bc2:	075b      	lsls	r3, r3, #29
 8001bc4:	08d2      	lsrs	r2, r2, #3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e5df      	b.n	800178c <__aeabi_dmul+0xbc>
 8001bcc:	9b03      	ldr	r3, [sp, #12]
 8001bce:	4699      	mov	r9, r3
 8001bd0:	e5fa      	b.n	80017c8 <__aeabi_dmul+0xf8>
 8001bd2:	9801      	ldr	r0, [sp, #4]
 8001bd4:	f7fe fc54 	bl	8000480 <__clzsi2>
 8001bd8:	0002      	movs	r2, r0
 8001bda:	0003      	movs	r3, r0
 8001bdc:	3215      	adds	r2, #21
 8001bde:	3320      	adds	r3, #32
 8001be0:	2a1c      	cmp	r2, #28
 8001be2:	dc00      	bgt.n	8001be6 <__aeabi_dmul+0x516>
 8001be4:	e738      	b.n	8001a58 <__aeabi_dmul+0x388>
 8001be6:	9a01      	ldr	r2, [sp, #4]
 8001be8:	3808      	subs	r0, #8
 8001bea:	4082      	lsls	r2, r0
 8001bec:	e73f      	b.n	8001a6e <__aeabi_dmul+0x39e>
 8001bee:	f7fe fc47 	bl	8000480 <__clzsi2>
 8001bf2:	2315      	movs	r3, #21
 8001bf4:	469c      	mov	ip, r3
 8001bf6:	4484      	add	ip, r0
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	4663      	mov	r3, ip
 8001bfc:	3220      	adds	r2, #32
 8001bfe:	2b1c      	cmp	r3, #28
 8001c00:	dc00      	bgt.n	8001c04 <__aeabi_dmul+0x534>
 8001c02:	e758      	b.n	8001ab6 <__aeabi_dmul+0x3e6>
 8001c04:	2300      	movs	r3, #0
 8001c06:	4698      	mov	r8, r3
 8001c08:	0023      	movs	r3, r4
 8001c0a:	3808      	subs	r0, #8
 8001c0c:	4083      	lsls	r3, r0
 8001c0e:	469a      	mov	sl, r3
 8001c10:	e762      	b.n	8001ad8 <__aeabi_dmul+0x408>
 8001c12:	001d      	movs	r5, r3
 8001c14:	2300      	movs	r3, #0
 8001c16:	2400      	movs	r4, #0
 8001c18:	2002      	movs	r0, #2
 8001c1a:	9301      	str	r3, [sp, #4]
 8001c1c:	e5a2      	b.n	8001764 <__aeabi_dmul+0x94>
 8001c1e:	9002      	str	r0, [sp, #8]
 8001c20:	e632      	b.n	8001888 <__aeabi_dmul+0x1b8>
 8001c22:	431c      	orrs	r4, r3
 8001c24:	9b00      	ldr	r3, [sp, #0]
 8001c26:	9a01      	ldr	r2, [sp, #4]
 8001c28:	4699      	mov	r9, r3
 8001c2a:	e5ae      	b.n	800178a <__aeabi_dmul+0xba>
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <__aeabi_dmul+0x5c8>)
 8001c2e:	4652      	mov	r2, sl
 8001c30:	18c3      	adds	r3, r0, r3
 8001c32:	4640      	mov	r0, r8
 8001c34:	409a      	lsls	r2, r3
 8001c36:	40c8      	lsrs	r0, r1
 8001c38:	4302      	orrs	r2, r0
 8001c3a:	4640      	mov	r0, r8
 8001c3c:	4098      	lsls	r0, r3
 8001c3e:	0003      	movs	r3, r0
 8001c40:	1e58      	subs	r0, r3, #1
 8001c42:	4183      	sbcs	r3, r0
 8001c44:	4654      	mov	r4, sl
 8001c46:	431a      	orrs	r2, r3
 8001c48:	40cc      	lsrs	r4, r1
 8001c4a:	0753      	lsls	r3, r2, #29
 8001c4c:	d009      	beq.n	8001c62 <__aeabi_dmul+0x592>
 8001c4e:	230f      	movs	r3, #15
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d005      	beq.n	8001c62 <__aeabi_dmul+0x592>
 8001c56:	1d13      	adds	r3, r2, #4
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	4192      	sbcs	r2, r2
 8001c5c:	4252      	negs	r2, r2
 8001c5e:	18a4      	adds	r4, r4, r2
 8001c60:	001a      	movs	r2, r3
 8001c62:	0223      	lsls	r3, r4, #8
 8001c64:	d508      	bpl.n	8001c78 <__aeabi_dmul+0x5a8>
 8001c66:	2301      	movs	r3, #1
 8001c68:	2400      	movs	r4, #0
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	e58e      	b.n	800178c <__aeabi_dmul+0xbc>
 8001c6e:	4689      	mov	r9, r1
 8001c70:	2400      	movs	r4, #0
 8001c72:	e58b      	b.n	800178c <__aeabi_dmul+0xbc>
 8001c74:	2300      	movs	r3, #0
 8001c76:	e7a5      	b.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001c78:	0763      	lsls	r3, r4, #29
 8001c7a:	0264      	lsls	r4, r4, #9
 8001c7c:	0b24      	lsrs	r4, r4, #12
 8001c7e:	e7a1      	b.n	8001bc4 <__aeabi_dmul+0x4f4>
 8001c80:	9b00      	ldr	r3, [sp, #0]
 8001c82:	46a2      	mov	sl, r4
 8001c84:	4699      	mov	r9, r3
 8001c86:	9b01      	ldr	r3, [sp, #4]
 8001c88:	4698      	mov	r8, r3
 8001c8a:	e737      	b.n	8001afc <__aeabi_dmul+0x42c>
 8001c8c:	fffffc0d 	.word	0xfffffc0d
 8001c90:	000007ff 	.word	0x000007ff
 8001c94:	0000043e 	.word	0x0000043e
 8001c98:	0000041e 	.word	0x0000041e

08001c9c <__aeabi_dsub>:
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	4657      	mov	r7, sl
 8001ca0:	464e      	mov	r6, r9
 8001ca2:	4645      	mov	r5, r8
 8001ca4:	46de      	mov	lr, fp
 8001ca6:	b5e0      	push	{r5, r6, r7, lr}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	9000      	str	r0, [sp, #0]
 8001cac:	9101      	str	r1, [sp, #4]
 8001cae:	030c      	lsls	r4, r1, #12
 8001cb0:	004d      	lsls	r5, r1, #1
 8001cb2:	0fce      	lsrs	r6, r1, #31
 8001cb4:	0a61      	lsrs	r1, r4, #9
 8001cb6:	9c00      	ldr	r4, [sp, #0]
 8001cb8:	005f      	lsls	r7, r3, #1
 8001cba:	0f64      	lsrs	r4, r4, #29
 8001cbc:	430c      	orrs	r4, r1
 8001cbe:	9900      	ldr	r1, [sp, #0]
 8001cc0:	9200      	str	r2, [sp, #0]
 8001cc2:	9301      	str	r3, [sp, #4]
 8001cc4:	00c8      	lsls	r0, r1, #3
 8001cc6:	0319      	lsls	r1, r3, #12
 8001cc8:	0d7b      	lsrs	r3, r7, #21
 8001cca:	4699      	mov	r9, r3
 8001ccc:	9b01      	ldr	r3, [sp, #4]
 8001cce:	4fcc      	ldr	r7, [pc, #816]	@ (8002000 <__aeabi_dsub+0x364>)
 8001cd0:	0fdb      	lsrs	r3, r3, #31
 8001cd2:	469c      	mov	ip, r3
 8001cd4:	0a4b      	lsrs	r3, r1, #9
 8001cd6:	9900      	ldr	r1, [sp, #0]
 8001cd8:	4680      	mov	r8, r0
 8001cda:	0f49      	lsrs	r1, r1, #29
 8001cdc:	4319      	orrs	r1, r3
 8001cde:	9b00      	ldr	r3, [sp, #0]
 8001ce0:	468b      	mov	fp, r1
 8001ce2:	00da      	lsls	r2, r3, #3
 8001ce4:	4692      	mov	sl, r2
 8001ce6:	0d6d      	lsrs	r5, r5, #21
 8001ce8:	45b9      	cmp	r9, r7
 8001cea:	d100      	bne.n	8001cee <__aeabi_dsub+0x52>
 8001cec:	e0bf      	b.n	8001e6e <__aeabi_dsub+0x1d2>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	4059      	eors	r1, r3
 8001cf4:	464b      	mov	r3, r9
 8001cf6:	468c      	mov	ip, r1
 8001cf8:	1aeb      	subs	r3, r5, r3
 8001cfa:	428e      	cmp	r6, r1
 8001cfc:	d075      	beq.n	8001dea <__aeabi_dsub+0x14e>
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	dc00      	bgt.n	8001d04 <__aeabi_dsub+0x68>
 8001d02:	e2a3      	b.n	800224c <__aeabi_dsub+0x5b0>
 8001d04:	4649      	mov	r1, r9
 8001d06:	2900      	cmp	r1, #0
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dsub+0x70>
 8001d0a:	e0ce      	b.n	8001eaa <__aeabi_dsub+0x20e>
 8001d0c:	42bd      	cmp	r5, r7
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x76>
 8001d10:	e200      	b.n	8002114 <__aeabi_dsub+0x478>
 8001d12:	2701      	movs	r7, #1
 8001d14:	2b38      	cmp	r3, #56	@ 0x38
 8001d16:	dc19      	bgt.n	8001d4c <__aeabi_dsub+0xb0>
 8001d18:	2780      	movs	r7, #128	@ 0x80
 8001d1a:	4659      	mov	r1, fp
 8001d1c:	043f      	lsls	r7, r7, #16
 8001d1e:	4339      	orrs	r1, r7
 8001d20:	468b      	mov	fp, r1
 8001d22:	2b1f      	cmp	r3, #31
 8001d24:	dd00      	ble.n	8001d28 <__aeabi_dsub+0x8c>
 8001d26:	e1fa      	b.n	800211e <__aeabi_dsub+0x482>
 8001d28:	2720      	movs	r7, #32
 8001d2a:	1af9      	subs	r1, r7, r3
 8001d2c:	468c      	mov	ip, r1
 8001d2e:	4659      	mov	r1, fp
 8001d30:	4667      	mov	r7, ip
 8001d32:	40b9      	lsls	r1, r7
 8001d34:	000f      	movs	r7, r1
 8001d36:	0011      	movs	r1, r2
 8001d38:	40d9      	lsrs	r1, r3
 8001d3a:	430f      	orrs	r7, r1
 8001d3c:	4661      	mov	r1, ip
 8001d3e:	408a      	lsls	r2, r1
 8001d40:	1e51      	subs	r1, r2, #1
 8001d42:	418a      	sbcs	r2, r1
 8001d44:	4659      	mov	r1, fp
 8001d46:	40d9      	lsrs	r1, r3
 8001d48:	4317      	orrs	r7, r2
 8001d4a:	1a64      	subs	r4, r4, r1
 8001d4c:	1bc7      	subs	r7, r0, r7
 8001d4e:	42b8      	cmp	r0, r7
 8001d50:	4180      	sbcs	r0, r0
 8001d52:	4240      	negs	r0, r0
 8001d54:	1a24      	subs	r4, r4, r0
 8001d56:	0223      	lsls	r3, r4, #8
 8001d58:	d400      	bmi.n	8001d5c <__aeabi_dsub+0xc0>
 8001d5a:	e140      	b.n	8001fde <__aeabi_dsub+0x342>
 8001d5c:	0264      	lsls	r4, r4, #9
 8001d5e:	0a64      	lsrs	r4, r4, #9
 8001d60:	2c00      	cmp	r4, #0
 8001d62:	d100      	bne.n	8001d66 <__aeabi_dsub+0xca>
 8001d64:	e154      	b.n	8002010 <__aeabi_dsub+0x374>
 8001d66:	0020      	movs	r0, r4
 8001d68:	f7fe fb8a 	bl	8000480 <__clzsi2>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	3b08      	subs	r3, #8
 8001d70:	2120      	movs	r1, #32
 8001d72:	0038      	movs	r0, r7
 8001d74:	1aca      	subs	r2, r1, r3
 8001d76:	40d0      	lsrs	r0, r2
 8001d78:	409c      	lsls	r4, r3
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	409f      	lsls	r7, r3
 8001d7e:	4322      	orrs	r2, r4
 8001d80:	429d      	cmp	r5, r3
 8001d82:	dd00      	ble.n	8001d86 <__aeabi_dsub+0xea>
 8001d84:	e1a6      	b.n	80020d4 <__aeabi_dsub+0x438>
 8001d86:	1b58      	subs	r0, r3, r5
 8001d88:	3001      	adds	r0, #1
 8001d8a:	1a09      	subs	r1, r1, r0
 8001d8c:	003c      	movs	r4, r7
 8001d8e:	408f      	lsls	r7, r1
 8001d90:	40c4      	lsrs	r4, r0
 8001d92:	1e7b      	subs	r3, r7, #1
 8001d94:	419f      	sbcs	r7, r3
 8001d96:	0013      	movs	r3, r2
 8001d98:	408b      	lsls	r3, r1
 8001d9a:	4327      	orrs	r7, r4
 8001d9c:	431f      	orrs	r7, r3
 8001d9e:	40c2      	lsrs	r2, r0
 8001da0:	003b      	movs	r3, r7
 8001da2:	0014      	movs	r4, r2
 8001da4:	2500      	movs	r5, #0
 8001da6:	4313      	orrs	r3, r2
 8001da8:	d100      	bne.n	8001dac <__aeabi_dsub+0x110>
 8001daa:	e1f7      	b.n	800219c <__aeabi_dsub+0x500>
 8001dac:	077b      	lsls	r3, r7, #29
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x116>
 8001db0:	e377      	b.n	80024a2 <__aeabi_dsub+0x806>
 8001db2:	230f      	movs	r3, #15
 8001db4:	0038      	movs	r0, r7
 8001db6:	403b      	ands	r3, r7
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d004      	beq.n	8001dc6 <__aeabi_dsub+0x12a>
 8001dbc:	1d38      	adds	r0, r7, #4
 8001dbe:	42b8      	cmp	r0, r7
 8001dc0:	41bf      	sbcs	r7, r7
 8001dc2:	427f      	negs	r7, r7
 8001dc4:	19e4      	adds	r4, r4, r7
 8001dc6:	0223      	lsls	r3, r4, #8
 8001dc8:	d400      	bmi.n	8001dcc <__aeabi_dsub+0x130>
 8001dca:	e368      	b.n	800249e <__aeabi_dsub+0x802>
 8001dcc:	4b8c      	ldr	r3, [pc, #560]	@ (8002000 <__aeabi_dsub+0x364>)
 8001dce:	3501      	adds	r5, #1
 8001dd0:	429d      	cmp	r5, r3
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x13a>
 8001dd4:	e0f4      	b.n	8001fc0 <__aeabi_dsub+0x324>
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	@ (8002004 <__aeabi_dsub+0x368>)
 8001dd8:	056d      	lsls	r5, r5, #21
 8001dda:	401c      	ands	r4, r3
 8001ddc:	0d6d      	lsrs	r5, r5, #21
 8001dde:	0767      	lsls	r7, r4, #29
 8001de0:	08c0      	lsrs	r0, r0, #3
 8001de2:	0264      	lsls	r4, r4, #9
 8001de4:	4307      	orrs	r7, r0
 8001de6:	0b24      	lsrs	r4, r4, #12
 8001de8:	e0ec      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	dc00      	bgt.n	8001df0 <__aeabi_dsub+0x154>
 8001dee:	e329      	b.n	8002444 <__aeabi_dsub+0x7a8>
 8001df0:	4649      	mov	r1, r9
 8001df2:	2900      	cmp	r1, #0
 8001df4:	d000      	beq.n	8001df8 <__aeabi_dsub+0x15c>
 8001df6:	e0d6      	b.n	8001fa6 <__aeabi_dsub+0x30a>
 8001df8:	4659      	mov	r1, fp
 8001dfa:	4311      	orrs	r1, r2
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x164>
 8001dfe:	e12e      	b.n	800205e <__aeabi_dsub+0x3c2>
 8001e00:	1e59      	subs	r1, r3, #1
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x16c>
 8001e06:	e1e6      	b.n	80021d6 <__aeabi_dsub+0x53a>
 8001e08:	42bb      	cmp	r3, r7
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x172>
 8001e0c:	e182      	b.n	8002114 <__aeabi_dsub+0x478>
 8001e0e:	2701      	movs	r7, #1
 8001e10:	000b      	movs	r3, r1
 8001e12:	2938      	cmp	r1, #56	@ 0x38
 8001e14:	dc14      	bgt.n	8001e40 <__aeabi_dsub+0x1a4>
 8001e16:	2b1f      	cmp	r3, #31
 8001e18:	dd00      	ble.n	8001e1c <__aeabi_dsub+0x180>
 8001e1a:	e23c      	b.n	8002296 <__aeabi_dsub+0x5fa>
 8001e1c:	2720      	movs	r7, #32
 8001e1e:	1af9      	subs	r1, r7, r3
 8001e20:	468c      	mov	ip, r1
 8001e22:	4659      	mov	r1, fp
 8001e24:	4667      	mov	r7, ip
 8001e26:	40b9      	lsls	r1, r7
 8001e28:	000f      	movs	r7, r1
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	40d9      	lsrs	r1, r3
 8001e2e:	430f      	orrs	r7, r1
 8001e30:	4661      	mov	r1, ip
 8001e32:	408a      	lsls	r2, r1
 8001e34:	1e51      	subs	r1, r2, #1
 8001e36:	418a      	sbcs	r2, r1
 8001e38:	4659      	mov	r1, fp
 8001e3a:	40d9      	lsrs	r1, r3
 8001e3c:	4317      	orrs	r7, r2
 8001e3e:	1864      	adds	r4, r4, r1
 8001e40:	183f      	adds	r7, r7, r0
 8001e42:	4287      	cmp	r7, r0
 8001e44:	4180      	sbcs	r0, r0
 8001e46:	4240      	negs	r0, r0
 8001e48:	1824      	adds	r4, r4, r0
 8001e4a:	0223      	lsls	r3, r4, #8
 8001e4c:	d400      	bmi.n	8001e50 <__aeabi_dsub+0x1b4>
 8001e4e:	e0c6      	b.n	8001fde <__aeabi_dsub+0x342>
 8001e50:	4b6b      	ldr	r3, [pc, #428]	@ (8002000 <__aeabi_dsub+0x364>)
 8001e52:	3501      	adds	r5, #1
 8001e54:	429d      	cmp	r5, r3
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dsub+0x1be>
 8001e58:	e0b2      	b.n	8001fc0 <__aeabi_dsub+0x324>
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	4b69      	ldr	r3, [pc, #420]	@ (8002004 <__aeabi_dsub+0x368>)
 8001e5e:	087a      	lsrs	r2, r7, #1
 8001e60:	401c      	ands	r4, r3
 8001e62:	4039      	ands	r1, r7
 8001e64:	430a      	orrs	r2, r1
 8001e66:	07e7      	lsls	r7, r4, #31
 8001e68:	4317      	orrs	r7, r2
 8001e6a:	0864      	lsrs	r4, r4, #1
 8001e6c:	e79e      	b.n	8001dac <__aeabi_dsub+0x110>
 8001e6e:	4b66      	ldr	r3, [pc, #408]	@ (8002008 <__aeabi_dsub+0x36c>)
 8001e70:	4311      	orrs	r1, r2
 8001e72:	468a      	mov	sl, r1
 8001e74:	18eb      	adds	r3, r5, r3
 8001e76:	2900      	cmp	r1, #0
 8001e78:	d028      	beq.n	8001ecc <__aeabi_dsub+0x230>
 8001e7a:	4566      	cmp	r6, ip
 8001e7c:	d02c      	beq.n	8001ed8 <__aeabi_dsub+0x23c>
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d05b      	beq.n	8001f3a <__aeabi_dsub+0x29e>
 8001e82:	2d00      	cmp	r5, #0
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x1ec>
 8001e86:	e12c      	b.n	80020e2 <__aeabi_dsub+0x446>
 8001e88:	465b      	mov	r3, fp
 8001e8a:	4666      	mov	r6, ip
 8001e8c:	075f      	lsls	r7, r3, #29
 8001e8e:	08d2      	lsrs	r2, r2, #3
 8001e90:	4317      	orrs	r7, r2
 8001e92:	08dd      	lsrs	r5, r3, #3
 8001e94:	003b      	movs	r3, r7
 8001e96:	432b      	orrs	r3, r5
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x200>
 8001e9a:	e0e2      	b.n	8002062 <__aeabi_dsub+0x3c6>
 8001e9c:	2480      	movs	r4, #128	@ 0x80
 8001e9e:	0324      	lsls	r4, r4, #12
 8001ea0:	432c      	orrs	r4, r5
 8001ea2:	0324      	lsls	r4, r4, #12
 8001ea4:	4d56      	ldr	r5, [pc, #344]	@ (8002000 <__aeabi_dsub+0x364>)
 8001ea6:	0b24      	lsrs	r4, r4, #12
 8001ea8:	e08c      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8001eaa:	4659      	mov	r1, fp
 8001eac:	4311      	orrs	r1, r2
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dsub+0x216>
 8001eb0:	e0d5      	b.n	800205e <__aeabi_dsub+0x3c2>
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dsub+0x21e>
 8001eb8:	e1b9      	b.n	800222e <__aeabi_dsub+0x592>
 8001eba:	42bb      	cmp	r3, r7
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_dsub+0x224>
 8001ebe:	e1b1      	b.n	8002224 <__aeabi_dsub+0x588>
 8001ec0:	2701      	movs	r7, #1
 8001ec2:	000b      	movs	r3, r1
 8001ec4:	2938      	cmp	r1, #56	@ 0x38
 8001ec6:	dd00      	ble.n	8001eca <__aeabi_dsub+0x22e>
 8001ec8:	e740      	b.n	8001d4c <__aeabi_dsub+0xb0>
 8001eca:	e72a      	b.n	8001d22 <__aeabi_dsub+0x86>
 8001ecc:	4661      	mov	r1, ip
 8001ece:	2701      	movs	r7, #1
 8001ed0:	4079      	eors	r1, r7
 8001ed2:	468c      	mov	ip, r1
 8001ed4:	4566      	cmp	r6, ip
 8001ed6:	d1d2      	bne.n	8001e7e <__aeabi_dsub+0x1e2>
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x242>
 8001edc:	e0c5      	b.n	800206a <__aeabi_dsub+0x3ce>
 8001ede:	2d00      	cmp	r5, #0
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x248>
 8001ee2:	e155      	b.n	8002190 <__aeabi_dsub+0x4f4>
 8001ee4:	464b      	mov	r3, r9
 8001ee6:	0025      	movs	r5, r4
 8001ee8:	4305      	orrs	r5, r0
 8001eea:	d100      	bne.n	8001eee <__aeabi_dsub+0x252>
 8001eec:	e212      	b.n	8002314 <__aeabi_dsub+0x678>
 8001eee:	1e59      	subs	r1, r3, #1
 8001ef0:	468c      	mov	ip, r1
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d100      	bne.n	8001ef8 <__aeabi_dsub+0x25c>
 8001ef6:	e249      	b.n	800238c <__aeabi_dsub+0x6f0>
 8001ef8:	4d41      	ldr	r5, [pc, #260]	@ (8002000 <__aeabi_dsub+0x364>)
 8001efa:	42ab      	cmp	r3, r5
 8001efc:	d100      	bne.n	8001f00 <__aeabi_dsub+0x264>
 8001efe:	e28f      	b.n	8002420 <__aeabi_dsub+0x784>
 8001f00:	2701      	movs	r7, #1
 8001f02:	2938      	cmp	r1, #56	@ 0x38
 8001f04:	dc11      	bgt.n	8001f2a <__aeabi_dsub+0x28e>
 8001f06:	4663      	mov	r3, ip
 8001f08:	2b1f      	cmp	r3, #31
 8001f0a:	dd00      	ble.n	8001f0e <__aeabi_dsub+0x272>
 8001f0c:	e25b      	b.n	80023c6 <__aeabi_dsub+0x72a>
 8001f0e:	4661      	mov	r1, ip
 8001f10:	2320      	movs	r3, #32
 8001f12:	0027      	movs	r7, r4
 8001f14:	1a5b      	subs	r3, r3, r1
 8001f16:	0005      	movs	r5, r0
 8001f18:	4098      	lsls	r0, r3
 8001f1a:	409f      	lsls	r7, r3
 8001f1c:	40cd      	lsrs	r5, r1
 8001f1e:	1e43      	subs	r3, r0, #1
 8001f20:	4198      	sbcs	r0, r3
 8001f22:	40cc      	lsrs	r4, r1
 8001f24:	432f      	orrs	r7, r5
 8001f26:	4307      	orrs	r7, r0
 8001f28:	44a3      	add	fp, r4
 8001f2a:	18bf      	adds	r7, r7, r2
 8001f2c:	4297      	cmp	r7, r2
 8001f2e:	4192      	sbcs	r2, r2
 8001f30:	4252      	negs	r2, r2
 8001f32:	445a      	add	r2, fp
 8001f34:	0014      	movs	r4, r2
 8001f36:	464d      	mov	r5, r9
 8001f38:	e787      	b.n	8001e4a <__aeabi_dsub+0x1ae>
 8001f3a:	4f34      	ldr	r7, [pc, #208]	@ (800200c <__aeabi_dsub+0x370>)
 8001f3c:	1c6b      	adds	r3, r5, #1
 8001f3e:	423b      	tst	r3, r7
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dsub+0x2a8>
 8001f42:	e0b6      	b.n	80020b2 <__aeabi_dsub+0x416>
 8001f44:	4659      	mov	r1, fp
 8001f46:	0023      	movs	r3, r4
 8001f48:	4311      	orrs	r1, r2
 8001f4a:	000f      	movs	r7, r1
 8001f4c:	4303      	orrs	r3, r0
 8001f4e:	2d00      	cmp	r5, #0
 8001f50:	d000      	beq.n	8001f54 <__aeabi_dsub+0x2b8>
 8001f52:	e126      	b.n	80021a2 <__aeabi_dsub+0x506>
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d100      	bne.n	8001f5a <__aeabi_dsub+0x2be>
 8001f58:	e1c0      	b.n	80022dc <__aeabi_dsub+0x640>
 8001f5a:	2900      	cmp	r1, #0
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_dsub+0x2c4>
 8001f5e:	e0a1      	b.n	80020a4 <__aeabi_dsub+0x408>
 8001f60:	1a83      	subs	r3, r0, r2
 8001f62:	4698      	mov	r8, r3
 8001f64:	465b      	mov	r3, fp
 8001f66:	4540      	cmp	r0, r8
 8001f68:	41ad      	sbcs	r5, r5
 8001f6a:	1ae3      	subs	r3, r4, r3
 8001f6c:	426d      	negs	r5, r5
 8001f6e:	1b5b      	subs	r3, r3, r5
 8001f70:	2580      	movs	r5, #128	@ 0x80
 8001f72:	042d      	lsls	r5, r5, #16
 8001f74:	422b      	tst	r3, r5
 8001f76:	d100      	bne.n	8001f7a <__aeabi_dsub+0x2de>
 8001f78:	e14b      	b.n	8002212 <__aeabi_dsub+0x576>
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	1a10      	subs	r0, r2, r0
 8001f7e:	4282      	cmp	r2, r0
 8001f80:	4192      	sbcs	r2, r2
 8001f82:	1b1c      	subs	r4, r3, r4
 8001f84:	0007      	movs	r7, r0
 8001f86:	2601      	movs	r6, #1
 8001f88:	4663      	mov	r3, ip
 8001f8a:	4252      	negs	r2, r2
 8001f8c:	1aa4      	subs	r4, r4, r2
 8001f8e:	4327      	orrs	r7, r4
 8001f90:	401e      	ands	r6, r3
 8001f92:	2f00      	cmp	r7, #0
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x2fc>
 8001f96:	e142      	b.n	800221e <__aeabi_dsub+0x582>
 8001f98:	422c      	tst	r4, r5
 8001f9a:	d100      	bne.n	8001f9e <__aeabi_dsub+0x302>
 8001f9c:	e26d      	b.n	800247a <__aeabi_dsub+0x7de>
 8001f9e:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <__aeabi_dsub+0x368>)
 8001fa0:	2501      	movs	r5, #1
 8001fa2:	401c      	ands	r4, r3
 8001fa4:	e71b      	b.n	8001dde <__aeabi_dsub+0x142>
 8001fa6:	42bd      	cmp	r5, r7
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dsub+0x310>
 8001faa:	e13b      	b.n	8002224 <__aeabi_dsub+0x588>
 8001fac:	2701      	movs	r7, #1
 8001fae:	2b38      	cmp	r3, #56	@ 0x38
 8001fb0:	dd00      	ble.n	8001fb4 <__aeabi_dsub+0x318>
 8001fb2:	e745      	b.n	8001e40 <__aeabi_dsub+0x1a4>
 8001fb4:	2780      	movs	r7, #128	@ 0x80
 8001fb6:	4659      	mov	r1, fp
 8001fb8:	043f      	lsls	r7, r7, #16
 8001fba:	4339      	orrs	r1, r7
 8001fbc:	468b      	mov	fp, r1
 8001fbe:	e72a      	b.n	8001e16 <__aeabi_dsub+0x17a>
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2700      	movs	r7, #0
 8001fc4:	052d      	lsls	r5, r5, #20
 8001fc6:	4325      	orrs	r5, r4
 8001fc8:	07f6      	lsls	r6, r6, #31
 8001fca:	4335      	orrs	r5, r6
 8001fcc:	0038      	movs	r0, r7
 8001fce:	0029      	movs	r1, r5
 8001fd0:	b003      	add	sp, #12
 8001fd2:	bcf0      	pop	{r4, r5, r6, r7}
 8001fd4:	46bb      	mov	fp, r7
 8001fd6:	46b2      	mov	sl, r6
 8001fd8:	46a9      	mov	r9, r5
 8001fda:	46a0      	mov	r8, r4
 8001fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fde:	077b      	lsls	r3, r7, #29
 8001fe0:	d004      	beq.n	8001fec <__aeabi_dsub+0x350>
 8001fe2:	230f      	movs	r3, #15
 8001fe4:	403b      	ands	r3, r7
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d000      	beq.n	8001fec <__aeabi_dsub+0x350>
 8001fea:	e6e7      	b.n	8001dbc <__aeabi_dsub+0x120>
 8001fec:	002b      	movs	r3, r5
 8001fee:	08f8      	lsrs	r0, r7, #3
 8001ff0:	4a03      	ldr	r2, [pc, #12]	@ (8002000 <__aeabi_dsub+0x364>)
 8001ff2:	0767      	lsls	r7, r4, #29
 8001ff4:	4307      	orrs	r7, r0
 8001ff6:	08e5      	lsrs	r5, r4, #3
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x362>
 8001ffc:	e74a      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8001ffe:	e0a5      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002000:	000007ff 	.word	0x000007ff
 8002004:	ff7fffff 	.word	0xff7fffff
 8002008:	fffff801 	.word	0xfffff801
 800200c:	000007fe 	.word	0x000007fe
 8002010:	0038      	movs	r0, r7
 8002012:	f7fe fa35 	bl	8000480 <__clzsi2>
 8002016:	0003      	movs	r3, r0
 8002018:	3318      	adds	r3, #24
 800201a:	2b1f      	cmp	r3, #31
 800201c:	dc00      	bgt.n	8002020 <__aeabi_dsub+0x384>
 800201e:	e6a7      	b.n	8001d70 <__aeabi_dsub+0xd4>
 8002020:	003a      	movs	r2, r7
 8002022:	3808      	subs	r0, #8
 8002024:	4082      	lsls	r2, r0
 8002026:	429d      	cmp	r5, r3
 8002028:	dd00      	ble.n	800202c <__aeabi_dsub+0x390>
 800202a:	e08a      	b.n	8002142 <__aeabi_dsub+0x4a6>
 800202c:	1b5b      	subs	r3, r3, r5
 800202e:	1c58      	adds	r0, r3, #1
 8002030:	281f      	cmp	r0, #31
 8002032:	dc00      	bgt.n	8002036 <__aeabi_dsub+0x39a>
 8002034:	e1d8      	b.n	80023e8 <__aeabi_dsub+0x74c>
 8002036:	0017      	movs	r7, r2
 8002038:	3b1f      	subs	r3, #31
 800203a:	40df      	lsrs	r7, r3
 800203c:	2820      	cmp	r0, #32
 800203e:	d005      	beq.n	800204c <__aeabi_dsub+0x3b0>
 8002040:	2340      	movs	r3, #64	@ 0x40
 8002042:	1a1b      	subs	r3, r3, r0
 8002044:	409a      	lsls	r2, r3
 8002046:	1e53      	subs	r3, r2, #1
 8002048:	419a      	sbcs	r2, r3
 800204a:	4317      	orrs	r7, r2
 800204c:	2500      	movs	r5, #0
 800204e:	2f00      	cmp	r7, #0
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x3b8>
 8002052:	e0e5      	b.n	8002220 <__aeabi_dsub+0x584>
 8002054:	077b      	lsls	r3, r7, #29
 8002056:	d000      	beq.n	800205a <__aeabi_dsub+0x3be>
 8002058:	e6ab      	b.n	8001db2 <__aeabi_dsub+0x116>
 800205a:	002c      	movs	r4, r5
 800205c:	e7c6      	b.n	8001fec <__aeabi_dsub+0x350>
 800205e:	08c0      	lsrs	r0, r0, #3
 8002060:	e7c6      	b.n	8001ff0 <__aeabi_dsub+0x354>
 8002062:	2700      	movs	r7, #0
 8002064:	2400      	movs	r4, #0
 8002066:	4dd1      	ldr	r5, [pc, #836]	@ (80023ac <__aeabi_dsub+0x710>)
 8002068:	e7ac      	b.n	8001fc4 <__aeabi_dsub+0x328>
 800206a:	4fd1      	ldr	r7, [pc, #836]	@ (80023b0 <__aeabi_dsub+0x714>)
 800206c:	1c6b      	adds	r3, r5, #1
 800206e:	423b      	tst	r3, r7
 8002070:	d171      	bne.n	8002156 <__aeabi_dsub+0x4ba>
 8002072:	0023      	movs	r3, r4
 8002074:	4303      	orrs	r3, r0
 8002076:	2d00      	cmp	r5, #0
 8002078:	d000      	beq.n	800207c <__aeabi_dsub+0x3e0>
 800207a:	e14e      	b.n	800231a <__aeabi_dsub+0x67e>
 800207c:	4657      	mov	r7, sl
 800207e:	2b00      	cmp	r3, #0
 8002080:	d100      	bne.n	8002084 <__aeabi_dsub+0x3e8>
 8002082:	e1b5      	b.n	80023f0 <__aeabi_dsub+0x754>
 8002084:	2f00      	cmp	r7, #0
 8002086:	d00d      	beq.n	80020a4 <__aeabi_dsub+0x408>
 8002088:	1883      	adds	r3, r0, r2
 800208a:	4283      	cmp	r3, r0
 800208c:	4180      	sbcs	r0, r0
 800208e:	445c      	add	r4, fp
 8002090:	4240      	negs	r0, r0
 8002092:	1824      	adds	r4, r4, r0
 8002094:	0222      	lsls	r2, r4, #8
 8002096:	d500      	bpl.n	800209a <__aeabi_dsub+0x3fe>
 8002098:	e1c8      	b.n	800242c <__aeabi_dsub+0x790>
 800209a:	001f      	movs	r7, r3
 800209c:	4698      	mov	r8, r3
 800209e:	4327      	orrs	r7, r4
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dsub+0x408>
 80020a2:	e0bc      	b.n	800221e <__aeabi_dsub+0x582>
 80020a4:	4643      	mov	r3, r8
 80020a6:	0767      	lsls	r7, r4, #29
 80020a8:	08db      	lsrs	r3, r3, #3
 80020aa:	431f      	orrs	r7, r3
 80020ac:	08e5      	lsrs	r5, r4, #3
 80020ae:	2300      	movs	r3, #0
 80020b0:	e04c      	b.n	800214c <__aeabi_dsub+0x4b0>
 80020b2:	1a83      	subs	r3, r0, r2
 80020b4:	4698      	mov	r8, r3
 80020b6:	465b      	mov	r3, fp
 80020b8:	4540      	cmp	r0, r8
 80020ba:	41bf      	sbcs	r7, r7
 80020bc:	1ae3      	subs	r3, r4, r3
 80020be:	427f      	negs	r7, r7
 80020c0:	1bdb      	subs	r3, r3, r7
 80020c2:	021f      	lsls	r7, r3, #8
 80020c4:	d47c      	bmi.n	80021c0 <__aeabi_dsub+0x524>
 80020c6:	4647      	mov	r7, r8
 80020c8:	431f      	orrs	r7, r3
 80020ca:	d100      	bne.n	80020ce <__aeabi_dsub+0x432>
 80020cc:	e0a6      	b.n	800221c <__aeabi_dsub+0x580>
 80020ce:	001c      	movs	r4, r3
 80020d0:	4647      	mov	r7, r8
 80020d2:	e645      	b.n	8001d60 <__aeabi_dsub+0xc4>
 80020d4:	4cb7      	ldr	r4, [pc, #732]	@ (80023b4 <__aeabi_dsub+0x718>)
 80020d6:	1aed      	subs	r5, r5, r3
 80020d8:	4014      	ands	r4, r2
 80020da:	077b      	lsls	r3, r7, #29
 80020dc:	d000      	beq.n	80020e0 <__aeabi_dsub+0x444>
 80020de:	e780      	b.n	8001fe2 <__aeabi_dsub+0x346>
 80020e0:	e784      	b.n	8001fec <__aeabi_dsub+0x350>
 80020e2:	464b      	mov	r3, r9
 80020e4:	0025      	movs	r5, r4
 80020e6:	4305      	orrs	r5, r0
 80020e8:	d066      	beq.n	80021b8 <__aeabi_dsub+0x51c>
 80020ea:	1e5f      	subs	r7, r3, #1
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x456>
 80020f0:	e0fc      	b.n	80022ec <__aeabi_dsub+0x650>
 80020f2:	4dae      	ldr	r5, [pc, #696]	@ (80023ac <__aeabi_dsub+0x710>)
 80020f4:	42ab      	cmp	r3, r5
 80020f6:	d100      	bne.n	80020fa <__aeabi_dsub+0x45e>
 80020f8:	e15e      	b.n	80023b8 <__aeabi_dsub+0x71c>
 80020fa:	4666      	mov	r6, ip
 80020fc:	2f38      	cmp	r7, #56	@ 0x38
 80020fe:	dc00      	bgt.n	8002102 <__aeabi_dsub+0x466>
 8002100:	e0b4      	b.n	800226c <__aeabi_dsub+0x5d0>
 8002102:	2001      	movs	r0, #1
 8002104:	1a17      	subs	r7, r2, r0
 8002106:	42ba      	cmp	r2, r7
 8002108:	4192      	sbcs	r2, r2
 800210a:	465b      	mov	r3, fp
 800210c:	4252      	negs	r2, r2
 800210e:	464d      	mov	r5, r9
 8002110:	1a9c      	subs	r4, r3, r2
 8002112:	e620      	b.n	8001d56 <__aeabi_dsub+0xba>
 8002114:	0767      	lsls	r7, r4, #29
 8002116:	08c0      	lsrs	r0, r0, #3
 8002118:	4307      	orrs	r7, r0
 800211a:	08e5      	lsrs	r5, r4, #3
 800211c:	e6ba      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800211e:	001f      	movs	r7, r3
 8002120:	4659      	mov	r1, fp
 8002122:	3f20      	subs	r7, #32
 8002124:	40f9      	lsrs	r1, r7
 8002126:	000f      	movs	r7, r1
 8002128:	2b20      	cmp	r3, #32
 800212a:	d005      	beq.n	8002138 <__aeabi_dsub+0x49c>
 800212c:	2140      	movs	r1, #64	@ 0x40
 800212e:	1acb      	subs	r3, r1, r3
 8002130:	4659      	mov	r1, fp
 8002132:	4099      	lsls	r1, r3
 8002134:	430a      	orrs	r2, r1
 8002136:	4692      	mov	sl, r2
 8002138:	4653      	mov	r3, sl
 800213a:	1e5a      	subs	r2, r3, #1
 800213c:	4193      	sbcs	r3, r2
 800213e:	431f      	orrs	r7, r3
 8002140:	e604      	b.n	8001d4c <__aeabi_dsub+0xb0>
 8002142:	1aeb      	subs	r3, r5, r3
 8002144:	4d9b      	ldr	r5, [pc, #620]	@ (80023b4 <__aeabi_dsub+0x718>)
 8002146:	4015      	ands	r5, r2
 8002148:	076f      	lsls	r7, r5, #29
 800214a:	08ed      	lsrs	r5, r5, #3
 800214c:	032c      	lsls	r4, r5, #12
 800214e:	055d      	lsls	r5, r3, #21
 8002150:	0b24      	lsrs	r4, r4, #12
 8002152:	0d6d      	lsrs	r5, r5, #21
 8002154:	e736      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002156:	4d95      	ldr	r5, [pc, #596]	@ (80023ac <__aeabi_dsub+0x710>)
 8002158:	42ab      	cmp	r3, r5
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x4c2>
 800215c:	e0d6      	b.n	800230c <__aeabi_dsub+0x670>
 800215e:	1882      	adds	r2, r0, r2
 8002160:	0021      	movs	r1, r4
 8002162:	4282      	cmp	r2, r0
 8002164:	4180      	sbcs	r0, r0
 8002166:	4459      	add	r1, fp
 8002168:	4240      	negs	r0, r0
 800216a:	1808      	adds	r0, r1, r0
 800216c:	07c7      	lsls	r7, r0, #31
 800216e:	0852      	lsrs	r2, r2, #1
 8002170:	4317      	orrs	r7, r2
 8002172:	0844      	lsrs	r4, r0, #1
 8002174:	0752      	lsls	r2, r2, #29
 8002176:	d400      	bmi.n	800217a <__aeabi_dsub+0x4de>
 8002178:	e185      	b.n	8002486 <__aeabi_dsub+0x7ea>
 800217a:	220f      	movs	r2, #15
 800217c:	001d      	movs	r5, r3
 800217e:	403a      	ands	r2, r7
 8002180:	2a04      	cmp	r2, #4
 8002182:	d000      	beq.n	8002186 <__aeabi_dsub+0x4ea>
 8002184:	e61a      	b.n	8001dbc <__aeabi_dsub+0x120>
 8002186:	08ff      	lsrs	r7, r7, #3
 8002188:	0764      	lsls	r4, r4, #29
 800218a:	4327      	orrs	r7, r4
 800218c:	0905      	lsrs	r5, r0, #4
 800218e:	e7dd      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002190:	465b      	mov	r3, fp
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	075f      	lsls	r7, r3, #29
 8002196:	4317      	orrs	r7, r2
 8002198:	08dd      	lsrs	r5, r3, #3
 800219a:	e67b      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800219c:	2700      	movs	r7, #0
 800219e:	2400      	movs	r4, #0
 80021a0:	e710      	b.n	8001fc4 <__aeabi_dsub+0x328>
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d000      	beq.n	80021a8 <__aeabi_dsub+0x50c>
 80021a6:	e0d6      	b.n	8002356 <__aeabi_dsub+0x6ba>
 80021a8:	2900      	cmp	r1, #0
 80021aa:	d000      	beq.n	80021ae <__aeabi_dsub+0x512>
 80021ac:	e12f      	b.n	800240e <__aeabi_dsub+0x772>
 80021ae:	2480      	movs	r4, #128	@ 0x80
 80021b0:	2600      	movs	r6, #0
 80021b2:	4d7e      	ldr	r5, [pc, #504]	@ (80023ac <__aeabi_dsub+0x710>)
 80021b4:	0324      	lsls	r4, r4, #12
 80021b6:	e705      	b.n	8001fc4 <__aeabi_dsub+0x328>
 80021b8:	4666      	mov	r6, ip
 80021ba:	465c      	mov	r4, fp
 80021bc:	08d0      	lsrs	r0, r2, #3
 80021be:	e717      	b.n	8001ff0 <__aeabi_dsub+0x354>
 80021c0:	465b      	mov	r3, fp
 80021c2:	1a17      	subs	r7, r2, r0
 80021c4:	42ba      	cmp	r2, r7
 80021c6:	4192      	sbcs	r2, r2
 80021c8:	1b1c      	subs	r4, r3, r4
 80021ca:	2601      	movs	r6, #1
 80021cc:	4663      	mov	r3, ip
 80021ce:	4252      	negs	r2, r2
 80021d0:	1aa4      	subs	r4, r4, r2
 80021d2:	401e      	ands	r6, r3
 80021d4:	e5c4      	b.n	8001d60 <__aeabi_dsub+0xc4>
 80021d6:	1883      	adds	r3, r0, r2
 80021d8:	4283      	cmp	r3, r0
 80021da:	4180      	sbcs	r0, r0
 80021dc:	445c      	add	r4, fp
 80021de:	4240      	negs	r0, r0
 80021e0:	1825      	adds	r5, r4, r0
 80021e2:	022a      	lsls	r2, r5, #8
 80021e4:	d400      	bmi.n	80021e8 <__aeabi_dsub+0x54c>
 80021e6:	e0da      	b.n	800239e <__aeabi_dsub+0x702>
 80021e8:	4a72      	ldr	r2, [pc, #456]	@ (80023b4 <__aeabi_dsub+0x718>)
 80021ea:	085b      	lsrs	r3, r3, #1
 80021ec:	4015      	ands	r5, r2
 80021ee:	07ea      	lsls	r2, r5, #31
 80021f0:	431a      	orrs	r2, r3
 80021f2:	0869      	lsrs	r1, r5, #1
 80021f4:	075b      	lsls	r3, r3, #29
 80021f6:	d400      	bmi.n	80021fa <__aeabi_dsub+0x55e>
 80021f8:	e14a      	b.n	8002490 <__aeabi_dsub+0x7f4>
 80021fa:	230f      	movs	r3, #15
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x568>
 8002202:	e0fc      	b.n	80023fe <__aeabi_dsub+0x762>
 8002204:	1d17      	adds	r7, r2, #4
 8002206:	4297      	cmp	r7, r2
 8002208:	41a4      	sbcs	r4, r4
 800220a:	4264      	negs	r4, r4
 800220c:	2502      	movs	r5, #2
 800220e:	1864      	adds	r4, r4, r1
 8002210:	e6ec      	b.n	8001fec <__aeabi_dsub+0x350>
 8002212:	4647      	mov	r7, r8
 8002214:	001c      	movs	r4, r3
 8002216:	431f      	orrs	r7, r3
 8002218:	d000      	beq.n	800221c <__aeabi_dsub+0x580>
 800221a:	e743      	b.n	80020a4 <__aeabi_dsub+0x408>
 800221c:	2600      	movs	r6, #0
 800221e:	2500      	movs	r5, #0
 8002220:	2400      	movs	r4, #0
 8002222:	e6cf      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	0767      	lsls	r7, r4, #29
 8002228:	4307      	orrs	r7, r0
 800222a:	08e5      	lsrs	r5, r4, #3
 800222c:	e632      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800222e:	1a87      	subs	r7, r0, r2
 8002230:	465b      	mov	r3, fp
 8002232:	42b8      	cmp	r0, r7
 8002234:	4180      	sbcs	r0, r0
 8002236:	1ae4      	subs	r4, r4, r3
 8002238:	4240      	negs	r0, r0
 800223a:	1a24      	subs	r4, r4, r0
 800223c:	0223      	lsls	r3, r4, #8
 800223e:	d428      	bmi.n	8002292 <__aeabi_dsub+0x5f6>
 8002240:	0763      	lsls	r3, r4, #29
 8002242:	08ff      	lsrs	r7, r7, #3
 8002244:	431f      	orrs	r7, r3
 8002246:	08e5      	lsrs	r5, r4, #3
 8002248:	2301      	movs	r3, #1
 800224a:	e77f      	b.n	800214c <__aeabi_dsub+0x4b0>
 800224c:	2b00      	cmp	r3, #0
 800224e:	d100      	bne.n	8002252 <__aeabi_dsub+0x5b6>
 8002250:	e673      	b.n	8001f3a <__aeabi_dsub+0x29e>
 8002252:	464b      	mov	r3, r9
 8002254:	1b5f      	subs	r7, r3, r5
 8002256:	003b      	movs	r3, r7
 8002258:	2d00      	cmp	r5, #0
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x5c2>
 800225c:	e742      	b.n	80020e4 <__aeabi_dsub+0x448>
 800225e:	2f38      	cmp	r7, #56	@ 0x38
 8002260:	dd00      	ble.n	8002264 <__aeabi_dsub+0x5c8>
 8002262:	e0ec      	b.n	800243e <__aeabi_dsub+0x7a2>
 8002264:	2380      	movs	r3, #128	@ 0x80
 8002266:	000e      	movs	r6, r1
 8002268:	041b      	lsls	r3, r3, #16
 800226a:	431c      	orrs	r4, r3
 800226c:	2f1f      	cmp	r7, #31
 800226e:	dc25      	bgt.n	80022bc <__aeabi_dsub+0x620>
 8002270:	2520      	movs	r5, #32
 8002272:	0023      	movs	r3, r4
 8002274:	1bed      	subs	r5, r5, r7
 8002276:	0001      	movs	r1, r0
 8002278:	40a8      	lsls	r0, r5
 800227a:	40ab      	lsls	r3, r5
 800227c:	40f9      	lsrs	r1, r7
 800227e:	1e45      	subs	r5, r0, #1
 8002280:	41a8      	sbcs	r0, r5
 8002282:	430b      	orrs	r3, r1
 8002284:	40fc      	lsrs	r4, r7
 8002286:	4318      	orrs	r0, r3
 8002288:	465b      	mov	r3, fp
 800228a:	1b1b      	subs	r3, r3, r4
 800228c:	469b      	mov	fp, r3
 800228e:	e739      	b.n	8002104 <__aeabi_dsub+0x468>
 8002290:	4666      	mov	r6, ip
 8002292:	2501      	movs	r5, #1
 8002294:	e562      	b.n	8001d5c <__aeabi_dsub+0xc0>
 8002296:	001f      	movs	r7, r3
 8002298:	4659      	mov	r1, fp
 800229a:	3f20      	subs	r7, #32
 800229c:	40f9      	lsrs	r1, r7
 800229e:	468c      	mov	ip, r1
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d005      	beq.n	80022b0 <__aeabi_dsub+0x614>
 80022a4:	2740      	movs	r7, #64	@ 0x40
 80022a6:	4659      	mov	r1, fp
 80022a8:	1afb      	subs	r3, r7, r3
 80022aa:	4099      	lsls	r1, r3
 80022ac:	430a      	orrs	r2, r1
 80022ae:	4692      	mov	sl, r2
 80022b0:	4657      	mov	r7, sl
 80022b2:	1e7b      	subs	r3, r7, #1
 80022b4:	419f      	sbcs	r7, r3
 80022b6:	4663      	mov	r3, ip
 80022b8:	431f      	orrs	r7, r3
 80022ba:	e5c1      	b.n	8001e40 <__aeabi_dsub+0x1a4>
 80022bc:	003b      	movs	r3, r7
 80022be:	0025      	movs	r5, r4
 80022c0:	3b20      	subs	r3, #32
 80022c2:	40dd      	lsrs	r5, r3
 80022c4:	2f20      	cmp	r7, #32
 80022c6:	d004      	beq.n	80022d2 <__aeabi_dsub+0x636>
 80022c8:	2340      	movs	r3, #64	@ 0x40
 80022ca:	1bdb      	subs	r3, r3, r7
 80022cc:	409c      	lsls	r4, r3
 80022ce:	4320      	orrs	r0, r4
 80022d0:	4680      	mov	r8, r0
 80022d2:	4640      	mov	r0, r8
 80022d4:	1e43      	subs	r3, r0, #1
 80022d6:	4198      	sbcs	r0, r3
 80022d8:	4328      	orrs	r0, r5
 80022da:	e713      	b.n	8002104 <__aeabi_dsub+0x468>
 80022dc:	2900      	cmp	r1, #0
 80022de:	d09d      	beq.n	800221c <__aeabi_dsub+0x580>
 80022e0:	2601      	movs	r6, #1
 80022e2:	4663      	mov	r3, ip
 80022e4:	465c      	mov	r4, fp
 80022e6:	4690      	mov	r8, r2
 80022e8:	401e      	ands	r6, r3
 80022ea:	e6db      	b.n	80020a4 <__aeabi_dsub+0x408>
 80022ec:	1a17      	subs	r7, r2, r0
 80022ee:	465b      	mov	r3, fp
 80022f0:	42ba      	cmp	r2, r7
 80022f2:	4192      	sbcs	r2, r2
 80022f4:	1b1c      	subs	r4, r3, r4
 80022f6:	4252      	negs	r2, r2
 80022f8:	1aa4      	subs	r4, r4, r2
 80022fa:	0223      	lsls	r3, r4, #8
 80022fc:	d4c8      	bmi.n	8002290 <__aeabi_dsub+0x5f4>
 80022fe:	0763      	lsls	r3, r4, #29
 8002300:	08ff      	lsrs	r7, r7, #3
 8002302:	431f      	orrs	r7, r3
 8002304:	4666      	mov	r6, ip
 8002306:	2301      	movs	r3, #1
 8002308:	08e5      	lsrs	r5, r4, #3
 800230a:	e71f      	b.n	800214c <__aeabi_dsub+0x4b0>
 800230c:	001d      	movs	r5, r3
 800230e:	2400      	movs	r4, #0
 8002310:	2700      	movs	r7, #0
 8002312:	e657      	b.n	8001fc4 <__aeabi_dsub+0x328>
 8002314:	465c      	mov	r4, fp
 8002316:	08d0      	lsrs	r0, r2, #3
 8002318:	e66a      	b.n	8001ff0 <__aeabi_dsub+0x354>
 800231a:	2b00      	cmp	r3, #0
 800231c:	d100      	bne.n	8002320 <__aeabi_dsub+0x684>
 800231e:	e737      	b.n	8002190 <__aeabi_dsub+0x4f4>
 8002320:	4653      	mov	r3, sl
 8002322:	08c0      	lsrs	r0, r0, #3
 8002324:	0767      	lsls	r7, r4, #29
 8002326:	4307      	orrs	r7, r0
 8002328:	08e5      	lsrs	r5, r4, #3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d100      	bne.n	8002330 <__aeabi_dsub+0x694>
 800232e:	e5b1      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002330:	2380      	movs	r3, #128	@ 0x80
 8002332:	031b      	lsls	r3, r3, #12
 8002334:	421d      	tst	r5, r3
 8002336:	d008      	beq.n	800234a <__aeabi_dsub+0x6ae>
 8002338:	4659      	mov	r1, fp
 800233a:	08c8      	lsrs	r0, r1, #3
 800233c:	4218      	tst	r0, r3
 800233e:	d104      	bne.n	800234a <__aeabi_dsub+0x6ae>
 8002340:	08d2      	lsrs	r2, r2, #3
 8002342:	0749      	lsls	r1, r1, #29
 8002344:	430a      	orrs	r2, r1
 8002346:	0017      	movs	r7, r2
 8002348:	0005      	movs	r5, r0
 800234a:	0f7b      	lsrs	r3, r7, #29
 800234c:	00ff      	lsls	r7, r7, #3
 800234e:	08ff      	lsrs	r7, r7, #3
 8002350:	075b      	lsls	r3, r3, #29
 8002352:	431f      	orrs	r7, r3
 8002354:	e59e      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002356:	08c0      	lsrs	r0, r0, #3
 8002358:	0763      	lsls	r3, r4, #29
 800235a:	4318      	orrs	r0, r3
 800235c:	08e5      	lsrs	r5, r4, #3
 800235e:	2900      	cmp	r1, #0
 8002360:	d053      	beq.n	800240a <__aeabi_dsub+0x76e>
 8002362:	2380      	movs	r3, #128	@ 0x80
 8002364:	031b      	lsls	r3, r3, #12
 8002366:	421d      	tst	r5, r3
 8002368:	d00a      	beq.n	8002380 <__aeabi_dsub+0x6e4>
 800236a:	4659      	mov	r1, fp
 800236c:	08cc      	lsrs	r4, r1, #3
 800236e:	421c      	tst	r4, r3
 8002370:	d106      	bne.n	8002380 <__aeabi_dsub+0x6e4>
 8002372:	2601      	movs	r6, #1
 8002374:	4663      	mov	r3, ip
 8002376:	0025      	movs	r5, r4
 8002378:	08d0      	lsrs	r0, r2, #3
 800237a:	0749      	lsls	r1, r1, #29
 800237c:	4308      	orrs	r0, r1
 800237e:	401e      	ands	r6, r3
 8002380:	0f47      	lsrs	r7, r0, #29
 8002382:	00c0      	lsls	r0, r0, #3
 8002384:	08c0      	lsrs	r0, r0, #3
 8002386:	077f      	lsls	r7, r7, #29
 8002388:	4307      	orrs	r7, r0
 800238a:	e583      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800238c:	1883      	adds	r3, r0, r2
 800238e:	4293      	cmp	r3, r2
 8002390:	4192      	sbcs	r2, r2
 8002392:	445c      	add	r4, fp
 8002394:	4252      	negs	r2, r2
 8002396:	18a5      	adds	r5, r4, r2
 8002398:	022a      	lsls	r2, r5, #8
 800239a:	d500      	bpl.n	800239e <__aeabi_dsub+0x702>
 800239c:	e724      	b.n	80021e8 <__aeabi_dsub+0x54c>
 800239e:	076f      	lsls	r7, r5, #29
 80023a0:	08db      	lsrs	r3, r3, #3
 80023a2:	431f      	orrs	r7, r3
 80023a4:	08ed      	lsrs	r5, r5, #3
 80023a6:	2301      	movs	r3, #1
 80023a8:	e6d0      	b.n	800214c <__aeabi_dsub+0x4b0>
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	000007ff 	.word	0x000007ff
 80023b0:	000007fe 	.word	0x000007fe
 80023b4:	ff7fffff 	.word	0xff7fffff
 80023b8:	465b      	mov	r3, fp
 80023ba:	08d2      	lsrs	r2, r2, #3
 80023bc:	075f      	lsls	r7, r3, #29
 80023be:	4666      	mov	r6, ip
 80023c0:	4317      	orrs	r7, r2
 80023c2:	08dd      	lsrs	r5, r3, #3
 80023c4:	e566      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 80023c6:	0025      	movs	r5, r4
 80023c8:	3b20      	subs	r3, #32
 80023ca:	40dd      	lsrs	r5, r3
 80023cc:	4663      	mov	r3, ip
 80023ce:	2b20      	cmp	r3, #32
 80023d0:	d005      	beq.n	80023de <__aeabi_dsub+0x742>
 80023d2:	2340      	movs	r3, #64	@ 0x40
 80023d4:	4661      	mov	r1, ip
 80023d6:	1a5b      	subs	r3, r3, r1
 80023d8:	409c      	lsls	r4, r3
 80023da:	4320      	orrs	r0, r4
 80023dc:	4680      	mov	r8, r0
 80023de:	4647      	mov	r7, r8
 80023e0:	1e7b      	subs	r3, r7, #1
 80023e2:	419f      	sbcs	r7, r3
 80023e4:	432f      	orrs	r7, r5
 80023e6:	e5a0      	b.n	8001f2a <__aeabi_dsub+0x28e>
 80023e8:	2120      	movs	r1, #32
 80023ea:	2700      	movs	r7, #0
 80023ec:	1a09      	subs	r1, r1, r0
 80023ee:	e4d2      	b.n	8001d96 <__aeabi_dsub+0xfa>
 80023f0:	2f00      	cmp	r7, #0
 80023f2:	d100      	bne.n	80023f6 <__aeabi_dsub+0x75a>
 80023f4:	e713      	b.n	800221e <__aeabi_dsub+0x582>
 80023f6:	465c      	mov	r4, fp
 80023f8:	0017      	movs	r7, r2
 80023fa:	2500      	movs	r5, #0
 80023fc:	e5f6      	b.n	8001fec <__aeabi_dsub+0x350>
 80023fe:	08d7      	lsrs	r7, r2, #3
 8002400:	0749      	lsls	r1, r1, #29
 8002402:	2302      	movs	r3, #2
 8002404:	430f      	orrs	r7, r1
 8002406:	092d      	lsrs	r5, r5, #4
 8002408:	e6a0      	b.n	800214c <__aeabi_dsub+0x4b0>
 800240a:	0007      	movs	r7, r0
 800240c:	e542      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800240e:	465b      	mov	r3, fp
 8002410:	2601      	movs	r6, #1
 8002412:	075f      	lsls	r7, r3, #29
 8002414:	08dd      	lsrs	r5, r3, #3
 8002416:	4663      	mov	r3, ip
 8002418:	08d2      	lsrs	r2, r2, #3
 800241a:	4317      	orrs	r7, r2
 800241c:	401e      	ands	r6, r3
 800241e:	e539      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 8002420:	465b      	mov	r3, fp
 8002422:	08d2      	lsrs	r2, r2, #3
 8002424:	075f      	lsls	r7, r3, #29
 8002426:	4317      	orrs	r7, r2
 8002428:	08dd      	lsrs	r5, r3, #3
 800242a:	e533      	b.n	8001e94 <__aeabi_dsub+0x1f8>
 800242c:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <__aeabi_dsub+0x80c>)
 800242e:	08db      	lsrs	r3, r3, #3
 8002430:	4022      	ands	r2, r4
 8002432:	0757      	lsls	r7, r2, #29
 8002434:	0252      	lsls	r2, r2, #9
 8002436:	2501      	movs	r5, #1
 8002438:	431f      	orrs	r7, r3
 800243a:	0b14      	lsrs	r4, r2, #12
 800243c:	e5c2      	b.n	8001fc4 <__aeabi_dsub+0x328>
 800243e:	000e      	movs	r6, r1
 8002440:	2001      	movs	r0, #1
 8002442:	e65f      	b.n	8002104 <__aeabi_dsub+0x468>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00d      	beq.n	8002464 <__aeabi_dsub+0x7c8>
 8002448:	464b      	mov	r3, r9
 800244a:	1b5b      	subs	r3, r3, r5
 800244c:	469c      	mov	ip, r3
 800244e:	2d00      	cmp	r5, #0
 8002450:	d100      	bne.n	8002454 <__aeabi_dsub+0x7b8>
 8002452:	e548      	b.n	8001ee6 <__aeabi_dsub+0x24a>
 8002454:	2701      	movs	r7, #1
 8002456:	2b38      	cmp	r3, #56	@ 0x38
 8002458:	dd00      	ble.n	800245c <__aeabi_dsub+0x7c0>
 800245a:	e566      	b.n	8001f2a <__aeabi_dsub+0x28e>
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	041b      	lsls	r3, r3, #16
 8002460:	431c      	orrs	r4, r3
 8002462:	e550      	b.n	8001f06 <__aeabi_dsub+0x26a>
 8002464:	1c6b      	adds	r3, r5, #1
 8002466:	4d11      	ldr	r5, [pc, #68]	@ (80024ac <__aeabi_dsub+0x810>)
 8002468:	422b      	tst	r3, r5
 800246a:	d000      	beq.n	800246e <__aeabi_dsub+0x7d2>
 800246c:	e673      	b.n	8002156 <__aeabi_dsub+0x4ba>
 800246e:	4659      	mov	r1, fp
 8002470:	0023      	movs	r3, r4
 8002472:	4311      	orrs	r1, r2
 8002474:	468a      	mov	sl, r1
 8002476:	4303      	orrs	r3, r0
 8002478:	e600      	b.n	800207c <__aeabi_dsub+0x3e0>
 800247a:	0767      	lsls	r7, r4, #29
 800247c:	08c0      	lsrs	r0, r0, #3
 800247e:	2300      	movs	r3, #0
 8002480:	4307      	orrs	r7, r0
 8002482:	08e5      	lsrs	r5, r4, #3
 8002484:	e662      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002486:	0764      	lsls	r4, r4, #29
 8002488:	08ff      	lsrs	r7, r7, #3
 800248a:	4327      	orrs	r7, r4
 800248c:	0905      	lsrs	r5, r0, #4
 800248e:	e65d      	b.n	800214c <__aeabi_dsub+0x4b0>
 8002490:	08d2      	lsrs	r2, r2, #3
 8002492:	0749      	lsls	r1, r1, #29
 8002494:	4311      	orrs	r1, r2
 8002496:	000f      	movs	r7, r1
 8002498:	2302      	movs	r3, #2
 800249a:	092d      	lsrs	r5, r5, #4
 800249c:	e656      	b.n	800214c <__aeabi_dsub+0x4b0>
 800249e:	0007      	movs	r7, r0
 80024a0:	e5a4      	b.n	8001fec <__aeabi_dsub+0x350>
 80024a2:	0038      	movs	r0, r7
 80024a4:	e48f      	b.n	8001dc6 <__aeabi_dsub+0x12a>
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	ff7fffff 	.word	0xff7fffff
 80024ac:	000007fe 	.word	0x000007fe

080024b0 <__aeabi_dcmpun>:
 80024b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024b2:	46c6      	mov	lr, r8
 80024b4:	031e      	lsls	r6, r3, #12
 80024b6:	0b36      	lsrs	r6, r6, #12
 80024b8:	46b0      	mov	r8, r6
 80024ba:	4e0d      	ldr	r6, [pc, #52]	@ (80024f0 <__aeabi_dcmpun+0x40>)
 80024bc:	030c      	lsls	r4, r1, #12
 80024be:	004d      	lsls	r5, r1, #1
 80024c0:	005f      	lsls	r7, r3, #1
 80024c2:	b500      	push	{lr}
 80024c4:	0b24      	lsrs	r4, r4, #12
 80024c6:	0d6d      	lsrs	r5, r5, #21
 80024c8:	0d7f      	lsrs	r7, r7, #21
 80024ca:	42b5      	cmp	r5, r6
 80024cc:	d00b      	beq.n	80024e6 <__aeabi_dcmpun+0x36>
 80024ce:	4908      	ldr	r1, [pc, #32]	@ (80024f0 <__aeabi_dcmpun+0x40>)
 80024d0:	2000      	movs	r0, #0
 80024d2:	428f      	cmp	r7, r1
 80024d4:	d104      	bne.n	80024e0 <__aeabi_dcmpun+0x30>
 80024d6:	4646      	mov	r6, r8
 80024d8:	4316      	orrs	r6, r2
 80024da:	0030      	movs	r0, r6
 80024dc:	1e43      	subs	r3, r0, #1
 80024de:	4198      	sbcs	r0, r3
 80024e0:	bc80      	pop	{r7}
 80024e2:	46b8      	mov	r8, r7
 80024e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e6:	4304      	orrs	r4, r0
 80024e8:	2001      	movs	r0, #1
 80024ea:	2c00      	cmp	r4, #0
 80024ec:	d1f8      	bne.n	80024e0 <__aeabi_dcmpun+0x30>
 80024ee:	e7ee      	b.n	80024ce <__aeabi_dcmpun+0x1e>
 80024f0:	000007ff 	.word	0x000007ff

080024f4 <__aeabi_d2iz>:
 80024f4:	000b      	movs	r3, r1
 80024f6:	0002      	movs	r2, r0
 80024f8:	b570      	push	{r4, r5, r6, lr}
 80024fa:	4d16      	ldr	r5, [pc, #88]	@ (8002554 <__aeabi_d2iz+0x60>)
 80024fc:	030c      	lsls	r4, r1, #12
 80024fe:	b082      	sub	sp, #8
 8002500:	0049      	lsls	r1, r1, #1
 8002502:	2000      	movs	r0, #0
 8002504:	9200      	str	r2, [sp, #0]
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	0b24      	lsrs	r4, r4, #12
 800250a:	0d49      	lsrs	r1, r1, #21
 800250c:	0fde      	lsrs	r6, r3, #31
 800250e:	42a9      	cmp	r1, r5
 8002510:	dd04      	ble.n	800251c <__aeabi_d2iz+0x28>
 8002512:	4811      	ldr	r0, [pc, #68]	@ (8002558 <__aeabi_d2iz+0x64>)
 8002514:	4281      	cmp	r1, r0
 8002516:	dd03      	ble.n	8002520 <__aeabi_d2iz+0x2c>
 8002518:	4b10      	ldr	r3, [pc, #64]	@ (800255c <__aeabi_d2iz+0x68>)
 800251a:	18f0      	adds	r0, r6, r3
 800251c:	b002      	add	sp, #8
 800251e:	bd70      	pop	{r4, r5, r6, pc}
 8002520:	2080      	movs	r0, #128	@ 0x80
 8002522:	0340      	lsls	r0, r0, #13
 8002524:	4320      	orrs	r0, r4
 8002526:	4c0e      	ldr	r4, [pc, #56]	@ (8002560 <__aeabi_d2iz+0x6c>)
 8002528:	1a64      	subs	r4, r4, r1
 800252a:	2c1f      	cmp	r4, #31
 800252c:	dd08      	ble.n	8002540 <__aeabi_d2iz+0x4c>
 800252e:	4b0d      	ldr	r3, [pc, #52]	@ (8002564 <__aeabi_d2iz+0x70>)
 8002530:	1a5b      	subs	r3, r3, r1
 8002532:	40d8      	lsrs	r0, r3
 8002534:	0003      	movs	r3, r0
 8002536:	4258      	negs	r0, r3
 8002538:	2e00      	cmp	r6, #0
 800253a:	d1ef      	bne.n	800251c <__aeabi_d2iz+0x28>
 800253c:	0018      	movs	r0, r3
 800253e:	e7ed      	b.n	800251c <__aeabi_d2iz+0x28>
 8002540:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <__aeabi_d2iz+0x74>)
 8002542:	9a00      	ldr	r2, [sp, #0]
 8002544:	469c      	mov	ip, r3
 8002546:	0003      	movs	r3, r0
 8002548:	4461      	add	r1, ip
 800254a:	408b      	lsls	r3, r1
 800254c:	40e2      	lsrs	r2, r4
 800254e:	4313      	orrs	r3, r2
 8002550:	e7f1      	b.n	8002536 <__aeabi_d2iz+0x42>
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	000003fe 	.word	0x000003fe
 8002558:	0000041d 	.word	0x0000041d
 800255c:	7fffffff 	.word	0x7fffffff
 8002560:	00000433 	.word	0x00000433
 8002564:	00000413 	.word	0x00000413
 8002568:	fffffbed 	.word	0xfffffbed

0800256c <__aeabi_ui2d>:
 800256c:	b510      	push	{r4, lr}
 800256e:	1e04      	subs	r4, r0, #0
 8002570:	d010      	beq.n	8002594 <__aeabi_ui2d+0x28>
 8002572:	f7fd ff85 	bl	8000480 <__clzsi2>
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <__aeabi_ui2d+0x44>)
 8002578:	1a1b      	subs	r3, r3, r0
 800257a:	055b      	lsls	r3, r3, #21
 800257c:	0d5b      	lsrs	r3, r3, #21
 800257e:	280a      	cmp	r0, #10
 8002580:	dc0f      	bgt.n	80025a2 <__aeabi_ui2d+0x36>
 8002582:	220b      	movs	r2, #11
 8002584:	0021      	movs	r1, r4
 8002586:	1a12      	subs	r2, r2, r0
 8002588:	40d1      	lsrs	r1, r2
 800258a:	3015      	adds	r0, #21
 800258c:	030a      	lsls	r2, r1, #12
 800258e:	4084      	lsls	r4, r0
 8002590:	0b12      	lsrs	r2, r2, #12
 8002592:	e001      	b.n	8002598 <__aeabi_ui2d+0x2c>
 8002594:	2300      	movs	r3, #0
 8002596:	2200      	movs	r2, #0
 8002598:	051b      	lsls	r3, r3, #20
 800259a:	4313      	orrs	r3, r2
 800259c:	0020      	movs	r0, r4
 800259e:	0019      	movs	r1, r3
 80025a0:	bd10      	pop	{r4, pc}
 80025a2:	0022      	movs	r2, r4
 80025a4:	380b      	subs	r0, #11
 80025a6:	4082      	lsls	r2, r0
 80025a8:	0312      	lsls	r2, r2, #12
 80025aa:	2400      	movs	r4, #0
 80025ac:	0b12      	lsrs	r2, r2, #12
 80025ae:	e7f3      	b.n	8002598 <__aeabi_ui2d+0x2c>
 80025b0:	0000041e 	.word	0x0000041e

080025b4 <__clzdi2>:
 80025b4:	b510      	push	{r4, lr}
 80025b6:	2900      	cmp	r1, #0
 80025b8:	d103      	bne.n	80025c2 <__clzdi2+0xe>
 80025ba:	f7fd ff61 	bl	8000480 <__clzsi2>
 80025be:	3020      	adds	r0, #32
 80025c0:	e002      	b.n	80025c8 <__clzdi2+0x14>
 80025c2:	0008      	movs	r0, r1
 80025c4:	f7fd ff5c 	bl	8000480 <__clzsi2>
 80025c8:	bd10      	pop	{r4, pc}
 80025ca:	46c0      	nop			@ (mov r8, r8)

080025cc <getNumberPage>:
/**
  * @brief  Get Number Page
  * @param  Adrress_: 	any Address in the Flash memory
  * @retval Address the Page
  */
uint8_t getNumberPage(uint32_t Address_){
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	uint8_t number_ = (uint8_t)((Address_ & 0x3F800)>>11);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	0adb      	lsrs	r3, r3, #11
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	200f      	movs	r0, #15
 80025dc:	183b      	adds	r3, r7, r0
 80025de:	217f      	movs	r1, #127	@ 0x7f
 80025e0:	400a      	ands	r2, r1
 80025e2:	701a      	strb	r2, [r3, #0]
	return number_;
 80025e4:	183b      	adds	r3, r7, r0
 80025e6:	781b      	ldrb	r3, [r3, #0]
}
 80025e8:	0018      	movs	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b004      	add	sp, #16
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <getAddressPage>:
/**
  * @brief  Get Address Page
  * @param  Adrress_: 	any Address in the Flash memory
  * @retval Address the Page
  */
uint64_t getAddressPage(uint32_t Address_){
 80025f0:	b5b0      	push	{r4, r5, r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	return ( (uint64_t) (Address_ & 0xFFFFF800) );
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	000a      	movs	r2, r1
 80025fc:	2100      	movs	r1, #0
 80025fe:	000b      	movs	r3, r1
 8002600:	0ad1      	lsrs	r1, r2, #11
 8002602:	02cc      	lsls	r4, r1, #11
 8002604:	2100      	movs	r1, #0
 8002606:	400b      	ands	r3, r1
 8002608:	001d      	movs	r5, r3
 800260a:	0022      	movs	r2, r4
 800260c:	002b      	movs	r3, r5
}
 800260e:	0010      	movs	r0, r2
 8002610:	0019      	movs	r1, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	b002      	add	sp, #8
 8002616:	bdb0      	pop	{r4, r5, r7, pc}

08002618 <erasePage>:
/**
  * @brief  Erase a Page
  * @param  numberPage_: 	Select the Page number (0,1,2,3 .. 127)
  * @retval None
  */
void erasePage(uint32_t numberPage_){
 8002618:	b590      	push	{r4, r7, lr}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	while( HAL_FLASH_Unlock() !=  HAL_OK );
 8002620:	46c0      	nop			@ (mov r8, r8)
 8002622:	f010 fce1 	bl	8012fe8 <HAL_FLASH_Unlock>
 8002626:	1e03      	subs	r3, r0, #0
 8002628:	d1fb      	bne.n	8002622 <erasePage+0xa>

	FLASH_EraseInitTypeDef pEraseInit = {0};
 800262a:	2410      	movs	r4, #16
 800262c:	193b      	adds	r3, r7, r4
 800262e:	0018      	movs	r0, r3
 8002630:	2310      	movs	r3, #16
 8002632:	001a      	movs	r2, r3
 8002634:	2100      	movs	r1, #0
 8002636:	f018 fcb5 	bl	801afa4 <memset>
	pEraseInit.NbPages = 1;
 800263a:	0021      	movs	r1, r4
 800263c:	187b      	adds	r3, r7, r1
 800263e:	2201      	movs	r2, #1
 8002640:	60da      	str	r2, [r3, #12]
	pEraseInit.Page = numberPage_;
 8002642:	187b      	adds	r3, r7, r1
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	609a      	str	r2, [r3, #8]
	pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8002648:	187b      	adds	r3, r7, r1
 800264a:	2202      	movs	r2, #2
 800264c:	601a      	str	r2, [r3, #0]

	uint32_t Error_=0;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
	HAL_FLASHEx_Erase(&pEraseInit,&Error_);		// Erase the Page
 8002652:	230c      	movs	r3, #12
 8002654:	18fa      	adds	r2, r7, r3
 8002656:	187b      	adds	r3, r7, r1
 8002658:	0011      	movs	r1, r2
 800265a:	0018      	movs	r0, r3
 800265c:	f010 fd72 	bl	8013144 <HAL_FLASHEx_Erase>
	HAL_IWDG_Refresh( &hiwdg );
 8002660:	4b06      	ldr	r3, [pc, #24]	@ (800267c <erasePage+0x64>)
 8002662:	0018      	movs	r0, r3
 8002664:	f013 fac4 	bl	8015bf0 <HAL_IWDG_Refresh>

	while( HAL_FLASH_Lock() !=  HAL_OK);
 8002668:	46c0      	nop			@ (mov r8, r8)
 800266a:	f010 fce1 	bl	8013030 <HAL_FLASH_Lock>
 800266e:	1e03      	subs	r3, r0, #0
 8002670:	d1fb      	bne.n	800266a <erasePage+0x52>
}
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	46c0      	nop			@ (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	b009      	add	sp, #36	@ 0x24
 800267a:	bd90      	pop	{r4, r7, pc}
 800267c:	20000504 	.word	0x20000504

08002680 <writeFLASH>:
  * @param  Adrress_: 		Select the Page number (0,1,2,3 .. 127)
  * @param  arrayData_:		Data save in Flash
  * @param  size_:			Amount of data to save
  * @retval None
  */
void writeFLASH(uint64_t * Address_, uint64_t * arrayData_,uint8_t size_){
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	1dfb      	adds	r3, r7, #7
 800268c:	701a      	strb	r2, [r3, #0]
	while( HAL_FLASH_Unlock() !=  HAL_OK );
 800268e:	46c0      	nop			@ (mov r8, r8)
 8002690:	f010 fcaa 	bl	8012fe8 <HAL_FLASH_Unlock>
 8002694:	1e03      	subs	r3, r0, #0
 8002696:	d1fb      	bne.n	8002690 <writeFLASH+0x10>
	for(uint8_t i =0; i<size_; i++){
 8002698:	2317      	movs	r3, #23
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e015      	b.n	80026ce <writeFLASH+0x4e>
		//HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t) Address_, arrayData_[i]);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t) &Address_[i], arrayData_[i]);
 80026a2:	2417      	movs	r4, #23
 80026a4:	193b      	adds	r3, r7, r4
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	18d3      	adds	r3, r2, r3
 80026ae:	0019      	movs	r1, r3
 80026b0:	193b      	adds	r3, r7, r4
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	18d3      	adds	r3, r2, r3
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2001      	movs	r0, #1
 80026c0:	f010 fc44 	bl	8012f4c <HAL_FLASH_Program>
	for(uint8_t i =0; i<size_; i++){
 80026c4:	193b      	adds	r3, r7, r4
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	3201      	adds	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	2317      	movs	r3, #23
 80026d0:	18fa      	adds	r2, r7, r3
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	7812      	ldrb	r2, [r2, #0]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d3e2      	bcc.n	80026a2 <writeFLASH+0x22>
		//Address_++;
	}
	while( HAL_FLASH_Lock() !=  HAL_OK);
 80026dc:	46c0      	nop			@ (mov r8, r8)
 80026de:	f010 fca7 	bl	8013030 <HAL_FLASH_Lock>
 80026e2:	1e03      	subs	r3, r0, #0
 80026e4:	d1fb      	bne.n	80026de <writeFLASH+0x5e>
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	46c0      	nop			@ (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b007      	add	sp, #28
 80026ee:	bd90      	pop	{r4, r7, pc}

080026f0 <initEEPROMEmulated>:

/**
  * @brief  Init the EEPROM Emulated
  * @retval None
  */
void initEEPROMEmulated(void){
 80026f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026f2:	46c6      	mov	lr, r8
 80026f4:	b500      	push	{lr}
 80026f6:	4cec      	ldr	r4, [pc, #944]	@ (8002aa8 <initEEPROMEmulated+0x3b8>)
 80026f8:	44a5      	add	sp, r4
 80026fa:	af00      	add	r7, sp, #0
	uint8_t * varInit = (uint8_t *) Page_126;
 80026fc:	4beb      	ldr	r3, [pc, #940]	@ (8002aac <initEEPROMEmulated+0x3bc>)
 80026fe:	4aec      	ldr	r2, [pc, #944]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 8002700:	2430      	movs	r4, #48	@ 0x30
 8002702:	1912      	adds	r2, r2, r4
 8002704:	2108      	movs	r1, #8
 8002706:	468c      	mov	ip, r1
 8002708:	44bc      	add	ip, r7
 800270a:	4462      	add	r2, ip
 800270c:	6013      	str	r3, [r2, #0]
	uint8_t size_ = sizeEEPROM_P;
 800270e:	4be9      	ldr	r3, [pc, #932]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002710:	191b      	adds	r3, r3, r4
 8002712:	2208      	movs	r2, #8
 8002714:	18ba      	adds	r2, r7, r2
 8002716:	189a      	adds	r2, r3, r2
 8002718:	2380      	movs	r3, #128	@ 0x80
 800271a:	7013      	strb	r3, [r2, #0]
	uint64_t * pointArray_;
	_Bool flagVar_ = 1;
 800271c:	49e6      	ldr	r1, [pc, #920]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 800271e:	190b      	adds	r3, r1, r4
 8002720:	2208      	movs	r2, #8
 8002722:	18ba      	adds	r2, r7, r2
 8002724:	189a      	adds	r2, r3, r2
 8002726:	2301      	movs	r3, #1
 8002728:	7013      	strb	r3, [r2, #0]
	uint8_t Page_ = 126;
 800272a:	4be4      	ldr	r3, [pc, #912]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 800272c:	191b      	adds	r3, r3, r4
 800272e:	2208      	movs	r2, #8
 8002730:	18ba      	adds	r2, r7, r2
 8002732:	189a      	adds	r2, r3, r2
 8002734:	237e      	movs	r3, #126	@ 0x7e
 8002736:	7013      	strb	r3, [r2, #0]

	// Init eePlantilla
initEEPROM_P:
	uint32_t * Flag_EEPROM = ((uint32_t *) Page_126)+1 ; //
 8002738:	4be1      	ldr	r3, [pc, #900]	@ (8002ac0 <initEEPROMEmulated+0x3d0>)
 800273a:	4ae2      	ldr	r2, [pc, #904]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 800273c:	1910      	adds	r0, r2, r4
 800273e:	2508      	movs	r5, #8
 8002740:	46ac      	mov	ip, r5
 8002742:	44bc      	add	ip, r7
 8002744:	4460      	add	r0, ip
 8002746:	6003      	str	r3, [r0, #0]
	if(*Flag_EEPROM == (uint32_t) Page_126){	// Verify Format Flash is correct
 8002748:	1913      	adds	r3, r2, r4
 800274a:	2208      	movs	r2, #8
 800274c:	4694      	mov	ip, r2
 800274e:	44bc      	add	ip, r7
 8002750:	4463      	add	r3, ip
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4bd5      	ldr	r3, [pc, #852]	@ (8002aac <initEEPROMEmulated+0x3bc>)
 8002758:	429a      	cmp	r2, r3
 800275a:	d025      	beq.n	80027a8 <initEEPROMEmulated+0xb8>
		goto initEEPROM_V;
	}
	flagVar_ = 0;
 800275c:	190b      	adds	r3, r1, r4
 800275e:	2208      	movs	r2, #8
 8002760:	18ba      	adds	r2, r7, r2
 8002762:	189a      	adds	r2, r3, r2
 8002764:	2300      	movs	r3, #0
 8002766:	7013      	strb	r3, [r2, #0]
	uint64_t arrayDataP_[sizeEEPROM_P] = {0};
 8002768:	4bd7      	ldr	r3, [pc, #860]	@ (8002ac8 <initEEPROMEmulated+0x3d8>)
 800276a:	2295      	movs	r2, #149	@ 0x95
 800276c:	00d2      	lsls	r2, r2, #3
 800276e:	189b      	adds	r3, r3, r2
 8002770:	2230      	movs	r2, #48	@ 0x30
 8002772:	4694      	mov	ip, r2
 8002774:	2208      	movs	r2, #8
 8002776:	4690      	mov	r8, r2
 8002778:	44b8      	add	r8, r7
 800277a:	44c4      	add	ip, r8
 800277c:	4463      	add	r3, ip
 800277e:	0018      	movs	r0, r3
 8002780:	2380      	movs	r3, #128	@ 0x80
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	001a      	movs	r2, r3
 8002786:	2100      	movs	r1, #0
 8002788:	f018 fc0c 	bl	801afa4 <memset>
	pointArray_ = arrayDataP_;
 800278c:	2390      	movs	r3, #144	@ 0x90
 800278e:	191b      	adds	r3, r3, r4
 8002790:	2208      	movs	r2, #8
 8002792:	4694      	mov	ip, r2
 8002794:	44bc      	add	ip, r7
 8002796:	4463      	add	r3, ip
 8002798:	4acc      	ldr	r2, [pc, #816]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800279a:	1912      	adds	r2, r2, r4
 800279c:	2108      	movs	r1, #8
 800279e:	468c      	mov	ip, r1
 80027a0:	44bc      	add	ip, r7
 80027a2:	4462      	add	r2, ip
 80027a4:	6013      	str	r3, [r2, #0]
	goto newFormatFlash;
 80027a6:	e045      	b.n	8002834 <initEEPROMEmulated+0x144>
		goto initEEPROM_V;
 80027a8:	46c0      	nop			@ (mov r8, r8)

	// Init eeVariables
initEEPROM_V:
	Flag_EEPROM = ((uint32_t *) Page_127)+1 ;
 80027aa:	4bc9      	ldr	r3, [pc, #804]	@ (8002ad0 <initEEPROMEmulated+0x3e0>)
 80027ac:	4ac5      	ldr	r2, [pc, #788]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 80027ae:	2430      	movs	r4, #48	@ 0x30
 80027b0:	1911      	adds	r1, r2, r4
 80027b2:	2008      	movs	r0, #8
 80027b4:	4684      	mov	ip, r0
 80027b6:	44bc      	add	ip, r7
 80027b8:	4461      	add	r1, ip
 80027ba:	600b      	str	r3, [r1, #0]
	if(*Flag_EEPROM == (uint32_t) Page_127){ // Verify Format Flash is correct
 80027bc:	1913      	adds	r3, r2, r4
 80027be:	2208      	movs	r2, #8
 80027c0:	4694      	mov	ip, r2
 80027c2:	44bc      	add	ip, r7
 80027c4:	4463      	add	r3, ip
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4bc2      	ldr	r3, [pc, #776]	@ (8002ad4 <initEEPROMEmulated+0x3e4>)
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d100      	bne.n	80027d2 <initEEPROMEmulated+0xe2>
 80027d0:	e15d      	b.n	8002a8e <initEEPROMEmulated+0x39e>
		goto saveDataEEPROM_RAM;
	}
	varInit = (uint8_t *) Page_127;
 80027d2:	4bc0      	ldr	r3, [pc, #768]	@ (8002ad4 <initEEPROMEmulated+0x3e4>)
 80027d4:	4ab6      	ldr	r2, [pc, #728]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 80027d6:	1912      	adds	r2, r2, r4
 80027d8:	2108      	movs	r1, #8
 80027da:	468c      	mov	ip, r1
 80027dc:	44bc      	add	ip, r7
 80027de:	4462      	add	r2, ip
 80027e0:	6013      	str	r3, [r2, #0]
	uint64_t arrayDataV[sizeEEPROM_V] = {0};
 80027e2:	4bbd      	ldr	r3, [pc, #756]	@ (8002ad8 <initEEPROMEmulated+0x3e8>)
 80027e4:	2295      	movs	r2, #149	@ 0x95
 80027e6:	00d2      	lsls	r2, r2, #3
 80027e8:	189b      	adds	r3, r3, r2
 80027ea:	2230      	movs	r2, #48	@ 0x30
 80027ec:	4694      	mov	ip, r2
 80027ee:	2208      	movs	r2, #8
 80027f0:	4690      	mov	r8, r2
 80027f2:	44b8      	add	r8, r7
 80027f4:	44c4      	add	ip, r8
 80027f6:	4463      	add	r3, ip
 80027f8:	0018      	movs	r0, r3
 80027fa:	2390      	movs	r3, #144	@ 0x90
 80027fc:	001a      	movs	r2, r3
 80027fe:	2100      	movs	r1, #0
 8002800:	f018 fbd0 	bl	801afa4 <memset>
	size_ = sizeEEPROM_V;
 8002804:	4bab      	ldr	r3, [pc, #684]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002806:	191b      	adds	r3, r3, r4
 8002808:	2208      	movs	r2, #8
 800280a:	18ba      	adds	r2, r7, r2
 800280c:	189a      	adds	r2, r3, r2
 800280e:	2312      	movs	r3, #18
 8002810:	7013      	strb	r3, [r2, #0]
	pointArray_ = arrayDataV;
 8002812:	2308      	movs	r3, #8
 8002814:	18e3      	adds	r3, r4, r3
 8002816:	19db      	adds	r3, r3, r7
 8002818:	4aac      	ldr	r2, [pc, #688]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800281a:	1912      	adds	r2, r2, r4
 800281c:	2108      	movs	r1, #8
 800281e:	468c      	mov	ip, r1
 8002820:	44bc      	add	ip, r7
 8002822:	4462      	add	r2, ip
 8002824:	6013      	str	r3, [r2, #0]
	Page_ = 127;
 8002826:	4ba5      	ldr	r3, [pc, #660]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 8002828:	191b      	adds	r3, r3, r4
 800282a:	2208      	movs	r2, #8
 800282c:	18ba      	adds	r2, r7, r2
 800282e:	189a      	adds	r2, r3, r2
 8002830:	237f      	movs	r3, #127	@ 0x7f
 8002832:	7013      	strb	r3, [r2, #0]

newFormatFlash:
	// Get data
	for(uint8_t i =0; i<size_; i++){
 8002834:	4ba9      	ldr	r3, [pc, #676]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002836:	2230      	movs	r2, #48	@ 0x30
 8002838:	189b      	adds	r3, r3, r2
 800283a:	2208      	movs	r2, #8
 800283c:	18ba      	adds	r2, r7, r2
 800283e:	189a      	adds	r2, r3, r2
 8002840:	2300      	movs	r3, #0
 8002842:	7013      	strb	r3, [r2, #0]
 8002844:	e0d9      	b.n	80029fa <initEEPROMEmulated+0x30a>
		pointArray_[i]  = (uint64_t) (*varInit);
 8002846:	4e9a      	ldr	r6, [pc, #616]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 8002848:	2230      	movs	r2, #48	@ 0x30
 800284a:	18b3      	adds	r3, r6, r2
 800284c:	2108      	movs	r1, #8
 800284e:	468c      	mov	ip, r1
 8002850:	44bc      	add	ip, r7
 8002852:	4463      	add	r3, ip
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	7819      	ldrb	r1, [r3, #0]
 8002858:	48a0      	ldr	r0, [pc, #640]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 800285a:	0014      	movs	r4, r2
 800285c:	1883      	adds	r3, r0, r2
 800285e:	2208      	movs	r2, #8
 8002860:	4694      	mov	ip, r2
 8002862:	44bc      	add	ip, r7
 8002864:	4463      	add	r3, ip
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	00da      	lsls	r2, r3, #3
 800286a:	4b98      	ldr	r3, [pc, #608]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800286c:	191b      	adds	r3, r3, r4
 800286e:	2508      	movs	r5, #8
 8002870:	46ac      	mov	ip, r5
 8002872:	44bc      	add	ip, r7
 8002874:	4463      	add	r3, ip
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	189b      	adds	r3, r3, r2
 800287a:	6239      	str	r1, [r7, #32]
 800287c:	2200      	movs	r2, #0
 800287e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002884:	6019      	str	r1, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
		pointArray_[i] |= ((uint64_t )(varInit) << 32);
 8002888:	1903      	adds	r3, r0, r4
 800288a:	2208      	movs	r2, #8
 800288c:	4694      	mov	ip, r2
 800288e:	44bc      	add	ip, r7
 8002890:	4463      	add	r3, ip
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	00da      	lsls	r2, r3, #3
 8002896:	498d      	ldr	r1, [pc, #564]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002898:	190b      	adds	r3, r1, r4
 800289a:	2108      	movs	r1, #8
 800289c:	1879      	adds	r1, r7, r1
 800289e:	1859      	adds	r1, r3, r1
 80028a0:	680b      	ldr	r3, [r1, #0]
 80028a2:	189b      	adds	r3, r3, r2
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	6859      	ldr	r1, [r3, #4]
 80028a8:	1933      	adds	r3, r6, r4
 80028aa:	2208      	movs	r2, #8
 80028ac:	18ba      	adds	r2, r7, r2
 80028ae:	189a      	adds	r2, r3, r2
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	17db      	asrs	r3, r3, #31
 80028b6:	61fb      	str	r3, [r7, #28]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	0012      	movs	r2, r2
 80028bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028be:	2300      	movs	r3, #0
 80028c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028c2:	4b86      	ldr	r3, [pc, #536]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80028c4:	191b      	adds	r3, r3, r4
 80028c6:	2208      	movs	r2, #8
 80028c8:	4694      	mov	ip, r2
 80028ca:	44bc      	add	ip, r7
 80028cc:	4463      	add	r3, ip
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	00da      	lsls	r2, r3, #3
 80028d2:	4b7e      	ldr	r3, [pc, #504]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 80028d4:	191b      	adds	r3, r3, r4
 80028d6:	2508      	movs	r5, #8
 80028d8:	46ac      	mov	ip, r5
 80028da:	44bc      	add	ip, r7
 80028dc:	4463      	add	r3, ip
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	189b      	adds	r3, r3, r2
 80028e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028e4:	4302      	orrs	r2, r0
 80028e6:	613a      	str	r2, [r7, #16]
 80028e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028ea:	430a      	orrs	r2, r1
 80028ec:	617a      	str	r2, [r7, #20]
 80028ee:	6939      	ldr	r1, [r7, #16]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	6019      	str	r1, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
		if( (varInit >= ((uint8_t * ) &eeCntRegDATA)) && flagVar_){
 80028f6:	0021      	movs	r1, r4
 80028f8:	1873      	adds	r3, r6, r1
 80028fa:	2208      	movs	r2, #8
 80028fc:	18ba      	adds	r2, r7, r2
 80028fe:	189a      	adds	r2, r3, r2
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	4b77      	ldr	r3, [pc, #476]	@ (8002ae0 <initEEPROMEmulated+0x3f0>)
 8002904:	429a      	cmp	r2, r3
 8002906:	d35b      	bcc.n	80029c0 <initEEPROMEmulated+0x2d0>
 8002908:	4a6b      	ldr	r2, [pc, #428]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 800290a:	1853      	adds	r3, r2, r1
 800290c:	2208      	movs	r2, #8
 800290e:	4694      	mov	ip, r2
 8002910:	44bc      	add	ip, r7
 8002912:	4463      	add	r3, ip
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d052      	beq.n	80029c0 <initEEPROMEmulated+0x2d0>
			varInit++;
 800291a:	1873      	adds	r3, r6, r1
 800291c:	2208      	movs	r2, #8
 800291e:	18ba      	adds	r2, r7, r2
 8002920:	189a      	adds	r2, r3, r2
 8002922:	6813      	ldr	r3, [r2, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	1872      	adds	r2, r6, r1
 8002928:	2008      	movs	r0, #8
 800292a:	4684      	mov	ip, r0
 800292c:	44bc      	add	ip, r7
 800292e:	4462      	add	r2, ip
 8002930:	6013      	str	r3, [r2, #0]
			pointArray_[i]  |= ((uint64_t) (*varInit))<<8;
 8002932:	4b6a      	ldr	r3, [pc, #424]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002934:	0008      	movs	r0, r1
 8002936:	185b      	adds	r3, r3, r1
 8002938:	2208      	movs	r2, #8
 800293a:	4694      	mov	ip, r2
 800293c:	44bc      	add	ip, r7
 800293e:	4463      	add	r3, ip
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	00da      	lsls	r2, r3, #3
 8002944:	4961      	ldr	r1, [pc, #388]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002946:	0004      	movs	r4, r0
 8002948:	1809      	adds	r1, r1, r0
 800294a:	2308      	movs	r3, #8
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	18c8      	adds	r0, r1, r3
 8002950:	6803      	ldr	r3, [r0, #0]
 8002952:	189b      	adds	r3, r3, r2
 8002954:	6818      	ldr	r0, [r3, #0]
 8002956:	6859      	ldr	r1, [r3, #4]
 8002958:	0023      	movs	r3, r4
 800295a:	001c      	movs	r4, r3
 800295c:	18f2      	adds	r2, r6, r3
 800295e:	2308      	movs	r3, #8
 8002960:	469c      	mov	ip, r3
 8002962:	44bc      	add	ip, r7
 8002964:	4462      	add	r2, ip
 8002966:	6813      	ldr	r3, [r2, #0]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	633b      	str	r3, [r7, #48]	@ 0x30
 800296c:	2300      	movs	r3, #0
 800296e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002972:	0e13      	lsrs	r3, r2, #24
 8002974:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002976:	0212      	lsls	r2, r2, #8
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	431a      	orrs	r2, r3
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002982:	0213      	lsls	r3, r2, #8
 8002984:	603b      	str	r3, [r7, #0]
 8002986:	4b55      	ldr	r3, [pc, #340]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 8002988:	0026      	movs	r6, r4
 800298a:	199b      	adds	r3, r3, r6
 800298c:	2208      	movs	r2, #8
 800298e:	4694      	mov	ip, r2
 8002990:	44bc      	add	ip, r7
 8002992:	4463      	add	r3, ip
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	00da      	lsls	r2, r3, #3
 8002998:	4b4c      	ldr	r3, [pc, #304]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 800299a:	199b      	adds	r3, r3, r6
 800299c:	2408      	movs	r4, #8
 800299e:	46a4      	mov	ip, r4
 80029a0:	44bc      	add	ip, r7
 80029a2:	4463      	add	r3, ip
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	189b      	adds	r3, r3, r2
 80029a8:	0002      	movs	r2, r0
 80029aa:	683c      	ldr	r4, [r7, #0]
 80029ac:	4322      	orrs	r2, r4
 80029ae:	60ba      	str	r2, [r7, #8]
 80029b0:	000a      	movs	r2, r1
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	60fa      	str	r2, [r7, #12]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	6019      	str	r1, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]
		}
		varInit++;
 80029c0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ab0 <initEEPROMEmulated+0x3c0>)
 80029c2:	2130      	movs	r1, #48	@ 0x30
 80029c4:	1853      	adds	r3, r2, r1
 80029c6:	2008      	movs	r0, #8
 80029c8:	4684      	mov	ip, r0
 80029ca:	44bc      	add	ip, r7
 80029cc:	4463      	add	r3, ip
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3301      	adds	r3, #1
 80029d2:	1852      	adds	r2, r2, r1
 80029d4:	2008      	movs	r0, #8
 80029d6:	4684      	mov	ip, r0
 80029d8:	44bc      	add	ip, r7
 80029da:	4462      	add	r2, ip
 80029dc:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<size_; i++){
 80029de:	4a3f      	ldr	r2, [pc, #252]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80029e0:	1853      	adds	r3, r2, r1
 80029e2:	2008      	movs	r0, #8
 80029e4:	4684      	mov	ip, r0
 80029e6:	44bc      	add	ip, r7
 80029e8:	4463      	add	r3, ip
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	1852      	adds	r2, r2, r1
 80029ee:	2108      	movs	r1, #8
 80029f0:	468c      	mov	ip, r1
 80029f2:	44bc      	add	ip, r7
 80029f4:	4462      	add	r2, ip
 80029f6:	3301      	adds	r3, #1
 80029f8:	7013      	strb	r3, [r2, #0]
 80029fa:	4b38      	ldr	r3, [pc, #224]	@ (8002adc <initEEPROMEmulated+0x3ec>)
 80029fc:	2130      	movs	r1, #48	@ 0x30
 80029fe:	185b      	adds	r3, r3, r1
 8002a00:	2208      	movs	r2, #8
 8002a02:	18ba      	adds	r2, r7, r2
 8002a04:	189a      	adds	r2, r3, r2
 8002a06:	4e2b      	ldr	r6, [pc, #172]	@ (8002ab4 <initEEPROMEmulated+0x3c4>)
 8002a08:	1873      	adds	r3, r6, r1
 8002a0a:	2008      	movs	r0, #8
 8002a0c:	4684      	mov	ip, r0
 8002a0e:	44bc      	add	ip, r7
 8002a10:	4463      	add	r3, ip
 8002a12:	7812      	ldrb	r2, [r2, #0]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d200      	bcs.n	8002a1c <initEEPROMEmulated+0x32c>
 8002a1a:	e714      	b.n	8002846 <initEEPROMEmulated+0x156>
	}
	erasePage(Page_);
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <initEEPROMEmulated+0x3cc>)
 8002a1e:	000c      	movs	r4, r1
 8002a20:	185b      	adds	r3, r3, r1
 8002a22:	2208      	movs	r2, #8
 8002a24:	4694      	mov	ip, r2
 8002a26:	44bc      	add	ip, r7
 8002a28:	4463      	add	r3, ip
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f7ff fdf3 	bl	8002618 <erasePage>
	writeFLASH((uint64_t *) (Flag_EEPROM-1),pointArray_,size_);
 8002a32:	4b24      	ldr	r3, [pc, #144]	@ (8002ac4 <initEEPROMEmulated+0x3d4>)
 8002a34:	0022      	movs	r2, r4
 8002a36:	189b      	adds	r3, r3, r2
 8002a38:	2108      	movs	r1, #8
 8002a3a:	468c      	mov	ip, r1
 8002a3c:	44bc      	add	ip, r7
 8002a3e:	4463      	add	r3, ip
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	1f18      	subs	r0, r3, #4
 8002a44:	0014      	movs	r4, r2
 8002a46:	1933      	adds	r3, r6, r4
 8002a48:	2208      	movs	r2, #8
 8002a4a:	4694      	mov	ip, r2
 8002a4c:	44bc      	add	ip, r7
 8002a4e:	4463      	add	r3, ip
 8002a50:	781a      	ldrb	r2, [r3, #0]
 8002a52:	4b1e      	ldr	r3, [pc, #120]	@ (8002acc <initEEPROMEmulated+0x3dc>)
 8002a54:	191b      	adds	r3, r3, r4
 8002a56:	2108      	movs	r1, #8
 8002a58:	468c      	mov	ip, r1
 8002a5a:	44bc      	add	ip, r7
 8002a5c:	4463      	add	r3, ip
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0019      	movs	r1, r3
 8002a62:	f7ff fe0d 	bl	8002680 <writeFLASH>
	if(!flagVar_){
 8002a66:	4914      	ldr	r1, [pc, #80]	@ (8002ab8 <initEEPROMEmulated+0x3c8>)
 8002a68:	0020      	movs	r0, r4
 8002a6a:	180b      	adds	r3, r1, r0
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	4694      	mov	ip, r2
 8002a70:	44bc      	add	ip, r7
 8002a72:	4463      	add	r3, ip
 8002a74:	781a      	ldrb	r2, [r3, #0]
 8002a76:	2301      	movs	r3, #1
 8002a78:	4053      	eors	r3, r2
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d008      	beq.n	8002a92 <initEEPROMEmulated+0x3a2>
		flagVar_ = 1;
 8002a80:	180b      	adds	r3, r1, r0
 8002a82:	2208      	movs	r2, #8
 8002a84:	18ba      	adds	r2, r7, r2
 8002a86:	189a      	adds	r2, r3, r2
 8002a88:	2301      	movs	r3, #1
 8002a8a:	7013      	strb	r3, [r2, #0]
		goto initEEPROM_V;
 8002a8c:	e68d      	b.n	80027aa <initEEPROMEmulated+0xba>
		goto saveDataEEPROM_RAM;
 8002a8e:	46c0      	nop			@ (mov r8, r8)
 8002a90:	e000      	b.n	8002a94 <initEEPROMEmulated+0x3a4>
	}

	// Save the Data in RAM
saveDataEEPROM_RAM:
 8002a92:	46c0      	nop			@ (mov r8, r8)

	for (uint8_t i = 0; i<128; i++)
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <initEEPROMEmulated+0x3f4>)
 8002a96:	2230      	movs	r2, #48	@ 0x30
 8002a98:	189b      	adds	r3, r3, r2
 8002a9a:	2208      	movs	r2, #8
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	44bc      	add	ip, r7
 8002aa0:	4463      	add	r3, ip
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
 8002aa6:	e043      	b.n	8002b30 <initEEPROMEmulated+0x440>
 8002aa8:	fffffb20 	.word	0xfffffb20
 8002aac:	0803f000 	.word	0x0803f000
 8002ab0:	000004a4 	.word	0x000004a4
 8002ab4:	000004a3 	.word	0x000004a3
 8002ab8:	0000049b 	.word	0x0000049b
 8002abc:	0000049a 	.word	0x0000049a
 8002ac0:	0803f004 	.word	0x0803f004
 8002ac4:	00000494 	.word	0x00000494
 8002ac8:	fffffbe8 	.word	0xfffffbe8
 8002acc:	0000049c 	.word	0x0000049c
 8002ad0:	0803f804 	.word	0x0803f804
 8002ad4:	0803f800 	.word	0x0803f800
 8002ad8:	fffffb58 	.word	0xfffffb58
 8002adc:	00000493 	.word	0x00000493
 8002ae0:	0803f810 	.word	0x0803f810
 8002ae4:	00000492 	.word	0x00000492
		reePlantilla[i] = (uint8_t) findLastValue((uint32_t) &eePlantilla[i]);
 8002ae8:	4c63      	ldr	r4, [pc, #396]	@ (8002c78 <initEEPROMEmulated+0x588>)
 8002aea:	2530      	movs	r5, #48	@ 0x30
 8002aec:	1963      	adds	r3, r4, r5
 8002aee:	2208      	movs	r2, #8
 8002af0:	4694      	mov	ip, r2
 8002af2:	44bc      	add	ip, r7
 8002af4:	4463      	add	r3, ip
 8002af6:	781a      	ldrb	r2, [r3, #0]
 8002af8:	4b60      	ldr	r3, [pc, #384]	@ (8002c7c <initEEPROMEmulated+0x58c>)
 8002afa:	18d3      	adds	r3, r2, r3
 8002afc:	0018      	movs	r0, r3
 8002afe:	f000 faa9 	bl	8003054 <findLastValue>
 8002b02:	0002      	movs	r2, r0
 8002b04:	1963      	adds	r3, r4, r5
 8002b06:	2108      	movs	r1, #8
 8002b08:	468c      	mov	ip, r1
 8002b0a:	44bc      	add	ip, r7
 8002b0c:	4463      	add	r3, ip
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	b2d1      	uxtb	r1, r2
 8002b12:	4a5b      	ldr	r2, [pc, #364]	@ (8002c80 <initEEPROMEmulated+0x590>)
 8002b14:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i<128; i++)
 8002b16:	1963      	adds	r3, r4, r5
 8002b18:	2208      	movs	r2, #8
 8002b1a:	4694      	mov	ip, r2
 8002b1c:	44bc      	add	ip, r7
 8002b1e:	4463      	add	r3, ip
 8002b20:	781a      	ldrb	r2, [r3, #0]
 8002b22:	1963      	adds	r3, r4, r5
 8002b24:	2108      	movs	r1, #8
 8002b26:	468c      	mov	ip, r1
 8002b28:	44bc      	add	ip, r7
 8002b2a:	4463      	add	r3, ip
 8002b2c:	3201      	adds	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	4b51      	ldr	r3, [pc, #324]	@ (8002c78 <initEEPROMEmulated+0x588>)
 8002b32:	2230      	movs	r2, #48	@ 0x30
 8002b34:	189b      	adds	r3, r3, r2
 8002b36:	2208      	movs	r2, #8
 8002b38:	4694      	mov	ip, r2
 8002b3a:	44bc      	add	ip, r7
 8002b3c:	4463      	add	r3, ip
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b25b      	sxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	dad0      	bge.n	8002ae8 <initEEPROMEmulated+0x3f8>

	reevolt_div 	= 	(uint8_t) findLastValue((uint32_t) &eevolt_div);
 8002b46:	4b4f      	ldr	r3, [pc, #316]	@ (8002c84 <initEEPROMEmulated+0x594>)
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 fa83 	bl	8003054 <findLastValue>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	4b4d      	ldr	r3, [pc, #308]	@ (8002c88 <initEEPROMEmulated+0x598>)
 8002b54:	701a      	strb	r2, [r3, #0]
	reevolt_mul 	= 	(uint8_t) findLastValue((uint32_t) &eevolt_mul);
 8002b56:	4b4d      	ldr	r3, [pc, #308]	@ (8002c8c <initEEPROMEmulated+0x59c>)
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f000 fa7b 	bl	8003054 <findLastValue>
 8002b5e:	0003      	movs	r3, r0
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	4b4b      	ldr	r3, [pc, #300]	@ (8002c90 <initEEPROMEmulated+0x5a0>)
 8002b64:	701a      	strb	r2, [r3, #0]
	reef_voltaje 	= 	(uint8_t) findLastValue((uint32_t) &eef_voltaje);
 8002b66:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <initEEPROMEmulated+0x5a4>)
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f000 fa73 	bl	8003054 <findLastValue>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4b49      	ldr	r3, [pc, #292]	@ (8002c98 <initEEPROMEmulated+0x5a8>)
 8002b74:	701a      	strb	r2, [r3, #0]
	reeEstado1 		= 	(uint8_t) findLastValue((uint32_t) &eeEstado1);
 8002b76:	4b49      	ldr	r3, [pc, #292]	@ (8002c9c <initEEPROMEmulated+0x5ac>)
 8002b78:	0018      	movs	r0, r3
 8002b7a:	f000 fa6b 	bl	8003054 <findLastValue>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	4b47      	ldr	r3, [pc, #284]	@ (8002ca0 <initEEPROMEmulated+0x5b0>)
 8002b84:	701a      	strb	r2, [r3, #0]
	reeTimeUnix1 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix1);
 8002b86:	4b47      	ldr	r3, [pc, #284]	@ (8002ca4 <initEEPROMEmulated+0x5b4>)
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 fa63 	bl	8003054 <findLastValue>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	4b45      	ldr	r3, [pc, #276]	@ (8002ca8 <initEEPROMEmulated+0x5b8>)
 8002b94:	701a      	strb	r2, [r3, #0]
	reeTimeUnix2 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix2);
 8002b96:	4b45      	ldr	r3, [pc, #276]	@ (8002cac <initEEPROMEmulated+0x5bc>)
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f000 fa5b 	bl	8003054 <findLastValue>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4b43      	ldr	r3, [pc, #268]	@ (8002cb0 <initEEPROMEmulated+0x5c0>)
 8002ba4:	701a      	strb	r2, [r3, #0]
	reeTimeUnix3 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix3);
 8002ba6:	4b43      	ldr	r3, [pc, #268]	@ (8002cb4 <initEEPROMEmulated+0x5c4>)
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 fa53 	bl	8003054 <findLastValue>
 8002bae:	0003      	movs	r3, r0
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	4b41      	ldr	r3, [pc, #260]	@ (8002cb8 <initEEPROMEmulated+0x5c8>)
 8002bb4:	701a      	strb	r2, [r3, #0]
	reeTimeUnix4 	= 	(uint8_t) findLastValue((uint32_t) &eeTimeUnix4);
 8002bb6:	4b41      	ldr	r3, [pc, #260]	@ (8002cbc <initEEPROMEmulated+0x5cc>)
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f000 fa4b 	bl	8003054 <findLastValue>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc0 <initEEPROMEmulated+0x5d0>)
 8002bc4:	701a      	strb	r2, [r3, #0]
	reeLat1 		= 	(uint8_t) findLastValue((uint32_t) &eeLat1);
 8002bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc4 <initEEPROMEmulated+0x5d4>)
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f000 fa43 	bl	8003054 <findLastValue>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc8 <initEEPROMEmulated+0x5d8>)
 8002bd4:	701a      	strb	r2, [r3, #0]
	reeLat2 		= 	(uint8_t) findLastValue((uint32_t) &eeLat2);
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8002ccc <initEEPROMEmulated+0x5dc>)
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 fa3b 	bl	8003054 <findLastValue>
 8002bde:	0003      	movs	r3, r0
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd0 <initEEPROMEmulated+0x5e0>)
 8002be4:	701a      	strb	r2, [r3, #0]
	reeLat3 		= 	(uint8_t) findLastValue((uint32_t) &eeLat3);
 8002be6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd4 <initEEPROMEmulated+0x5e4>)
 8002be8:	0018      	movs	r0, r3
 8002bea:	f000 fa33 	bl	8003054 <findLastValue>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4b39      	ldr	r3, [pc, #228]	@ (8002cd8 <initEEPROMEmulated+0x5e8>)
 8002bf4:	701a      	strb	r2, [r3, #0]
	reeLat4 		= 	(uint8_t) findLastValue((uint32_t) &eeLat4);
 8002bf6:	4b39      	ldr	r3, [pc, #228]	@ (8002cdc <initEEPROMEmulated+0x5ec>)
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f000 fa2b 	bl	8003054 <findLastValue>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	4b37      	ldr	r3, [pc, #220]	@ (8002ce0 <initEEPROMEmulated+0x5f0>)
 8002c04:	701a      	strb	r2, [r3, #0]
	reeLong1 		= 	(uint8_t) findLastValue((uint32_t) &eeLong1);
 8002c06:	4b37      	ldr	r3, [pc, #220]	@ (8002ce4 <initEEPROMEmulated+0x5f4>)
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f000 fa23 	bl	8003054 <findLastValue>
 8002c0e:	0003      	movs	r3, r0
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	4b35      	ldr	r3, [pc, #212]	@ (8002ce8 <initEEPROMEmulated+0x5f8>)
 8002c14:	701a      	strb	r2, [r3, #0]
	reeLong2 		=	(uint8_t) findLastValue((uint32_t) &eeLong2);
 8002c16:	4b35      	ldr	r3, [pc, #212]	@ (8002cec <initEEPROMEmulated+0x5fc>)
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 fa1b 	bl	8003054 <findLastValue>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	4b33      	ldr	r3, [pc, #204]	@ (8002cf0 <initEEPROMEmulated+0x600>)
 8002c24:	701a      	strb	r2, [r3, #0]
	reeLong3 		= 	(uint8_t) findLastValue((uint32_t) &eeLong3);
 8002c26:	4b33      	ldr	r3, [pc, #204]	@ (8002cf4 <initEEPROMEmulated+0x604>)
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 fa13 	bl	8003054 <findLastValue>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	4b31      	ldr	r3, [pc, #196]	@ (8002cf8 <initEEPROMEmulated+0x608>)
 8002c34:	701a      	strb	r2, [r3, #0]
	reeLong4 		= 	(uint8_t) findLastValue((uint32_t) &eeLong4);
 8002c36:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <initEEPROMEmulated+0x60c>)
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f000 fa0b 	bl	8003054 <findLastValue>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4b2f      	ldr	r3, [pc, #188]	@ (8002d00 <initEEPROMEmulated+0x610>)
 8002c44:	701a      	strb	r2, [r3, #0]
	reeCntRegDATA 	=	(uint16_t) findLastValue((uint32_t) &eeCntRegDATA);
 8002c46:	4b2f      	ldr	r3, [pc, #188]	@ (8002d04 <initEEPROMEmulated+0x614>)
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f000 fa03 	bl	8003054 <findLastValue>
 8002c4e:	0003      	movs	r3, r0
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	4b2d      	ldr	r3, [pc, #180]	@ (8002d08 <initEEPROMEmulated+0x618>)
 8002c54:	801a      	strh	r2, [r3, #0]
	reeCntRegEVENT 	=	(uint16_t) findLastValue((uint32_t) &eeCntRegEVENT);
 8002c56:	4b2d      	ldr	r3, [pc, #180]	@ (8002d0c <initEEPROMEmulated+0x61c>)
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f000 f9fb 	bl	8003054 <findLastValue>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	4b2b      	ldr	r3, [pc, #172]	@ (8002d10 <initEEPROMEmulated+0x620>)
 8002c64:	801a      	strh	r2, [r3, #0]

}
 8002c66:	46c0      	nop			@ (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	239c      	movs	r3, #156	@ 0x9c
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	449d      	add	sp, r3
 8002c70:	bc80      	pop	{r7}
 8002c72:	46b8      	mov	r8, r7
 8002c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c76:	46c0      	nop			@ (mov r8, r8)
 8002c78:	00000492 	.word	0x00000492
 8002c7c:	0803f000 	.word	0x0803f000
 8002c80:	20000cb4 	.word	0x20000cb4
 8002c84:	0803f800 	.word	0x0803f800
 8002c88:	200001b8 	.word	0x200001b8
 8002c8c:	0803f801 	.word	0x0803f801
 8002c90:	200001b9 	.word	0x200001b9
 8002c94:	0803f802 	.word	0x0803f802
 8002c98:	20000d34 	.word	0x20000d34
 8002c9c:	0803f803 	.word	0x0803f803
 8002ca0:	200001ba 	.word	0x200001ba
 8002ca4:	0803f804 	.word	0x0803f804
 8002ca8:	20000d35 	.word	0x20000d35
 8002cac:	0803f805 	.word	0x0803f805
 8002cb0:	20000d36 	.word	0x20000d36
 8002cb4:	0803f806 	.word	0x0803f806
 8002cb8:	20000d37 	.word	0x20000d37
 8002cbc:	0803f807 	.word	0x0803f807
 8002cc0:	20000d38 	.word	0x20000d38
 8002cc4:	0803f808 	.word	0x0803f808
 8002cc8:	200001bb 	.word	0x200001bb
 8002ccc:	0803f809 	.word	0x0803f809
 8002cd0:	200001bc 	.word	0x200001bc
 8002cd4:	0803f80a 	.word	0x0803f80a
 8002cd8:	200001bd 	.word	0x200001bd
 8002cdc:	0803f80b 	.word	0x0803f80b
 8002ce0:	200001be 	.word	0x200001be
 8002ce4:	0803f80c 	.word	0x0803f80c
 8002ce8:	200001bf 	.word	0x200001bf
 8002cec:	0803f80d 	.word	0x0803f80d
 8002cf0:	200001c0 	.word	0x200001c0
 8002cf4:	0803f80e 	.word	0x0803f80e
 8002cf8:	200001c1 	.word	0x200001c1
 8002cfc:	0803f80f 	.word	0x0803f80f
 8002d00:	200001c2 	.word	0x200001c2
 8002d04:	0803f810 	.word	0x0803f810
 8002d08:	20000d3a 	.word	0x20000d3a
 8002d0c:	0803f812 	.word	0x0803f812
 8002d10:	20000d3c 	.word	0x20000d3c

08002d14 <restartFlashMemory>:
/**
  * @brief  Restart Flash Memory
  * @param
  * @retval
  */
void restartFlashMemory(void){
 8002d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d16:	4cc3      	ldr	r4, [pc, #780]	@ (8003024 <restartFlashMemory+0x310>)
 8002d18:	44a5      	add	sp, r4
 8002d1a:	af00      	add	r7, sp, #0
	uint64_t arrayDataP_[sizeEEPROM_P] = {0};
 8002d1c:	4bc2      	ldr	r3, [pc, #776]	@ (8003028 <restartFlashMemory+0x314>)
 8002d1e:	2693      	movs	r6, #147	@ 0x93
 8002d20:	00f6      	lsls	r6, r6, #3
 8002d22:	199b      	adds	r3, r3, r6
 8002d24:	2258      	movs	r2, #88	@ 0x58
 8002d26:	4694      	mov	ip, r2
 8002d28:	44bc      	add	ip, r7
 8002d2a:	4463      	add	r3, ip
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	001a      	movs	r2, r3
 8002d34:	2100      	movs	r1, #0
 8002d36:	f018 f935 	bl	801afa4 <memset>
	uint64_t arrayDataV_[sizeEEPROM_V] = {0};
 8002d3a:	4bbc      	ldr	r3, [pc, #752]	@ (800302c <restartFlashMemory+0x318>)
 8002d3c:	199b      	adds	r3, r3, r6
 8002d3e:	2258      	movs	r2, #88	@ 0x58
 8002d40:	4694      	mov	ip, r2
 8002d42:	44bc      	add	ip, r7
 8002d44:	4463      	add	r3, ip
 8002d46:	0018      	movs	r0, r3
 8002d48:	2390      	movs	r3, #144	@ 0x90
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	f018 f929 	bl	801afa4 <memset>

	uint8_t * varInit = (uint8_t *) Page_126;
 8002d52:	4bb7      	ldr	r3, [pc, #732]	@ (8003030 <restartFlashMemory+0x31c>)
 8002d54:	4ab7      	ldr	r2, [pc, #732]	@ (8003034 <restartFlashMemory+0x320>)
 8002d56:	2158      	movs	r1, #88	@ 0x58
 8002d58:	1852      	adds	r2, r2, r1
 8002d5a:	19d2      	adds	r2, r2, r7
 8002d5c:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_P; i++){
 8002d5e:	4bb6      	ldr	r3, [pc, #728]	@ (8003038 <restartFlashMemory+0x324>)
 8002d60:	2258      	movs	r2, #88	@ 0x58
 8002d62:	189b      	adds	r3, r3, r2
 8002d64:	19da      	adds	r2, r3, r7
 8002d66:	2300      	movs	r3, #0
 8002d68:	7013      	strb	r3, [r2, #0]
 8002d6a:	e030      	b.n	8002dce <restartFlashMemory+0xba>
		arrayDataP_[i] = ((uint64_t )(varInit) << 32);
 8002d6c:	48b1      	ldr	r0, [pc, #708]	@ (8003034 <restartFlashMemory+0x320>)
 8002d6e:	2358      	movs	r3, #88	@ 0x58
 8002d70:	18c3      	adds	r3, r0, r3
 8002d72:	19db      	adds	r3, r3, r7
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d78:	17db      	asrs	r3, r3, #31
 8002d7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d7c:	4eae      	ldr	r6, [pc, #696]	@ (8003038 <restartFlashMemory+0x324>)
 8002d7e:	2358      	movs	r3, #88	@ 0x58
 8002d80:	18f3      	adds	r3, r6, r3
 8002d82:	19db      	adds	r3, r3, r7
 8002d84:	7819      	ldrb	r1, [r3, #0]
 8002d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d88:	001b      	movs	r3, r3
 8002d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d90:	4ba5      	ldr	r3, [pc, #660]	@ (8003028 <restartFlashMemory+0x314>)
 8002d92:	2293      	movs	r2, #147	@ 0x93
 8002d94:	00d2      	lsls	r2, r2, #3
 8002d96:	189b      	adds	r3, r3, r2
 8002d98:	2258      	movs	r2, #88	@ 0x58
 8002d9a:	18ba      	adds	r2, r7, r2
 8002d9c:	189a      	adds	r2, r3, r2
 8002d9e:	00cb      	lsls	r3, r1, #3
 8002da0:	18d3      	adds	r3, r2, r3
 8002da2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002da4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002da6:	6019      	str	r1, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
		varInit ++;
 8002daa:	2358      	movs	r3, #88	@ 0x58
 8002dac:	18c3      	adds	r3, r0, r3
 8002dae:	19db      	adds	r3, r3, r7
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	3301      	adds	r3, #1
 8002db4:	2258      	movs	r2, #88	@ 0x58
 8002db6:	1882      	adds	r2, r0, r2
 8002db8:	19d2      	adds	r2, r2, r7
 8002dba:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_P; i++){
 8002dbc:	2358      	movs	r3, #88	@ 0x58
 8002dbe:	18f3      	adds	r3, r6, r3
 8002dc0:	19db      	adds	r3, r3, r7
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2258      	movs	r2, #88	@ 0x58
 8002dc6:	18b2      	adds	r2, r6, r2
 8002dc8:	19d2      	adds	r2, r2, r7
 8002dca:	3301      	adds	r3, #1
 8002dcc:	7013      	strb	r3, [r2, #0]
 8002dce:	4b9a      	ldr	r3, [pc, #616]	@ (8003038 <restartFlashMemory+0x324>)
 8002dd0:	2258      	movs	r2, #88	@ 0x58
 8002dd2:	189b      	adds	r3, r3, r2
 8002dd4:	19db      	adds	r3, r3, r7
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	b25b      	sxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	dac6      	bge.n	8002d6c <restartFlashMemory+0x58>
	}

	arrayDataP_[eedato_seg1] |= 0xAA;
 8002dde:	4b92      	ldr	r3, [pc, #584]	@ (8003028 <restartFlashMemory+0x314>)
 8002de0:	2093      	movs	r0, #147	@ 0x93
 8002de2:	00c0      	lsls	r0, r0, #3
 8002de4:	181b      	adds	r3, r3, r0
 8002de6:	2258      	movs	r2, #88	@ 0x58
 8002de8:	4694      	mov	ip, r2
 8002dea:	44bc      	add	ip, r7
 8002dec:	4463      	add	r3, ip
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	21aa      	movs	r1, #170	@ 0xaa
 8002df4:	4311      	orrs	r1, r2
 8002df6:	000c      	movs	r4, r1
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4319      	orrs	r1, r3
 8002dfc:	000d      	movs	r5, r1
 8002dfe:	4b8a      	ldr	r3, [pc, #552]	@ (8003028 <restartFlashMemory+0x314>)
 8002e00:	181b      	adds	r3, r3, r0
 8002e02:	2258      	movs	r2, #88	@ 0x58
 8002e04:	4694      	mov	ip, r2
 8002e06:	44bc      	add	ip, r7
 8002e08:	4463      	add	r3, ip
 8002e0a:	601c      	str	r4, [r3, #0]
 8002e0c:	605d      	str	r5, [r3, #4]
	arrayDataP_[eedato_seg2] |= 0x66;
 8002e0e:	4b86      	ldr	r3, [pc, #536]	@ (8003028 <restartFlashMemory+0x314>)
 8002e10:	0005      	movs	r5, r0
 8002e12:	181b      	adds	r3, r3, r0
 8002e14:	2258      	movs	r2, #88	@ 0x58
 8002e16:	18ba      	adds	r2, r7, r2
 8002e18:	189a      	adds	r2, r3, r2
 8002e1a:	2382      	movs	r3, #130	@ 0x82
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	18d3      	adds	r3, r2, r3
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2166      	movs	r1, #102	@ 0x66
 8002e26:	4311      	orrs	r1, r2
 8002e28:	6439      	str	r1, [r7, #64]	@ 0x40
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	4319      	orrs	r1, r3
 8002e2e:	6479      	str	r1, [r7, #68]	@ 0x44
 8002e30:	4b7d      	ldr	r3, [pc, #500]	@ (8003028 <restartFlashMemory+0x314>)
 8002e32:	195b      	adds	r3, r3, r5
 8002e34:	2258      	movs	r2, #88	@ 0x58
 8002e36:	18ba      	adds	r2, r7, r2
 8002e38:	189a      	adds	r2, r3, r2
 8002e3a:	2382      	movs	r3, #130	@ 0x82
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	18d3      	adds	r3, r2, r3
 8002e40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e44:	6019      	str	r1, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
	arrayDataP_[eedato_seg3] |= 0xCC;
 8002e48:	4b77      	ldr	r3, [pc, #476]	@ (8003028 <restartFlashMemory+0x314>)
 8002e4a:	195b      	adds	r3, r3, r5
 8002e4c:	2258      	movs	r2, #88	@ 0x58
 8002e4e:	18ba      	adds	r2, r7, r2
 8002e50:	189a      	adds	r2, r3, r2
 8002e52:	23fe      	movs	r3, #254	@ 0xfe
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	18d3      	adds	r3, r2, r3
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	21cc      	movs	r1, #204	@ 0xcc
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e62:	2100      	movs	r1, #0
 8002e64:	4319      	orrs	r1, r3
 8002e66:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8002e68:	4b6f      	ldr	r3, [pc, #444]	@ (8003028 <restartFlashMemory+0x314>)
 8002e6a:	195b      	adds	r3, r3, r5
 8002e6c:	2258      	movs	r2, #88	@ 0x58
 8002e6e:	18ba      	adds	r2, r7, r2
 8002e70:	189a      	adds	r2, r3, r2
 8002e72:	23fe      	movs	r3, #254	@ 0xfe
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	18d3      	adds	r3, r2, r3
 8002e78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e7c:	6019      	str	r1, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
	arrayDataP_[eeversion1] |= (uint32_t) versionFirm1;
 8002e80:	4b69      	ldr	r3, [pc, #420]	@ (8003028 <restartFlashMemory+0x314>)
 8002e82:	195b      	adds	r3, r3, r5
 8002e84:	2258      	movs	r2, #88	@ 0x58
 8002e86:	18ba      	adds	r2, r7, r2
 8002e88:	189a      	adds	r2, r3, r2
 8002e8a:	23f6      	movs	r3, #246	@ 0xf6
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	18d3      	adds	r3, r2, r3
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	4b69      	ldr	r3, [pc, #420]	@ (800303c <restartFlashMemory+0x328>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea0:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	4302      	orrs	r2, r0
 8002ea6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002ea8:	0023      	movs	r3, r4
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002eae:	4b5e      	ldr	r3, [pc, #376]	@ (8003028 <restartFlashMemory+0x314>)
 8002eb0:	002c      	movs	r4, r5
 8002eb2:	191b      	adds	r3, r3, r4
 8002eb4:	2258      	movs	r2, #88	@ 0x58
 8002eb6:	18ba      	adds	r2, r7, r2
 8002eb8:	189a      	adds	r2, r3, r2
 8002eba:	23f6      	movs	r3, #246	@ 0xf6
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	18d3      	adds	r3, r2, r3
 8002ec0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ec4:	6019      	str	r1, [r3, #0]
 8002ec6:	605a      	str	r2, [r3, #4]
	arrayDataP_[eeversion2] |= (uint32_t) versionFirm2;
 8002ec8:	4b57      	ldr	r3, [pc, #348]	@ (8003028 <restartFlashMemory+0x314>)
 8002eca:	191b      	adds	r3, r3, r4
 8002ecc:	2258      	movs	r2, #88	@ 0x58
 8002ece:	18ba      	adds	r2, r7, r2
 8002ed0:	189a      	adds	r2, r3, r2
 8002ed2:	23f8      	movs	r3, #248	@ 0xf8
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	18d3      	adds	r3, r2, r3
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	4958      	ldr	r1, [pc, #352]	@ (8003040 <restartFlashMemory+0x32c>)
 8002ede:	7809      	ldrb	r1, [r1, #0]
 8002ee0:	6239      	str	r1, [r7, #32]
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	6279      	str	r1, [r7, #36]	@ 0x24
 8002ee6:	6a38      	ldr	r0, [r7, #32]
 8002ee8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002eea:	0005      	movs	r5, r0
 8002eec:	4315      	orrs	r5, r2
 8002eee:	61bd      	str	r5, [r7, #24]
 8002ef0:	4319      	orrs	r1, r3
 8002ef2:	61f9      	str	r1, [r7, #28]
 8002ef4:	4b4c      	ldr	r3, [pc, #304]	@ (8003028 <restartFlashMemory+0x314>)
 8002ef6:	191b      	adds	r3, r3, r4
 8002ef8:	2258      	movs	r2, #88	@ 0x58
 8002efa:	18ba      	adds	r2, r7, r2
 8002efc:	189a      	adds	r2, r3, r2
 8002efe:	23f8      	movs	r3, #248	@ 0xf8
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	18d3      	adds	r3, r2, r3
 8002f04:	69b9      	ldr	r1, [r7, #24]
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	6019      	str	r1, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]

	varInit = (uint8_t *) Page_127;
 8002f0c:	4b4d      	ldr	r3, [pc, #308]	@ (8003044 <restartFlashMemory+0x330>)
 8002f0e:	4a49      	ldr	r2, [pc, #292]	@ (8003034 <restartFlashMemory+0x320>)
 8002f10:	2158      	movs	r1, #88	@ 0x58
 8002f12:	1852      	adds	r2, r2, r1
 8002f14:	19d2      	adds	r2, r2, r7
 8002f16:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_V; i++){
 8002f18:	4b4b      	ldr	r3, [pc, #300]	@ (8003048 <restartFlashMemory+0x334>)
 8002f1a:	2258      	movs	r2, #88	@ 0x58
 8002f1c:	189b      	adds	r3, r3, r2
 8002f1e:	19db      	adds	r3, r3, r7
 8002f20:	2200      	movs	r2, #0
 8002f22:	701a      	strb	r2, [r3, #0]
 8002f24:	e05a      	b.n	8002fdc <restartFlashMemory+0x2c8>
		arrayDataV_[i] |= ((uint64_t )(varInit) << 32);
 8002f26:	4c48      	ldr	r4, [pc, #288]	@ (8003048 <restartFlashMemory+0x334>)
 8002f28:	2358      	movs	r3, #88	@ 0x58
 8002f2a:	18e3      	adds	r3, r4, r3
 8002f2c:	19db      	adds	r3, r3, r7
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	4a3e      	ldr	r2, [pc, #248]	@ (800302c <restartFlashMemory+0x318>)
 8002f32:	2693      	movs	r6, #147	@ 0x93
 8002f34:	00f6      	lsls	r6, r6, #3
 8002f36:	1992      	adds	r2, r2, r6
 8002f38:	2158      	movs	r1, #88	@ 0x58
 8002f3a:	468c      	mov	ip, r1
 8002f3c:	44bc      	add	ip, r7
 8002f3e:	4462      	add	r2, ip
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	18d3      	adds	r3, r2, r3
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	483a      	ldr	r0, [pc, #232]	@ (8003034 <restartFlashMemory+0x320>)
 8002f4a:	2158      	movs	r1, #88	@ 0x58
 8002f4c:	1841      	adds	r1, r0, r1
 8002f4e:	19c9      	adds	r1, r1, r7
 8002f50:	6809      	ldr	r1, [r1, #0]
 8002f52:	6139      	str	r1, [r7, #16]
 8002f54:	17c9      	asrs	r1, r1, #31
 8002f56:	6179      	str	r1, [r7, #20]
 8002f58:	6939      	ldr	r1, [r7, #16]
 8002f5a:	0009      	movs	r1, r1
 8002f5c:	60f9      	str	r1, [r7, #12]
 8002f5e:	2100      	movs	r1, #0
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	2158      	movs	r1, #88	@ 0x58
 8002f64:	1861      	adds	r1, r4, r1
 8002f66:	19c9      	adds	r1, r1, r7
 8002f68:	7809      	ldrb	r1, [r1, #0]
 8002f6a:	468c      	mov	ip, r1
 8002f6c:	68bc      	ldr	r4, [r7, #8]
 8002f6e:	68fd      	ldr	r5, [r7, #12]
 8002f70:	0021      	movs	r1, r4
 8002f72:	4311      	orrs	r1, r2
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	0029      	movs	r1, r5
 8002f78:	4319      	orrs	r1, r3
 8002f7a:	6079      	str	r1, [r7, #4]
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800302c <restartFlashMemory+0x318>)
 8002f7e:	199b      	adds	r3, r3, r6
 8002f80:	2258      	movs	r2, #88	@ 0x58
 8002f82:	18ba      	adds	r2, r7, r2
 8002f84:	189a      	adds	r2, r3, r2
 8002f86:	4663      	mov	r3, ip
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	18d3      	adds	r3, r2, r3
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6019      	str	r1, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]
		if( (varInit >= ((uint8_t * ) &eeCntRegDATA))){
 8002f94:	2358      	movs	r3, #88	@ 0x58
 8002f96:	18c3      	adds	r3, r0, r3
 8002f98:	19db      	adds	r3, r3, r7
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800304c <restartFlashMemory+0x338>)
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d308      	bcc.n	8002fb4 <restartFlashMemory+0x2a0>
			varInit++;
 8002fa2:	2358      	movs	r3, #88	@ 0x58
 8002fa4:	18c3      	adds	r3, r0, r3
 8002fa6:	19db      	adds	r3, r3, r7
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	2258      	movs	r2, #88	@ 0x58
 8002fae:	1882      	adds	r2, r0, r2
 8002fb0:	19d2      	adds	r2, r2, r7
 8002fb2:	6013      	str	r3, [r2, #0]
		}
		varInit++;
 8002fb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003034 <restartFlashMemory+0x320>)
 8002fb6:	2358      	movs	r3, #88	@ 0x58
 8002fb8:	18d3      	adds	r3, r2, r3
 8002fba:	19db      	adds	r3, r3, r7
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	2158      	movs	r1, #88	@ 0x58
 8002fc2:	1852      	adds	r2, r2, r1
 8002fc4:	19d2      	adds	r2, r2, r7
 8002fc6:	6013      	str	r3, [r2, #0]
	for(uint8_t i =0; i<sizeEEPROM_V; i++){
 8002fc8:	491f      	ldr	r1, [pc, #124]	@ (8003048 <restartFlashMemory+0x334>)
 8002fca:	2358      	movs	r3, #88	@ 0x58
 8002fcc:	18cb      	adds	r3, r1, r3
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	781a      	ldrb	r2, [r3, #0]
 8002fd2:	2358      	movs	r3, #88	@ 0x58
 8002fd4:	18cb      	adds	r3, r1, r3
 8002fd6:	19db      	adds	r3, r3, r7
 8002fd8:	3201      	adds	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <restartFlashMemory+0x334>)
 8002fde:	2258      	movs	r2, #88	@ 0x58
 8002fe0:	189b      	adds	r3, r3, r2
 8002fe2:	19db      	adds	r3, r3, r7
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b11      	cmp	r3, #17
 8002fe8:	d99d      	bls.n	8002f26 <restartFlashMemory+0x212>
	}
	erasePage(126);
 8002fea:	207e      	movs	r0, #126	@ 0x7e
 8002fec:	f7ff fb14 	bl	8002618 <erasePage>
	erasePage(127);
 8002ff0:	207f      	movs	r0, #127	@ 0x7f
 8002ff2:	f7ff fb11 	bl	8002618 <erasePage>
	writeFLASH((uint64_t *) (Page_126),&arrayDataP_[0],sizeEEPROM_P);
 8002ff6:	2390      	movs	r3, #144	@ 0x90
 8002ff8:	2258      	movs	r2, #88	@ 0x58
 8002ffa:	189b      	adds	r3, r3, r2
 8002ffc:	19db      	adds	r3, r3, r7
 8002ffe:	480c      	ldr	r0, [pc, #48]	@ (8003030 <restartFlashMemory+0x31c>)
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	0019      	movs	r1, r3
 8003004:	f7ff fb3c 	bl	8002680 <writeFLASH>
	writeFLASH((uint64_t *) (Page_127),&arrayDataV_[0],sizeEEPROM_V);
 8003008:	2358      	movs	r3, #88	@ 0x58
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	480d      	ldr	r0, [pc, #52]	@ (8003044 <restartFlashMemory+0x330>)
 800300e:	2212      	movs	r2, #18
 8003010:	0019      	movs	r1, r3
 8003012:	f7ff fb35 	bl	8002680 <writeFLASH>
	initEEPROMEmulated();
 8003016:	f7ff fb6b 	bl	80026f0 <initEEPROMEmulated>
}
 800301a:	46c0      	nop			@ (mov r8, r8)
 800301c:	46bd      	mov	sp, r7
 800301e:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <restartFlashMemory+0x33c>)
 8003020:	449d      	add	sp, r3
 8003022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003024:	fffffb0c 	.word	0xfffffb0c
 8003028:	fffffbf8 	.word	0xfffffbf8
 800302c:	fffffb68 	.word	0xfffffb68
 8003030:	0803f000 	.word	0x0803f000
 8003034:	00000494 	.word	0x00000494
 8003038:	00000493 	.word	0x00000493
 800303c:	0801eff0 	.word	0x0801eff0
 8003040:	0801eff1 	.word	0x0801eff1
 8003044:	0803f800 	.word	0x0803f800
 8003048:	00000492 	.word	0x00000492
 800304c:	0803f810 	.word	0x0803f810
 8003050:	000004f4 	.word	0x000004f4

08003054 <findLastValue>:
  * @brief  Find the Last saved Value
  * @param	AddressPage_:		Address Page
  * @param	AddressValue_:		Address Variable
  * @retval Return AddressValue_'s Data
  */
uint32_t findLastValue(uint32_t AddressValue_){
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	uint32_t * AddressPage_ = (uint32_t *) getAddressPage(AddressValue_);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff fac6 	bl	80025f0 <getAddressPage>
 8003064:	0002      	movs	r2, r0
 8003066:	000b      	movs	r3, r1
 8003068:	0013      	movs	r3, r2
 800306a:	60bb      	str	r3, [r7, #8]
	uint32_t *pointValuex = AddressPage_ + SizePage_32Bits -1;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	4a13      	ldr	r2, [pc, #76]	@ (80030bc <findLastValue+0x68>)
 8003070:	4694      	mov	ip, r2
 8003072:	4463      	add	r3, ip
 8003074:	60fb      	str	r3, [r7, #12]
	if(AddressPage_ < ((uint32_t *) 0x803F000) || AddressPage_ >= ((uint32_t *) 0x8040000)){ // Invalid Direction
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	4a11      	ldr	r2, [pc, #68]	@ (80030c0 <findLastValue+0x6c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d903      	bls.n	8003086 <findLastValue+0x32>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	4a10      	ldr	r2, [pc, #64]	@ (80030c4 <findLastValue+0x70>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d90e      	bls.n	80030a4 <findLastValue+0x50>
		return 0xFFFFFFFF;
 8003086:	2301      	movs	r3, #1
 8003088:	425b      	negs	r3, r3
 800308a:	e013      	b.n	80030b4 <findLastValue+0x60>
	}
	while(*pointValuex != AddressValue_){
		pointValuex -= 2;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	3b08      	subs	r3, #8
 8003090:	60fb      	str	r3, [r7, #12]
		if(pointValuex < AddressPage_){
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	429a      	cmp	r2, r3
 8003098:	d204      	bcs.n	80030a4 <findLastValue+0x50>
			restartFlashMemory();
 800309a:	f7ff fe3b 	bl	8002d14 <restartFlashMemory>
			return 0xFFFFFFFF;
 800309e:	2301      	movs	r3, #1
 80030a0:	425b      	negs	r3, r3
 80030a2:	e007      	b.n	80030b4 <findLastValue+0x60>
	while(*pointValuex != AddressValue_){
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d1ee      	bne.n	800308c <findLastValue+0x38>
		}
	}
	return *(pointValuex-1);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	3b04      	subs	r3, #4
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b004      	add	sp, #16
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	000007fc 	.word	0x000007fc
 80030c0:	0803efff 	.word	0x0803efff
 80030c4:	0803ffff 	.word	0x0803ffff

080030c8 <pushAddressData>:
  * @param	managerPoint_:		Address in Flash
  * @param	AddressValue_:		Address Variable
  * @param	Value_:				Data
  * @retval None
  */
void pushAddressData(uint64_t * managerPoint_,uint32_t AddressValue_,uint32_t Value_){
 80030c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ca:	b08d      	sub	sp, #52	@ 0x34
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6278      	str	r0, [r7, #36]	@ 0x24
 80030d0:	6239      	str	r1, [r7, #32]
 80030d2:	61fa      	str	r2, [r7, #28]
	uint64_t Data_ = 0;
 80030d4:	2200      	movs	r2, #0
 80030d6:	2300      	movs	r3, #0
 80030d8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Data_ = ((uint64_t) AddressValue_) << 32;
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	613b      	str	r3, [r7, #16]
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	001b      	movs	r3, r3
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Data_ |= ((uint64_t) Value_);
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	2300      	movs	r3, #0
 80030fc:	607b      	str	r3, [r7, #4]
 80030fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003102:	6838      	ldr	r0, [r7, #0]
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	0006      	movs	r6, r0
 8003108:	4316      	orrs	r6, r2
 800310a:	0034      	movs	r4, r6
 800310c:	4319      	orrs	r1, r3
 800310e:	000d      	movs	r5, r1
 8003110:	62bc      	str	r4, [r7, #40]	@ 0x28
 8003112:	62fd      	str	r5, [r7, #44]	@ 0x2c
	writeFLASH(managerPoint_,&Data_,1);
 8003114:	2310      	movs	r3, #16
 8003116:	2218      	movs	r2, #24
 8003118:	189b      	adds	r3, r3, r2
 800311a:	19d9      	adds	r1, r3, r7
 800311c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311e:	2201      	movs	r2, #1
 8003120:	0018      	movs	r0, r3
 8003122:	f7ff faad 	bl	8002680 <writeFLASH>
}
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	b00d      	add	sp, #52	@ 0x34
 800312c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800312e <currentlyPoint>:
/**
  * @brief  Save Address and Data in Flash
  * @param	AddressPage_:		Address Page
  * @retval Return the Address then it is empty
  */
uint64_t currentlyPoint(uint64_t * AddressPage_){
 800312e:	b5b0      	push	{r4, r5, r7, lr}
 8003130:	b084      	sub	sp, #16
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
	uint64_t * Pointx =  AddressPage_ + SizePage_64Bits -1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	22ff      	movs	r2, #255	@ 0xff
 800313a:	00d2      	lsls	r2, r2, #3
 800313c:	4694      	mov	ip, r2
 800313e:	4463      	add	r3, ip
 8003140:	60fb      	str	r3, [r7, #12]
	while(*Pointx == 0xFFFFFFFFFFFFFFFF){
 8003142:	e002      	b.n	800314a <currentlyPoint+0x1c>
		Pointx --;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3b08      	subs	r3, #8
 8003148:	60fb      	str	r3, [r7, #12]
	while(*Pointx == 0xFFFFFFFFFFFFFFFF){
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	1c51      	adds	r1, r2, #1
 8003152:	d101      	bne.n	8003158 <currentlyPoint+0x2a>
 8003154:	3301      	adds	r3, #1
 8003156:	d0f5      	beq.n	8003144 <currentlyPoint+0x16>
	}
	Pointx++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3308      	adds	r3, #8
 800315c:	60fb      	str	r3, [r7, #12]
	return Pointx; // Return the direction Init
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	001c      	movs	r4, r3
 8003162:	17db      	asrs	r3, r3, #31
 8003164:	001d      	movs	r5, r3
 8003166:	0022      	movs	r2, r4
 8003168:	002b      	movs	r3, r5
}
 800316a:	0010      	movs	r0, r2
 800316c:	0019      	movs	r1, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	b004      	add	sp, #16
 8003172:	bdb0      	pop	{r4, r5, r7, pc}

08003174 <FlashManager>:
  * @brief  FLASH handling
  * @param	AddressValue_:		Address Variable
  * @param	Value_:				Data
  * @retval None
  */
void FlashManager(uint32_t AddressValue_, uint32_t Value_){
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b08c      	sub	sp, #48	@ 0x30
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
	_Bool flag_Page127 = 1;
 800317e:	242f      	movs	r4, #47	@ 0x2f
 8003180:	193b      	adds	r3, r7, r4
 8003182:	2201      	movs	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
	uint8_t size_ = sizeEEPROM_V;
 8003186:	252e      	movs	r5, #46	@ 0x2e
 8003188:	197b      	adds	r3, r7, r5
 800318a:	2212      	movs	r2, #18
 800318c:	701a      	strb	r2, [r3, #0]
	uint64_t * AddressPage_ = (uint64_t *) getAddressPage(AddressValue_);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	0018      	movs	r0, r3
 8003192:	f7ff fa2d 	bl	80025f0 <getAddressPage>
 8003196:	0002      	movs	r2, r0
 8003198:	000b      	movs	r3, r1
 800319a:	0013      	movs	r3, r2
 800319c:	61fb      	str	r3, [r7, #28]
	if(AddressPage_ == (uint64_t *) (Page_126)){	// Is here Page 126?
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	4a55      	ldr	r2, [pc, #340]	@ (80032f8 <FlashManager+0x184>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d105      	bne.n	80031b2 <FlashManager+0x3e>
		flag_Page127 = 0;
 80031a6:	193b      	adds	r3, r7, r4
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
		size_ = sizeEEPROM_P;
 80031ac:	197b      	adds	r3, r7, r5
 80031ae:	2280      	movs	r2, #128	@ 0x80
 80031b0:	701a      	strb	r2, [r3, #0]
	}

	// Manager Characteristics
	uint64_t * managerPointInit = AddressPage_;									// Start Page
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	61bb      	str	r3, [r7, #24]
	uint64_t * managerPoint =  (uint64_t *) currentlyPoint(AddressPage_);		// Current Point
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7ff ffb8 	bl	800312e <currentlyPoint>
 80031be:	0002      	movs	r2, r0
 80031c0:	000b      	movs	r3, r1
 80031c2:	0013      	movs	r3, r2
 80031c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint64_t * managerPointEnd = managerPointInit + SizePage_64Bits -1;			// End Page
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	00d2      	lsls	r2, r2, #3
 80031cc:	4694      	mov	ip, r2
 80031ce:	4463      	add	r3, ip
 80031d0:	617b      	str	r3, [r7, #20]

	if((managerPoint - 1)== managerPointEnd){	// Is here the End Page?
 80031d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d4:	3b08      	subs	r3, #8
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d000      	beq.n	80031de <FlashManager+0x6a>
 80031dc:	e082      	b.n	80032e4 <FlashManager+0x170>
		// Find the Last Values
		uint32_t * arrayTemp = malloc(size_);
 80031de:	232e      	movs	r3, #46	@ 0x2e
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f017 fe09 	bl	801adfc <malloc>
 80031ea:	0003      	movs	r3, r0
 80031ec:	613b      	str	r3, [r7, #16]
		uint8_t * varInit = (uint8_t *) AddressPage_;
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	627b      	str	r3, [r7, #36]	@ 0x24
		for(uint8_t i=0; i<size_; i++){
 80031f2:	2323      	movs	r3, #35	@ 0x23
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
 80031fa:	e023      	b.n	8003244 <FlashManager+0xd0>
			arrayTemp[i] = findLastValue((uint32_t) varInit);
 80031fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031fe:	2323      	movs	r3, #35	@ 0x23
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	18d4      	adds	r4, r2, r3
 800320a:	0008      	movs	r0, r1
 800320c:	f7ff ff22 	bl	8003054 <findLastValue>
 8003210:	0003      	movs	r3, r0
 8003212:	6023      	str	r3, [r4, #0]
			varInit++;
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	3301      	adds	r3, #1
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
			if( (varInit > ((uint8_t * ) &eeCntRegDATA))&flag_Page127){
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	4a37      	ldr	r2, [pc, #220]	@ (80032fc <FlashManager+0x188>)
 800321e:	429a      	cmp	r2, r3
 8003220:	419b      	sbcs	r3, r3
 8003222:	425b      	negs	r3, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	001a      	movs	r2, r3
 8003228:	232f      	movs	r3, #47	@ 0x2f
 800322a:	18fb      	adds	r3, r7, r3
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	4013      	ands	r3, r2
 8003230:	d002      	beq.n	8003238 <FlashManager+0xc4>
				varInit++;
 8003232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003234:	3301      	adds	r3, #1
 8003236:	627b      	str	r3, [r7, #36]	@ 0x24
		for(uint8_t i=0; i<size_; i++){
 8003238:	2123      	movs	r1, #35	@ 0x23
 800323a:	187b      	adds	r3, r7, r1
 800323c:	781a      	ldrb	r2, [r3, #0]
 800323e:	187b      	adds	r3, r7, r1
 8003240:	3201      	adds	r2, #1
 8003242:	701a      	strb	r2, [r3, #0]
 8003244:	2323      	movs	r3, #35	@ 0x23
 8003246:	18fa      	adds	r2, r7, r3
 8003248:	232e      	movs	r3, #46	@ 0x2e
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	7812      	ldrb	r2, [r2, #0]
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d3d3      	bcc.n	80031fc <FlashManager+0x88>
			}
		}
		// Erase the Page
		//uint32_t VarAux_= (((uint32_t) ) - 0x8000000);
		uint8_t numberPage = getNumberPage((uint32_t)AddressPage_); 		// Number the Page
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	250f      	movs	r5, #15
 8003258:	197c      	adds	r4, r7, r5
 800325a:	0018      	movs	r0, r3
 800325c:	f7ff f9b6 	bl	80025cc <getNumberPage>
 8003260:	0003      	movs	r3, r0
 8003262:	7023      	strb	r3, [r4, #0]

		erasePage(numberPage);
 8003264:	197b      	adds	r3, r7, r5
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	0018      	movs	r0, r3
 800326a:	f7ff f9d5 	bl	8002618 <erasePage>

		// Return the begin Page in current Point

		managerPoint = AddressPage_;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	62bb      	str	r3, [r7, #40]	@ 0x28
		varInit =  (uint8_t *) AddressPage_;
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24

		// Write the new Values and its Addresses
		for(uint8_t i=0; i<size_; i++){
 8003276:	2322      	movs	r3, #34	@ 0x22
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]
 800327e:	e01e      	b.n	80032be <FlashManager+0x14a>
			pushAddressData(managerPoint,(uint32_t)varInit,arrayTemp[i]);
 8003280:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003282:	2322      	movs	r3, #34	@ 0x22
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	18d3      	adds	r3, r2, r3
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	0018      	movs	r0, r3
 8003294:	f7ff ff18 	bl	80030c8 <pushAddressData>
			varInit++;
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	3301      	adds	r3, #1
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
			if( varInit > ((uint8_t * ) &eeCntRegDATA)){
 800329e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a0:	4b16      	ldr	r3, [pc, #88]	@ (80032fc <FlashManager+0x188>)
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d902      	bls.n	80032ac <FlashManager+0x138>
				varInit++;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	3301      	adds	r3, #1
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			managerPoint ++;
 80032ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ae:	3308      	adds	r3, #8
 80032b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		for(uint8_t i=0; i<size_; i++){
 80032b2:	2122      	movs	r1, #34	@ 0x22
 80032b4:	187b      	adds	r3, r7, r1
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	187b      	adds	r3, r7, r1
 80032ba:	3201      	adds	r2, #1
 80032bc:	701a      	strb	r2, [r3, #0]
 80032be:	2322      	movs	r3, #34	@ 0x22
 80032c0:	18fa      	adds	r2, r7, r3
 80032c2:	232e      	movs	r3, #46	@ 0x2e
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	7812      	ldrb	r2, [r2, #0]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d3d8      	bcc.n	8003280 <FlashManager+0x10c>
		}
		pushAddressData(managerPoint,AddressValue_,Value_);
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d4:	0018      	movs	r0, r3
 80032d6:	f7ff fef7 	bl	80030c8 <pushAddressData>
		free(arrayTemp);
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	0018      	movs	r0, r3
 80032de:	f017 fd97 	bl	801ae10 <free>
	else{

		// Write de new Values and its Addresses
		pushAddressData(managerPoint,AddressValue_,Value_);
	}
}
 80032e2:	e005      	b.n	80032f0 <FlashManager+0x17c>
		pushAddressData(managerPoint,AddressValue_,Value_);
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7ff feec 	bl	80030c8 <pushAddressData>
}
 80032f0:	46c0      	nop			@ (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b00c      	add	sp, #48	@ 0x30
 80032f6:	bdb0      	pop	{r4, r5, r7, pc}
 80032f8:	0803f000 	.word	0x0803f000
 80032fc:	0803f810 	.word	0x0803f810

08003300 <MacStringtoHex>:
#include "ModbusMap.h"
#include "ModbusRTU.h"
#include "ELTEC_EmulatedEEPROM.h"

//-------------------------------------------------------
static void MacStringtoHex(){
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
	int i;
	uint8_t tempregister =0;
 8003306:	1cfb      	adds	r3, r7, #3
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
	uint8_t octeto =0;
 800330c:	1cbb      	adds	r3, r7, #2
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]
	uint16_t tempregister2 =0;
 8003312:	003b      	movs	r3, r7
 8003314:	2200      	movs	r2, #0
 8003316:	801a      	strh	r2, [r3, #0]

	for (i=0; i<=11;i++){
 8003318:	2300      	movs	r3, #0
 800331a:	607b      	str	r3, [r7, #4]
 800331c:	e0d8      	b.n	80034d0 <MacStringtoHex+0x1d0>
		if (Bloque_handshake[i+2] == '0')  //if (macAdress[i] == '0')
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3302      	adds	r3, #2
 8003322:	4a70      	ldr	r2, [pc, #448]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003324:	5cd3      	ldrb	r3, [r2, r3]
 8003326:	2b30      	cmp	r3, #48	@ 0x30
 8003328:	d102      	bne.n	8003330 <MacStringtoHex+0x30>
			tempregister = 0x00;
 800332a:	1cfb      	adds	r3, r7, #3
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '1')		 //if (macAdress[i] == '1')
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3302      	adds	r3, #2
 8003334:	4a6b      	ldr	r2, [pc, #428]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	2b31      	cmp	r3, #49	@ 0x31
 800333a:	d102      	bne.n	8003342 <MacStringtoHex+0x42>
			tempregister = 0x01;
 800333c:	1cfb      	adds	r3, r7, #3
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '2')		 //if (macAdress[i] == '2')
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3302      	adds	r3, #2
 8003346:	4a67      	ldr	r2, [pc, #412]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003348:	5cd3      	ldrb	r3, [r2, r3]
 800334a:	2b32      	cmp	r3, #50	@ 0x32
 800334c:	d102      	bne.n	8003354 <MacStringtoHex+0x54>
			tempregister = 0x02;
 800334e:	1cfb      	adds	r3, r7, #3
 8003350:	2202      	movs	r2, #2
 8003352:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '3')		//if (macAdress[i] == '3')
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3302      	adds	r3, #2
 8003358:	4a62      	ldr	r2, [pc, #392]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800335a:	5cd3      	ldrb	r3, [r2, r3]
 800335c:	2b33      	cmp	r3, #51	@ 0x33
 800335e:	d102      	bne.n	8003366 <MacStringtoHex+0x66>
			tempregister = 0x03;
 8003360:	1cfb      	adds	r3, r7, #3
 8003362:	2203      	movs	r2, #3
 8003364:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '4')		//if (macAdress[i] == '4')
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3302      	adds	r3, #2
 800336a:	4a5e      	ldr	r2, [pc, #376]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800336c:	5cd3      	ldrb	r3, [r2, r3]
 800336e:	2b34      	cmp	r3, #52	@ 0x34
 8003370:	d102      	bne.n	8003378 <MacStringtoHex+0x78>
			tempregister = 0x04;
 8003372:	1cfb      	adds	r3, r7, #3
 8003374:	2204      	movs	r2, #4
 8003376:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '5')		//if (macAdress[i] == '5')
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3302      	adds	r3, #2
 800337c:	4a59      	ldr	r2, [pc, #356]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800337e:	5cd3      	ldrb	r3, [r2, r3]
 8003380:	2b35      	cmp	r3, #53	@ 0x35
 8003382:	d102      	bne.n	800338a <MacStringtoHex+0x8a>
			tempregister = 0x05;
 8003384:	1cfb      	adds	r3, r7, #3
 8003386:	2205      	movs	r2, #5
 8003388:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '6')		//if (macAdress[i] == '6')
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	3302      	adds	r3, #2
 800338e:	4a55      	ldr	r2, [pc, #340]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	2b36      	cmp	r3, #54	@ 0x36
 8003394:	d102      	bne.n	800339c <MacStringtoHex+0x9c>
			tempregister = 0x06;
 8003396:	1cfb      	adds	r3, r7, #3
 8003398:	2206      	movs	r2, #6
 800339a:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '7')		//if (macAdress[i] == '7')
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3302      	adds	r3, #2
 80033a0:	4a50      	ldr	r2, [pc, #320]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033a2:	5cd3      	ldrb	r3, [r2, r3]
 80033a4:	2b37      	cmp	r3, #55	@ 0x37
 80033a6:	d102      	bne.n	80033ae <MacStringtoHex+0xae>
			tempregister = 0x07;
 80033a8:	1cfb      	adds	r3, r7, #3
 80033aa:	2207      	movs	r2, #7
 80033ac:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '8')		//if (macAdress[i] == '8')
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3302      	adds	r3, #2
 80033b2:	4a4c      	ldr	r2, [pc, #304]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033b4:	5cd3      	ldrb	r3, [r2, r3]
 80033b6:	2b38      	cmp	r3, #56	@ 0x38
 80033b8:	d102      	bne.n	80033c0 <MacStringtoHex+0xc0>
			tempregister = 0x08;
 80033ba:	1cfb      	adds	r3, r7, #3
 80033bc:	2208      	movs	r2, #8
 80033be:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == '9')		//if (macAdress[i] == '9')
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3302      	adds	r3, #2
 80033c4:	4a47      	ldr	r2, [pc, #284]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033c6:	5cd3      	ldrb	r3, [r2, r3]
 80033c8:	2b39      	cmp	r3, #57	@ 0x39
 80033ca:	d102      	bne.n	80033d2 <MacStringtoHex+0xd2>
			tempregister = 0x09;
 80033cc:	1cfb      	adds	r3, r7, #3
 80033ce:	2209      	movs	r2, #9
 80033d0:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'A')		//if (macAdress[i] == 'A')
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3302      	adds	r3, #2
 80033d6:	4a43      	ldr	r2, [pc, #268]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033d8:	5cd3      	ldrb	r3, [r2, r3]
 80033da:	2b41      	cmp	r3, #65	@ 0x41
 80033dc:	d102      	bne.n	80033e4 <MacStringtoHex+0xe4>
			tempregister = 0x0A;
 80033de:	1cfb      	adds	r3, r7, #3
 80033e0:	220a      	movs	r2, #10
 80033e2:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'B')		//if (macAdress[i] == 'B')
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3302      	adds	r3, #2
 80033e8:	4a3e      	ldr	r2, [pc, #248]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033ea:	5cd3      	ldrb	r3, [r2, r3]
 80033ec:	2b42      	cmp	r3, #66	@ 0x42
 80033ee:	d102      	bne.n	80033f6 <MacStringtoHex+0xf6>
			tempregister = 0x0B;
 80033f0:	1cfb      	adds	r3, r7, #3
 80033f2:	220b      	movs	r2, #11
 80033f4:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'C')		//if (macAdress[i] == 'C')
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3302      	adds	r3, #2
 80033fa:	4a3a      	ldr	r2, [pc, #232]	@ (80034e4 <MacStringtoHex+0x1e4>)
 80033fc:	5cd3      	ldrb	r3, [r2, r3]
 80033fe:	2b43      	cmp	r3, #67	@ 0x43
 8003400:	d102      	bne.n	8003408 <MacStringtoHex+0x108>
			tempregister = 0x0C;
 8003402:	1cfb      	adds	r3, r7, #3
 8003404:	220c      	movs	r2, #12
 8003406:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'D')		//if (macAdress[i] == 'D')
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3302      	adds	r3, #2
 800340c:	4a35      	ldr	r2, [pc, #212]	@ (80034e4 <MacStringtoHex+0x1e4>)
 800340e:	5cd3      	ldrb	r3, [r2, r3]
 8003410:	2b44      	cmp	r3, #68	@ 0x44
 8003412:	d102      	bne.n	800341a <MacStringtoHex+0x11a>
			tempregister = 0x0D;
 8003414:	1cfb      	adds	r3, r7, #3
 8003416:	220d      	movs	r2, #13
 8003418:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'E')		//if (macAdress[i] == 'E')
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3302      	adds	r3, #2
 800341e:	4a31      	ldr	r2, [pc, #196]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003420:	5cd3      	ldrb	r3, [r2, r3]
 8003422:	2b45      	cmp	r3, #69	@ 0x45
 8003424:	d102      	bne.n	800342c <MacStringtoHex+0x12c>
			tempregister = 0x0E;
 8003426:	1cfb      	adds	r3, r7, #3
 8003428:	220e      	movs	r2, #14
 800342a:	701a      	strb	r2, [r3, #0]
		if (Bloque_handshake[i+2] == 'F')		//if (macAdress[i] == 'F')
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3302      	adds	r3, #2
 8003430:	4a2c      	ldr	r2, [pc, #176]	@ (80034e4 <MacStringtoHex+0x1e4>)
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	2b46      	cmp	r3, #70	@ 0x46
 8003436:	d102      	bne.n	800343e <MacStringtoHex+0x13e>
			tempregister = 0x0F;
 8003438:	1cfb      	adds	r3, r7, #3
 800343a:	220f      	movs	r2, #15
 800343c:	701a      	strb	r2, [r3, #0]

    if ((i % 2) == 0)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	4013      	ands	r3, r2
 8003444:	d105      	bne.n	8003452 <MacStringtoHex+0x152>
		octeto =  tempregister << 4;
 8003446:	1cbb      	adds	r3, r7, #2
 8003448:	1cfa      	adds	r2, r7, #3
 800344a:	7812      	ldrb	r2, [r2, #0]
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	701a      	strb	r2, [r3, #0]
 8003450:	e03b      	b.n	80034ca <MacStringtoHex+0x1ca>
	else{
		octeto = octeto | tempregister;
 8003452:	1cbb      	adds	r3, r7, #2
 8003454:	1cb9      	adds	r1, r7, #2
 8003456:	1cfa      	adds	r2, r7, #3
 8003458:	7809      	ldrb	r1, [r1, #0]
 800345a:	7812      	ldrb	r2, [r2, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	701a      	strb	r2, [r3, #0]
			if( i == 1 ||  i == 5 || i == 9)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d005      	beq.n	8003472 <MacStringtoHex+0x172>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b05      	cmp	r3, #5
 800346a:	d002      	beq.n	8003472 <MacStringtoHex+0x172>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b09      	cmp	r3, #9
 8003470:	d105      	bne.n	800347e <MacStringtoHex+0x17e>
				tempregister2 = octeto << 8;
 8003472:	1cbb      	adds	r3, r7, #2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b29a      	uxth	r2, r3
 8003478:	003b      	movs	r3, r7
 800347a:	0212      	lsls	r2, r2, #8
 800347c:	801a      	strh	r2, [r3, #0]
			if (i == 3 || i == 7 || i == 11)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b03      	cmp	r3, #3
 8003482:	d005      	beq.n	8003490 <MacStringtoHex+0x190>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b07      	cmp	r3, #7
 8003488:	d002      	beq.n	8003490 <MacStringtoHex+0x190>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0b      	cmp	r3, #11
 800348e:	d107      	bne.n	80034a0 <MacStringtoHex+0x1a0>
				tempregister2 = tempregister2 | (uint16_t) octeto;
 8003490:	1cbb      	adds	r3, r7, #2
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	b299      	uxth	r1, r3
 8003496:	003b      	movs	r3, r7
 8003498:	003a      	movs	r2, r7
 800349a:	8812      	ldrh	r2, [r2, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	801a      	strh	r2, [r3, #0]

			if( i == 3 )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d103      	bne.n	80034ae <MacStringtoHex+0x1ae>
				DatosMAC [0] = tempregister2;
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034a8:	003a      	movs	r2, r7
 80034aa:	8812      	ldrh	r2, [r2, #0]
 80034ac:	801a      	strh	r2, [r3, #0]
			if( i == 7 )
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b07      	cmp	r3, #7
 80034b2:	d103      	bne.n	80034bc <MacStringtoHex+0x1bc>
				DatosMAC [1] = tempregister2;
 80034b4:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034b6:	003a      	movs	r2, r7
 80034b8:	8812      	ldrh	r2, [r2, #0]
 80034ba:	805a      	strh	r2, [r3, #2]
			if( i == 11 )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b0b      	cmp	r3, #11
 80034c0:	d103      	bne.n	80034ca <MacStringtoHex+0x1ca>
				DatosMAC [2] = tempregister2;
 80034c2:	4b09      	ldr	r3, [pc, #36]	@ (80034e8 <MacStringtoHex+0x1e8>)
 80034c4:	003a      	movs	r2, r7
 80034c6:	8812      	ldrh	r2, [r2, #0]
 80034c8:	809a      	strh	r2, [r3, #4]
	for (i=0; i<=11;i++){
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3301      	adds	r3, #1
 80034ce:	607b      	str	r3, [r7, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b0b      	cmp	r3, #11
 80034d4:	dc00      	bgt.n	80034d8 <MacStringtoHex+0x1d8>
 80034d6:	e722      	b.n	800331e <MacStringtoHex+0x1e>
		}
	}
}
 80034d8:	46c0      	nop			@ (mov r8, r8)
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	46bd      	mov	sp, r7
 80034de:	b002      	add	sp, #8
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	46c0      	nop			@ (mov r8, r8)
 80034e4:	20001e9c 	.word	0x20001e9c
 80034e8:	20000088 	.word	0x20000088

080034ec <ReadHoldingRegistersFunctionRev>:
//*********************************************************************************************
_Bool  ReadHoldingRegistersFunctionRev (uint16_t  ReadHoldingRegisters_AddressBegin	,uint16_t ReadHoldingRegisters_AddressEnd, uint16_t *ArrydHolding){
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	603a      	str	r2, [r7, #0]
 80034f4:	1dbb      	adds	r3, r7, #6
 80034f6:	1c02      	adds	r2, r0, #0
 80034f8:	801a      	strh	r2, [r3, #0]
 80034fa:	1d3b      	adds	r3, r7, #4
 80034fc:	1c0a      	adds	r2, r1, #0
 80034fe:	801a      	strh	r2, [r3, #0]

	uint8_t	GroupQtyRequestCapacity = 0;      //Manuel 06-dic-2021: Capacidad de la Cantidad de registros Requeridos
 8003500:	210d      	movs	r1, #13
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
	_Bool responseOk = 0;
 8003508:	200f      	movs	r0, #15
 800350a:	183b      	adds	r3, r7, r0
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
	if(_u16ReadAddress >= ReadHoldingRegisters_AddressBegin && _u16ReadAddress <= ReadHoldingRegisters_AddressEnd){    // Peticion, para "Eventos"
 8003510:	4b2c      	ldr	r3, [pc, #176]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	1dba      	adds	r2, r7, #6
 8003516:	8812      	ldrh	r2, [r2, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d84b      	bhi.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
 800351c:	4b29      	ldr	r3, [pc, #164]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	1d3a      	adds	r2, r7, #4
 8003522:	8812      	ldrh	r2, [r2, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d345      	bcc.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
	  responseOk = 1;
 8003528:	183b      	adds	r3, r7, r0
 800352a:	2201      	movs	r2, #1
 800352c:	701a      	strb	r2, [r3, #0]
		GroupQtyRequestCapacity = (uint8_t)(ReadHoldingRegisters_AddressEnd - _u16ReadAddress + 1);
 800352e:	1d3b      	adds	r3, r7, #4
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b23      	ldr	r3, [pc, #140]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	b2da      	uxtb	r2, r3
 800353e:	187b      	adds	r3, r7, r1
 8003540:	3201      	adds	r2, #1
 8003542:	701a      	strb	r2, [r3, #0]
		// Manuel 06-dic-2021: La cantidad pedida es menor o igual que la cantidad del grupo en funcion del Address del primer Registro
		if (_u16ReadQty <= GroupQtyRequestCapacity){
 8003544:	187b      	adds	r3, r7, r1
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	b29a      	uxth	r2, r3
 800354a:	4b1f      	ldr	r3, [pc, #124]	@ (80035c8 <ReadHoldingRegistersFunctionRev+0xdc>)
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	429a      	cmp	r2, r3
 8003550:	d32d      	bcc.n	80035ae <ReadHoldingRegistersFunctionRev+0xc2>
				uint8_t	i = 0;      //Manuel 06-dic-2021: iterator
 8003552:	210e      	movs	r1, #14
 8003554:	187b      	adds	r3, r7, r1
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < _u16ReadQty; i++ )
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]
 8003560:	e017      	b.n	8003592 <ReadHoldingRegistersFunctionRev+0xa6>
					ModbusSlave_setTransmitBuffer (i, ArrydHolding[_u16ReadAddress - ReadHoldingRegisters_AddressBegin + i]);
 8003562:	240e      	movs	r4, #14
 8003564:	193b      	adds	r3, r7, r4
 8003566:	7818      	ldrb	r0, [r3, #0]
 8003568:	4b16      	ldr	r3, [pc, #88]	@ (80035c4 <ReadHoldingRegistersFunctionRev+0xd8>)
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	001a      	movs	r2, r3
 800356e:	1dbb      	adds	r3, r7, #6
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	1ad2      	subs	r2, r2, r3
 8003574:	193b      	adds	r3, r7, r4
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	18d3      	adds	r3, r2, r3
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	18d3      	adds	r3, r2, r3
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	0019      	movs	r1, r3
 8003584:	f001 f85a 	bl	800463c <ModbusSlave_setTransmitBuffer>
				for (i = 0; i < _u16ReadQty; i++ )
 8003588:	193b      	adds	r3, r7, r4
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	193b      	adds	r3, r7, r4
 800358e:	3201      	adds	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	230e      	movs	r3, #14
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	b29a      	uxth	r2, r3
 800359a:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <ReadHoldingRegistersFunctionRev+0xdc>)
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d3df      	bcc.n	8003562 <ReadHoldingRegistersFunctionRev+0x76>
				ModbusSlaveTransaction (u8MBFunctionSlave);
 80035a2:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <ReadHoldingRegistersFunctionRev+0xe0>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	0018      	movs	r0, r3
 80035a8:	f001 f866 	bl	8004678 <ModbusSlaveTransaction>
 80035ac:	e002      	b.n	80035b4 <ReadHoldingRegistersFunctionRev+0xc8>
		}else
			ModbusSlaveExceptionTransaction(ILLEGAL_DATA_VALUE);				// manda el codigo de excepcion 2			ModbusSlaveExceptionTransaction(0x02);				// manda el codigo de excepcion 2
 80035ae:	2003      	movs	r0, #3
 80035b0:	f001 f98c 	bl	80048cc <ModbusSlaveExceptionTransaction>

	}
 return responseOk;
 80035b4:	230f      	movs	r3, #15
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	781b      	ldrb	r3, [r3, #0]
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b005      	add	sp, #20
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	20000386 	.word	0x20000386
 80035c8:	20000388 	.word	0x20000388
 80035cc:	200003d0 	.word	0x200003d0

080035d0 <ModbusMap>:
//*********************************************************************************************
//*********************************************************************************************

void ModbusMap(void){
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0

 uint8_t	modbusSlaveState = 0;					// Estado del Esclavo Modbus
 80035d6:	1dfb      	adds	r3, r7, #7
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
//*********************************************************************************************
//****************  Registros Imbera Control
//*********************************************************************************************

	// Plantilla Dummy de escritura de registros Eventos
 	 if(!((flagsa[3]) | (flagsC[1]) | (flagsC[2]))){// if(!(((flagsa & 0x08) >> 3) | ((flagsC & 0x02) >> 1) | ((flagsC & 0x04) >> 2))){					//	if(!(((flagsa & 0x08)>> 3) || ((flagsC & 0x02)>> 1) || ((flagsC & 0x04)>> 2))){
 80035dc:	4b75      	ldr	r3, [pc, #468]	@ (80037b4 <ModbusMap+0x1e4>)
 80035de:	78da      	ldrb	r2, [r3, #3]
 80035e0:	4b75      	ldr	r3, [pc, #468]	@ (80037b8 <ModbusMap+0x1e8>)
 80035e2:	785b      	ldrb	r3, [r3, #1]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	4b73      	ldr	r3, [pc, #460]	@ (80037b8 <ModbusMap+0x1e8>)
 80035ea:	789b      	ldrb	r3, [r3, #2]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2201      	movs	r2, #1
 80035f2:	4053      	eors	r3, r2
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <ModbusMap+0x32>
		Eventos[0]  = (uint16_t) 0;       //14-Ene/2022		Estado de operacion : Normal = 0
 80035fa:	4b70      	ldr	r3, [pc, #448]	@ (80037bc <ModbusMap+0x1ec>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	e016      	b.n	8003630 <ModbusMap+0x60>
	}
 	else if(flagsC[1])// else if(GetRegFlagState(flagsC, 1))		// ES1 ?			//	else if(((flagsC & 0x02)>> 1) == 1)		// ES1 ?
 8003602:	4b6d      	ldr	r3, [pc, #436]	@ (80037b8 <ModbusMap+0x1e8>)
 8003604:	785b      	ldrb	r3, [r3, #1]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <ModbusMap+0x42>
		Eventos[0]  = (uint16_t) 1;
 800360a:	4b6c      	ldr	r3, [pc, #432]	@ (80037bc <ModbusMap+0x1ec>)
 800360c:	2201      	movs	r2, #1
 800360e:	801a      	strh	r2, [r3, #0]
 8003610:	e00e      	b.n	8003630 <ModbusMap+0x60>
	else if(flagsC[1])// else if(GetRegFlagState(flagsC, 1))		// ES2 ?					//  else if(((flagsC & 0x02)>> 1) == 1)		// ES2 ?
 8003612:	4b69      	ldr	r3, [pc, #420]	@ (80037b8 <ModbusMap+0x1e8>)
 8003614:	785b      	ldrb	r3, [r3, #1]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <ModbusMap+0x52>
		Eventos[0]  = (uint16_t) 2;
 800361a:	4b68      	ldr	r3, [pc, #416]	@ (80037bc <ModbusMap+0x1ec>)
 800361c:	2202      	movs	r2, #2
 800361e:	801a      	strh	r2, [r3, #0]
 8003620:	e006      	b.n	8003630 <ModbusMap+0x60>
	else if(flagsa[3])		// Nocturno ?				// else if(((flagsa & 0x08)>> 3) == 1)		// Nocturno ?
 8003622:	4b64      	ldr	r3, [pc, #400]	@ (80037b4 <ModbusMap+0x1e4>)
 8003624:	78db      	ldrb	r3, [r3, #3]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <ModbusMap+0x60>
		Eventos[0]  = (uint16_t) 6;
 800362a:	4b64      	ldr	r3, [pc, #400]	@ (80037bc <ModbusMap+0x1ec>)
 800362c:	2206      	movs	r2, #6
 800362e:	801a      	strh	r2, [r3, #0]
    Eventos[1]  = (uint16_t) (GPIOR0[1]);			//((GPIOR0 & 0x02)>> 1);       //14-Ene/2022		Deshielo
 8003630:	4b63      	ldr	r3, [pc, #396]	@ (80037c0 <ModbusMap+0x1f0>)
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	001a      	movs	r2, r3
 8003636:	4b61      	ldr	r3, [pc, #388]	@ (80037bc <ModbusMap+0x1ec>)
 8003638:	805a      	strh	r2, [r3, #2]
	Eventos[2]  = (uint16_t) (GPIOR1[0]);			//(GPIOR1 & 0x01);       //14-Ene/2022		Ventilador
 800363a:	4b62      	ldr	r3, [pc, #392]	@ (80037c4 <ModbusMap+0x1f4>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	001a      	movs	r2, r3
 8003640:	4b5e      	ldr	r3, [pc, #376]	@ (80037bc <ModbusMap+0x1ec>)
 8003642:	809a      	strh	r2, [r3, #4]
    Eventos[3]  = (uint16_t) (GPIOR0[2]); 			//((GPIOR0 & 0x04)>> 2);       //14-Ene/2022		Iluminacion
 8003644:	4b5e      	ldr	r3, [pc, #376]	@ (80037c0 <ModbusMap+0x1f0>)
 8003646:	789b      	ldrb	r3, [r3, #2]
 8003648:	001a      	movs	r2, r3
 800364a:	4b5c      	ldr	r3, [pc, #368]	@ (80037bc <ModbusMap+0x1ec>)
 800364c:	80da      	strh	r2, [r3, #6]
	Eventos[4]  = (uint16_t) (GPIOR0[0]);			//(GPIOR0 & 0x01);			  //14-Ene/2022		Compresor
 800364e:	4b5c      	ldr	r3, [pc, #368]	@ (80037c0 <ModbusMap+0x1f0>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	001a      	movs	r2, r3
 8003654:	4b59      	ldr	r3, [pc, #356]	@ (80037bc <ModbusMap+0x1ec>)
 8003656:	811a      	strh	r2, [r3, #8]
	Eventos[5]  = (uint16_t) (flagsC[1]);// Eventos[5]  = (uint16_t) (flagsC & 0x01);      	//14-Ene/2022		Estado de puerta : CERRADA=0, ABIERTA=1				//		Eventos[5]  = (uint16_t) (flagsC & 0x01);      	//14-Ene/2022		Estado de puerta : CERRADA=0, ABIERTA=1
 8003658:	4b57      	ldr	r3, [pc, #348]	@ (80037b8 <ModbusMap+0x1e8>)
 800365a:	785b      	ldrb	r3, [r3, #1]
 800365c:	001a      	movs	r2, r3
 800365e:	4b57      	ldr	r3, [pc, #348]	@ (80037bc <ModbusMap+0x1ec>)
 8003660:	815a      	strh	r2, [r3, #10]
    Eventos[6]  = (uint16_t) 0;				//14-Ene/2022		Relevador sensor humedad
 8003662:	4b56      	ldr	r3, [pc, #344]	@ (80037bc <ModbusMap+0x1ec>)
 8003664:	2200      	movs	r2, #0
 8003666:	819a      	strh	r2, [r3, #12]
	if (Eventos[0]  == 0)
 8003668:	4b54      	ldr	r3, [pc, #336]	@ (80037bc <ModbusMap+0x1ec>)
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d103      	bne.n	8003678 <ModbusMap+0xa8>
		Eventos[7]  = (uint16_t) 1;				//14-Ene/2022		Modo Normal
 8003670:	4b52      	ldr	r3, [pc, #328]	@ (80037bc <ModbusMap+0x1ec>)
 8003672:	2201      	movs	r2, #1
 8003674:	81da      	strh	r2, [r3, #14]
 8003676:	e002      	b.n	800367e <ModbusMap+0xae>
	else
		Eventos[7]  = (uint16_t) 0;				//14-Ene/2022		Modo Normal
 8003678:	4b50      	ldr	r3, [pc, #320]	@ (80037bc <ModbusMap+0x1ec>)
 800367a:	2200      	movs	r2, #0
 800367c:	81da      	strh	r2, [r3, #14]
	Eventos[8]  = (uint16_t) ((flagsC[1]));// Eventos[8]  = (uint16_t) ((flagsC & 0x02)>> 1);				//14-Ene/2022		Modo ES1 = Modo de ahorro 1		//	Eventos[8]  = (uint16_t) ((flagsC & 0x02)>> 1);				//14-Ene/2022		Modo ES1 = Modo de ahorro 1
 800367e:	4b4e      	ldr	r3, [pc, #312]	@ (80037b8 <ModbusMap+0x1e8>)
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	001a      	movs	r2, r3
 8003684:	4b4d      	ldr	r3, [pc, #308]	@ (80037bc <ModbusMap+0x1ec>)
 8003686:	821a      	strh	r2, [r3, #16]
	Eventos[9]  = (uint16_t) ((flagsC[2]));// Eventos[9]  = (uint16_t) ((flagsC & 0x04)>> 2);				//14-Ene/2022		Modo ES2 = Modo de ahorro 2		//	Eventos[9]  = (uint16_t) ((flagsC & 0x04)>> 2);				//14-Ene/2022		Modo ES2 = Modo de ahorro 2
 8003688:	4b4b      	ldr	r3, [pc, #300]	@ (80037b8 <ModbusMap+0x1e8>)
 800368a:	789b      	ldrb	r3, [r3, #2]
 800368c:	001a      	movs	r2, r3
 800368e:	4b4b      	ldr	r3, [pc, #300]	@ (80037bc <ModbusMap+0x1ec>)
 8003690:	825a      	strh	r2, [r3, #18]
	Eventos[10]  = (uint16_t) 0;			//14-Ene/2022		Modo OFF
 8003692:	4b4a      	ldr	r3, [pc, #296]	@ (80037bc <ModbusMap+0x1ec>)
 8003694:	2200      	movs	r2, #0
 8003696:	829a      	strh	r2, [r3, #20]
	Eventos[11]  = (uint16_t) 0;			//14-Ene/2022		Modo Alarma
 8003698:	4b48      	ldr	r3, [pc, #288]	@ (80037bc <ModbusMap+0x1ec>)
 800369a:	2200      	movs	r2, #0
 800369c:	82da      	strh	r2, [r3, #22]
	Eventos[12]  = (uint16_t) flagsa[3];	// Eventos[12]  = (uint16_t) ((flagsa & 0x08)>> 3);			//14-Ene/2022		Modo Nocturno			//	Eventos[12]  = (uint16_t) ((flagsa & 0x08)>> 3);			//14-Ene/2022		Modo Nocturno
 800369e:	4b45      	ldr	r3, [pc, #276]	@ (80037b4 <ModbusMap+0x1e4>)
 80036a0:	78db      	ldrb	r3, [r3, #3]
 80036a2:	001a      	movs	r2, r3
 80036a4:	4b45      	ldr	r3, [pc, #276]	@ (80037bc <ModbusMap+0x1ec>)
 80036a6:	831a      	strh	r2, [r3, #24]
	Eventos[13]  = (uint16_t) 0;			//14-Ene/2022		Modo Vault
 80036a8:	4b44      	ldr	r3, [pc, #272]	@ (80037bc <ModbusMap+0x1ec>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	835a      	strh	r2, [r3, #26]
	// Plantilla Dummy de escritura de registros Mediciones
	Mediciones[0] = (tdevl *256) + tdevf;		//14-Ene/2022		Temp interna
 80036ae:	4b46      	ldr	r3, [pc, #280]	@ (80037c8 <ModbusMap+0x1f8>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	021b      	lsls	r3, r3, #8
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	4a45      	ldr	r2, [pc, #276]	@ (80037cc <ModbusMap+0x1fc>)
 80036b8:	7812      	ldrb	r2, [r2, #0]
 80036ba:	189b      	adds	r3, r3, r2
 80036bc:	b29a      	uxth	r2, r3
 80036be:	4b44      	ldr	r3, [pc, #272]	@ (80037d0 <ModbusMap+0x200>)
 80036c0:	801a      	strh	r2, [r3, #0]
	Mediciones[1] = (teval *256) + tevaf;		//14-Ene/2022		Temp evaporador
 80036c2:	4b44      	ldr	r3, [pc, #272]	@ (80037d4 <ModbusMap+0x204>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	021b      	lsls	r3, r3, #8
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	4a43      	ldr	r2, [pc, #268]	@ (80037d8 <ModbusMap+0x208>)
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	189b      	adds	r3, r3, r2
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	4b3f      	ldr	r3, [pc, #252]	@ (80037d0 <ModbusMap+0x200>)
 80036d4:	805a      	strh	r2, [r3, #2]
	Mediciones[2] = (uint16_t) voltl*10;  //1200;	//14-Ene/2022		Voltaje
 80036d6:	4b41      	ldr	r3, [pc, #260]	@ (80037dc <ModbusMap+0x20c>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	1c1a      	adds	r2, r3, #0
 80036dc:	0092      	lsls	r2, r2, #2
 80036de:	18d3      	adds	r3, r2, r3
 80036e0:	18db      	adds	r3, r3, r3
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	4b3a      	ldr	r3, [pc, #232]	@ (80037d0 <ModbusMap+0x200>)
 80036e6:	809a      	strh	r2, [r3, #4]
	Mediciones[3] = (uint16_t) 220;		//14-Ene/2022		Temp externa 220/10= 22 grados
 80036e8:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <ModbusMap+0x200>)
 80036ea:	22dc      	movs	r2, #220	@ 0xdc
 80036ec:	80da      	strh	r2, [r3, #6]
	// Plantilla Dummy de escritura de registros Alarmas
	Alarmas[0]  = (uint16_t)  trefst[7];       								//14-Ene/2022		Alarma U						//  Alarmas[0]  = (uint16_t) ((trefst & 0x80)>> 7);       //14-Ene/2022		Alarma U
 80036ee:	4b3c      	ldr	r3, [pc, #240]	@ (80037e0 <ModbusMap+0x210>)
 80036f0:	79db      	ldrb	r3, [r3, #7]
 80036f2:	001a      	movs	r2, r3
 80036f4:	4b3b      	ldr	r3, [pc, #236]	@ (80037e4 <ModbusMap+0x214>)
 80036f6:	801a      	strh	r2, [r3, #0]
	Alarmas[1]  = (uint16_t)  trefst[6];       								//14-Ene/2022		Alarma -U						//	Alarmas[1]  = (uint16_t) ((trefst & 0x40)>> 6);       //14-Ene/2022		Alarma -U
 80036f8:	4b39      	ldr	r3, [pc, #228]	@ (80037e0 <ModbusMap+0x210>)
 80036fa:	799b      	ldrb	r3, [r3, #6]
 80036fc:	001a      	movs	r2, r3
 80036fe:	4b39      	ldr	r3, [pc, #228]	@ (80037e4 <ModbusMap+0x214>)
 8003700:	805a      	strh	r2, [r3, #2]
	Alarmas[2]  = (uint16_t)  trefst[4];       								//14-Ene/2022		Alarma P						//	Alarmas[2]  = (uint16_t) ((trefst & 0x10)>> 4);       //14-Ene/2022		Alarma P
 8003702:	4b37      	ldr	r3, [pc, #220]	@ (80037e0 <ModbusMap+0x210>)
 8003704:	791b      	ldrb	r3, [r3, #4]
 8003706:	001a      	movs	r2, r3
 8003708:	4b36      	ldr	r3, [pc, #216]	@ (80037e4 <ModbusMap+0x214>)
 800370a:	809a      	strh	r2, [r3, #4]
	Alarmas[3]  = (uint16_t) (trefst[2] | trefst[3]);   //Alarma H Evaporador								//	Alarmas[3]  = (uint16_t) (((trefst & 0x04)>> 2) || ((trefst & 0x08)>> 3));
 800370c:	4b34      	ldr	r3, [pc, #208]	@ (80037e0 <ModbusMap+0x210>)
 800370e:	789a      	ldrb	r2, [r3, #2]
 8003710:	4b33      	ldr	r3, [pc, #204]	@ (80037e0 <ModbusMap+0x210>)
 8003712:	78db      	ldrb	r3, [r3, #3]
 8003714:	4313      	orrs	r3, r2
 8003716:	b2db      	uxtb	r3, r3
 8003718:	001a      	movs	r2, r3
 800371a:	4b32      	ldr	r3, [pc, #200]	@ (80037e4 <ModbusMap+0x214>)
 800371c:	80da      	strh	r2, [r3, #6]
	Alarmas[4]  = (uint16_t) 0;			 														//14-Ene/2022		Alarma Congelamiento
 800371e:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <ModbusMap+0x214>)
 8003720:	2200      	movs	r2, #0
 8003722:	811a      	strh	r2, [r3, #8]
	Alarmas[5]  = (uint16_t) (trefst[0] | trefst[1]);      								//14-Ene/2022		Alarma H Interna				//  Alarmas[5]  = (uint16_t) ((trefst & 0x01) || ((trefst & 0x02)>> 1));      	//14-Ene/2022		Alarma H Interna
 8003724:	4b2e      	ldr	r3, [pc, #184]	@ (80037e0 <ModbusMap+0x210>)
 8003726:	781a      	ldrb	r2, [r3, #0]
 8003728:	4b2d      	ldr	r3, [pc, #180]	@ (80037e0 <ModbusMap+0x210>)
 800372a:	785b      	ldrb	r3, [r3, #1]
 800372c:	4313      	orrs	r3, r2
 800372e:	b2db      	uxtb	r3, r3
 8003730:	001a      	movs	r2, r3
 8003732:	4b2c      	ldr	r3, [pc, #176]	@ (80037e4 <ModbusMap+0x214>)
 8003734:	815a      	strh	r2, [r3, #10]
	Alarmas[6]  = (uint16_t) trefst2[1];														//14-Ene/2022		Alarma Compresor  RM_20220711	//	Alarmas[6]  = (uint16_t) ((trefst2 & 0x02)>> 1);				//14-Ene/2022		Alarma Compresor  RM_20220711
 8003736:	4b2c      	ldr	r3, [pc, #176]	@ (80037e8 <ModbusMap+0x218>)
 8003738:	785b      	ldrb	r3, [r3, #1]
 800373a:	001a      	movs	r2, r3
 800373c:	4b29      	ldr	r3, [pc, #164]	@ (80037e4 <ModbusMap+0x214>)
 800373e:	819a      	strh	r2, [r3, #12]
	Alarmas[7]  = (uint16_t) trefst2[6];														//14-Ene/2022		Alarma A  RM_20220711			//  Alarmas[7]  = (uint16_t) ((trefst2 & 0x40)>> 6);				//14-Ene/2022		Alarma A  RM_20220711
 8003740:	4b29      	ldr	r3, [pc, #164]	@ (80037e8 <ModbusMap+0x218>)
 8003742:	799b      	ldrb	r3, [r3, #6]
 8003744:	001a      	movs	r2, r3
 8003746:	4b27      	ldr	r3, [pc, #156]	@ (80037e4 <ModbusMap+0x214>)
 8003748:	81da      	strh	r2, [r3, #14]
	Alarmas[8]  = (uint16_t) (trefst[0] | trefst[1]);										//14-Ene/2022		Alarma H Externa				//  Alarmas[8]  = (uint16_t) ((trefst & 0x01) || ((trefst & 0x02)>> 1));				//14-Ene/2022		Alarma H Externa
 800374a:	4b25      	ldr	r3, [pc, #148]	@ (80037e0 <ModbusMap+0x210>)
 800374c:	781a      	ldrb	r2, [r3, #0]
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <ModbusMap+0x210>)
 8003750:	785b      	ldrb	r3, [r3, #1]
 8003752:	4313      	orrs	r3, r2
 8003754:	b2db      	uxtb	r3, r3
 8003756:	001a      	movs	r2, r3
 8003758:	4b22      	ldr	r3, [pc, #136]	@ (80037e4 <ModbusMap+0x214>)
 800375a:	821a      	strh	r2, [r3, #16]
	// Plantilla Dummy de escritura de registros Datos MAC
	DatosMAC[0] =  0xB4A2;		//14-Ene/2022		MAC B4:A2
 800375c:	4b23      	ldr	r3, [pc, #140]	@ (80037ec <ModbusMap+0x21c>)
 800375e:	4a24      	ldr	r2, [pc, #144]	@ (80037f0 <ModbusMap+0x220>)
 8003760:	801a      	strh	r2, [r3, #0]
	DatosMAC[1] =  0xEB4F;		//14-Ene/2022		MAC EB:4F
 8003762:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <ModbusMap+0x21c>)
 8003764:	4a23      	ldr	r2, [pc, #140]	@ (80037f4 <ModbusMap+0x224>)
 8003766:	805a      	strh	r2, [r3, #2]
	DatosMAC[2] =  0x00FF;		//14-Ene/2022		MAC 00:FF
 8003768:	4b20      	ldr	r3, [pc, #128]	@ (80037ec <ModbusMap+0x21c>)
 800376a:	22ff      	movs	r2, #255	@ 0xff
 800376c:	809a      	strh	r2, [r3, #4]
	MacStringtoHex();
 800376e:	f7ff fdc7 	bl	8003300 <MacStringtoHex>


    //DatosFirmware[0] =(uint16_t) ((eePlantilla[eeversion1]*256) + eePlantilla[eeversion2]);
	DatosFirmware[0] = reePlantilla[eeversion1]*256 + reePlantilla[eeversion2];
 8003772:	4b21      	ldr	r3, [pc, #132]	@ (80037f8 <ModbusMap+0x228>)
 8003774:	227b      	movs	r2, #123	@ 0x7b
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	021b      	lsls	r3, r3, #8
 800377a:	b29b      	uxth	r3, r3
 800377c:	4a1e      	ldr	r2, [pc, #120]	@ (80037f8 <ModbusMap+0x228>)
 800377e:	217c      	movs	r1, #124	@ 0x7c
 8003780:	5c52      	ldrb	r2, [r2, r1]
 8003782:	189b      	adds	r3, r3, r2
 8003784:	b29a      	uxth	r2, r3
 8003786:	4b1d      	ldr	r3, [pc, #116]	@ (80037fc <ModbusMap+0x22c>)
 8003788:	801a      	strh	r2, [r3, #0]
    //*********************************************************************************************
    //****************  Registros OXXO Control demo RW
    //*********************************************************************************************


    modbusSlaveState = ModbusSlavePool();
 800378a:	f001 f953 	bl	8004a34 <ModbusSlavePool>
 800378e:	0002      	movs	r2, r0
 8003790:	1dfb      	adds	r3, r7, #7
 8003792:	701a      	strb	r2, [r3, #0]

	if (modbusSlaveState == ku8MBSuccess){
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <ModbusMap+0x1d0>
 800379c:	f000 fe7d 	bl	800449a <ModbusMap+0xeca>
	    asm ("nop");
 80037a0:	46c0      	nop			@ (mov r8, r8)
		// OpcTestModbus =1;
		switch (u8MBFunctionSlave)
 80037a2:	4b17      	ldr	r3, [pc, #92]	@ (8003800 <ModbusMap+0x230>)
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d02c      	beq.n	8003804 <ModbusMap+0x234>
 80037aa:	2b06      	cmp	r3, #6
 80037ac:	d100      	bne.n	80037b0 <ModbusMap+0x1e0>
 80037ae:	e185      	b.n	8003abc <ModbusMap+0x4ec>
 80037b0:	f000 fe36 	bl	8004420 <ModbusMap+0xe50>
 80037b4:	20000b94 	.word	0x20000b94
 80037b8:	20000c58 	.word	0x20000c58
 80037bc:	20000050 	.word	0x20000050
 80037c0:	20000bc0 	.word	0x20000bc0
 80037c4:	20000bfc 	.word	0x20000bfc
 80037c8:	20000bcc 	.word	0x20000bcc
 80037cc:	20000bcd 	.word	0x20000bcd
 80037d0:	2000006c 	.word	0x2000006c
 80037d4:	20000bce 	.word	0x20000bce
 80037d8:	20000bcf 	.word	0x20000bcf
 80037dc:	20000bea 	.word	0x20000bea
 80037e0:	20000ba4 	.word	0x20000ba4
 80037e4:	20000074 	.word	0x20000074
 80037e8:	20000b9c 	.word	0x20000b9c
 80037ec:	20000088 	.word	0x20000088
 80037f0:	ffffb4a2 	.word	0xffffb4a2
 80037f4:	ffffeb4f 	.word	0xffffeb4f
 80037f8:	20000cb4 	.word	0x20000cb4
 80037fc:	20000090 	.word	0x20000090
 8003800:	200003d0 	.word	0x200003d0
			// 21-feb-2023	Manuel:  case ku8MBReadDiscreteInputs: break;
			// 21-feb-2023	Manuel:  case ku8MBReadInputRegisters: break;  //Manuel 22-MAR-2002:
			//****************************  (0x03) Function Read Holding Registers  *****************************************
			//****************************  (0x03) Function Read Holding Registers  *****************************************
			case ku8MBReadHoldingRegisters:{
			    asm ("nop");
 8003804:	46c0      	nop			@ (mov r8, r8)

					PNU_0x3002 = 0;
 8003806:	4bdf      	ldr	r3, [pc, #892]	@ (8003b84 <ModbusMap+0x5b4>)
 8003808:	2200      	movs	r2, #0
 800380a:	801a      	strh	r2, [r3, #0]
					//if (eePlantilla[eeescala] == 32)									//Manuel 23-Mar-2023
					if(reePlantilla[eeescala] == 32)
 800380c:	4bde      	ldr	r3, [pc, #888]	@ (8003b88 <ModbusMap+0x5b8>)
 800380e:	2252      	movs	r2, #82	@ 0x52
 8003810:	5c9b      	ldrb	r3, [r3, r2]
 8003812:	2b20      	cmp	r3, #32
 8003814:	d102      	bne.n	800381c <ModbusMap+0x24c>
					PNU_0x3002 = 1;
 8003816:	4bdb      	ldr	r3, [pc, #876]	@ (8003b84 <ModbusMap+0x5b4>)
 8003818:	2201      	movs	r2, #1
 800381a:	801a      	strh	r2, [r3, #0]

					//PNU_0x3004 = eePlantilla[eespdiur_H] * 256 + eePlantilla[eespdiur_L];    // eespdiur_w;       //Manuel 22-Mar-2022
					PNU_0x3004 = findLastValue((uint32_t) &eePlantilla[eespdiur_H]) * 256 + findLastValue((uint32_t) &eePlantilla[eespdiur_L]);
 800381c:	4bdb      	ldr	r3, [pc, #876]	@ (8003b8c <ModbusMap+0x5bc>)
 800381e:	0018      	movs	r0, r3
 8003820:	f7ff fc18 	bl	8003054 <findLastValue>
 8003824:	0003      	movs	r3, r0
 8003826:	b29b      	uxth	r3, r3
 8003828:	021b      	lsls	r3, r3, #8
 800382a:	b29c      	uxth	r4, r3
 800382c:	4bd8      	ldr	r3, [pc, #864]	@ (8003b90 <ModbusMap+0x5c0>)
 800382e:	0018      	movs	r0, r3
 8003830:	f7ff fc10 	bl	8003054 <findLastValue>
 8003834:	0003      	movs	r3, r0
 8003836:	b29b      	uxth	r3, r3
 8003838:	18e3      	adds	r3, r4, r3
 800383a:	b29a      	uxth	r2, r3
 800383c:	4bd5      	ldr	r3, [pc, #852]	@ (8003b94 <ModbusMap+0x5c4>)
 800383e:	801a      	strh	r2, [r3, #0]

					//PNU_0x3006 = eePlantilla[eedifdiur_H] * 256 + eePlantilla[eedifdiur_L];	//eedifdiur_w;       //Manuel 23-Mar-2022
					PNU_0x3006 = reePlantilla[eedifdiur_H] * 256 + reePlantilla[eedifdiur_L];
 8003840:	4bd1      	ldr	r3, [pc, #836]	@ (8003b88 <ModbusMap+0x5b8>)
 8003842:	78db      	ldrb	r3, [r3, #3]
 8003844:	021b      	lsls	r3, r3, #8
 8003846:	b29b      	uxth	r3, r3
 8003848:	4acf      	ldr	r2, [pc, #828]	@ (8003b88 <ModbusMap+0x5b8>)
 800384a:	7912      	ldrb	r2, [r2, #4]
 800384c:	189b      	adds	r3, r3, r2
 800384e:	b29a      	uxth	r2, r3
 8003850:	4bd1      	ldr	r3, [pc, #836]	@ (8003b98 <ModbusMap+0x5c8>)
 8003852:	801a      	strh	r2, [r3, #0]
					//PNU_0x301E  = (uint16_t) eePlantilla[eeAddModBus];       //Manuel 23-MAR-2022
					PNU_0x301E  = reePlantilla[eeAddModBus];
 8003854:	4bcc      	ldr	r3, [pc, #816]	@ (8003b88 <ModbusMap+0x5b8>)
 8003856:	2272      	movs	r2, #114	@ 0x72
 8003858:	5c9b      	ldrb	r3, [r3, r2]
 800385a:	001a      	movs	r2, r3
 800385c:	4bcf      	ldr	r3, [pc, #828]	@ (8003b9c <ModbusMap+0x5cc>)
 800385e:	801a      	strh	r2, [r3, #0]
				  //PNU_0x3104 = (uint16_t) eePlantilla[eetimepa];     // Manuel 23/MAR/2022
					PNU_0x3104 = reePlantilla[eetimepa];
 8003860:	4bc9      	ldr	r3, [pc, #804]	@ (8003b88 <ModbusMap+0x5b8>)
 8003862:	2249      	movs	r2, #73	@ 0x49
 8003864:	5c9b      	ldrb	r3, [r3, r2]
 8003866:	001a      	movs	r2, r3
 8003868:	4bcd      	ldr	r3, [pc, #820]	@ (8003ba0 <ModbusMap+0x5d0>)
 800386a:	801a      	strh	r2, [r3, #0]

				//---------------      Imbera Control solo de Lectura  --------------------------------------------
				//---------------      Imbera Control solo de Lectura  --------------------------------------------
				// El Address se encuentra dentro del rango del Grupo
				// El Address se encuentra dentro del rango del Grupo  "Eventos"
				if (ReadHoldingRegistersFunctionRev (Eventos_AddressBegin	,Eventos_AddressEnd, Eventos) == 1 )
 800386c:	4acd      	ldr	r2, [pc, #820]	@ (8003ba4 <ModbusMap+0x5d4>)
 800386e:	230e      	movs	r3, #14
 8003870:	33ff      	adds	r3, #255	@ 0xff
 8003872:	0019      	movs	r1, r3
 8003874:	2380      	movs	r3, #128	@ 0x80
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	0018      	movs	r0, r3
 800387a:	f7ff fe37 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d001      	beq.n	8003886 <ModbusMap+0x2b6>
 8003882:	f000 fdd1 	bl	8004428 <ModbusMap+0xe58>
				  break;
				// El Address se encuentra dentro del rango del Grupo "Mediciones"
				else if(ReadHoldingRegistersFunctionRev (Mediciones_AddressBegin	,Mediciones_AddressEnd, Mediciones) == 1 )
 8003886:	4ac8      	ldr	r2, [pc, #800]	@ (8003ba8 <ModbusMap+0x5d8>)
 8003888:	49c8      	ldr	r1, [pc, #800]	@ (8003bac <ModbusMap+0x5dc>)
 800388a:	2380      	movs	r3, #128	@ 0x80
 800388c:	019b      	lsls	r3, r3, #6
 800388e:	0018      	movs	r0, r3
 8003890:	f7ff fe2c 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003894:	1e03      	subs	r3, r0, #0
 8003896:	d001      	beq.n	800389c <ModbusMap+0x2cc>
 8003898:	f000 fdc8 	bl	800442c <ModbusMap+0xe5c>
					break;
				// El Address se encuentra dentro del rango del Grupo "Alarmas"
				else if(ReadHoldingRegistersFunctionRev (Alarmas_AddressBegin	,Alarmas_AddressEnd, Alarmas) == 1 )
 800389c:	4ac4      	ldr	r2, [pc, #784]	@ (8003bb0 <ModbusMap+0x5e0>)
 800389e:	2382      	movs	r3, #130	@ 0x82
 80038a0:	0099      	lsls	r1, r3, #2
 80038a2:	2380      	movs	r3, #128	@ 0x80
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7ff fe20 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038ac:	1e03      	subs	r3, r0, #0
 80038ae:	d001      	beq.n	80038b4 <ModbusMap+0x2e4>
 80038b0:	f000 fdbe 	bl	8004430 <ModbusMap+0xe60>
					break;
				// El Address se encuentra dentro del rango del Grupo "Datos MAC"
				else if(ReadHoldingRegistersFunctionRev (DatosMAC_AddressBegin	,DatosMAC_AddressEnd, DatosMAC) == 1 )
 80038b4:	4abf      	ldr	r2, [pc, #764]	@ (8003bb4 <ModbusMap+0x5e4>)
 80038b6:	49c0      	ldr	r1, [pc, #768]	@ (8003bb8 <ModbusMap+0x5e8>)
 80038b8:	23c0      	movs	r3, #192	@ 0xc0
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	0018      	movs	r0, r3
 80038be:	f7ff fe15 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d001      	beq.n	80038ca <ModbusMap+0x2fa>
 80038c6:	f000 fdb5 	bl	8004434 <ModbusMap+0xe64>
					break;
				// El Address se encuentra dentro del rango del Grupo "DatosFirmware"
				else if(ReadHoldingRegistersFunctionRev (DatosFirmware_AddressBegin	,DatosFirmware_AddressEnd, DatosFirmware) == 1 )
 80038ca:	4abc      	ldr	r2, [pc, #752]	@ (8003bbc <ModbusMap+0x5ec>)
 80038cc:	23c4      	movs	r3, #196	@ 0xc4
 80038ce:	0099      	lsls	r1, r3, #2
 80038d0:	23c4      	movs	r3, #196	@ 0xc4
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	0018      	movs	r0, r3
 80038d6:	f7ff fe09 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038da:	1e03      	subs	r3, r0, #0
 80038dc:	d001      	beq.n	80038e2 <ModbusMap+0x312>
 80038de:	f000 fdab 	bl	8004438 <ModbusMap+0xe68>
					break;
				// El Address test, contador de Prueba ***********
				else if(ReadHoldingRegistersFunctionRev (TestAddress_AddressBegin	,TestAddress_AddressEnd, &Count_Test) == 1 )
 80038e2:	4bb7      	ldr	r3, [pc, #732]	@ (8003bc0 <ModbusMap+0x5f0>)
 80038e4:	001a      	movs	r2, r3
 80038e6:	2110      	movs	r1, #16
 80038e8:	2010      	movs	r0, #16
 80038ea:	f7ff fdff 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80038ee:	1e03      	subs	r3, r0, #0
 80038f0:	d001      	beq.n	80038f6 <ModbusMap+0x326>
 80038f2:	f000 fda3 	bl	800443c <ModbusMap+0xe6c>
					break;
				//------------------------------------      OXXO Control demo RW						------------------------------------
				//------------------------------------      OXXO Control demo RW						------------------------------------
				// ID del cliente del refrigerador   "ID del cliente del refrigerador"
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3000_AddressBegin	,PNU_0x3000_AddressEnd, &PNU_0x3000) == 1 )
 80038f6:	4ab3      	ldr	r2, [pc, #716]	@ (8003bc4 <ModbusMap+0x5f4>)
 80038f8:	23c0      	movs	r3, #192	@ 0xc0
 80038fa:	0199      	lsls	r1, r3, #6
 80038fc:	23c0      	movs	r3, #192	@ 0xc0
 80038fe:	019b      	lsls	r3, r3, #6
 8003900:	0018      	movs	r0, r3
 8003902:	f7ff fdf3 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003906:	1e03      	subs	r3, r0, #0
 8003908:	d001      	beq.n	800390e <ModbusMap+0x33e>
 800390a:	f000 fd99 	bl	8004440 <ModbusMap+0xe70>
					break;
				// Unidad de temperatura  "Unidad de temperatura"
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3002_AddressBegin	,PNU_0x3002_AddressEnd, &PNU_0x3002) == 1 ){
 800390e:	4b9d      	ldr	r3, [pc, #628]	@ (8003b84 <ModbusMap+0x5b4>)
 8003910:	49ad      	ldr	r1, [pc, #692]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003912:	48ad      	ldr	r0, [pc, #692]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003914:	001a      	movs	r2, r3
 8003916:	f7ff fde9 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800391a:	1e03      	subs	r3, r0, #0
 800391c:	d001      	beq.n	8003922 <ModbusMap+0x352>
 800391e:	f000 fd91 	bl	8004444 <ModbusMap+0xe74>
					//if (eeescala == 32)									//Manuel 23-Mar-2023
					//PNU_0x3002 = 1;
					break;
				}
				// Temperatura Setpoint MODO NORMAL           ******* Parametro de lectura completo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3004_AddressBegin	,PNU_0x3004_AddressEnd, &PNU_0x3004) == 1 ){
 8003922:	4b9c      	ldr	r3, [pc, #624]	@ (8003b94 <ModbusMap+0x5c4>)
 8003924:	49a9      	ldr	r1, [pc, #676]	@ (8003bcc <ModbusMap+0x5fc>)
 8003926:	48a9      	ldr	r0, [pc, #676]	@ (8003bcc <ModbusMap+0x5fc>)
 8003928:	001a      	movs	r2, r3
 800392a:	f7ff fddf 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800392e:	1e03      	subs	r3, r0, #0
 8003930:	d001      	beq.n	8003936 <ModbusMap+0x366>
 8003932:	f000 fd89 	bl	8004448 <ModbusMap+0xe78>
					//PNU_0x3004 = eespdiur_w;       //Manuel 22-Mar-2022
					break;
				}
				// Temperatura Diferencial  MODO NORMAL
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3006_AddressBegin	,PNU_0x3006_AddressEnd, &PNU_0x3006) == 1 ){
 8003936:	4b98      	ldr	r3, [pc, #608]	@ (8003b98 <ModbusMap+0x5c8>)
 8003938:	49a5      	ldr	r1, [pc, #660]	@ (8003bd0 <ModbusMap+0x600>)
 800393a:	48a5      	ldr	r0, [pc, #660]	@ (8003bd0 <ModbusMap+0x600>)
 800393c:	001a      	movs	r2, r3
 800393e:	f7ff fdd5 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003942:	1e03      	subs	r3, r0, #0
 8003944:	d001      	beq.n	800394a <ModbusMap+0x37a>
 8003946:	f000 fd81 	bl	800444c <ModbusMap+0xe7c>
					//PNU_0x3006 = eedifdiur_w;       //Manuel 23-Mar-2022
					break;
				}
				// MODO NOCTURNO: duracin en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3008_AddressBegin	,PNU_0x3008_AddressEnd, &PNU_0x3008) == 1 ){
 800394a:	4ba2      	ldr	r3, [pc, #648]	@ (8003bd4 <ModbusMap+0x604>)
 800394c:	49a2      	ldr	r1, [pc, #648]	@ (8003bd8 <ModbusMap+0x608>)
 800394e:	48a2      	ldr	r0, [pc, #648]	@ (8003bd8 <ModbusMap+0x608>)
 8003950:	001a      	movs	r2, r3
 8003952:	f7ff fdcb 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003956:	1e03      	subs	r3, r0, #0
 8003958:	d001      	beq.n	800395e <ModbusMap+0x38e>
 800395a:	f000 fd79 	bl	8004450 <ModbusMap+0xe80>
					break;
				}
				// Consumo por variable
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300A_AddressBegin	,PNU_0x300A_AddressEnd, &PNU_0x300A) == 1 ){
 800395e:	4b9f      	ldr	r3, [pc, #636]	@ (8003bdc <ModbusMap+0x60c>)
 8003960:	499f      	ldr	r1, [pc, #636]	@ (8003be0 <ModbusMap+0x610>)
 8003962:	489f      	ldr	r0, [pc, #636]	@ (8003be0 <ModbusMap+0x610>)
 8003964:	001a      	movs	r2, r3
 8003966:	f7ff fdc1 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800396a:	1e03      	subs	r3, r0, #0
 800396c:	d001      	beq.n	8003972 <ModbusMap+0x3a2>
 800396e:	f000 fd71 	bl	8004454 <ModbusMap+0xe84>
					break;
				}
				// Compresor: tiempo minimo de apagado en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300C_AddressBegin	,PNU_0x300C_AddressEnd, &PNU_0x300C) == 1 ){
 8003972:	4b9c      	ldr	r3, [pc, #624]	@ (8003be4 <ModbusMap+0x614>)
 8003974:	499c      	ldr	r1, [pc, #624]	@ (8003be8 <ModbusMap+0x618>)
 8003976:	489c      	ldr	r0, [pc, #624]	@ (8003be8 <ModbusMap+0x618>)
 8003978:	001a      	movs	r2, r3
 800397a:	f7ff fdb7 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 800397e:	1e03      	subs	r3, r0, #0
 8003980:	d001      	beq.n	8003986 <ModbusMap+0x3b6>
 8003982:	f000 fd69 	bl	8004458 <ModbusMap+0xe88>
					break;
				}
				// Compresor: tiempo minimo de encendido en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x300E_AddressBegin	,PNU_0x300E_AddressEnd, &PNU_0x300E) == 1 ){
 8003986:	4b99      	ldr	r3, [pc, #612]	@ (8003bec <ModbusMap+0x61c>)
 8003988:	4999      	ldr	r1, [pc, #612]	@ (8003bf0 <ModbusMap+0x620>)
 800398a:	4899      	ldr	r0, [pc, #612]	@ (8003bf0 <ModbusMap+0x620>)
 800398c:	001a      	movs	r2, r3
 800398e:	f7ff fdad 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003992:	1e03      	subs	r3, r0, #0
 8003994:	d001      	beq.n	800399a <ModbusMap+0x3ca>
 8003996:	f000 fd61 	bl	800445c <ModbusMap+0xe8c>
					break;
				}
				// Deshielo Programa 1: habilitacin de 3 o 5 fases
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3010_AddressBegin	,PNU_0x3010_AddressEnd, &PNU_0x3010) == 1 ){
 800399a:	4b96      	ldr	r3, [pc, #600]	@ (8003bf4 <ModbusMap+0x624>)
 800399c:	4996      	ldr	r1, [pc, #600]	@ (8003bf8 <ModbusMap+0x628>)
 800399e:	4896      	ldr	r0, [pc, #600]	@ (8003bf8 <ModbusMap+0x628>)
 80039a0:	001a      	movs	r2, r3
 80039a2:	f7ff fda3 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039a6:	1e03      	subs	r3, r0, #0
 80039a8:	d001      	beq.n	80039ae <ModbusMap+0x3de>
 80039aa:	f000 fd59 	bl	8004460 <ModbusMap+0xe90>
					break;
				}
				// Deshielo Programa 1: duracin fase 1 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3012_AddressBegin	,PNU_0x3012_AddressEnd, &PNU_0x3012) == 1 ){
 80039ae:	4b93      	ldr	r3, [pc, #588]	@ (8003bfc <ModbusMap+0x62c>)
 80039b0:	4993      	ldr	r1, [pc, #588]	@ (8003c00 <ModbusMap+0x630>)
 80039b2:	4893      	ldr	r0, [pc, #588]	@ (8003c00 <ModbusMap+0x630>)
 80039b4:	001a      	movs	r2, r3
 80039b6:	f7ff fd99 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039ba:	1e03      	subs	r3, r0, #0
 80039bc:	d001      	beq.n	80039c2 <ModbusMap+0x3f2>
 80039be:	f000 fd51 	bl	8004464 <ModbusMap+0xe94>
					break;
				}
				// Deshielo Programa 1: duracin fase 2 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3014_AddressBegin	,PNU_0x3014_AddressEnd, &PNU_0x3014) == 1 ){
 80039c2:	4b90      	ldr	r3, [pc, #576]	@ (8003c04 <ModbusMap+0x634>)
 80039c4:	4990      	ldr	r1, [pc, #576]	@ (8003c08 <ModbusMap+0x638>)
 80039c6:	4890      	ldr	r0, [pc, #576]	@ (8003c08 <ModbusMap+0x638>)
 80039c8:	001a      	movs	r2, r3
 80039ca:	f7ff fd8f 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d001      	beq.n	80039d6 <ModbusMap+0x406>
 80039d2:	f000 fd49 	bl	8004468 <ModbusMap+0xe98>
					break;
				}
				// Deshielo Programa 1: duracin fase 3 en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3016_AddressBegin	,PNU_0x3016_AddressEnd, &PNU_0x3016) == 1 ){
 80039d6:	4b8d      	ldr	r3, [pc, #564]	@ (8003c0c <ModbusMap+0x63c>)
 80039d8:	498d      	ldr	r1, [pc, #564]	@ (8003c10 <ModbusMap+0x640>)
 80039da:	488d      	ldr	r0, [pc, #564]	@ (8003c10 <ModbusMap+0x640>)
 80039dc:	001a      	movs	r2, r3
 80039de:	f7ff fd85 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d001      	beq.n	80039ea <ModbusMap+0x41a>
 80039e6:	f000 fd41 	bl	800446c <ModbusMap+0xe9c>
					break;
				}
				// Deshielo Programa 1: periodo en mins para iniciar deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3018_AddressBegin	,PNU_0x3018_AddressEnd, &PNU_0x3018) == 1 ){
 80039ea:	4b8a      	ldr	r3, [pc, #552]	@ (8003c14 <ModbusMap+0x644>)
 80039ec:	498a      	ldr	r1, [pc, #552]	@ (8003c18 <ModbusMap+0x648>)
 80039ee:	488a      	ldr	r0, [pc, #552]	@ (8003c18 <ModbusMap+0x648>)
 80039f0:	001a      	movs	r2, r3
 80039f2:	f7ff fd7b 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 80039f6:	1e03      	subs	r3, r0, #0
 80039f8:	d001      	beq.n	80039fe <ModbusMap+0x42e>
 80039fa:	f000 fd39 	bl	8004470 <ModbusMap+0xea0>
					break;
				}
				// Deshielo Programa 1: temperatura para inicio de periodo de deshieloDeshielo Programa 1: temperatura para inicio de periodo de deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301A_AddressBegin	,PNU_0x301A_AddressEnd, &PNU_0x301A) == 1 ){
 80039fe:	4b87      	ldr	r3, [pc, #540]	@ (8003c1c <ModbusMap+0x64c>)
 8003a00:	4987      	ldr	r1, [pc, #540]	@ (8003c20 <ModbusMap+0x650>)
 8003a02:	4887      	ldr	r0, [pc, #540]	@ (8003c20 <ModbusMap+0x650>)
 8003a04:	001a      	movs	r2, r3
 8003a06:	f7ff fd71 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a0a:	1e03      	subs	r3, r0, #0
 8003a0c:	d001      	beq.n	8003a12 <ModbusMap+0x442>
 8003a0e:	f000 fd31 	bl	8004474 <ModbusMap+0xea4>
					break;
				}
				// Deshielo Programa 1: temperatura para salir de deshielo  y verifica si entra a deshielo
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301C_AddressBegin	,PNU_0x301C_AddressEnd, &PNU_0x301C) == 1 ){
 8003a12:	4b84      	ldr	r3, [pc, #528]	@ (8003c24 <ModbusMap+0x654>)
 8003a14:	4984      	ldr	r1, [pc, #528]	@ (8003c28 <ModbusMap+0x658>)
 8003a16:	4884      	ldr	r0, [pc, #528]	@ (8003c28 <ModbusMap+0x658>)
 8003a18:	001a      	movs	r2, r3
 8003a1a:	f7ff fd67 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a1e:	1e03      	subs	r3, r0, #0
 8003a20:	d001      	beq.n	8003a26 <ModbusMap+0x456>
 8003a22:	f000 fd29 	bl	8004478 <ModbusMap+0xea8>
					break;
				}
				// Modbus: direccin de la CIR
				else if(ReadHoldingRegistersFunctionRev (PNU_0x301E_AddressBegin	,PNU_0x301E_AddressEnd, &PNU_0x301E) == 1 ){
 8003a26:	4b5d      	ldr	r3, [pc, #372]	@ (8003b9c <ModbusMap+0x5cc>)
 8003a28:	4980      	ldr	r1, [pc, #512]	@ (8003c2c <ModbusMap+0x65c>)
 8003a2a:	4880      	ldr	r0, [pc, #512]	@ (8003c2c <ModbusMap+0x65c>)
 8003a2c:	001a      	movs	r2, r3
 8003a2e:	f7ff fd5d 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a32:	1e03      	subs	r3, r0, #0
 8003a34:	d001      	beq.n	8003a3a <ModbusMap+0x46a>
 8003a36:	f000 fd21 	bl	800447c <ModbusMap+0xeac>
					//PNU_0x301E  = (uint16_t) eeAddModBus;       //Manuel 23-MAR-2022
					break;
				}
				// Alarma puerta abierta: tiempo de activacin en mins
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3104_AddressBegin	,PNU_0x3104_AddressEnd, &PNU_0x3104) == 1 ){
 8003a3a:	4b59      	ldr	r3, [pc, #356]	@ (8003ba0 <ModbusMap+0x5d0>)
 8003a3c:	497c      	ldr	r1, [pc, #496]	@ (8003c30 <ModbusMap+0x660>)
 8003a3e:	487c      	ldr	r0, [pc, #496]	@ (8003c30 <ModbusMap+0x660>)
 8003a40:	001a      	movs	r2, r3
 8003a42:	f7ff fd53 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a46:	1e03      	subs	r3, r0, #0
 8003a48:	d001      	beq.n	8003a4e <ModbusMap+0x47e>
 8003a4a:	f000 fd19 	bl	8004480 <ModbusMap+0xeb0>
					//PNU_0x3104 = (uint16_t) eetimepa;     // Manuel 23/MAR/2022
					break;
				}
				// Alarma Congelamiento Programa 1: temperatura para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3106_AddressBegin	,PNU_0x3106_AddressEnd, &PNU_0x3106) == 1 ){
 8003a4e:	4b79      	ldr	r3, [pc, #484]	@ (8003c34 <ModbusMap+0x664>)
 8003a50:	4979      	ldr	r1, [pc, #484]	@ (8003c38 <ModbusMap+0x668>)
 8003a52:	4879      	ldr	r0, [pc, #484]	@ (8003c38 <ModbusMap+0x668>)
 8003a54:	001a      	movs	r2, r3
 8003a56:	f7ff fd49 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a5a:	1e03      	subs	r3, r0, #0
 8003a5c:	d001      	beq.n	8003a62 <ModbusMap+0x492>
 8003a5e:	f000 fd11 	bl	8004484 <ModbusMap+0xeb4>
					break;
				}
				// Alarma U 110V: voltaje para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x3108_AddressBegin	,PNU_0x3108_AddressEnd, &PNU_0x3108) == 1 ){
 8003a62:	4b76      	ldr	r3, [pc, #472]	@ (8003c3c <ModbusMap+0x66c>)
 8003a64:	4976      	ldr	r1, [pc, #472]	@ (8003c40 <ModbusMap+0x670>)
 8003a66:	4876      	ldr	r0, [pc, #472]	@ (8003c40 <ModbusMap+0x670>)
 8003a68:	001a      	movs	r2, r3
 8003a6a:	f7ff fd3f 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a6e:	1e03      	subs	r3, r0, #0
 8003a70:	d001      	beq.n	8003a76 <ModbusMap+0x4a6>
 8003a72:	f000 fd09 	bl	8004488 <ModbusMap+0xeb8>
					break;
				}
				// Alarma U 110V: voltaje para salir de alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310A_AddressBegin	,PNU_0x310A_AddressEnd, &PNU_0x310A) == 1 ){
 8003a76:	4b73      	ldr	r3, [pc, #460]	@ (8003c44 <ModbusMap+0x674>)
 8003a78:	4973      	ldr	r1, [pc, #460]	@ (8003c48 <ModbusMap+0x678>)
 8003a7a:	4873      	ldr	r0, [pc, #460]	@ (8003c48 <ModbusMap+0x678>)
 8003a7c:	001a      	movs	r2, r3
 8003a7e:	f7ff fd35 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a82:	1e03      	subs	r3, r0, #0
 8003a84:	d001      	beq.n	8003a8a <ModbusMap+0x4ba>
 8003a86:	f000 fd01 	bl	800448c <ModbusMap+0xebc>
					break;
				}
				// Alarma -U 110V: voltaje para entrar en alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310C_AddressBegin	,PNU_0x310C_AddressEnd, &PNU_0x310C) == 1 ){
 8003a8a:	4b70      	ldr	r3, [pc, #448]	@ (8003c4c <ModbusMap+0x67c>)
 8003a8c:	4970      	ldr	r1, [pc, #448]	@ (8003c50 <ModbusMap+0x680>)
 8003a8e:	4870      	ldr	r0, [pc, #448]	@ (8003c50 <ModbusMap+0x680>)
 8003a90:	001a      	movs	r2, r3
 8003a92:	f7ff fd2b 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003a96:	1e03      	subs	r3, r0, #0
 8003a98:	d001      	beq.n	8003a9e <ModbusMap+0x4ce>
 8003a9a:	f000 fcf9 	bl	8004490 <ModbusMap+0xec0>
					break;
				}
				// Alarma -U 110V: voltaje para salir de alarma
				else if(ReadHoldingRegistersFunctionRev (PNU_0x310E_AddressBegin	,PNU_0x310E_AddressEnd, &PNU_0x310E) == 1 ){
 8003a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c54 <ModbusMap+0x684>)
 8003aa0:	496d      	ldr	r1, [pc, #436]	@ (8003c58 <ModbusMap+0x688>)
 8003aa2:	486d      	ldr	r0, [pc, #436]	@ (8003c58 <ModbusMap+0x688>)
 8003aa4:	001a      	movs	r2, r3
 8003aa6:	f7ff fd21 	bl	80034ec <ReadHoldingRegistersFunctionRev>
 8003aaa:	1e03      	subs	r3, r0, #0
 8003aac:	d001      	beq.n	8003ab2 <ModbusMap+0x4e2>
 8003aae:	f000 fcf1 	bl	8004494 <ModbusMap+0xec4>
					break;
				}
				else{
					ModbusSlaveExceptionTransaction(ILLEGAL_DATA_ADDRESS);				// manda el codigo de excepcion 2			ModbusSlaveExceptionTransaction(0x02);				// manda el codigo de excepcion 2
 8003ab2:	2002      	movs	r0, #2
 8003ab4:	f000 ff0a 	bl	80048cc <ModbusSlaveExceptionTransaction>
				}
				break;
 8003ab8:	f000 fcef 	bl	800449a <ModbusMap+0xeca>
		  }	// cierra el case
			//****************************  (0x06) Function Write Single Register  *****************************************
			//****************************  (0x06) Function Write Single Register  *****************************************
			case	ku8MBWriteSingleRegister:{
				// ID del cliente del refrigerador
				if(_u16WriteAddress >= PNU_0x3000_AddressBegin && _u16WriteAddress <= PNU_0x3000_AddressEnd){    // Contador de prueba
 8003abc:	4b67      	ldr	r3, [pc, #412]	@ (8003c5c <ModbusMap+0x68c>)
 8003abe:	881a      	ldrh	r2, [r3, #0]
 8003ac0:	23c0      	movs	r3, #192	@ 0xc0
 8003ac2:	019b      	lsls	r3, r3, #6
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d310      	bcc.n	8003aea <ModbusMap+0x51a>
 8003ac8:	4b64      	ldr	r3, [pc, #400]	@ (8003c5c <ModbusMap+0x68c>)
 8003aca:	881a      	ldrh	r2, [r3, #0]
 8003acc:	23c0      	movs	r3, #192	@ 0xc0
 8003ace:	019b      	lsls	r3, r3, #6
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d80a      	bhi.n	8003aea <ModbusMap+0x51a>
					PNU_0x3000 = lowByte(_u16WriteVal);
 8003ad4:	4b62      	ldr	r3, [pc, #392]	@ (8003c60 <ModbusMap+0x690>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	001a      	movs	r2, r3
 8003adc:	4b39      	ldr	r3, [pc, #228]	@ (8003bc4 <ModbusMap+0x5f4>)
 8003ade:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003ae0:	4b60      	ldr	r3, [pc, #384]	@ (8003c64 <ModbusMap+0x694>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 fdc7 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Unidad de temperatura
				if(_u16WriteAddress >= PNU_0x3002_AddressBegin && _u16WriteAddress <= PNU_0x3002_AddressEnd){    // Contador de prueba
 8003aea:	4b5c      	ldr	r3, [pc, #368]	@ (8003c5c <ModbusMap+0x68c>)
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	4a5e      	ldr	r2, [pc, #376]	@ (8003c68 <ModbusMap+0x698>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d800      	bhi.n	8003af6 <ModbusMap+0x526>
 8003af4:	e0c4      	b.n	8003c80 <ModbusMap+0x6b0>
 8003af6:	4b59      	ldr	r3, [pc, #356]	@ (8003c5c <ModbusMap+0x68c>)
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	4a33      	ldr	r2, [pc, #204]	@ (8003bc8 <ModbusMap+0x5f8>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d900      	bls.n	8003b02 <ModbusMap+0x532>
 8003b00:	e0be      	b.n	8003c80 <ModbusMap+0x6b0>
					PNU_0x3002 = lowByte(_u16WriteVal);
 8003b02:	4b57      	ldr	r3, [pc, #348]	@ (8003c60 <ModbusMap+0x690>)
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	001a      	movs	r2, r3
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b0c:	801a      	strh	r2, [r3, #0]
					if (PNU_0x3002 == 1){
 8003b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d118      	bne.n	8003b48 <ModbusMap+0x578>
						//if((uint16_t) (eePlantilla[eeescala] == 32)){
						if(reePlantilla[eeescala] == 32){
 8003b16:	4b1c      	ldr	r3, [pc, #112]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b18:	2252      	movs	r2, #82	@ 0x52
 8003b1a:	5c9b      	ldrb	r3, [r3, r2]
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d101      	bne.n	8003b24 <ModbusMap+0x554>
							asm ("nop");
 8003b20:	46c0      	nop			@ (mov r8, r8)
 8003b22:	e011      	b.n	8003b48 <ModbusMap+0x578>
						}
						else{
							//Cambia a C
							waux = 32;	// mov			waux,#32;	/ Carga
 8003b24:	4b51      	ldr	r3, [pc, #324]	@ (8003c6c <ModbusMap+0x69c>)
 8003b26:	2220      	movs	r2, #32
 8003b28:	701a      	strb	r2, [r3, #0]
							// ldw			X,#eeescala; / Escribe en EEPROM
							wreeprom(waux , &eePlantilla[eeescala]);// call
 8003b2a:	4b50      	ldr	r3, [pc, #320]	@ (8003c6c <ModbusMap+0x69c>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	001a      	movs	r2, r3
 8003b30:	4b4f      	ldr	r3, [pc, #316]	@ (8003c70 <ModbusMap+0x6a0>)
 8003b32:	0019      	movs	r1, r3
 8003b34:	0010      	movs	r0, r2
 8003b36:	f003 fe77 	bl	8007828 <wreeprom>
							reePlantilla[eeescala] = waux;
 8003b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <ModbusMap+0x69c>)
 8003b3c:	7819      	ldrb	r1, [r3, #0]
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b40:	2252      	movs	r2, #82	@ 0x52
 8003b42:	5499      	strb	r1, [r3, r2]
			//reset_escala1:
							while(1);//goto reset_escala1;// jra    reset_escala1
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	e7fd      	b.n	8003b44 <ModbusMap+0x574>
						}
					}
					if (PNU_0x3002 == 0){
 8003b48:	4b0e      	ldr	r3, [pc, #56]	@ (8003b84 <ModbusMap+0x5b4>)
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d000      	beq.n	8003b52 <ModbusMap+0x582>
 8003b50:	e091      	b.n	8003c76 <ModbusMap+0x6a6>
						//if((uint16_t) (eePlantilla[eeescala] == 32)){
						if(reePlantilla[eeescala]== 32){
 8003b52:	4b0d      	ldr	r3, [pc, #52]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b54:	2252      	movs	r2, #82	@ 0x52
 8003b56:	5c9b      	ldrb	r3, [r3, r2]
 8003b58:	2b20      	cmp	r3, #32
 8003b5a:	d000      	beq.n	8003b5e <ModbusMap+0x58e>
 8003b5c:	e08a      	b.n	8003c74 <ModbusMap+0x6a4>
							waux = 0;//mov			waux,#0;	/ Carga
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <ModbusMap+0x69c>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
							// ldw			X,#eeescala; / Escribe en EEPROM
							wreeprom(waux , &eePlantilla[eeescala]);// call		wreeprom
 8003b64:	4b41      	ldr	r3, [pc, #260]	@ (8003c6c <ModbusMap+0x69c>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	001a      	movs	r2, r3
 8003b6a:	4b41      	ldr	r3, [pc, #260]	@ (8003c70 <ModbusMap+0x6a0>)
 8003b6c:	0019      	movs	r1, r3
 8003b6e:	0010      	movs	r0, r2
 8003b70:	f003 fe5a 	bl	8007828 <wreeprom>
							reePlantilla[eeescala] = waux;
 8003b74:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <ModbusMap+0x69c>)
 8003b76:	7819      	ldrb	r1, [r3, #0]
 8003b78:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <ModbusMap+0x5b8>)
 8003b7a:	2252      	movs	r2, #82	@ 0x52
 8003b7c:	5499      	strb	r1, [r3, r2]
			//reset_escala:
							while(1);//goto reset_escala; //jra    reset_escala
 8003b7e:	46c0      	nop			@ (mov r8, r8)
 8003b80:	e7fd      	b.n	8003b7e <ModbusMap+0x5ae>
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	20000b08 	.word	0x20000b08
 8003b88:	20000cb4 	.word	0x20000cb4
 8003b8c:	0803f001 	.word	0x0803f001
 8003b90:	0803f002 	.word	0x0803f002
 8003b94:	20000094 	.word	0x20000094
 8003b98:	20000096 	.word	0x20000096
 8003b9c:	200000aa 	.word	0x200000aa
 8003ba0:	200000ac 	.word	0x200000ac
 8003ba4:	20000050 	.word	0x20000050
 8003ba8:	2000006c 	.word	0x2000006c
 8003bac:	00002003 	.word	0x00002003
 8003bb0:	20000074 	.word	0x20000074
 8003bb4:	20000088 	.word	0x20000088
 8003bb8:	00000302 	.word	0x00000302
 8003bbc:	20000090 	.word	0x20000090
 8003bc0:	20000b06 	.word	0x20000b06
 8003bc4:	20000092 	.word	0x20000092
 8003bc8:	00003002 	.word	0x00003002
 8003bcc:	00003004 	.word	0x00003004
 8003bd0:	00003006 	.word	0x00003006
 8003bd4:	20000098 	.word	0x20000098
 8003bd8:	00003008 	.word	0x00003008
 8003bdc:	20000b0a 	.word	0x20000b0a
 8003be0:	0000300a 	.word	0x0000300a
 8003be4:	2000009a 	.word	0x2000009a
 8003be8:	0000300c 	.word	0x0000300c
 8003bec:	20000b0c 	.word	0x20000b0c
 8003bf0:	0000300e 	.word	0x0000300e
 8003bf4:	2000009c 	.word	0x2000009c
 8003bf8:	00003010 	.word	0x00003010
 8003bfc:	2000009e 	.word	0x2000009e
 8003c00:	00003012 	.word	0x00003012
 8003c04:	200000a0 	.word	0x200000a0
 8003c08:	00003014 	.word	0x00003014
 8003c0c:	200000a2 	.word	0x200000a2
 8003c10:	00003016 	.word	0x00003016
 8003c14:	200000a4 	.word	0x200000a4
 8003c18:	00003018 	.word	0x00003018
 8003c1c:	200000a6 	.word	0x200000a6
 8003c20:	0000301a 	.word	0x0000301a
 8003c24:	200000a8 	.word	0x200000a8
 8003c28:	0000301c 	.word	0x0000301c
 8003c2c:	0000301e 	.word	0x0000301e
 8003c30:	00003104 	.word	0x00003104
 8003c34:	200000ae 	.word	0x200000ae
 8003c38:	00003106 	.word	0x00003106
 8003c3c:	200000b0 	.word	0x200000b0
 8003c40:	00003108 	.word	0x00003108
 8003c44:	200000b2 	.word	0x200000b2
 8003c48:	0000310a 	.word	0x0000310a
 8003c4c:	200000b4 	.word	0x200000b4
 8003c50:	0000310c 	.word	0x0000310c
 8003c54:	200000b6 	.word	0x200000b6
 8003c58:	0000310e 	.word	0x0000310e
 8003c5c:	2000038a 	.word	0x2000038a
 8003c60:	2000038c 	.word	0x2000038c
 8003c64:	200003d0 	.word	0x200003d0
 8003c68:	00003001 	.word	0x00003001
 8003c6c:	20000b6f 	.word	0x20000b6f
 8003c70:	0803f052 	.word	0x0803f052
						}
						else{
							asm ("nop");
 8003c74:	46c0      	nop			@ (mov r8, r8)
						}
					}
					//reset_param = TRUE;                      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003c76:	4bbd      	ldr	r3, [pc, #756]	@ (8003f6c <ModbusMap+0x99c>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f000 fcfc 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Temperatura Setpoint MODO NORMAL
				if(_u16WriteAddress >= PNU_0x3004_AddressBegin && _u16WriteAddress <= PNU_0x3004_AddressEnd){    //
 8003c80:	4bbb      	ldr	r3, [pc, #748]	@ (8003f70 <ModbusMap+0x9a0>)
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	4abb      	ldr	r2, [pc, #748]	@ (8003f74 <ModbusMap+0x9a4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d92e      	bls.n	8003ce8 <ModbusMap+0x718>
 8003c8a:	4bb9      	ldr	r3, [pc, #740]	@ (8003f70 <ModbusMap+0x9a0>)
 8003c8c:	881b      	ldrh	r3, [r3, #0]
 8003c8e:	4aba      	ldr	r2, [pc, #744]	@ (8003f78 <ModbusMap+0x9a8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d829      	bhi.n	8003ce8 <ModbusMap+0x718>
					PNU_0x3004 = _u16WriteVal;
 8003c94:	4bb9      	ldr	r3, [pc, #740]	@ (8003f7c <ModbusMap+0x9ac>)
 8003c96:	881a      	ldrh	r2, [r3, #0]
 8003c98:	4bb9      	ldr	r3, [pc, #740]	@ (8003f80 <ModbusMap+0x9b0>)
 8003c9a:	801a      	strh	r2, [r3, #0]

					waux = highByte (PNU_0x3004);
 8003c9c:	4bb8      	ldr	r3, [pc, #736]	@ (8003f80 <ModbusMap+0x9b0>)
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	0a1b      	lsrs	r3, r3, #8
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4bb7      	ldr	r3, [pc, #732]	@ (8003f84 <ModbusMap+0x9b4>)
 8003ca8:	701a      	strb	r2, [r3, #0]
					wreg = lowByte(PNU_0x3004);
 8003caa:	4bb5      	ldr	r3, [pc, #724]	@ (8003f80 <ModbusMap+0x9b0>)
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	4bb5      	ldr	r3, [pc, #724]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cb2:	701a      	strb	r2, [r3, #0]
					//ldw			X,#eespdiur_w; / Escribe en EEPROM
					//call		wreeprom
					//mov			waux,wreg;	/ Carga
					//incw    X
					//call		wreeprom
					wreeprom(waux,&eePlantilla[eespdiur_H]);
 8003cb4:	4bb3      	ldr	r3, [pc, #716]	@ (8003f84 <ModbusMap+0x9b4>)
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	001a      	movs	r2, r3
 8003cba:	4bb4      	ldr	r3, [pc, #720]	@ (8003f8c <ModbusMap+0x9bc>)
 8003cbc:	0019      	movs	r1, r3
 8003cbe:	0010      	movs	r0, r2
 8003cc0:	f003 fdb2 	bl	8007828 <wreeprom>
					wreeprom(wreg,&eePlantilla[eespdiur_L]);
 8003cc4:	4bb0      	ldr	r3, [pc, #704]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	001a      	movs	r2, r3
 8003cca:	4bb1      	ldr	r3, [pc, #708]	@ (8003f90 <ModbusMap+0x9c0>)
 8003ccc:	0019      	movs	r1, r3
 8003cce:	0010      	movs	r0, r2
 8003cd0:	f003 fdaa 	bl	8007828 <wreeprom>

					reePlantilla[eespdiur_H] = waux;
 8003cd4:	4bab      	ldr	r3, [pc, #684]	@ (8003f84 <ModbusMap+0x9b4>)
 8003cd6:	781a      	ldrb	r2, [r3, #0]
 8003cd8:	4bae      	ldr	r3, [pc, #696]	@ (8003f94 <ModbusMap+0x9c4>)
 8003cda:	705a      	strb	r2, [r3, #1]
					reePlantilla[eespdiur_L] = wreg;
 8003cdc:	4baa      	ldr	r3, [pc, #680]	@ (8003f88 <ModbusMap+0x9b8>)
 8003cde:	781a      	ldrb	r2, [r3, #0]
 8003ce0:	4bac      	ldr	r3, [pc, #688]	@ (8003f94 <ModbusMap+0x9c4>)
 8003ce2:	709a      	strb	r2, [r3, #2]

			//reset_escala_0x3004:
					while(1);//jra    reset_escala_0x3004 Descomentar cuando ya se tenga el watchDog
 8003ce4:	46c0      	nop			@ (mov r8, r8)
 8003ce6:	e7fd      	b.n	8003ce4 <ModbusMap+0x714>
				  //reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Temperatura Diferencial  MODO NORMAL
				if(_u16WriteAddress >= PNU_0x3006_AddressBegin && _u16WriteAddress <= PNU_0x3006_AddressEnd){    //
 8003ce8:	4ba1      	ldr	r3, [pc, #644]	@ (8003f70 <ModbusMap+0x9a0>)
 8003cea:	881b      	ldrh	r3, [r3, #0]
 8003cec:	4aaa      	ldr	r2, [pc, #680]	@ (8003f98 <ModbusMap+0x9c8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d92e      	bls.n	8003d50 <ModbusMap+0x780>
 8003cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8003f70 <ModbusMap+0x9a0>)
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	4aa9      	ldr	r2, [pc, #676]	@ (8003f9c <ModbusMap+0x9cc>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d829      	bhi.n	8003d50 <ModbusMap+0x780>
					PNU_0x3006 = _u16WriteVal;
 8003cfc:	4b9f      	ldr	r3, [pc, #636]	@ (8003f7c <ModbusMap+0x9ac>)
 8003cfe:	881a      	ldrh	r2, [r3, #0]
 8003d00:	4ba7      	ldr	r3, [pc, #668]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d02:	801a      	strh	r2, [r3, #0]
					waux = highByte (PNU_0x3006);
 8003d04:	4ba6      	ldr	r3, [pc, #664]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	0a1b      	lsrs	r3, r3, #8
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d10:	701a      	strb	r2, [r3, #0]
					wreg = lowByte(PNU_0x3006);
 8003d12:	4ba3      	ldr	r3, [pc, #652]	@ (8003fa0 <ModbusMap+0x9d0>)
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	4b9b      	ldr	r3, [pc, #620]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d1a:	701a      	strb	r2, [r3, #0]
					// ldw			X,#eedifdiur_w; / Escribe en EEPROM
					// call		wreeprom
					//mov			waux,wreg;	/ Carga
					//incw    X
					//call		wreeprom
					wreeprom(waux,&eePlantilla[eedifdiur_H]);
 8003d1c:	4b99      	ldr	r3, [pc, #612]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	001a      	movs	r2, r3
 8003d22:	4ba0      	ldr	r3, [pc, #640]	@ (8003fa4 <ModbusMap+0x9d4>)
 8003d24:	0019      	movs	r1, r3
 8003d26:	0010      	movs	r0, r2
 8003d28:	f003 fd7e 	bl	8007828 <wreeprom>
					wreeprom(wreg,&eePlantilla[eedifdiur_L]);
 8003d2c:	4b96      	ldr	r3, [pc, #600]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	001a      	movs	r2, r3
 8003d32:	4b9d      	ldr	r3, [pc, #628]	@ (8003fa8 <ModbusMap+0x9d8>)
 8003d34:	0019      	movs	r1, r3
 8003d36:	0010      	movs	r0, r2
 8003d38:	f003 fd76 	bl	8007828 <wreeprom>

					reePlantilla[eedifdiur_H] = waux;
 8003d3c:	4b91      	ldr	r3, [pc, #580]	@ (8003f84 <ModbusMap+0x9b4>)
 8003d3e:	781a      	ldrb	r2, [r3, #0]
 8003d40:	4b94      	ldr	r3, [pc, #592]	@ (8003f94 <ModbusMap+0x9c4>)
 8003d42:	70da      	strb	r2, [r3, #3]
					reePlantilla[eedifdiur_L] = wreg;
 8003d44:	4b90      	ldr	r3, [pc, #576]	@ (8003f88 <ModbusMap+0x9b8>)
 8003d46:	781a      	ldrb	r2, [r3, #0]
 8003d48:	4b92      	ldr	r3, [pc, #584]	@ (8003f94 <ModbusMap+0x9c4>)
 8003d4a:	711a      	strb	r2, [r3, #4]

			//reset_escala_0x3006:
					while(1);//jra    reset_escala_0x3006
 8003d4c:	46c0      	nop			@ (mov r8, r8)
 8003d4e:	e7fd      	b.n	8003d4c <ModbusMap+0x77c>
					//reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// MODO NOCTURNO: duracin en mins
				if(_u16WriteAddress >= PNU_0x3008_AddressBegin && _u16WriteAddress <= PNU_0x3008_AddressEnd){    //
 8003d50:	4b87      	ldr	r3, [pc, #540]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	4a95      	ldr	r2, [pc, #596]	@ (8003fac <ModbusMap+0x9dc>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d90f      	bls.n	8003d7a <ModbusMap+0x7aa>
 8003d5a:	4b85      	ldr	r3, [pc, #532]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	4a94      	ldr	r2, [pc, #592]	@ (8003fb0 <ModbusMap+0x9e0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d80a      	bhi.n	8003d7a <ModbusMap+0x7aa>
					PNU_0x3008 = lowByte(_u16WriteVal);
 8003d64:	4b85      	ldr	r3, [pc, #532]	@ (8003f7c <ModbusMap+0x9ac>)
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	001a      	movs	r2, r3
 8003d6c:	4b91      	ldr	r3, [pc, #580]	@ (8003fb4 <ModbusMap+0x9e4>)
 8003d6e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003d70:	4b7e      	ldr	r3, [pc, #504]	@ (8003f6c <ModbusMap+0x99c>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	0018      	movs	r0, r3
 8003d76:	f000 fc7f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Consumo por variable
				if(_u16WriteAddress >= PNU_0x300A_AddressBegin && _u16WriteAddress <= PNU_0x300A_AddressEnd){    //
 8003d7a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	4a8e      	ldr	r2, [pc, #568]	@ (8003fb8 <ModbusMap+0x9e8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d90f      	bls.n	8003da4 <ModbusMap+0x7d4>
 8003d84:	4b7a      	ldr	r3, [pc, #488]	@ (8003f70 <ModbusMap+0x9a0>)
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	4a8c      	ldr	r2, [pc, #560]	@ (8003fbc <ModbusMap+0x9ec>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d80a      	bhi.n	8003da4 <ModbusMap+0x7d4>
					PNU_0x300A = lowByte(_u16WriteVal);
 8003d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8003f7c <ModbusMap+0x9ac>)
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	001a      	movs	r2, r3
 8003d96:	4b8a      	ldr	r3, [pc, #552]	@ (8003fc0 <ModbusMap+0x9f0>)
 8003d98:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003d9a:	4b74      	ldr	r3, [pc, #464]	@ (8003f6c <ModbusMap+0x99c>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 fc6a 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Compresor: tiempo minimo de apagado en mins
				if(_u16WriteAddress >= PNU_0x300C_AddressBegin && _u16WriteAddress <= PNU_0x300C_AddressEnd){    //
 8003da4:	4b72      	ldr	r3, [pc, #456]	@ (8003f70 <ModbusMap+0x9a0>)
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	4a86      	ldr	r2, [pc, #536]	@ (8003fc4 <ModbusMap+0x9f4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d90f      	bls.n	8003dce <ModbusMap+0x7fe>
 8003dae:	4b70      	ldr	r3, [pc, #448]	@ (8003f70 <ModbusMap+0x9a0>)
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	4a85      	ldr	r2, [pc, #532]	@ (8003fc8 <ModbusMap+0x9f8>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d80a      	bhi.n	8003dce <ModbusMap+0x7fe>
					PNU_0x300C = lowByte(_u16WriteVal);
 8003db8:	4b70      	ldr	r3, [pc, #448]	@ (8003f7c <ModbusMap+0x9ac>)
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	001a      	movs	r2, r3
 8003dc0:	4b82      	ldr	r3, [pc, #520]	@ (8003fcc <ModbusMap+0x9fc>)
 8003dc2:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003dc4:	4b69      	ldr	r3, [pc, #420]	@ (8003f6c <ModbusMap+0x99c>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f000 fc55 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Compresor: tiempo minimo de encendido en mins
				if(_u16WriteAddress >= PNU_0x300E_AddressBegin && _u16WriteAddress <= PNU_0x300E_AddressEnd){    //
 8003dce:	4b68      	ldr	r3, [pc, #416]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	4a7f      	ldr	r2, [pc, #508]	@ (8003fd0 <ModbusMap+0xa00>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d90f      	bls.n	8003df8 <ModbusMap+0x828>
 8003dd8:	4b65      	ldr	r3, [pc, #404]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	4a7d      	ldr	r2, [pc, #500]	@ (8003fd4 <ModbusMap+0xa04>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d80a      	bhi.n	8003df8 <ModbusMap+0x828>
					PNU_0x300E = lowByte(_u16WriteVal);
 8003de2:	4b66      	ldr	r3, [pc, #408]	@ (8003f7c <ModbusMap+0x9ac>)
 8003de4:	881b      	ldrh	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	001a      	movs	r2, r3
 8003dea:	4b7b      	ldr	r3, [pc, #492]	@ (8003fd8 <ModbusMap+0xa08>)
 8003dec:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003dee:	4b5f      	ldr	r3, [pc, #380]	@ (8003f6c <ModbusMap+0x99c>)
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	0018      	movs	r0, r3
 8003df4:	f000 fc40 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: habilitacin de 3 o 5 fases
				if(_u16WriteAddress >= PNU_0x3010_AddressBegin && _u16WriteAddress <= PNU_0x3010_AddressEnd){    // Contador de prueba
 8003df8:	4b5d      	ldr	r3, [pc, #372]	@ (8003f70 <ModbusMap+0x9a0>)
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	4a77      	ldr	r2, [pc, #476]	@ (8003fdc <ModbusMap+0xa0c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d90f      	bls.n	8003e22 <ModbusMap+0x852>
 8003e02:	4b5b      	ldr	r3, [pc, #364]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	4a76      	ldr	r2, [pc, #472]	@ (8003fe0 <ModbusMap+0xa10>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d80a      	bhi.n	8003e22 <ModbusMap+0x852>
					PNU_0x3010 = lowByte(_u16WriteVal);
 8003e0c:	4b5b      	ldr	r3, [pc, #364]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	001a      	movs	r2, r3
 8003e14:	4b73      	ldr	r3, [pc, #460]	@ (8003fe4 <ModbusMap+0xa14>)
 8003e16:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e18:	4b54      	ldr	r3, [pc, #336]	@ (8003f6c <ModbusMap+0x99c>)
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f000 fc2b 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 1 en mins
				if(_u16WriteAddress >= PNU_0x3012_AddressBegin && _u16WriteAddress <= PNU_0x3012_AddressEnd){    // Contador de prueba
 8003e22:	4b53      	ldr	r3, [pc, #332]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	4a70      	ldr	r2, [pc, #448]	@ (8003fe8 <ModbusMap+0xa18>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d90f      	bls.n	8003e4c <ModbusMap+0x87c>
 8003e2c:	4b50      	ldr	r3, [pc, #320]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	4a6e      	ldr	r2, [pc, #440]	@ (8003fec <ModbusMap+0xa1c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d80a      	bhi.n	8003e4c <ModbusMap+0x87c>
					PNU_0x3012 = lowByte(_u16WriteVal);
 8003e36:	4b51      	ldr	r3, [pc, #324]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	001a      	movs	r2, r3
 8003e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff0 <ModbusMap+0xa20>)
 8003e40:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e42:	4b4a      	ldr	r3, [pc, #296]	@ (8003f6c <ModbusMap+0x99c>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	0018      	movs	r0, r3
 8003e48:	f000 fc16 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 2 en mins
				if(_u16WriteAddress >= PNU_0x3014_AddressBegin && _u16WriteAddress <= PNU_0x3014_AddressEnd){    // Contador de prueba
 8003e4c:	4b48      	ldr	r3, [pc, #288]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	4a68      	ldr	r2, [pc, #416]	@ (8003ff4 <ModbusMap+0xa24>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d90f      	bls.n	8003e76 <ModbusMap+0x8a6>
 8003e56:	4b46      	ldr	r3, [pc, #280]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	4a67      	ldr	r2, [pc, #412]	@ (8003ff8 <ModbusMap+0xa28>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d80a      	bhi.n	8003e76 <ModbusMap+0x8a6>
					PNU_0x3014 = lowByte(_u16WriteVal);
 8003e60:	4b46      	ldr	r3, [pc, #280]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	001a      	movs	r2, r3
 8003e68:	4b64      	ldr	r3, [pc, #400]	@ (8003ffc <ModbusMap+0xa2c>)
 8003e6a:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f6c <ModbusMap+0x99c>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	0018      	movs	r0, r3
 8003e72:	f000 fc01 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: duracin fase 3 en mins
				if(_u16WriteAddress >= PNU_0x3016_AddressBegin && _u16WriteAddress <= PNU_0x3016_AddressEnd){    // Contador de prueba
 8003e76:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e78:	881b      	ldrh	r3, [r3, #0]
 8003e7a:	4a61      	ldr	r2, [pc, #388]	@ (8004000 <ModbusMap+0xa30>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d90f      	bls.n	8003ea0 <ModbusMap+0x8d0>
 8003e80:	4b3b      	ldr	r3, [pc, #236]	@ (8003f70 <ModbusMap+0x9a0>)
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	4a5f      	ldr	r2, [pc, #380]	@ (8004004 <ModbusMap+0xa34>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d80a      	bhi.n	8003ea0 <ModbusMap+0x8d0>
					PNU_0x3016 = lowByte(_u16WriteVal);
 8003e8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f7c <ModbusMap+0x9ac>)
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	001a      	movs	r2, r3
 8003e92:	4b5d      	ldr	r3, [pc, #372]	@ (8004008 <ModbusMap+0xa38>)
 8003e94:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003e96:	4b35      	ldr	r3, [pc, #212]	@ (8003f6c <ModbusMap+0x99c>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f000 fbec 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: periodo en mins para iniciar deshielo
				if(_u16WriteAddress >= PNU_0x3018_AddressBegin && _u16WriteAddress <= PNU_0x3018_AddressEnd){    //
 8003ea0:	4b33      	ldr	r3, [pc, #204]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ea2:	881b      	ldrh	r3, [r3, #0]
 8003ea4:	4a59      	ldr	r2, [pc, #356]	@ (800400c <ModbusMap+0xa3c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d90f      	bls.n	8003eca <ModbusMap+0x8fa>
 8003eaa:	4b31      	ldr	r3, [pc, #196]	@ (8003f70 <ModbusMap+0x9a0>)
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	4a58      	ldr	r2, [pc, #352]	@ (8004010 <ModbusMap+0xa40>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d80a      	bhi.n	8003eca <ModbusMap+0x8fa>
					PNU_0x3018 = lowByte(_u16WriteVal);
 8003eb4:	4b31      	ldr	r3, [pc, #196]	@ (8003f7c <ModbusMap+0x9ac>)
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	001a      	movs	r2, r3
 8003ebc:	4b55      	ldr	r3, [pc, #340]	@ (8004014 <ModbusMap+0xa44>)
 8003ebe:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8003f6c <ModbusMap+0x99c>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f000 fbd7 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: temperatura para inicio de periodo de deshieloDeshielo Programa 1: temperatura para inicio de periodo de deshielo
				if(_u16WriteAddress >= PNU_0x301A_AddressBegin && _u16WriteAddress <= PNU_0x301A_AddressEnd){    // Contador de prueba
 8003eca:	4b29      	ldr	r3, [pc, #164]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	4a52      	ldr	r2, [pc, #328]	@ (8004018 <ModbusMap+0xa48>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d90f      	bls.n	8003ef4 <ModbusMap+0x924>
 8003ed4:	4b26      	ldr	r3, [pc, #152]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	4a50      	ldr	r2, [pc, #320]	@ (800401c <ModbusMap+0xa4c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d80a      	bhi.n	8003ef4 <ModbusMap+0x924>
					PNU_0x301A = lowByte(_u16WriteVal);
 8003ede:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <ModbusMap+0x9ac>)
 8003ee0:	881b      	ldrh	r3, [r3, #0]
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8004020 <ModbusMap+0xa50>)
 8003ee8:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003eea:	4b20      	ldr	r3, [pc, #128]	@ (8003f6c <ModbusMap+0x99c>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 fbc2 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Deshielo Programa 1: temperatura para salir de deshielo  y verifica si entra a deshielo
				if(_u16WriteAddress >= PNU_0x301C_AddressBegin && _u16WriteAddress <= PNU_0x301C_AddressEnd){    // Contador de prueba
 8003ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <ModbusMap+0x9a0>)
 8003ef6:	881b      	ldrh	r3, [r3, #0]
 8003ef8:	4a4a      	ldr	r2, [pc, #296]	@ (8004024 <ModbusMap+0xa54>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d90f      	bls.n	8003f1e <ModbusMap+0x94e>
 8003efe:	4b1c      	ldr	r3, [pc, #112]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	4a49      	ldr	r2, [pc, #292]	@ (8004028 <ModbusMap+0xa58>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d80a      	bhi.n	8003f1e <ModbusMap+0x94e>
					PNU_0x301C = lowByte(_u16WriteVal);
 8003f08:	4b1c      	ldr	r3, [pc, #112]	@ (8003f7c <ModbusMap+0x9ac>)
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	001a      	movs	r2, r3
 8003f10:	4b46      	ldr	r3, [pc, #280]	@ (800402c <ModbusMap+0xa5c>)
 8003f12:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8003f14:	4b15      	ldr	r3, [pc, #84]	@ (8003f6c <ModbusMap+0x99c>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f000 fbad 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Modbus: direccin de la CIR
				if(_u16WriteAddress >= PNU_0x301E_AddressBegin && _u16WriteAddress <= PNU_0x301E_AddressEnd){    // Contador de prueba
 8003f1e:	4b14      	ldr	r3, [pc, #80]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	4a43      	ldr	r2, [pc, #268]	@ (8004030 <ModbusMap+0xa60>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d800      	bhi.n	8003f2a <ModbusMap+0x95a>
 8003f28:	e08a      	b.n	8004040 <ModbusMap+0xa70>
 8003f2a:	4b11      	ldr	r3, [pc, #68]	@ (8003f70 <ModbusMap+0x9a0>)
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	4a41      	ldr	r2, [pc, #260]	@ (8004034 <ModbusMap+0xa64>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d900      	bls.n	8003f36 <ModbusMap+0x966>
 8003f34:	e084      	b.n	8004040 <ModbusMap+0xa70>
					PNU_0x301E = lowByte(_u16WriteVal);
 8003f36:	4b11      	ldr	r3, [pc, #68]	@ (8003f7c <ModbusMap+0x9ac>)
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	001a      	movs	r2, r3
 8003f3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004038 <ModbusMap+0xa68>)
 8003f40:	801a      	strh	r2, [r3, #0]

					waux = (uint8_t) PNU_0x301E;
 8003f42:	4b3d      	ldr	r3, [pc, #244]	@ (8004038 <ModbusMap+0xa68>)
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	4b0e      	ldr	r3, [pc, #56]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f4a:	701a      	strb	r2, [r3, #0]

					//ldw			X,#eeAddModBus; / Escribe en EEPROM
					wreeprom(waux,&eePlantilla[eeAddModBus]);//call		wreeprom
 8003f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	001a      	movs	r2, r3
 8003f52:	4b3a      	ldr	r3, [pc, #232]	@ (800403c <ModbusMap+0xa6c>)
 8003f54:	0019      	movs	r1, r3
 8003f56:	0010      	movs	r0, r2
 8003f58:	f003 fc66 	bl	8007828 <wreeprom>
					reePlantilla[eeAddModBus] = waux;
 8003f5c:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <ModbusMap+0x9b4>)
 8003f5e:	7819      	ldrb	r1, [r3, #0]
 8003f60:	4b0c      	ldr	r3, [pc, #48]	@ (8003f94 <ModbusMap+0x9c4>)
 8003f62:	2272      	movs	r2, #114	@ 0x72
 8003f64:	5499      	strb	r1, [r3, r2]

			//reset_escala_0x301E:
					while(1);//jra    reset_escala_0x301E
 8003f66:	46c0      	nop			@ (mov r8, r8)
 8003f68:	e7fd      	b.n	8003f66 <ModbusMap+0x996>
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	200003d0 	.word	0x200003d0
 8003f70:	2000038a 	.word	0x2000038a
 8003f74:	00003003 	.word	0x00003003
 8003f78:	00003004 	.word	0x00003004
 8003f7c:	2000038c 	.word	0x2000038c
 8003f80:	20000094 	.word	0x20000094
 8003f84:	20000b6f 	.word	0x20000b6f
 8003f88:	20000b70 	.word	0x20000b70
 8003f8c:	0803f001 	.word	0x0803f001
 8003f90:	0803f002 	.word	0x0803f002
 8003f94:	20000cb4 	.word	0x20000cb4
 8003f98:	00003005 	.word	0x00003005
 8003f9c:	00003006 	.word	0x00003006
 8003fa0:	20000096 	.word	0x20000096
 8003fa4:	0803f003 	.word	0x0803f003
 8003fa8:	0803f004 	.word	0x0803f004
 8003fac:	00003007 	.word	0x00003007
 8003fb0:	00003008 	.word	0x00003008
 8003fb4:	20000098 	.word	0x20000098
 8003fb8:	00003009 	.word	0x00003009
 8003fbc:	0000300a 	.word	0x0000300a
 8003fc0:	20000b0a 	.word	0x20000b0a
 8003fc4:	0000300b 	.word	0x0000300b
 8003fc8:	0000300c 	.word	0x0000300c
 8003fcc:	2000009a 	.word	0x2000009a
 8003fd0:	0000300d 	.word	0x0000300d
 8003fd4:	0000300e 	.word	0x0000300e
 8003fd8:	20000b0c 	.word	0x20000b0c
 8003fdc:	0000300f 	.word	0x0000300f
 8003fe0:	00003010 	.word	0x00003010
 8003fe4:	2000009c 	.word	0x2000009c
 8003fe8:	00003011 	.word	0x00003011
 8003fec:	00003012 	.word	0x00003012
 8003ff0:	2000009e 	.word	0x2000009e
 8003ff4:	00003013 	.word	0x00003013
 8003ff8:	00003014 	.word	0x00003014
 8003ffc:	200000a0 	.word	0x200000a0
 8004000:	00003015 	.word	0x00003015
 8004004:	00003016 	.word	0x00003016
 8004008:	200000a2 	.word	0x200000a2
 800400c:	00003017 	.word	0x00003017
 8004010:	00003018 	.word	0x00003018
 8004014:	200000a4 	.word	0x200000a4
 8004018:	00003019 	.word	0x00003019
 800401c:	0000301a 	.word	0x0000301a
 8004020:	200000a6 	.word	0x200000a6
 8004024:	0000301b 	.word	0x0000301b
 8004028:	0000301c 	.word	0x0000301c
 800402c:	200000a8 	.word	0x200000a8
 8004030:	0000301d 	.word	0x0000301d
 8004034:	0000301e 	.word	0x0000301e
 8004038:	200000aa 	.word	0x200000aa
 800403c:	0803f072 	.word	0x0803f072
					//reset_param = TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Alarma puerta abierta: tiempo de activacin en mins
				if(_u16WriteAddress >= PNU_0x3104_AddressBegin && _u16WriteAddress <= PNU_0x3104_AddressEnd){    //
 8004040:	4baa      	ldr	r3, [pc, #680]	@ (80042ec <ModbusMap+0xd1c>)
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	4aaa      	ldr	r2, [pc, #680]	@ (80042f0 <ModbusMap+0xd20>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d91e      	bls.n	8004088 <ModbusMap+0xab8>
 800404a:	4ba8      	ldr	r3, [pc, #672]	@ (80042ec <ModbusMap+0xd1c>)
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	4aa9      	ldr	r2, [pc, #676]	@ (80042f4 <ModbusMap+0xd24>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d819      	bhi.n	8004088 <ModbusMap+0xab8>
					PNU_0x3104 = lowByte(_u16WriteVal);
 8004054:	4ba8      	ldr	r3, [pc, #672]	@ (80042f8 <ModbusMap+0xd28>)
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	001a      	movs	r2, r3
 800405c:	4ba7      	ldr	r3, [pc, #668]	@ (80042fc <ModbusMap+0xd2c>)
 800405e:	801a      	strh	r2, [r3, #0]

					waux = (uint8_t) PNU_0x3104;
 8004060:	4ba6      	ldr	r3, [pc, #664]	@ (80042fc <ModbusMap+0xd2c>)
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	b2da      	uxtb	r2, r3
 8004066:	4ba6      	ldr	r3, [pc, #664]	@ (8004300 <ModbusMap+0xd30>)
 8004068:	701a      	strb	r2, [r3, #0]

					//ldw			X,#eetimepa; / Escribe en EEPROM
					wreeprom(waux,&eePlantilla[eetimepa]);//call		wreeprom
 800406a:	4ba5      	ldr	r3, [pc, #660]	@ (8004300 <ModbusMap+0xd30>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	001a      	movs	r2, r3
 8004070:	4ba4      	ldr	r3, [pc, #656]	@ (8004304 <ModbusMap+0xd34>)
 8004072:	0019      	movs	r1, r3
 8004074:	0010      	movs	r0, r2
 8004076:	f003 fbd7 	bl	8007828 <wreeprom>
					reePlantilla[eetimepa] = waux;
 800407a:	4ba1      	ldr	r3, [pc, #644]	@ (8004300 <ModbusMap+0xd30>)
 800407c:	7819      	ldrb	r1, [r3, #0]
 800407e:	4ba2      	ldr	r3, [pc, #648]	@ (8004308 <ModbusMap+0xd38>)
 8004080:	2249      	movs	r2, #73	@ 0x49
 8004082:	5499      	strb	r1, [r3, r2]
			//reset_escala_0x3104:
					while(1);// jra    reset_escala_0x3104
 8004084:	46c0      	nop			@ (mov r8, r8)
 8004086:	e7fd      	b.n	8004084 <ModbusMap+0xab4>
					//reset_param	= TRUE;      //RM_20230425 Responder antes de RESET
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
				}

				// Alarma Congelamiento Programa 1: temperatura para entrar en alarma
				if(_u16WriteAddress >= PNU_0x3106_AddressBegin && _u16WriteAddress <= PNU_0x3106_AddressEnd){    //
 8004088:	4b98      	ldr	r3, [pc, #608]	@ (80042ec <ModbusMap+0xd1c>)
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	4a9f      	ldr	r2, [pc, #636]	@ (800430c <ModbusMap+0xd3c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d90f      	bls.n	80040b2 <ModbusMap+0xae2>
 8004092:	4b96      	ldr	r3, [pc, #600]	@ (80042ec <ModbusMap+0xd1c>)
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	4a9e      	ldr	r2, [pc, #632]	@ (8004310 <ModbusMap+0xd40>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d80a      	bhi.n	80040b2 <ModbusMap+0xae2>
					PNU_0x3106 = lowByte(_u16WriteVal);
 800409c:	4b96      	ldr	r3, [pc, #600]	@ (80042f8 <ModbusMap+0xd28>)
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	001a      	movs	r2, r3
 80040a4:	4b9b      	ldr	r3, [pc, #620]	@ (8004314 <ModbusMap+0xd44>)
 80040a6:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040a8:	4b9b      	ldr	r3, [pc, #620]	@ (8004318 <ModbusMap+0xd48>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	0018      	movs	r0, r3
 80040ae:	f000 fae3 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma U 110V: voltaje para entrar en alarma
				if(_u16WriteAddress >= PNU_0x3108_AddressBegin && _u16WriteAddress <= PNU_0x3108_AddressEnd){    //
 80040b2:	4b8e      	ldr	r3, [pc, #568]	@ (80042ec <ModbusMap+0xd1c>)
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	4a99      	ldr	r2, [pc, #612]	@ (800431c <ModbusMap+0xd4c>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d90f      	bls.n	80040dc <ModbusMap+0xb0c>
 80040bc:	4b8b      	ldr	r3, [pc, #556]	@ (80042ec <ModbusMap+0xd1c>)
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	4a97      	ldr	r2, [pc, #604]	@ (8004320 <ModbusMap+0xd50>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d80a      	bhi.n	80040dc <ModbusMap+0xb0c>
					PNU_0x3108 = lowByte(_u16WriteVal);
 80040c6:	4b8c      	ldr	r3, [pc, #560]	@ (80042f8 <ModbusMap+0xd28>)
 80040c8:	881b      	ldrh	r3, [r3, #0]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	001a      	movs	r2, r3
 80040ce:	4b95      	ldr	r3, [pc, #596]	@ (8004324 <ModbusMap+0xd54>)
 80040d0:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040d2:	4b91      	ldr	r3, [pc, #580]	@ (8004318 <ModbusMap+0xd48>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	0018      	movs	r0, r3
 80040d8:	f000 face 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma U 110V: voltaje para salir de alarma
				if(_u16WriteAddress >= PNU_0x310A_AddressBegin && _u16WriteAddress <= PNU_0x310A_AddressEnd){    //
 80040dc:	4b83      	ldr	r3, [pc, #524]	@ (80042ec <ModbusMap+0xd1c>)
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	4a91      	ldr	r2, [pc, #580]	@ (8004328 <ModbusMap+0xd58>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d90f      	bls.n	8004106 <ModbusMap+0xb36>
 80040e6:	4b81      	ldr	r3, [pc, #516]	@ (80042ec <ModbusMap+0xd1c>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	4a90      	ldr	r2, [pc, #576]	@ (800432c <ModbusMap+0xd5c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d80a      	bhi.n	8004106 <ModbusMap+0xb36>
					PNU_0x310A = lowByte(_u16WriteVal);
 80040f0:	4b81      	ldr	r3, [pc, #516]	@ (80042f8 <ModbusMap+0xd28>)
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	001a      	movs	r2, r3
 80040f8:	4b8d      	ldr	r3, [pc, #564]	@ (8004330 <ModbusMap+0xd60>)
 80040fa:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80040fc:	4b86      	ldr	r3, [pc, #536]	@ (8004318 <ModbusMap+0xd48>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	0018      	movs	r0, r3
 8004102:	f000 fab9 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma -U 110V: voltaje para entrar en alarma
				if(_u16WriteAddress >= PNU_0x310C_AddressBegin && _u16WriteAddress <= PNU_0x310C_AddressEnd){    //
 8004106:	4b79      	ldr	r3, [pc, #484]	@ (80042ec <ModbusMap+0xd1c>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	4a8a      	ldr	r2, [pc, #552]	@ (8004334 <ModbusMap+0xd64>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d90f      	bls.n	8004130 <ModbusMap+0xb60>
 8004110:	4b76      	ldr	r3, [pc, #472]	@ (80042ec <ModbusMap+0xd1c>)
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	4a88      	ldr	r2, [pc, #544]	@ (8004338 <ModbusMap+0xd68>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d80a      	bhi.n	8004130 <ModbusMap+0xb60>
					PNU_0x310C = lowByte(_u16WriteVal);
 800411a:	4b77      	ldr	r3, [pc, #476]	@ (80042f8 <ModbusMap+0xd28>)
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	001a      	movs	r2, r3
 8004122:	4b86      	ldr	r3, [pc, #536]	@ (800433c <ModbusMap+0xd6c>)
 8004124:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004126:	4b7c      	ldr	r3, [pc, #496]	@ (8004318 <ModbusMap+0xd48>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	0018      	movs	r0, r3
 800412c:	f000 faa4 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Alarma -U 110V: voltaje para salir de alarma
				if(_u16WriteAddress >= PNU_0x310E_AddressBegin && _u16WriteAddress <= PNU_0x310E_AddressEnd){    //
 8004130:	4b6e      	ldr	r3, [pc, #440]	@ (80042ec <ModbusMap+0xd1c>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4a82      	ldr	r2, [pc, #520]	@ (8004340 <ModbusMap+0xd70>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d90f      	bls.n	800415a <ModbusMap+0xb8a>
 800413a:	4b6c      	ldr	r3, [pc, #432]	@ (80042ec <ModbusMap+0xd1c>)
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	4a81      	ldr	r2, [pc, #516]	@ (8004344 <ModbusMap+0xd74>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d80a      	bhi.n	800415a <ModbusMap+0xb8a>
					PNU_0x310E = lowByte(_u16WriteVal);
 8004144:	4b6c      	ldr	r3, [pc, #432]	@ (80042f8 <ModbusMap+0xd28>)
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	001a      	movs	r2, r3
 800414c:	4b7e      	ldr	r3, [pc, #504]	@ (8004348 <ModbusMap+0xd78>)
 800414e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004150:	4b71      	ldr	r3, [pc, #452]	@ (8004318 <ModbusMap+0xd48>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	0018      	movs	r0, r3
 8004156:	f000 fa8f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar Modo Nocturno
				if(_u16WriteAddress >= PNU_0x3200_AddressBegin && _u16WriteAddress <= PNU_0x3200_AddressEnd){    //
 800415a:	4b64      	ldr	r3, [pc, #400]	@ (80042ec <ModbusMap+0xd1c>)
 800415c:	881a      	ldrh	r2, [r3, #0]
 800415e:	23c8      	movs	r3, #200	@ 0xc8
 8004160:	019b      	lsls	r3, r3, #6
 8004162:	429a      	cmp	r2, r3
 8004164:	d310      	bcc.n	8004188 <ModbusMap+0xbb8>
 8004166:	4b61      	ldr	r3, [pc, #388]	@ (80042ec <ModbusMap+0xd1c>)
 8004168:	881a      	ldrh	r2, [r3, #0]
 800416a:	23c8      	movs	r3, #200	@ 0xc8
 800416c:	019b      	lsls	r3, r3, #6
 800416e:	429a      	cmp	r2, r3
 8004170:	d80a      	bhi.n	8004188 <ModbusMap+0xbb8>
					PNU_0x3200 = lowByte(_u16WriteVal);
 8004172:	4b61      	ldr	r3, [pc, #388]	@ (80042f8 <ModbusMap+0xd28>)
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	b2db      	uxtb	r3, r3
 8004178:	001a      	movs	r2, r3
 800417a:	4b74      	ldr	r3, [pc, #464]	@ (800434c <ModbusMap+0xd7c>)
 800417c:	801a      	strh	r2, [r3, #0]
					//08/FEB/2022		DeshieloH_T =lowByte(_u16WriteVal);   // 24/ENE/2022
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 800417e:	4b66      	ldr	r3, [pc, #408]	@ (8004318 <ModbusMap+0xd48>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	0018      	movs	r0, r3
 8004184:	f000 fa78 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO DE AHORRO ES2
				if(_u16WriteAddress >= PNU_0x3202_AddressBegin && _u16WriteAddress <= PNU_0x3202_AddressEnd){    //
 8004188:	4b58      	ldr	r3, [pc, #352]	@ (80042ec <ModbusMap+0xd1c>)
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	@ (8004350 <ModbusMap+0xd80>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d90f      	bls.n	80041b2 <ModbusMap+0xbe2>
 8004192:	4b56      	ldr	r3, [pc, #344]	@ (80042ec <ModbusMap+0xd1c>)
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	@ (8004354 <ModbusMap+0xd84>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d80a      	bhi.n	80041b2 <ModbusMap+0xbe2>
					PNU_0x3202 = lowByte(_u16WriteVal);
 800419c:	4b56      	ldr	r3, [pc, #344]	@ (80042f8 <ModbusMap+0xd28>)
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	001a      	movs	r2, r3
 80041a4:	4b6c      	ldr	r3, [pc, #432]	@ (8004358 <ModbusMap+0xd88>)
 80041a6:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041a8:	4b5b      	ldr	r3, [pc, #364]	@ (8004318 <ModbusMap+0xd48>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	0018      	movs	r0, r3
 80041ae:	f000 fa63 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO VAULT
				if(_u16WriteAddress >= PNU_0x3204_AddressBegin && _u16WriteAddress <= PNU_0x3204_AddressEnd){    //
 80041b2:	4b4e      	ldr	r3, [pc, #312]	@ (80042ec <ModbusMap+0xd1c>)
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	4a69      	ldr	r2, [pc, #420]	@ (800435c <ModbusMap+0xd8c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d90f      	bls.n	80041dc <ModbusMap+0xc0c>
 80041bc:	4b4b      	ldr	r3, [pc, #300]	@ (80042ec <ModbusMap+0xd1c>)
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	4a67      	ldr	r2, [pc, #412]	@ (8004360 <ModbusMap+0xd90>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d80a      	bhi.n	80041dc <ModbusMap+0xc0c>
					PNU_0x3204 = lowByte(_u16WriteVal);
 80041c6:	4b4c      	ldr	r3, [pc, #304]	@ (80042f8 <ModbusMap+0xd28>)
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	001a      	movs	r2, r3
 80041ce:	4b65      	ldr	r3, [pc, #404]	@ (8004364 <ModbusMap+0xd94>)
 80041d0:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041d2:	4b51      	ldr	r3, [pc, #324]	@ (8004318 <ModbusMap+0xd48>)
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	0018      	movs	r0, r3
 80041d8:	f000 fa4e 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando desactivar MODO VAULT
				if(_u16WriteAddress >= PNU_0x3206_AddressBegin && _u16WriteAddress <= PNU_0x3206_AddressEnd){    //
 80041dc:	4b43      	ldr	r3, [pc, #268]	@ (80042ec <ModbusMap+0xd1c>)
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	4a61      	ldr	r2, [pc, #388]	@ (8004368 <ModbusMap+0xd98>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d90f      	bls.n	8004206 <ModbusMap+0xc36>
 80041e6:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <ModbusMap+0xd1c>)
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	4a60      	ldr	r2, [pc, #384]	@ (800436c <ModbusMap+0xd9c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d80a      	bhi.n	8004206 <ModbusMap+0xc36>
					PNU_0x3206 = lowByte(_u16WriteVal);
 80041f0:	4b41      	ldr	r3, [pc, #260]	@ (80042f8 <ModbusMap+0xd28>)
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	001a      	movs	r2, r3
 80041f8:	4b5d      	ldr	r3, [pc, #372]	@ (8004370 <ModbusMap+0xda0>)
 80041fa:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80041fc:	4b46      	ldr	r3, [pc, #280]	@ (8004318 <ModbusMap+0xd48>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	0018      	movs	r0, r3
 8004202:	f000 fa39 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando activar MODO Servicio
				if(_u16WriteAddress >= PNU_0x3208_AddressBegin && _u16WriteAddress <= PNU_0x3208_AddressEnd){    //
 8004206:	4b39      	ldr	r3, [pc, #228]	@ (80042ec <ModbusMap+0xd1c>)
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	4a5a      	ldr	r2, [pc, #360]	@ (8004374 <ModbusMap+0xda4>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d90f      	bls.n	8004230 <ModbusMap+0xc60>
 8004210:	4b36      	ldr	r3, [pc, #216]	@ (80042ec <ModbusMap+0xd1c>)
 8004212:	881b      	ldrh	r3, [r3, #0]
 8004214:	4a58      	ldr	r2, [pc, #352]	@ (8004378 <ModbusMap+0xda8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d80a      	bhi.n	8004230 <ModbusMap+0xc60>
					PNU_0x3208 = lowByte(_u16WriteVal);
 800421a:	4b37      	ldr	r3, [pc, #220]	@ (80042f8 <ModbusMap+0xd28>)
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b2db      	uxtb	r3, r3
 8004220:	001a      	movs	r2, r3
 8004222:	4b56      	ldr	r3, [pc, #344]	@ (800437c <ModbusMap+0xdac>)
 8004224:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004226:	4b3c      	ldr	r3, [pc, #240]	@ (8004318 <ModbusMap+0xd48>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	0018      	movs	r0, r3
 800422c:	f000 fa24 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Ventilador siempre ON con compresor OFF
				if(_u16WriteAddress >= PNU_0x320A_AddressBegin && _u16WriteAddress <= PNU_0x320A_AddressEnd){    //
 8004230:	4b2e      	ldr	r3, [pc, #184]	@ (80042ec <ModbusMap+0xd1c>)
 8004232:	881b      	ldrh	r3, [r3, #0]
 8004234:	4a52      	ldr	r2, [pc, #328]	@ (8004380 <ModbusMap+0xdb0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d90f      	bls.n	800425a <ModbusMap+0xc8a>
 800423a:	4b2c      	ldr	r3, [pc, #176]	@ (80042ec <ModbusMap+0xd1c>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	4a51      	ldr	r2, [pc, #324]	@ (8004384 <ModbusMap+0xdb4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d80a      	bhi.n	800425a <ModbusMap+0xc8a>
					PNU_0x320A = lowByte(_u16WriteVal);
 8004244:	4b2c      	ldr	r3, [pc, #176]	@ (80042f8 <ModbusMap+0xd28>)
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	001a      	movs	r2, r3
 800424c:	4b4e      	ldr	r3, [pc, #312]	@ (8004388 <ModbusMap+0xdb8>)
 800424e:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004250:	4b31      	ldr	r3, [pc, #196]	@ (8004318 <ModbusMap+0xd48>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	0018      	movs	r0, r3
 8004256:	f000 fa0f 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Ventilador activar ciclos ON-OFF con compresor OFF
				if(_u16WriteAddress >= PNU_0x320C_AddressBegin && _u16WriteAddress <= PNU_0x320C_AddressEnd){    //
 800425a:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <ModbusMap+0xd1c>)
 800425c:	881b      	ldrh	r3, [r3, #0]
 800425e:	4a4b      	ldr	r2, [pc, #300]	@ (800438c <ModbusMap+0xdbc>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d90f      	bls.n	8004284 <ModbusMap+0xcb4>
 8004264:	4b21      	ldr	r3, [pc, #132]	@ (80042ec <ModbusMap+0xd1c>)
 8004266:	881b      	ldrh	r3, [r3, #0]
 8004268:	4a49      	ldr	r2, [pc, #292]	@ (8004390 <ModbusMap+0xdc0>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d80a      	bhi.n	8004284 <ModbusMap+0xcb4>
					PNU_0x320C = lowByte(_u16WriteVal);
 800426e:	4b22      	ldr	r3, [pc, #136]	@ (80042f8 <ModbusMap+0xd28>)
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	b2db      	uxtb	r3, r3
 8004274:	001a      	movs	r2, r3
 8004276:	4b47      	ldr	r3, [pc, #284]	@ (8004394 <ModbusMap+0xdc4>)
 8004278:	801a      	strh	r2, [r3, #0]
					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 800427a:	4b27      	ldr	r3, [pc, #156]	@ (8004318 <ModbusMap+0xd48>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	0018      	movs	r0, r3
 8004280:	f000 f9fa 	bl	8004678 <ModbusSlaveTransaction>
				}


				// Comando  Manuel  07-MAR-2022: Activacion/Desactivacion Nocturno
				if(_u16WriteAddress >= AndyWRegisters_0x30_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x30_AddressEnd){    //
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <ModbusMap+0xd1c>)
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	2b2f      	cmp	r3, #47	@ 0x2f
 800428a:	d91a      	bls.n	80042c2 <ModbusMap+0xcf2>
 800428c:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <ModbusMap+0xd1c>)
 800428e:	881b      	ldrh	r3, [r3, #0]
 8004290:	2b30      	cmp	r3, #48	@ 0x30
 8004292:	d816      	bhi.n	80042c2 <ModbusMap+0xcf2>

					if (_u16WriteVal == 1){
 8004294:	4b18      	ldr	r3, [pc, #96]	@ (80042f8 <ModbusMap+0xd28>)
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d104      	bne.n	80042a6 <ModbusMap+0xcd6>
						if(flagsa[3]){
 800429c:	4b3e      	ldr	r3, [pc, #248]	@ (8004398 <ModbusMap+0xdc8>)
 800429e:	78db      	ldrb	r3, [r3, #3]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d000      	beq.n	80042a6 <ModbusMap+0xcd6>
							asm ("nop");
 80042a4:	46c0      	nop			@ (mov r8, r8)
						}
						else{

						}
					}
					if (_u16WriteVal == 0){
 80042a6:	4b14      	ldr	r3, [pc, #80]	@ (80042f8 <ModbusMap+0xd28>)
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d104      	bne.n	80042b8 <ModbusMap+0xce8>
						if(flagsa[3]){
 80042ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004398 <ModbusMap+0xdc8>)
 80042b0:	78db      	ldrb	r3, [r3, #3]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d100      	bne.n	80042b8 <ModbusMap+0xce8>

						}
						else{
							asm ("nop");
 80042b6:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80042b8:	4b17      	ldr	r3, [pc, #92]	@ (8004318 <ModbusMap+0xd48>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 f9db 	bl	8004678 <ModbusSlaveTransaction>
				}

				// Comando Manuel  07-MAR-2022: Activacion/Desactivacion Deshielo
				if(_u16WriteAddress >= AndyWRegisters_0x31_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x31_AddressEnd){    // Contador de prueba
 80042c2:	4b0a      	ldr	r3, [pc, #40]	@ (80042ec <ModbusMap+0xd1c>)
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	2b30      	cmp	r3, #48	@ 0x30
 80042c8:	d800      	bhi.n	80042cc <ModbusMap+0xcfc>
 80042ca:	e07e      	b.n	80043ca <ModbusMap+0xdfa>
 80042cc:	4b07      	ldr	r3, [pc, #28]	@ (80042ec <ModbusMap+0xd1c>)
 80042ce:	881b      	ldrh	r3, [r3, #0]
 80042d0:	2b31      	cmp	r3, #49	@ 0x31
 80042d2:	d900      	bls.n	80042d6 <ModbusMap+0xd06>
 80042d4:	e079      	b.n	80043ca <ModbusMap+0xdfa>
					//PNU_0x320C = lowByte(_u16WriteVal);

					if (_u16WriteVal == 1){
 80042d6:	4b08      	ldr	r3, [pc, #32]	@ (80042f8 <ModbusMap+0xd28>)
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d167      	bne.n	80043ae <ModbusMap+0xdde>
						if(GPIOR0[1]){
 80042de:	4b2f      	ldr	r3, [pc, #188]	@ (800439c <ModbusMap+0xdcc>)
 80042e0:	785b      	ldrb	r3, [r3, #1]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d05c      	beq.n	80043a0 <ModbusMap+0xdd0>
							asm ("nop");
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	e061      	b.n	80043ae <ModbusMap+0xdde>
 80042ea:	46c0      	nop			@ (mov r8, r8)
 80042ec:	2000038a 	.word	0x2000038a
 80042f0:	00003103 	.word	0x00003103
 80042f4:	00003104 	.word	0x00003104
 80042f8:	2000038c 	.word	0x2000038c
 80042fc:	200000ac 	.word	0x200000ac
 8004300:	20000b6f 	.word	0x20000b6f
 8004304:	0803f049 	.word	0x0803f049
 8004308:	20000cb4 	.word	0x20000cb4
 800430c:	00003105 	.word	0x00003105
 8004310:	00003106 	.word	0x00003106
 8004314:	200000ae 	.word	0x200000ae
 8004318:	200003d0 	.word	0x200003d0
 800431c:	00003107 	.word	0x00003107
 8004320:	00003108 	.word	0x00003108
 8004324:	200000b0 	.word	0x200000b0
 8004328:	00003109 	.word	0x00003109
 800432c:	0000310a 	.word	0x0000310a
 8004330:	200000b2 	.word	0x200000b2
 8004334:	0000310b 	.word	0x0000310b
 8004338:	0000310c 	.word	0x0000310c
 800433c:	200000b4 	.word	0x200000b4
 8004340:	0000310d 	.word	0x0000310d
 8004344:	0000310e 	.word	0x0000310e
 8004348:	200000b6 	.word	0x200000b6
 800434c:	20000b0e 	.word	0x20000b0e
 8004350:	00003201 	.word	0x00003201
 8004354:	00003202 	.word	0x00003202
 8004358:	20000b10 	.word	0x20000b10
 800435c:	00003203 	.word	0x00003203
 8004360:	00003204 	.word	0x00003204
 8004364:	20000b12 	.word	0x20000b12
 8004368:	00003205 	.word	0x00003205
 800436c:	00003206 	.word	0x00003206
 8004370:	20000b14 	.word	0x20000b14
 8004374:	00003207 	.word	0x00003207
 8004378:	00003208 	.word	0x00003208
 800437c:	20000b16 	.word	0x20000b16
 8004380:	00003209 	.word	0x00003209
 8004384:	0000320a 	.word	0x0000320a
 8004388:	20000b18 	.word	0x20000b18
 800438c:	0000320b 	.word	0x0000320b
 8004390:	0000320c 	.word	0x0000320c
 8004394:	20000b1a 	.word	0x20000b1a
 8004398:	20000b94 	.word	0x20000b94
 800439c:	20000bc0 	.word	0x20000bc0
						}
						else{
							flags_accMenu |=0x01;
 80043a0:	4b40      	ldr	r3, [pc, #256]	@ (80044a4 <ModbusMap+0xed4>)
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	2201      	movs	r2, #1
 80043a6:	4313      	orrs	r3, r2
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4b3e      	ldr	r3, [pc, #248]	@ (80044a4 <ModbusMap+0xed4>)
 80043ac:	701a      	strb	r2, [r3, #0]
							//botonst = botonst | 0x20;
							//	bset		botonst,#b3_f2
						}
					}
					if (_u16WriteVal == 0){
 80043ae:	4b3e      	ldr	r3, [pc, #248]	@ (80044a8 <ModbusMap+0xed8>)
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d104      	bne.n	80043c0 <ModbusMap+0xdf0>
						if(GPIOR0[1]){
 80043b6:	4b3d      	ldr	r3, [pc, #244]	@ (80044ac <ModbusMap+0xedc>)
 80043b8:	785b      	ldrb	r3, [r3, #1]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d100      	bne.n	80043c0 <ModbusMap+0xdf0>
						}
						else{
							asm ("nop");
 80043be:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 80043c0:	4b3b      	ldr	r3, [pc, #236]	@ (80044b0 <ModbusMap+0xee0>)
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f000 f957 	bl	8004678 <ModbusSlaveTransaction>
				}
				// Comando Manuel  07-MAR-2022: Activacion/Desactivacion Lampara
				if(_u16WriteAddress >= AndyWRegisters_0x32_AddressBegin && _u16WriteAddress <= AndyWRegisters_0x32_AddressEnd){    // Contador de prueba
 80043ca:	4b3a      	ldr	r3, [pc, #232]	@ (80044b4 <ModbusMap+0xee4>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	2b31      	cmp	r3, #49	@ 0x31
 80043d0:	d800      	bhi.n	80043d4 <ModbusMap+0xe04>
 80043d2:	e061      	b.n	8004498 <ModbusMap+0xec8>
 80043d4:	4b37      	ldr	r3, [pc, #220]	@ (80044b4 <ModbusMap+0xee4>)
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	2b32      	cmp	r3, #50	@ 0x32
 80043da:	d900      	bls.n	80043de <ModbusMap+0xe0e>
 80043dc:	e05c      	b.n	8004498 <ModbusMap+0xec8>

					if (_u16WriteVal == 1){
 80043de:	4b32      	ldr	r3, [pc, #200]	@ (80044a8 <ModbusMap+0xed8>)
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d108      	bne.n	80043f8 <ModbusMap+0xe28>
						if(GPIOR0[2]){
 80043e6:	4b31      	ldr	r3, [pc, #196]	@ (80044ac <ModbusMap+0xedc>)
 80043e8:	789b      	ldrb	r3, [r3, #2]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <ModbusMap+0xe22>
							asm ("nop");
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	e002      	b.n	80043f8 <ModbusMap+0xe28>
						}
						else{
							flagsb[0] = 1;
 80043f2:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <ModbusMap+0xee8>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
							//	bset		botonst,#b3_f2
						}
					}
					if (_u16WriteVal == 0){
 80043f8:	4b2b      	ldr	r3, [pc, #172]	@ (80044a8 <ModbusMap+0xed8>)
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d109      	bne.n	8004414 <ModbusMap+0xe44>
						if(GPIOR0[2]){
 8004400:	4b2a      	ldr	r3, [pc, #168]	@ (80044ac <ModbusMap+0xedc>)
 8004402:	789b      	ldrb	r3, [r3, #2]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d004      	beq.n	8004412 <ModbusMap+0xe42>
							asm ("nop");
 8004408:	46c0      	nop			@ (mov r8, r8)
							flagsb[0] = 0;// bres   flagsb,#0
 800440a:	4b2b      	ldr	r3, [pc, #172]	@ (80044b8 <ModbusMap+0xee8>)
 800440c:	2200      	movs	r2, #0
 800440e:	701a      	strb	r2, [r3, #0]
 8004410:	e000      	b.n	8004414 <ModbusMap+0xe44>

						}
						else{
							asm ("nop");
 8004412:	46c0      	nop			@ (mov r8, r8)
						}
					}

					ModbusSlaveTransaction (u8MBFunctionSlave);		// Esto solo Gestiona La respuesta
 8004414:	4b26      	ldr	r3, [pc, #152]	@ (80044b0 <ModbusMap+0xee0>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	0018      	movs	r0, r3
 800441a:	f000 f92d 	bl	8004678 <ModbusSlaveTransaction>
				}
			break;
 800441e:	e03b      	b.n	8004498 <ModbusMap+0xec8>
		  }

		  default:{                  // No entendio ninguna funcion
				ModbusSlaveExceptionTransaction(ILLEGAL_FUNCTION);      // manda el codigo de excepcion 1			ModbusSlaveExceptionTransaction(0x01);      // manda el codigo de excepcion 1
 8004420:	2001      	movs	r0, #1
 8004422:	f000 fa53 	bl	80048cc <ModbusSlaveExceptionTransaction>
			}
		}

	}
}
 8004426:	e038      	b.n	800449a <ModbusMap+0xeca>
				  break;
 8004428:	46c0      	nop			@ (mov r8, r8)
 800442a:	e036      	b.n	800449a <ModbusMap+0xeca>
					break;
 800442c:	46c0      	nop			@ (mov r8, r8)
 800442e:	e034      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004430:	46c0      	nop			@ (mov r8, r8)
 8004432:	e032      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	e030      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004438:	46c0      	nop			@ (mov r8, r8)
 800443a:	e02e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800443c:	46c0      	nop			@ (mov r8, r8)
 800443e:	e02c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004440:	46c0      	nop			@ (mov r8, r8)
 8004442:	e02a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004444:	46c0      	nop			@ (mov r8, r8)
 8004446:	e028      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004448:	46c0      	nop			@ (mov r8, r8)
 800444a:	e026      	b.n	800449a <ModbusMap+0xeca>
					break;
 800444c:	46c0      	nop			@ (mov r8, r8)
 800444e:	e024      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004450:	46c0      	nop			@ (mov r8, r8)
 8004452:	e022      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004454:	46c0      	nop			@ (mov r8, r8)
 8004456:	e020      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004458:	46c0      	nop			@ (mov r8, r8)
 800445a:	e01e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800445c:	46c0      	nop			@ (mov r8, r8)
 800445e:	e01c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004460:	46c0      	nop			@ (mov r8, r8)
 8004462:	e01a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004464:	46c0      	nop			@ (mov r8, r8)
 8004466:	e018      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004468:	46c0      	nop			@ (mov r8, r8)
 800446a:	e016      	b.n	800449a <ModbusMap+0xeca>
					break;
 800446c:	46c0      	nop			@ (mov r8, r8)
 800446e:	e014      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	e012      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	e010      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004478:	46c0      	nop			@ (mov r8, r8)
 800447a:	e00e      	b.n	800449a <ModbusMap+0xeca>
					break;
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	e00c      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004480:	46c0      	nop			@ (mov r8, r8)
 8004482:	e00a      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004484:	46c0      	nop			@ (mov r8, r8)
 8004486:	e008      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004488:	46c0      	nop			@ (mov r8, r8)
 800448a:	e006      	b.n	800449a <ModbusMap+0xeca>
					break;
 800448c:	46c0      	nop			@ (mov r8, r8)
 800448e:	e004      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004490:	46c0      	nop			@ (mov r8, r8)
 8004492:	e002      	b.n	800449a <ModbusMap+0xeca>
					break;
 8004494:	46c0      	nop			@ (mov r8, r8)
 8004496:	e000      	b.n	800449a <ModbusMap+0xeca>
			break;
 8004498:	46c0      	nop			@ (mov r8, r8)
}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	46bd      	mov	sp, r7
 800449e:	b003      	add	sp, #12
 80044a0:	bd90      	pop	{r4, r7, pc}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	20000c6c 	.word	0x20000c6c
 80044a8:	2000038c 	.word	0x2000038c
 80044ac:	20000bc0 	.word	0x20000bc0
 80044b0:	200003d0 	.word	0x200003d0
 80044b4:	2000038a 	.word	0x2000038a
 80044b8:	20000c04 	.word	0x20000c04

080044bc <serialEvent_RS485>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------
//Source_T: SerializeDMA.c
//------------------------------------------------------------------------------------------------------------------
uint8_t serialEvent_RS485 (void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
	//------------------------------------------------------------------------------------------------
		uint8_t u8ModbusADUSize =0;
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	2200      	movs	r2, #0
 80044c6:	701a      	strb	r2, [r3, #0]

		uint16_t sizeBufferRx = sizeof(RxBuffer_RS485);
 80044c8:	1d3b      	adds	r3, r7, #4
 80044ca:	221e      	movs	r2, #30
 80044cc:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA ( &huart4, RxBuffer_RS485, sizeBufferRx );
 80044ce:	1d3b      	adds	r3, r7, #4
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	4929      	ldr	r1, [pc, #164]	@ (8004578 <serialEvent_RS485+0xbc>)
 80044d4:	4b29      	ldr	r3, [pc, #164]	@ (800457c <serialEvent_RS485+0xc0>)
 80044d6:	0018      	movs	r0, r3
 80044d8:	f015 f840 	bl	801955c <HAL_UART_Receive_DMA>

		uint16_t contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart4_rx );
 80044dc:	4b28      	ldr	r3, [pc, #160]	@ (8004580 <serialEvent_RS485+0xc4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	1cbb      	adds	r3, r7, #2
 80044e4:	801a      	strh	r2, [r3, #0]
		if( contadorRx < sizeBufferRx ){						// si cambio esta relacion, es porque ya llego algo al buffer
 80044e6:	1cba      	adds	r2, r7, #2
 80044e8:	1d3b      	adds	r3, r7, #4
 80044ea:	8812      	ldrh	r2, [r2, #0]
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d23c      	bcs.n	800456c <serialEvent_RS485+0xb0>

			//timeoutRx ++;
			//if( timeoutRx >= 17 )
			// 18-oct-2021  if( USART1->SR & USART_SR_IDLE )
			if( USART4->ISR & USART_ISR_IDLE ){
 80044f2:	4b24      	ldr	r3, [pc, #144]	@ (8004584 <serialEvent_RS485+0xc8>)
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	2210      	movs	r2, #16
 80044f8:	4013      	ands	r3, r2
 80044fa:	d037      	beq.n	800456c <serialEvent_RS485+0xb0>
			// if(__HAL_UART_GET_FLAG(&handleUART1,UART_FLAG_IDLE))
				asm ("nop");
 80044fc:	46c0      	nop			@ (mov r8, r8)

				// HAL_UART_DMAStop(&huart4);
				HAL_UART_AbortReceive(&huart4);
 80044fe:	4b1f      	ldr	r3, [pc, #124]	@ (800457c <serialEvent_RS485+0xc0>)
 8004500:	0018      	movs	r0, r3
 8004502:	f015 f897 	bl	8019634 <HAL_UART_AbortReceive>


				if( (USART4->ISR & USART_ISR_IDLE)  )
 8004506:	4b1f      	ldr	r3, [pc, #124]	@ (8004584 <serialEvent_RS485+0xc8>)
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	2210      	movs	r2, #16
 800450c:	4013      	ands	r3, r2
 800450e:	d003      	beq.n	8004518 <serialEvent_RS485+0x5c>
					__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8004510:	4b1a      	ldr	r3, [pc, #104]	@ (800457c <serialEvent_RS485+0xc0>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2210      	movs	r2, #16
 8004516:	621a      	str	r2, [r3, #32]

				uint8_t i;
				for (i=0;i<(sizeof(RxBuffer_RS485)-contadorRx);i++)
 8004518:	1dbb      	adds	r3, r7, #6
 800451a:	2200      	movs	r2, #0
 800451c:	701a      	strb	r2, [r3, #0]
 800451e:	e00c      	b.n	800453a <serialEvent_RS485+0x7e>
					{
						SerialAnsModBus[i]=RxBuffer_RS485[i];
 8004520:	1dbb      	adds	r3, r7, #6
 8004522:	781a      	ldrb	r2, [r3, #0]
 8004524:	1dbb      	adds	r3, r7, #6
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	4913      	ldr	r1, [pc, #76]	@ (8004578 <serialEvent_RS485+0xbc>)
 800452a:	5c89      	ldrb	r1, [r1, r2]
 800452c:	4a16      	ldr	r2, [pc, #88]	@ (8004588 <serialEvent_RS485+0xcc>)
 800452e:	54d1      	strb	r1, [r2, r3]
				for (i=0;i<(sizeof(RxBuffer_RS485)-contadorRx);i++)
 8004530:	1dbb      	adds	r3, r7, #6
 8004532:	781a      	ldrb	r2, [r3, #0]
 8004534:	1dbb      	adds	r3, r7, #6
 8004536:	3201      	adds	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
 800453a:	1dbb      	adds	r3, r7, #6
 800453c:	781a      	ldrb	r2, [r3, #0]
 800453e:	1cbb      	adds	r3, r7, #2
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	211e      	movs	r1, #30
 8004544:	1acb      	subs	r3, r1, r3
 8004546:	429a      	cmp	r2, r3
 8004548:	d3ea      	bcc.n	8004520 <serialEvent_RS485+0x64>
					}
				SerialAnsModBus[i]= 0;					// Add Null byte
 800454a:	1dbb      	adds	r3, r7, #6
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	4a0e      	ldr	r2, [pc, #56]	@ (8004588 <serialEvent_RS485+0xcc>)
 8004550:	2100      	movs	r1, #0
 8004552:	54d1      	strb	r1, [r2, r3]
				u8ModbusADUSize = sizeBufferRx - contadorRx;
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	881b      	ldrh	r3, [r3, #0]
 8004558:	b2d9      	uxtb	r1, r3
 800455a:	1cbb      	adds	r3, r7, #2
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	b2da      	uxtb	r2, r3
 8004560:	1dfb      	adds	r3, r7, #7
 8004562:	1a8a      	subs	r2, r1, r2
 8004564:	701a      	strb	r2, [r3, #0]
				receivecomplete_RS485 = 1;
 8004566:	4b09      	ldr	r3, [pc, #36]	@ (800458c <serialEvent_RS485+0xd0>)
 8004568:	2201      	movs	r2, #1
 800456a:	701a      	strb	r2, [r3, #0]
			}

		}
		return  u8ModbusADUSize;
 800456c:	1dfb      	adds	r3, r7, #7
 800456e:	781b      	ldrb	r3, [r3, #0]
}
 8004570:	0018      	movs	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	b002      	add	sp, #8
 8004576:	bd80      	pop	{r7, pc}
 8004578:	20000ac8 	.word	0x20000ac8
 800457c:	200006c0 	.word	0x200006c0
 8004580:	20000814 	.word	0x20000814
 8004584:	40004c00 	.word	0x40004c00
 8004588:	20000ae8 	.word	0x20000ae8
 800458c:	20000384 	.word	0x20000384

08004590 <SerializeDMAArray_RS485>:
//--------------------------------------- Serializacion de Strings -------------------------------------------------------
/*
 * //Source_T: SerializeDMA.c
*/
void   SerializeDMAArray_RS485 (uint8_t *tosend,uint8_t cantidadBytes)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	000a      	movs	r2, r1
 800459a:	1cfb      	adds	r3, r7, #3
 800459c:	701a      	strb	r2, [r3, #0]
		asm ("nop");
 800459e:	46c0      	nop			@ (mov r8, r8)
	    memcpy(TxBuffer_RS485, tosend, cantidadBytes);
 80045a0:	1cfb      	adds	r3, r7, #3
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	4b08      	ldr	r3, [pc, #32]	@ (80045c8 <SerializeDMAArray_RS485+0x38>)
 80045a8:	0018      	movs	r0, r3
 80045aa:	f016 fd65 	bl	801b078 <memcpy>
		HAL_UART_Transmit_DMA(&huart4, TxBuffer_RS485, (uint16_t)cantidadBytes );
 80045ae:	1cfb      	adds	r3, r7, #3
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	4904      	ldr	r1, [pc, #16]	@ (80045c8 <SerializeDMAArray_RS485+0x38>)
 80045b6:	4b05      	ldr	r3, [pc, #20]	@ (80045cc <SerializeDMAArray_RS485+0x3c>)
 80045b8:	0018      	movs	r0, r3
 80045ba:	f014 ff3d 	bl	8019438 <HAL_UART_Transmit_DMA>

}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	b002      	add	sp, #8
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	46c0      	nop			@ (mov r8, r8)
 80045c8:	20000aa8 	.word	0x20000aa8
 80045cc:	200006c0 	.word	0x200006c0

080045d0 <crc16_update>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------
// ModbusRTU.c
//------------------------------------------------------------------------------------------------------------------
static uint16_t crc16_update(uint16_t crc, uint8_t a)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	0002      	movs	r2, r0
 80045d8:	1dbb      	adds	r3, r7, #6
 80045da:	801a      	strh	r2, [r3, #0]
 80045dc:	1d7b      	adds	r3, r7, #5
 80045de:	1c0a      	adds	r2, r1, #0
 80045e0:	701a      	strb	r2, [r3, #0]
int i;

crc ^= a;
 80045e2:	1d7b      	adds	r3, r7, #5
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	b299      	uxth	r1, r3
 80045e8:	1dbb      	adds	r3, r7, #6
 80045ea:	1dba      	adds	r2, r7, #6
 80045ec:	8812      	ldrh	r2, [r2, #0]
 80045ee:	404a      	eors	r2, r1
 80045f0:	801a      	strh	r2, [r3, #0]
for (i = 0; i < 8; ++i)
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	e015      	b.n	8004624 <crc16_update+0x54>
{
if (crc & 1)
 80045f8:	1dbb      	adds	r3, r7, #6
 80045fa:	881b      	ldrh	r3, [r3, #0]
 80045fc:	2201      	movs	r2, #1
 80045fe:	4013      	ands	r3, r2
 8004600:	d008      	beq.n	8004614 <crc16_update+0x44>
  crc = (crc >> 1) ^ 0xA001;
 8004602:	1dbb      	adds	r3, r7, #6
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	085b      	lsrs	r3, r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	1dbb      	adds	r3, r7, #6
 800460c:	490a      	ldr	r1, [pc, #40]	@ (8004638 <crc16_update+0x68>)
 800460e:	404a      	eors	r2, r1
 8004610:	801a      	strh	r2, [r3, #0]
 8004612:	e004      	b.n	800461e <crc16_update+0x4e>
else
  crc = (crc >> 1);
 8004614:	1dbb      	adds	r3, r7, #6
 8004616:	1dba      	adds	r2, r7, #6
 8004618:	8812      	ldrh	r2, [r2, #0]
 800461a:	0852      	lsrs	r2, r2, #1
 800461c:	801a      	strh	r2, [r3, #0]
for (i = 0; i < 8; ++i)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	3301      	adds	r3, #1
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b07      	cmp	r3, #7
 8004628:	dde6      	ble.n	80045f8 <crc16_update+0x28>
}

return crc;
 800462a:	1dbb      	adds	r3, r7, #6
 800462c:	881b      	ldrh	r3, [r3, #0]
}
 800462e:	0018      	movs	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	b004      	add	sp, #16
 8004634:	bd80      	pop	{r7, pc}
 8004636:	46c0      	nop			@ (mov r8, r8)
 8004638:	ffffa001 	.word	0xffffa001

0800463c <ModbusSlave_setTransmitBuffer>:
@param u16Value value to place in position u8Index of transmit buffer (0x0000..0xFFFF)
@return 0 on success; exception number on failure
@ingroup buffer
*/
uint8_t ModbusSlave_setTransmitBuffer(uint8_t u8Index, uint16_t u16Value)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	0002      	movs	r2, r0
 8004644:	1dfb      	adds	r3, r7, #7
 8004646:	701a      	strb	r2, [r3, #0]
 8004648:	1d3b      	adds	r3, r7, #4
 800464a:	1c0a      	adds	r2, r1, #0
 800464c:	801a      	strh	r2, [r3, #0]
  if (u8Index < ku8MaxBufferSize)
 800464e:	1dfb      	adds	r3, r7, #7
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	2b1f      	cmp	r3, #31
 8004654:	d808      	bhi.n	8004668 <ModbusSlave_setTransmitBuffer+0x2c>
  {
    _u16TransmitBuffer[u8Index] = u16Value;
 8004656:	1dfb      	adds	r3, r7, #7
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	4b06      	ldr	r3, [pc, #24]	@ (8004674 <ModbusSlave_setTransmitBuffer+0x38>)
 800465c:	0052      	lsls	r2, r2, #1
 800465e:	1d39      	adds	r1, r7, #4
 8004660:	8809      	ldrh	r1, [r1, #0]
 8004662:	52d1      	strh	r1, [r2, r3]
    return ku8MBSuccess;
 8004664:	2300      	movs	r3, #0
 8004666:	e000      	b.n	800466a <ModbusSlave_setTransmitBuffer+0x2e>
  }
  else
  {
    return ku8MBIllegalDataAddress;
 8004668:	2302      	movs	r3, #2
  }
}
 800466a:	0018      	movs	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	b002      	add	sp, #8
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	20000390 	.word	0x20000390

08004678 <ModbusSlaveTransaction>:

@param u8MBFunction Modbus function (0x01..0xFF)
@return 0 on success; exception number on failure
*/
void		ModbusSlaveTransaction (uint8_t u8MBFunction)
{
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800467a:	b0c5      	sub	sp, #276	@ 0x114
 800467c:	af00      	add	r7, sp, #0
 800467e:	0002      	movs	r2, r0
 8004680:	4b89      	ldr	r3, [pc, #548]	@ (80048a8 <ModbusSlaveTransaction+0x230>)
 8004682:	2588      	movs	r5, #136	@ 0x88
 8004684:	006d      	lsls	r5, r5, #1
 8004686:	195b      	adds	r3, r3, r5
 8004688:	19db      	adds	r3, r3, r7
 800468a:	701a      	strb	r2, [r3, #0]

  uint8_t u8ModbusADU[256];
  uint8_t u8ModbusADUSize = 0;
 800468c:	2410      	movs	r4, #16
 800468e:	34ff      	adds	r4, #255	@ 0xff
 8004690:	193b      	adds	r3, r7, r4
 8004692:	2200      	movs	r2, #0
 8004694:	701a      	strb	r2, [r3, #0]
	uint8_t i;
  uint16_t u16CRC;

	//Hablita la trasnmision 17-Dic-2021
    HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_SET);      //28-May-2024:  Habilita trasnmision por modbus
 8004696:	4b85      	ldr	r3, [pc, #532]	@ (80048ac <ModbusSlaveTransaction+0x234>)
 8004698:	2201      	movs	r2, #1
 800469a:	2104      	movs	r1, #4
 800469c:	0018      	movs	r0, r3
 800469e:	f00f f85c 	bl	801375a <HAL_GPIO_WritePin>


  // assemble Modbus Request Application Data Unit
  u8ModbusADU[u8ModbusADUSize++] = _u8MBSlave;						//Manuel 1-dic-2021, para todas las respuestas inician asi
 80046a2:	0020      	movs	r0, r4
 80046a4:	183b      	adds	r3, r7, r0
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	183a      	adds	r2, r7, r0
 80046aa:	1c59      	adds	r1, r3, #1
 80046ac:	7011      	strb	r1, [r2, #0]
 80046ae:	001a      	movs	r2, r3
 80046b0:	4b7f      	ldr	r3, [pc, #508]	@ (80048b0 <ModbusSlaveTransaction+0x238>)
 80046b2:	7819      	ldrb	r1, [r3, #0]
 80046b4:	4b7f      	ldr	r3, [pc, #508]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80046b6:	195b      	adds	r3, r3, r5
 80046b8:	19db      	adds	r3, r3, r7
 80046ba:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = u8MBFunctionSlave;			//Manuel 1-dic-2021, para todas las respuestas inician asi
 80046bc:	183b      	adds	r3, r7, r0
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	183a      	adds	r2, r7, r0
 80046c2:	1c59      	adds	r1, r3, #1
 80046c4:	7011      	strb	r1, [r2, #0]
 80046c6:	001a      	movs	r2, r3
 80046c8:	4b7b      	ldr	r3, [pc, #492]	@ (80048b8 <ModbusSlaveTransaction+0x240>)
 80046ca:	7819      	ldrb	r1, [r3, #0]
 80046cc:	4b79      	ldr	r3, [pc, #484]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80046ce:	195b      	adds	r3, r3, r5
 80046d0:	19db      	adds	r3, r3, r7
 80046d2:	5499      	strb	r1, [r3, r2]

	switch(u8MBFunction)
 80046d4:	4b74      	ldr	r3, [pc, #464]	@ (80048a8 <ModbusSlaveTransaction+0x230>)
 80046d6:	195b      	adds	r3, r3, r5
 80046d8:	19db      	adds	r3, r3, r7
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b04      	cmp	r3, #4
 80046de:	dc02      	bgt.n	80046e6 <ModbusSlaveTransaction+0x6e>
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	da03      	bge.n	80046ec <ModbusSlaveTransaction+0x74>
 80046e4:	e079      	b.n	80047da <ModbusSlaveTransaction+0x162>
 80046e6:	2b06      	cmp	r3, #6
 80046e8:	d051      	beq.n	800478e <ModbusSlaveTransaction+0x116>
 80046ea:	e076      	b.n	80047da <ModbusSlaveTransaction+0x162>
  {

    case ku8MBReadInputRegisters: //Manuel 20-MAR-200:	break;
    case ku8MBReadHoldingRegisters:					//Manuel 1-dic-2021, Modbus function 0x03 Read Holding Registers
      u8ModbusADU[u8ModbusADUSize++] = lowByte(_u16ReadQty << 1);
 80046ec:	4b73      	ldr	r3, [pc, #460]	@ (80048bc <ModbusSlaveTransaction+0x244>)
 80046ee:	881b      	ldrh	r3, [r3, #0]
 80046f0:	b2d9      	uxtb	r1, r3
 80046f2:	2210      	movs	r2, #16
 80046f4:	32ff      	adds	r2, #255	@ 0xff
 80046f6:	18bb      	adds	r3, r7, r2
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	18ba      	adds	r2, r7, r2
 80046fc:	1c58      	adds	r0, r3, #1
 80046fe:	7010      	strb	r0, [r2, #0]
 8004700:	001a      	movs	r2, r3
 8004702:	1c0b      	adds	r3, r1, #0
 8004704:	18db      	adds	r3, r3, r3
 8004706:	b2d9      	uxtb	r1, r3
 8004708:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 800470a:	2088      	movs	r0, #136	@ 0x88
 800470c:	0040      	lsls	r0, r0, #1
 800470e:	181b      	adds	r3, r3, r0
 8004710:	19db      	adds	r3, r3, r7
 8004712:	5499      	strb	r1, [r3, r2]

      for (i = 0; i < lowByte(_u16ReadQty); i++)
 8004714:	2387      	movs	r3, #135	@ 0x87
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	2200      	movs	r2, #0
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e02c      	b.n	800477a <ModbusSlaveTransaction+0x102>
      {
        u8ModbusADU[u8ModbusADUSize++] = highByte(_u16TransmitBuffer[i]);
 8004720:	2487      	movs	r4, #135	@ 0x87
 8004722:	0064      	lsls	r4, r4, #1
 8004724:	193b      	adds	r3, r7, r4
 8004726:	781a      	ldrb	r2, [r3, #0]
 8004728:	4b65      	ldr	r3, [pc, #404]	@ (80048c0 <ModbusSlaveTransaction+0x248>)
 800472a:	0052      	lsls	r2, r2, #1
 800472c:	5ad3      	ldrh	r3, [r2, r3]
 800472e:	0a1b      	lsrs	r3, r3, #8
 8004730:	b299      	uxth	r1, r3
 8004732:	2510      	movs	r5, #16
 8004734:	35ff      	adds	r5, #255	@ 0xff
 8004736:	197b      	adds	r3, r7, r5
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	197a      	adds	r2, r7, r5
 800473c:	1c58      	adds	r0, r3, #1
 800473e:	7010      	strb	r0, [r2, #0]
 8004740:	001a      	movs	r2, r3
 8004742:	b2c9      	uxtb	r1, r1
 8004744:	4b5b      	ldr	r3, [pc, #364]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004746:	2688      	movs	r6, #136	@ 0x88
 8004748:	0076      	lsls	r6, r6, #1
 800474a:	199b      	adds	r3, r3, r6
 800474c:	19db      	adds	r3, r3, r7
 800474e:	5499      	strb	r1, [r3, r2]
        u8ModbusADU[u8ModbusADUSize++] = lowByte(_u16TransmitBuffer[i]);
 8004750:	193b      	adds	r3, r7, r4
 8004752:	781a      	ldrb	r2, [r3, #0]
 8004754:	4b5a      	ldr	r3, [pc, #360]	@ (80048c0 <ModbusSlaveTransaction+0x248>)
 8004756:	0052      	lsls	r2, r2, #1
 8004758:	5ad1      	ldrh	r1, [r2, r3]
 800475a:	197b      	adds	r3, r7, r5
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	197a      	adds	r2, r7, r5
 8004760:	1c58      	adds	r0, r3, #1
 8004762:	7010      	strb	r0, [r2, #0]
 8004764:	001a      	movs	r2, r3
 8004766:	b2c9      	uxtb	r1, r1
 8004768:	4b52      	ldr	r3, [pc, #328]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 800476a:	199b      	adds	r3, r3, r6
 800476c:	19db      	adds	r3, r3, r7
 800476e:	5499      	strb	r1, [r3, r2]
      for (i = 0; i < lowByte(_u16ReadQty); i++)
 8004770:	193b      	adds	r3, r7, r4
 8004772:	781a      	ldrb	r2, [r3, #0]
 8004774:	193b      	adds	r3, r7, r4
 8004776:	3201      	adds	r2, #1
 8004778:	701a      	strb	r2, [r3, #0]
 800477a:	4b50      	ldr	r3, [pc, #320]	@ (80048bc <ModbusSlaveTransaction+0x244>)
 800477c:	881b      	ldrh	r3, [r3, #0]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2287      	movs	r2, #135	@ 0x87
 8004782:	0052      	lsls	r2, r2, #1
 8004784:	18ba      	adds	r2, r7, r2
 8004786:	7812      	ldrb	r2, [r2, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d3c9      	bcc.n	8004720 <ModbusSlaveTransaction+0xa8>
      }
		break;
 800478c:	e025      	b.n	80047da <ModbusSlaveTransaction+0x162>
		case ku8MBWriteSingleRegister:													//Manuel 10-Ene-2022 : Escritura de registro Simple
		  for (i = 2; i <= 5; i++){
 800478e:	2387      	movs	r3, #135	@ 0x87
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	2202      	movs	r2, #2
 8004796:	701a      	strb	r2, [r3, #0]
 8004798:	e018      	b.n	80047cc <ModbusSlaveTransaction+0x154>
				u8ModbusADU[u8ModbusADUSize++] = SerialAnsModBus[i];					//Manuel 10-Ene-2022 : para todas las respuestas inician asi
 800479a:	2487      	movs	r4, #135	@ 0x87
 800479c:	0064      	lsls	r4, r4, #1
 800479e:	193b      	adds	r3, r7, r4
 80047a0:	781a      	ldrb	r2, [r3, #0]
 80047a2:	2110      	movs	r1, #16
 80047a4:	31ff      	adds	r1, #255	@ 0xff
 80047a6:	187b      	adds	r3, r7, r1
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	1879      	adds	r1, r7, r1
 80047ac:	1c58      	adds	r0, r3, #1
 80047ae:	7008      	strb	r0, [r1, #0]
 80047b0:	0019      	movs	r1, r3
 80047b2:	4b44      	ldr	r3, [pc, #272]	@ (80048c4 <ModbusSlaveTransaction+0x24c>)
 80047b4:	5c9a      	ldrb	r2, [r3, r2]
 80047b6:	4b3f      	ldr	r3, [pc, #252]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80047b8:	2088      	movs	r0, #136	@ 0x88
 80047ba:	0040      	lsls	r0, r0, #1
 80047bc:	181b      	adds	r3, r3, r0
 80047be:	19db      	adds	r3, r3, r7
 80047c0:	545a      	strb	r2, [r3, r1]
		  for (i = 2; i <= 5; i++){
 80047c2:	193b      	adds	r3, r7, r4
 80047c4:	781a      	ldrb	r2, [r3, #0]
 80047c6:	193b      	adds	r3, r7, r4
 80047c8:	3201      	adds	r2, #1
 80047ca:	701a      	strb	r2, [r3, #0]
 80047cc:	2387      	movs	r3, #135	@ 0x87
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d9e0      	bls.n	800479a <ModbusSlaveTransaction+0x122>
			}
		break;
 80047d8:	46c0      	nop			@ (mov r8, r8)
  }


  // append CRC
  u16CRC = 0xFFFF;
 80047da:	2386      	movs	r3, #134	@ 0x86
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	2201      	movs	r2, #1
 80047e2:	4252      	negs	r2, r2
 80047e4:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 80047e6:	2387      	movs	r3, #135	@ 0x87
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e019      	b.n	8004826 <ModbusSlaveTransaction+0x1ae>
  {
    u16CRC = crc16_update(u16CRC, u8ModbusADU[i]);
 80047f2:	2587      	movs	r5, #135	@ 0x87
 80047f4:	006d      	lsls	r5, r5, #1
 80047f6:	197b      	adds	r3, r7, r5
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	4a2e      	ldr	r2, [pc, #184]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 80047fc:	2188      	movs	r1, #136	@ 0x88
 80047fe:	0049      	lsls	r1, r1, #1
 8004800:	1852      	adds	r2, r2, r1
 8004802:	19d2      	adds	r2, r2, r7
 8004804:	5cd2      	ldrb	r2, [r2, r3]
 8004806:	2386      	movs	r3, #134	@ 0x86
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	18fc      	adds	r4, r7, r3
 800480c:	18fb      	adds	r3, r7, r3
 800480e:	881b      	ldrh	r3, [r3, #0]
 8004810:	0011      	movs	r1, r2
 8004812:	0018      	movs	r0, r3
 8004814:	f7ff fedc 	bl	80045d0 <crc16_update>
 8004818:	0003      	movs	r3, r0
 800481a:	8023      	strh	r3, [r4, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 800481c:	197b      	adds	r3, r7, r5
 800481e:	781a      	ldrb	r2, [r3, #0]
 8004820:	197b      	adds	r3, r7, r5
 8004822:	3201      	adds	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	2387      	movs	r3, #135	@ 0x87
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	18fa      	adds	r2, r7, r3
 800482c:	2010      	movs	r0, #16
 800482e:	30ff      	adds	r0, #255	@ 0xff
 8004830:	183b      	adds	r3, r7, r0
 8004832:	7812      	ldrb	r2, [r2, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	429a      	cmp	r2, r3
 8004838:	d3db      	bcc.n	80047f2 <ModbusSlaveTransaction+0x17a>
  }
  u8ModbusADU[u8ModbusADUSize++] = lowByte(u16CRC);
 800483a:	183b      	adds	r3, r7, r0
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	183a      	adds	r2, r7, r0
 8004840:	1c59      	adds	r1, r3, #1
 8004842:	7011      	strb	r1, [r2, #0]
 8004844:	001a      	movs	r2, r3
 8004846:	2486      	movs	r4, #134	@ 0x86
 8004848:	0064      	lsls	r4, r4, #1
 800484a:	193b      	adds	r3, r7, r4
 800484c:	881b      	ldrh	r3, [r3, #0]
 800484e:	b2d9      	uxtb	r1, r3
 8004850:	4b18      	ldr	r3, [pc, #96]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004852:	2588      	movs	r5, #136	@ 0x88
 8004854:	006d      	lsls	r5, r5, #1
 8004856:	195b      	adds	r3, r3, r5
 8004858:	19db      	adds	r3, r3, r7
 800485a:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = highByte(u16CRC);
 800485c:	193b      	adds	r3, r7, r4
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	0a1b      	lsrs	r3, r3, #8
 8004862:	b299      	uxth	r1, r3
 8004864:	183b      	adds	r3, r7, r0
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	0004      	movs	r4, r0
 800486a:	183a      	adds	r2, r7, r0
 800486c:	1c58      	adds	r0, r3, #1
 800486e:	7010      	strb	r0, [r2, #0]
 8004870:	001a      	movs	r2, r3
 8004872:	b2c9      	uxtb	r1, r1
 8004874:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004876:	195b      	adds	r3, r3, r5
 8004878:	19db      	adds	r3, r3, r7
 800487a:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize] = 0;       // Manuel, ver si borro este Quantity, me podria servir para el DMA
 800487c:	193b      	adds	r3, r7, r4
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	4a0c      	ldr	r2, [pc, #48]	@ (80048b4 <ModbusSlaveTransaction+0x23c>)
 8004882:	1952      	adds	r2, r2, r5
 8004884:	19d2      	adds	r2, r2, r7
 8004886:	2100      	movs	r1, #0
 8004888:	54d1      	strb	r1, [r2, r3]

  // Manuel 06-dic-2021 : Transmite la respuesta al MASTER
	SerializeDMAArray_RS485 (u8ModbusADU,u8ModbusADUSize);
 800488a:	193b      	adds	r3, r7, r4
 800488c:	781a      	ldrb	r2, [r3, #0]
 800488e:	230c      	movs	r3, #12
 8004890:	18fb      	adds	r3, r7, r3
 8004892:	0011      	movs	r1, r2
 8004894:	0018      	movs	r0, r3
 8004896:	f7ff fe7b 	bl	8004590 <SerializeDMAArray_RS485>

	// _ASM: Semaforo de comunicacin verde
	timeClearComst = 70;               //Refresca el contador de tiempo
 800489a:	4b0b      	ldr	r3, [pc, #44]	@ (80048c8 <ModbusSlaveTransaction+0x250>)
 800489c:	2246      	movs	r2, #70	@ 0x46
 800489e:	801a      	strh	r2, [r3, #0]


}
 80048a0:	46c0      	nop			@ (mov r8, r8)
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b045      	add	sp, #276	@ 0x114
 80048a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a8:	fffffef7 	.word	0xfffffef7
 80048ac:	50000800 	.word	0x50000800
 80048b0:	20000385 	.word	0x20000385
 80048b4:	fffffefc 	.word	0xfffffefc
 80048b8:	200003d0 	.word	0x200003d0
 80048bc:	20000388 	.word	0x20000388
 80048c0:	20000390 	.word	0x20000390
 80048c4:	20000ae8 	.word	0x20000ae8
 80048c8:	20002184 	.word	0x20002184

080048cc <ModbusSlaveExceptionTransaction>:
//------------------------------------------------------------------------------------------------------------------
// Respuestas de excepcion para Modbus
void		ModbusSlaveExceptionTransaction (uint8_t ExceptionCode)
{
 80048cc:	b5b0      	push	{r4, r5, r7, lr}
 80048ce:	b0c4      	sub	sp, #272	@ 0x110
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	0002      	movs	r2, r0
 80048d4:	4b51      	ldr	r3, [pc, #324]	@ (8004a1c <ModbusSlaveExceptionTransaction+0x150>)
 80048d6:	2588      	movs	r5, #136	@ 0x88
 80048d8:	006d      	lsls	r5, r5, #1
 80048da:	195b      	adds	r3, r3, r5
 80048dc:	19db      	adds	r3, r3, r7
 80048de:	701a      	strb	r2, [r3, #0]


  uint8_t u8ModbusADU[256];
  uint8_t u8ModbusADUSize = 0;
 80048e0:	240c      	movs	r4, #12
 80048e2:	34ff      	adds	r4, #255	@ 0xff
 80048e4:	193b      	adds	r3, r7, r4
 80048e6:	2200      	movs	r2, #0
 80048e8:	701a      	strb	r2, [r3, #0]
  uint8_t i;
  uint16_t u16CRC;

   asm ("nop");
 80048ea:	46c0      	nop			@ (mov r8, r8)

	// Semaforo de comunicacin amarillo
	timeClearComst1=20;		//		Carga tiempo con 20 segundos
 80048ec:	4b4c      	ldr	r3, [pc, #304]	@ (8004a20 <ModbusSlaveExceptionTransaction+0x154>)
 80048ee:	2214      	movs	r2, #20
 80048f0:	801a      	strh	r2, [r3, #0]


	//Hablita la trasnmision 17-Dic-2021
    HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_SET);      //28-May-2024:  Habilita trasnmision por modbus
 80048f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004a24 <ModbusSlaveExceptionTransaction+0x158>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	2104      	movs	r1, #4
 80048f8:	0018      	movs	r0, r3
 80048fa:	f00e ff2e 	bl	801375a <HAL_GPIO_WritePin>

	u8ModbusADU[u8ModbusADUSize++] = _u8MBSlave;						//Manuel 1-dic-2021, para todas las respuestas inician asi
 80048fe:	193b      	adds	r3, r7, r4
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	193a      	adds	r2, r7, r4
 8004904:	1c59      	adds	r1, r3, #1
 8004906:	7011      	strb	r1, [r2, #0]
 8004908:	001a      	movs	r2, r3
 800490a:	4b47      	ldr	r3, [pc, #284]	@ (8004a28 <ModbusSlaveExceptionTransaction+0x15c>)
 800490c:	7819      	ldrb	r1, [r3, #0]
 800490e:	4b47      	ldr	r3, [pc, #284]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004910:	195b      	adds	r3, r3, r5
 8004912:	19db      	adds	r3, r3, r7
 8004914:	5499      	strb	r1, [r3, r2]
	u8ModbusADU[u8ModbusADUSize++] = (u8MBFunctionSlave | 0x80);			//Manuel 1-dic-2021, para todas las respuestas inician asi
 8004916:	4b46      	ldr	r3, [pc, #280]	@ (8004a30 <ModbusSlaveExceptionTransaction+0x164>)
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	193b      	adds	r3, r7, r4
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	1939      	adds	r1, r7, r4
 8004920:	1c58      	adds	r0, r3, #1
 8004922:	7008      	strb	r0, [r1, #0]
 8004924:	0019      	movs	r1, r3
 8004926:	2380      	movs	r3, #128	@ 0x80
 8004928:	425b      	negs	r3, r3
 800492a:	4313      	orrs	r3, r2
 800492c:	b2da      	uxtb	r2, r3
 800492e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004930:	195b      	adds	r3, r3, r5
 8004932:	19db      	adds	r3, r3, r7
 8004934:	545a      	strb	r2, [r3, r1]
	u8ModbusADU[u8ModbusADUSize++] = ExceptionCode;			//Manuel 1-dic-2021, para todas las respuestas inician asi
 8004936:	193b      	adds	r3, r7, r4
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	193a      	adds	r2, r7, r4
 800493c:	1c59      	adds	r1, r3, #1
 800493e:	7011      	strb	r1, [r2, #0]
 8004940:	0019      	movs	r1, r3
 8004942:	4b3a      	ldr	r3, [pc, #232]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004944:	195b      	adds	r3, r3, r5
 8004946:	19db      	adds	r3, r3, r7
 8004948:	4a34      	ldr	r2, [pc, #208]	@ (8004a1c <ModbusSlaveExceptionTransaction+0x150>)
 800494a:	1952      	adds	r2, r2, r5
 800494c:	19d2      	adds	r2, r2, r7
 800494e:	7812      	ldrb	r2, [r2, #0]
 8004950:	545a      	strb	r2, [r3, r1]

  // append CRC
  u16CRC = 0xFFFF;
 8004952:	2386      	movs	r3, #134	@ 0x86
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	18fb      	adds	r3, r7, r3
 8004958:	2201      	movs	r2, #1
 800495a:	4252      	negs	r2, r2
 800495c:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 800495e:	2310      	movs	r3, #16
 8004960:	33ff      	adds	r3, #255	@ 0xff
 8004962:	18fb      	adds	r3, r7, r3
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]
 8004968:	e019      	b.n	800499e <ModbusSlaveExceptionTransaction+0xd2>
  {
    u16CRC = crc16_update(u16CRC, u8ModbusADU[i]);
 800496a:	2510      	movs	r5, #16
 800496c:	35ff      	adds	r5, #255	@ 0xff
 800496e:	197b      	adds	r3, r7, r5
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	4a2e      	ldr	r2, [pc, #184]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 8004974:	2188      	movs	r1, #136	@ 0x88
 8004976:	0049      	lsls	r1, r1, #1
 8004978:	1852      	adds	r2, r2, r1
 800497a:	19d2      	adds	r2, r2, r7
 800497c:	5cd2      	ldrb	r2, [r2, r3]
 800497e:	2386      	movs	r3, #134	@ 0x86
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	18fc      	adds	r4, r7, r3
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	881b      	ldrh	r3, [r3, #0]
 8004988:	0011      	movs	r1, r2
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff fe20 	bl	80045d0 <crc16_update>
 8004990:	0003      	movs	r3, r0
 8004992:	8023      	strh	r3, [r4, #0]
  for (i = 0; i < u8ModbusADUSize; i++)
 8004994:	197b      	adds	r3, r7, r5
 8004996:	781a      	ldrb	r2, [r3, #0]
 8004998:	197b      	adds	r3, r7, r5
 800499a:	3201      	adds	r2, #1
 800499c:	701a      	strb	r2, [r3, #0]
 800499e:	2310      	movs	r3, #16
 80049a0:	33ff      	adds	r3, #255	@ 0xff
 80049a2:	18fa      	adds	r2, r7, r3
 80049a4:	200c      	movs	r0, #12
 80049a6:	30ff      	adds	r0, #255	@ 0xff
 80049a8:	183b      	adds	r3, r7, r0
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3db      	bcc.n	800496a <ModbusSlaveExceptionTransaction+0x9e>
  }
  u8ModbusADU[u8ModbusADUSize++] = lowByte(u16CRC);
 80049b2:	183b      	adds	r3, r7, r0
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	183a      	adds	r2, r7, r0
 80049b8:	1c59      	adds	r1, r3, #1
 80049ba:	7011      	strb	r1, [r2, #0]
 80049bc:	001a      	movs	r2, r3
 80049be:	2486      	movs	r4, #134	@ 0x86
 80049c0:	0064      	lsls	r4, r4, #1
 80049c2:	193b      	adds	r3, r7, r4
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b2d9      	uxtb	r1, r3
 80049c8:	4b18      	ldr	r3, [pc, #96]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049ca:	2588      	movs	r5, #136	@ 0x88
 80049cc:	006d      	lsls	r5, r5, #1
 80049ce:	195b      	adds	r3, r3, r5
 80049d0:	19db      	adds	r3, r3, r7
 80049d2:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize++] = highByte(u16CRC);
 80049d4:	193b      	adds	r3, r7, r4
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	0a1b      	lsrs	r3, r3, #8
 80049da:	b299      	uxth	r1, r3
 80049dc:	183b      	adds	r3, r7, r0
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	0004      	movs	r4, r0
 80049e2:	183a      	adds	r2, r7, r0
 80049e4:	1c58      	adds	r0, r3, #1
 80049e6:	7010      	strb	r0, [r2, #0]
 80049e8:	001a      	movs	r2, r3
 80049ea:	b2c9      	uxtb	r1, r1
 80049ec:	4b0f      	ldr	r3, [pc, #60]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049ee:	195b      	adds	r3, r3, r5
 80049f0:	19db      	adds	r3, r3, r7
 80049f2:	5499      	strb	r1, [r3, r2]
  u8ModbusADU[u8ModbusADUSize] = 0;       // Manuel, ver si borro este Quantity, me podria servir para el DMA
 80049f4:	193b      	adds	r3, r7, r4
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a2c <ModbusSlaveExceptionTransaction+0x160>)
 80049fa:	1952      	adds	r2, r2, r5
 80049fc:	19d2      	adds	r2, r2, r7
 80049fe:	2100      	movs	r1, #0
 8004a00:	54d1      	strb	r1, [r2, r3]


	// Manuel 06-dic-2021 : Transmite la respuesta al MASTER
	SerializeDMAArray_RS485 (u8ModbusADU,u8ModbusADUSize);
 8004a02:	193b      	adds	r3, r7, r4
 8004a04:	781a      	ldrb	r2, [r3, #0]
 8004a06:	2308      	movs	r3, #8
 8004a08:	18fb      	adds	r3, r7, r3
 8004a0a:	0011      	movs	r1, r2
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f7ff fdbf 	bl	8004590 <SerializeDMAArray_RS485>

}
 8004a12:	46c0      	nop			@ (mov r8, r8)
 8004a14:	46bd      	mov	sp, r7
 8004a16:	b044      	add	sp, #272	@ 0x110
 8004a18:	bdb0      	pop	{r4, r5, r7, pc}
 8004a1a:	46c0      	nop			@ (mov r8, r8)
 8004a1c:	fffffef7 	.word	0xfffffef7
 8004a20:	20002186 	.word	0x20002186
 8004a24:	50000800 	.word	0x50000800
 8004a28:	20000385 	.word	0x20000385
 8004a2c:	fffffef8 	.word	0xfffffef8
 8004a30:	200003d0 	.word	0x200003d0

08004a34 <ModbusSlavePool>:
//------------------------------------------------------------------------------------------------------------------
//Completa--------------------------------   Comienza ModBus  Slave Pool  --------------------------------------------
//------------------------------------------------------------------------------------------------------------------
uint8_t 	ModbusSlavePool (void){
 8004a34:	b5b0      	push	{r4, r5, r7, lr}
 8004a36:	b0c2      	sub	sp, #264	@ 0x108
 8004a38:	af00      	add	r7, sp, #0


	uint8_t u8ModbusADU[256];
	uint8_t u8ModbusADUSize = 0;
 8004a3a:	1cfb      	adds	r3, r7, #3
 8004a3c:	33ff      	adds	r3, #255	@ 0xff
 8004a3e:	2200      	movs	r2, #0
 8004a40:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint16_t u16CRC;
	uint8_t u8MBStatus = 0xFF;
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	33ff      	adds	r3, #255	@ 0xff
 8004a46:	22ff      	movs	r2, #255	@ 0xff
 8004a48:	701a      	strb	r2, [r3, #0]

	// Leego algo por el Serial ???
	u8ModbusADUSize = serialEvent_RS485 ();
 8004a4a:	1cfc      	adds	r4, r7, #3
 8004a4c:	34ff      	adds	r4, #255	@ 0xff
 8004a4e:	f7ff fd35 	bl	80044bc <serialEvent_RS485>
 8004a52:	0003      	movs	r3, r0
 8004a54:	7023      	strb	r3, [r4, #0]
	asm ("nop");
 8004a56:	46c0      	nop			@ (mov r8, r8)
	asm ("nop");
 8004a58:	46c0      	nop			@ (mov r8, r8)

	if (receivecomplete_RS485){
 8004a5a:	4b5a      	ldr	r3, [pc, #360]	@ (8004bc4 <ModbusSlavePool+0x190>)
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d100      	bne.n	8004a64 <ModbusSlavePool+0x30>
 8004a62:	e0a8      	b.n	8004bb6 <ModbusSlavePool+0x182>
		receivecomplete_RS485 = 0;
 8004a64:	4b57      	ldr	r3, [pc, #348]	@ (8004bc4 <ModbusSlavePool+0x190>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	701a      	strb	r2, [r3, #0]
		u8MBStatus = ku8MBSuccess;
 8004a6a:	1d3b      	adds	r3, r7, #4
 8004a6c:	33ff      	adds	r3, #255	@ 0xff
 8004a6e:	2200      	movs	r2, #0
 8004a70:	701a      	strb	r2, [r3, #0]
    // verify response is for correct Modbus slave
    if (SerialAnsModBus[0] == _u8MBSlave){			// Manuel 1-dic-2021, Matchea con el Address
 8004a72:	4b55      	ldr	r3, [pc, #340]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a74:	781a      	ldrb	r2, [r3, #0]
 8004a76:	4b55      	ldr	r3, [pc, #340]	@ (8004bcc <ModbusSlavePool+0x198>)
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d000      	beq.n	8004a80 <ModbusSlavePool+0x4c>
 8004a7e:	e091      	b.n	8004ba4 <ModbusSlavePool+0x170>

			u8MBFunctionSlave = SerialAnsModBus[1];				//Manuel 30-Nov-2021
 8004a80:	4b51      	ldr	r3, [pc, #324]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a82:	785a      	ldrb	r2, [r3, #1]
 8004a84:	4b52      	ldr	r3, [pc, #328]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004a86:	701a      	strb	r2, [r3, #0]

			// verify response is for correct Modbus function code (mask exception bit 7)
      if ((SerialAnsModBus[1] & 0x7F) != u8MBFunctionSlave)
 8004a88:	4b4f      	ldr	r3, [pc, #316]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	001a      	movs	r2, r3
 8004a8e:	237f      	movs	r3, #127	@ 0x7f
 8004a90:	4013      	ands	r3, r2
 8004a92:	4a4f      	ldr	r2, [pc, #316]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004a94:	7812      	ldrb	r2, [r2, #0]
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <ModbusSlavePool+0x6e>
      {
        u8MBStatus = ku8MBInvalidFunction;
 8004a9a:	1d3b      	adds	r3, r7, #4
 8004a9c:	33ff      	adds	r3, #255	@ 0xff
 8004a9e:	22e1      	movs	r2, #225	@ 0xe1
 8004aa0:	701a      	strb	r2, [r3, #0]
        // Manuel: Rompia el While	break;
      }

			// calculate CRC
			u16CRC = 0xFFFF;
 8004aa2:	1d7b      	adds	r3, r7, #5
 8004aa4:	33ff      	adds	r3, #255	@ 0xff
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	4252      	negs	r2, r2
 8004aaa:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < (u8ModbusADUSize - 2); i++){
 8004aac:	2308      	movs	r3, #8
 8004aae:	33ff      	adds	r3, #255	@ 0xff
 8004ab0:	18fb      	adds	r3, r7, r3
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	e015      	b.n	8004ae4 <ModbusSlavePool+0xb0>
				u16CRC = crc16_update(u16CRC, SerialAnsModBus[i]);
 8004ab8:	2508      	movs	r5, #8
 8004aba:	35ff      	adds	r5, #255	@ 0xff
 8004abc:	197b      	adds	r3, r7, r5
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	4a41      	ldr	r2, [pc, #260]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004ac2:	5cd2      	ldrb	r2, [r2, r3]
 8004ac4:	1d7c      	adds	r4, r7, #5
 8004ac6:	34ff      	adds	r4, #255	@ 0xff
 8004ac8:	1d7b      	adds	r3, r7, #5
 8004aca:	33ff      	adds	r3, #255	@ 0xff
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	0011      	movs	r1, r2
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f7ff fd7d 	bl	80045d0 <crc16_update>
 8004ad6:	0003      	movs	r3, r0
 8004ad8:	8023      	strh	r3, [r4, #0]
			for (i = 0; i < (u8ModbusADUSize - 2); i++){
 8004ada:	197b      	adds	r3, r7, r5
 8004adc:	781a      	ldrb	r2, [r3, #0]
 8004ade:	197b      	adds	r3, r7, r5
 8004ae0:	3201      	adds	r2, #1
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	33ff      	adds	r3, #255	@ 0xff
 8004ae8:	18fb      	adds	r3, r7, r3
 8004aea:	781a      	ldrb	r2, [r3, #0]
 8004aec:	1cfb      	adds	r3, r7, #3
 8004aee:	33ff      	adds	r3, #255	@ 0xff
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	3b02      	subs	r3, #2
 8004af4:	429a      	cmp	r2, r3
 8004af6:	dbdf      	blt.n	8004ab8 <ModbusSlavePool+0x84>
			}

			// verify CRC
			if (!u8MBStatus && (lowByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 2] ||
 8004af8:	1d3b      	adds	r3, r7, #4
 8004afa:	33ff      	adds	r3, #255	@ 0xff
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d11d      	bne.n	8004b3e <ModbusSlavePool+0x10a>
 8004b02:	1d7b      	adds	r3, r7, #5
 8004b04:	33ff      	adds	r3, #255	@ 0xff
 8004b06:	881b      	ldrh	r3, [r3, #0]
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	1cfb      	adds	r3, r7, #3
 8004b0c:	33ff      	adds	r3, #255	@ 0xff
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	3b02      	subs	r3, #2
 8004b12:	492d      	ldr	r1, [pc, #180]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b14:	5ccb      	ldrb	r3, [r1, r3]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d10d      	bne.n	8004b36 <ModbusSlavePool+0x102>
      highByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 1]))
 8004b1a:	1d7b      	adds	r3, r7, #5
 8004b1c:	33ff      	adds	r3, #255	@ 0xff
 8004b1e:	881b      	ldrh	r3, [r3, #0]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	1cfb      	adds	r3, r7, #3
 8004b28:	33ff      	adds	r3, #255	@ 0xff
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	4926      	ldr	r1, [pc, #152]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b30:	5ccb      	ldrb	r3, [r1, r3]
			if (!u8MBStatus && (lowByte(u16CRC) != SerialAnsModBus[u8ModbusADUSize - 2] ||
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d003      	beq.n	8004b3e <ModbusSlavePool+0x10a>
			{
				u8MBStatus = ku8MBInvalidCRC;
 8004b36:	1d3b      	adds	r3, r7, #4
 8004b38:	33ff      	adds	r3, #255	@ 0xff
 8004b3a:	22e3      	movs	r2, #227	@ 0xe3
 8004b3c:	701a      	strb	r2, [r3, #0]
			}

			// evaluate  Modbus function code
			switch(u8MBFunctionSlave)
 8004b3e:	4b24      	ldr	r3, [pc, #144]	@ (8004bd0 <ModbusSlavePool+0x19c>)
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b06      	cmp	r3, #6
 8004b44:	d019      	beq.n	8004b7a <ModbusSlavePool+0x146>
 8004b46:	dc36      	bgt.n	8004bb6 <ModbusSlavePool+0x182>
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	dc34      	bgt.n	8004bb6 <ModbusSlavePool+0x182>
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	db31      	blt.n	8004bb4 <ModbusSlavePool+0x180>
			{
				case ku8MBReadCoils:	break;
				case ku8MBReadDiscreteInputs: break;
				case ku8MBReadInputRegisters: 					//Manuel 20-MAR-200:	break;
				case ku8MBReadHoldingRegisters:
					_u16ReadAddress = (SerialAnsModBus[2]*256) + SerialAnsModBus[3];				// Data Address Request
 8004b50:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b52:	789b      	ldrb	r3, [r3, #2]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b5a:	78d2      	ldrb	r2, [r2, #3]
 8004b5c:	189b      	adds	r3, r3, r2
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd4 <ModbusSlavePool+0x1a0>)
 8004b62:	801a      	strh	r2, [r3, #0]
					_u16ReadQty = (SerialAnsModBus[4]*256) + SerialAnsModBus[5];						// Data Address Request
 8004b64:	4b18      	ldr	r3, [pc, #96]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b66:	791b      	ldrb	r3, [r3, #4]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	4a16      	ldr	r2, [pc, #88]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b6e:	7952      	ldrb	r2, [r2, #5]
 8004b70:	189b      	adds	r3, r3, r2
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	4b18      	ldr	r3, [pc, #96]	@ (8004bd8 <ModbusSlavePool+0x1a4>)
 8004b76:	801a      	strh	r2, [r3, #0]
				break;
 8004b78:	e01d      	b.n	8004bb6 <ModbusSlavePool+0x182>
				case ku8MBWriteSingleRegister:           																	// Manuel 10-Ene-2022 : Nuevo case para la escritura
					_u16WriteAddress = (SerialAnsModBus[2]*256) + SerialAnsModBus[3];				// Data Address Request
 8004b7a:	4b13      	ldr	r3, [pc, #76]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b7c:	789b      	ldrb	r3, [r3, #2]
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	4a11      	ldr	r2, [pc, #68]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b84:	78d2      	ldrb	r2, [r2, #3]
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	4b14      	ldr	r3, [pc, #80]	@ (8004bdc <ModbusSlavePool+0x1a8>)
 8004b8c:	801a      	strh	r2, [r3, #0]
					_u16WriteVal = (SerialAnsModBus[4]*256) + SerialAnsModBus[5];
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b90:	791b      	ldrb	r3, [r3, #4]
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	4a0c      	ldr	r2, [pc, #48]	@ (8004bc8 <ModbusSlavePool+0x194>)
 8004b98:	7952      	ldrb	r2, [r2, #5]
 8004b9a:	189b      	adds	r3, r3, r2
 8004b9c:	b29a      	uxth	r2, r3
 8004b9e:	4b10      	ldr	r3, [pc, #64]	@ (8004be0 <ModbusSlavePool+0x1ac>)
 8004ba0:	801a      	strh	r2, [r3, #0]
				break;
 8004ba2:	e008      	b.n	8004bb6 <ModbusSlavePool+0x182>
			}

		}
		else{
			u8MBStatus = ku8MBInvalidSlaveID;
 8004ba4:	1d3b      	adds	r3, r7, #4
 8004ba6:	33ff      	adds	r3, #255	@ 0xff
 8004ba8:	22e0      	movs	r2, #224	@ 0xe0
 8004baa:	701a      	strb	r2, [r3, #0]

			// Semaforo de comunicacin amarillo
			timeClearComst1 =20;		//		Carga tiempo con 20 segundos
 8004bac:	4b0d      	ldr	r3, [pc, #52]	@ (8004be4 <ModbusSlavePool+0x1b0>)
 8004bae:	2214      	movs	r2, #20
 8004bb0:	801a      	strh	r2, [r3, #0]
 8004bb2:	e000      	b.n	8004bb6 <ModbusSlavePool+0x182>
				case ku8MBReadCoils:	break;
 8004bb4:	46c0      	nop			@ (mov r8, r8)

		}
	}


return u8MBStatus;
 8004bb6:	1d3b      	adds	r3, r7, #4
 8004bb8:	33ff      	adds	r3, #255	@ 0xff
 8004bba:	781b      	ldrb	r3, [r3, #0]
}
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	b042      	add	sp, #264	@ 0x108
 8004bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004bc4:	20000384 	.word	0x20000384
 8004bc8:	20000ae8 	.word	0x20000ae8
 8004bcc:	20000385 	.word	0x20000385
 8004bd0:	200003d0 	.word	0x200003d0
 8004bd4:	20000386 	.word	0x20000386
 8004bd8:	20000388 	.word	0x20000388
 8004bdc:	2000038a 	.word	0x2000038a
 8004be0:	2000038c 	.word	0x2000038c
 8004be4:	20002186 	.word	0x20002186

08004be8 <AtParsing_Ble>:
//********************************************************************************************************************************
//------------------------------------------------------------------------------------------------------------------------------------------------
/*
*/
unsigned int AtParsing_Ble (int Caseuno,int Casedos,char *replystr)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
	unsigned int AnsAtParsing = 0;			// 12-ene-2021, inicializa la respuesta de la funcion
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
	//  manuel if ((MQTT.TCP_Flag == false) && (receivecomplete))
	if (receivecomplete_Ble)
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <AtParsing_Ble+0x3c>)
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00c      	beq.n	8004c1a <AtParsing_Ble+0x32>
	{
	  receivecomplete_Ble = 0;
 8004c00:	4b08      	ldr	r3, [pc, #32]	@ (8004c24 <AtParsing_Ble+0x3c>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	701a      	strb	r2, [r3, #0]

		if (strstr(SerialAnswBLE, replystr) != 0)  //     NULL != NULL  ?
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	4b07      	ldr	r3, [pc, #28]	@ (8004c28 <AtParsing_Ble+0x40>)
 8004c0a:	0011      	movs	r1, r2
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f016 f9df 	bl	801afd0 <strstr>
 8004c12:	1e03      	subs	r3, r0, #0
 8004c14:	d001      	beq.n	8004c1a <AtParsing_Ble+0x32>
		{
			AnsAtParsing = Caseuno;		// 12-ene-2021,
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	617b      	str	r3, [r7, #20]
		}

	}
	return AnsAtParsing;
 8004c1a:	697b      	ldr	r3, [r7, #20]
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b006      	add	sp, #24
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	200003d2 	.word	0x200003d2
 8004c28:	20000a18 	.word	0x20000a18

08004c2c <SerializeString_Ble>:
//--------------------------------------- Serializacion de Strings -------------------------------------------------------
/*
*/
void   SerializeString_Ble (char *tosend)
{
 8004c2c:	b590      	push	{r4, r7, lr}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
		asm ("nop");
 8004c34:	46c0      	nop			@ (mov r8, r8)
		uint16_t localLength = strlen(tosend);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f7fb fa65 	bl	8000108 <strlen>
 8004c3e:	0002      	movs	r2, r0
 8004c40:	240e      	movs	r4, #14
 8004c42:	193b      	adds	r3, r7, r4
 8004c44:	801a      	strh	r2, [r3, #0]
	    memcpy(TxBuffer_Ble, tosend, localLength);
 8004c46:	193b      	adds	r3, r7, r4
 8004c48:	881a      	ldrh	r2, [r3, #0]
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	4b07      	ldr	r3, [pc, #28]	@ (8004c6c <SerializeString_Ble+0x40>)
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f016 fa12 	bl	801b078 <memcpy>
		HAL_UART_Transmit_DMA(&huart2, TxBuffer_Ble, localLength);
 8004c54:	193b      	adds	r3, r7, r4
 8004c56:	881a      	ldrh	r2, [r3, #0]
 8004c58:	4904      	ldr	r1, [pc, #16]	@ (8004c6c <SerializeString_Ble+0x40>)
 8004c5a:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <SerializeString_Ble+0x44>)
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f014 fbeb 	bl	8019438 <HAL_UART_Transmit_DMA>
}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b005      	add	sp, #20
 8004c68:	bd90      	pop	{r4, r7, pc}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	200008f8 	.word	0x200008f8
 8004c70:	2000062c 	.word	0x2000062c

08004c74 <SerializeString2>:
//---------------------------------------------------------------------------------------------------------------

void   SerializeString2 (uint8_t *tosend, uint8_t tamano)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	000a      	movs	r2, r1
 8004c7e:	1cfb      	adds	r3, r7, #3
 8004c80:	701a      	strb	r2, [r3, #0]
	asm ("nop");
 8004c82:	46c0      	nop			@ (mov r8, r8)
	uint16_t localLength = (uint16_t)tamano;
 8004c84:	210e      	movs	r1, #14
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	1cfa      	adds	r2, r7, #3
 8004c8a:	7812      	ldrb	r2, [r2, #0]
 8004c8c:	801a      	strh	r2, [r3, #0]
    memcpy(TxBuffer_Ble, tosend, localLength);
 8004c8e:	187b      	adds	r3, r7, r1
 8004c90:	881a      	ldrh	r2, [r3, #0]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc0 <SerializeString2+0x4c>)
 8004c96:	0018      	movs	r0, r3
 8004c98:	f016 f9ee 	bl	801b078 <memcpy>
    while(huart2.gState == HAL_UART_STATE_BUSY_TX);
 8004c9c:	46c0      	nop			@ (mov r8, r8)
 8004c9e:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <SerializeString2+0x50>)
 8004ca0:	2288      	movs	r2, #136	@ 0x88
 8004ca2:	589b      	ldr	r3, [r3, r2]
 8004ca4:	2b21      	cmp	r3, #33	@ 0x21
 8004ca6:	d0fa      	beq.n	8004c9e <SerializeString2+0x2a>
	HAL_UART_Transmit_DMA(&huart2, TxBuffer_Ble, localLength);
 8004ca8:	230e      	movs	r3, #14
 8004caa:	18fb      	adds	r3, r7, r3
 8004cac:	881a      	ldrh	r2, [r3, #0]
 8004cae:	4904      	ldr	r1, [pc, #16]	@ (8004cc0 <SerializeString2+0x4c>)
 8004cb0:	4b04      	ldr	r3, [pc, #16]	@ (8004cc4 <SerializeString2+0x50>)
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f014 fbc0 	bl	8019438 <HAL_UART_Transmit_DMA>
}
 8004cb8:	46c0      	nop			@ (mov r8, r8)
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	b004      	add	sp, #16
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200008f8 	.word	0x200008f8
 8004cc4:	2000062c 	.word	0x2000062c

08004cc8 <serialEvent_Ble>:
/*
*/
void serialEvent_Ble (void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
	//------------------------------------------------------------------------------------------------
		uint16_t sizeBufferRx_1;
		sizeBufferRx_1 = sizeof(RxBuffer_Ble);
 8004cce:	1d3b      	adds	r3, r7, #4
 8004cd0:	2290      	movs	r2, #144	@ 0x90
 8004cd2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA ( &huart2, RxBuffer_Ble, sizeBufferRx_1 );
 8004cd4:	1d3b      	adds	r3, r7, #4
 8004cd6:	881a      	ldrh	r2, [r3, #0]
 8004cd8:	4929      	ldr	r1, [pc, #164]	@ (8004d80 <serialEvent_Ble+0xb8>)
 8004cda:	4b2a      	ldr	r3, [pc, #168]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f014 fc3d 	bl	801955c <HAL_UART_Receive_DMA>

		uint16_t delta;
		uint16_t contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart2_rx );
 8004ce2:	4b29      	ldr	r3, [pc, #164]	@ (8004d88 <serialEvent_Ble+0xc0>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	1cbb      	adds	r3, r7, #2
 8004cea:	801a      	strh	r2, [r3, #0]
		if( contadorRx < sizeBufferRx_1 ){						// si cambio esta relacion, es porque ya llego algo al buffer
 8004cec:	1cba      	adds	r2, r7, #2
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	8812      	ldrh	r2, [r2, #0]
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d23f      	bcs.n	8004d78 <serialEvent_Ble+0xb0>

			//timeoutRx ++;
			//if( timeoutRx >= 17 )
			// 18-oct-2021  if( USART1->SR & USART_SR_IDLE )
			if( USART2->ISR & USART_ISR_IDLE ){
 8004cf8:	4b24      	ldr	r3, [pc, #144]	@ (8004d8c <serialEvent_Ble+0xc4>)
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	2210      	movs	r2, #16
 8004cfe:	4013      	ands	r3, r2
 8004d00:	d03a      	beq.n	8004d78 <serialEvent_Ble+0xb0>
			// if(__HAL_UART_GET_FLAG(&handleUART1,UART_FLAG_IDLE))
				asm ("nop");
 8004d02:	46c0      	nop			@ (mov r8, r8)

				contadorRx = __HAL_DMA_GET_COUNTER(&hdma_usart2_rx );
 8004d04:	4b20      	ldr	r3, [pc, #128]	@ (8004d88 <serialEvent_Ble+0xc0>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	1cbb      	adds	r3, r7, #2
 8004d0c:	801a      	strh	r2, [r3, #0]
				delta = sizeBufferRx_1 - contadorRx;
 8004d0e:	003b      	movs	r3, r7
 8004d10:	1d39      	adds	r1, r7, #4
 8004d12:	1cba      	adds	r2, r7, #2
 8004d14:	8809      	ldrh	r1, [r1, #0]
 8004d16:	8812      	ldrh	r2, [r2, #0]
 8004d18:	1a8a      	subs	r2, r1, r2
 8004d1a:	801a      	strh	r2, [r3, #0]
				// HAL_UART_DMAStop(&huart2);
				// HAL_UART_DMAPause(&huart2);
				// HAL_UART_DMAResume(&huart2);
				HAL_UART_AbortReceive(&huart2);
 8004d1c:	4b19      	ldr	r3, [pc, #100]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f014 fc88 	bl	8019634 <HAL_UART_AbortReceive>

			    /* Configure the source, destination address and the data length & clear flags*/
			    // DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);


				if( (USART2->ISR & USART_ISR_IDLE)  )
 8004d24:	4b19      	ldr	r3, [pc, #100]	@ (8004d8c <serialEvent_Ble+0xc4>)
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	2210      	movs	r2, #16
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d003      	beq.n	8004d36 <serialEvent_Ble+0x6e>
					__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8004d2e:	4b15      	ldr	r3, [pc, #84]	@ (8004d84 <serialEvent_Ble+0xbc>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2210      	movs	r2, #16
 8004d34:	621a      	str	r2, [r3, #32]

				uint8_t i;
				for (i=0;i<(sizeof(RxBuffer_Ble)-contadorRx);i++)
 8004d36:	1dfb      	adds	r3, r7, #7
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
 8004d3c:	e00c      	b.n	8004d58 <serialEvent_Ble+0x90>
					{
						SerialAnswBLE[i]=RxBuffer_Ble[i];
 8004d3e:	1dfb      	adds	r3, r7, #7
 8004d40:	781a      	ldrb	r2, [r3, #0]
 8004d42:	1dfb      	adds	r3, r7, #7
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	490e      	ldr	r1, [pc, #56]	@ (8004d80 <serialEvent_Ble+0xb8>)
 8004d48:	5c89      	ldrb	r1, [r1, r2]
 8004d4a:	4a11      	ldr	r2, [pc, #68]	@ (8004d90 <serialEvent_Ble+0xc8>)
 8004d4c:	54d1      	strb	r1, [r2, r3]
				for (i=0;i<(sizeof(RxBuffer_Ble)-contadorRx);i++)
 8004d4e:	1dfb      	adds	r3, r7, #7
 8004d50:	781a      	ldrb	r2, [r3, #0]
 8004d52:	1dfb      	adds	r3, r7, #7
 8004d54:	3201      	adds	r2, #1
 8004d56:	701a      	strb	r2, [r3, #0]
 8004d58:	1dfb      	adds	r3, r7, #7
 8004d5a:	781a      	ldrb	r2, [r3, #0]
 8004d5c:	1cbb      	adds	r3, r7, #2
 8004d5e:	881b      	ldrh	r3, [r3, #0]
 8004d60:	2190      	movs	r1, #144	@ 0x90
 8004d62:	1acb      	subs	r3, r1, r3
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d3ea      	bcc.n	8004d3e <serialEvent_Ble+0x76>
					}
				SerialAnswBLE[i]= 0;					// Add Null byte
 8004d68:	1dfb      	adds	r3, r7, #7
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	4a08      	ldr	r2, [pc, #32]	@ (8004d90 <serialEvent_Ble+0xc8>)
 8004d6e:	2100      	movs	r1, #0
 8004d70:	54d1      	strb	r1, [r2, r3]
				receivecomplete_Ble = 1;
 8004d72:	4b08      	ldr	r3, [pc, #32]	@ (8004d94 <serialEvent_Ble+0xcc>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	701a      	strb	r2, [r3, #0]
			}

		}
}
 8004d78:	46c0      	nop			@ (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b002      	add	sp, #8
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	20000988 	.word	0x20000988
 8004d84:	2000062c 	.word	0x2000062c
 8004d88:	20000754 	.word	0x20000754
 8004d8c:	40004400 	.word	0x40004400
 8004d90:	20000a18 	.word	0x20000a18
 8004d94:	200003d2 	.word	0x200003d2

08004d98 <SendATreply_Ble>:
//----------------------------------------------------------------------------------------------------------------------
unsigned int SendATreply_Ble(char command[20], char replystr[30],int Caseuno,int Casedos, unsigned long waitms)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08a      	sub	sp, #40	@ 0x28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
	unsigned int AnsSendATreply = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	627b      	str	r3, [r7, #36]	@ 0x24
	char reply[20];			;//	char reply[10];

	if (!WaitSerAnsw_Ble)
 8004daa:	4b18      	ldr	r3, [pc, #96]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	2201      	movs	r2, #1
 8004db0:	4053      	eors	r3, r2
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00c      	beq.n	8004dd2 <SendATreply_Ble+0x3a>
	{
		WaitSerAnsw_Ble = 1;  						// bandera, esperando respuesta por el puerto serial
 8004db8:	4b14      	ldr	r3, [pc, #80]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	701a      	strb	r2, [r3, #0]

		PrevMillis = millis();
 8004dbe:	f004 fe23 	bl	8009a08 <millis>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	001a      	movs	r2, r3
 8004dc6:	4b12      	ldr	r3, [pc, #72]	@ (8004e10 <SendATreply_Ble+0x78>)
 8004dc8:	601a      	str	r2, [r3, #0]
		// Test Manuel 03-sep-2021 	strcpy(reply, replystr);       //????????? Modificar esta funcion para mandar argunto dentro de la misma

		SerializeString_Ble(command);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f7ff ff2d 	bl	8004c2c <SerializeString_Ble>
	}

	serialEvent_Ble();                  // Manuel, Hace revision si llego algun dato serial
 8004dd2:	f7ff ff79 	bl	8004cc8 <serialEvent_Ble>

	AnsSendATreply = AtParsing_Ble(Caseuno,Casedos,replystr);  // 12-ene-2021
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	6839      	ldr	r1, [r7, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f7ff ff03 	bl	8004be8 <AtParsing_Ble>
 8004de2:	0003      	movs	r3, r0
 8004de4:	627b      	str	r3, [r7, #36]	@ 0x24

	//02-SEP-2021		  currentMillis = millis();       // Manuel, se actualizan los ms que estan transcurriendo actualmente
	if ((millis() - PrevMillis) >= waitms)
 8004de6:	f004 fe0f 	bl	8009a08 <millis>
 8004dea:	0003      	movs	r3, r0
 8004dec:	001a      	movs	r2, r3
 8004dee:	4b08      	ldr	r3, [pc, #32]	@ (8004e10 <SendATreply_Ble+0x78>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d802      	bhi.n	8004e00 <SendATreply_Ble+0x68>
	{
		WaitSerAnsw_Ble = 0;	// intenta nuevamente el comando
 8004dfa:	4b04      	ldr	r3, [pc, #16]	@ (8004e0c <SendATreply_Ble+0x74>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	701a      	strb	r2, [r3, #0]
	}

	return	AnsSendATreply;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b00a      	add	sp, #40	@ 0x28
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	46c0      	nop			@ (mov r8, r8)
 8004e0c:	200003d1 	.word	0x200003d1
 8004e10:	200003d4 	.word	0x200003d4

08004e14 <SetUpBluetooth_Ble>:
//*************************************************************************************************

static unsigned int  ParamItem = 1;
//static unsigned int  BaudRateTest = 1;

void SetUpBluetooth_Ble(void){
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
	//if (findLastValue((uint32_t)&eePlantilla[eeFlagBLE]) == 0){				// Mauel 09-dic-2021:	Si ya fue configurado "EEPROM VAR", jamas vuelve a llamar a configuracion ???
		ConfigBLE_Ble ();
 8004e18:	f000 f80c 	bl	8004e34 <ConfigBLE_Ble>
	//}
	//else{
	//	if (tick_1s == 1){
			//BluetoothState = 2;
			HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004e1c:	4b04      	ldr	r3, [pc, #16]	@ (8004e30 <SetUpBluetooth_Ble+0x1c>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	2140      	movs	r1, #64	@ 0x40
 8004e22:	0018      	movs	r0, r3
 8004e24:	f00e fc99 	bl	801375a <HAL_GPIO_WritePin>
			//GPIOC->BSRR = GPIO_BSRR_BR_6;
	//	}
	//}
}
 8004e28:	46c0      	nop			@ (mov r8, r8)
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	50000800 	.word	0x50000800

08004e34 <ConfigBLE_Ble>:

void ConfigBLE_Ble(void){
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af02      	add	r7, sp, #8

	if (tick_1s == 1){
 8004e3a:	4b23      	ldr	r3, [pc, #140]	@ (8004ec8 <ConfigBLE_Ble+0x94>)
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <ConfigBLE_Ble+0x1a>
		HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);    // Libera la energia del modulo, despues de 1 segundo del power on
 8004e42:	4b22      	ldr	r3, [pc, #136]	@ (8004ecc <ConfigBLE_Ble+0x98>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	2140      	movs	r1, #64	@ 0x40
 8004e48:	0018      	movs	r0, r3
 8004e4a:	f00e fc86 	bl	801375a <HAL_GPIO_WritePin>
		//GPIOC->BSRR = GPIO_BSRR_BR_6;
	}

	switch (ParamItem){
 8004e4e:	4b20      	ldr	r3, [pc, #128]	@ (8004ed0 <ConfigBLE_Ble+0x9c>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d002      	beq.n	8004e5c <ConfigBLE_Ble+0x28>
 8004e56:	2b05      	cmp	r3, #5
 8004e58:	d014      	beq.n	8004e84 <ConfigBLE_Ble+0x50>
 8004e5a:	e027      	b.n	8004eac <ConfigBLE_Ble+0x78>
	  uint8_t i;


		case 1:			//  Manuel,   Baud Rate Scan
			if (SendATreply_Ble("BLE_AT+AT","BLE_OK\r\n",ParamItem,0,1000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ed0 <ConfigBLE_Ble+0x9c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	001a      	movs	r2, r3
 8004e62:	491c      	ldr	r1, [pc, #112]	@ (8004ed4 <ConfigBLE_Ble+0xa0>)
 8004e64:	481c      	ldr	r0, [pc, #112]	@ (8004ed8 <ConfigBLE_Ble+0xa4>)
 8004e66:	23fa      	movs	r3, #250	@ 0xfa
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f7ff ff93 	bl	8004d98 <SendATreply_Ble>
 8004e72:	0002      	movs	r2, r0
 8004e74:	4b16      	ldr	r3, [pc, #88]	@ (8004ed0 <ConfigBLE_Ble+0x9c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d11f      	bne.n	8004ebc <ConfigBLE_Ble+0x88>
				WaitSerAnsw_Ble_func(5);
 8004e7c:	2005      	movs	r0, #5
 8004e7e:	f000 fb41 	bl	8005504 <WaitSerAnsw_Ble_func>
					case 9:  ChangeBaud_Ble (230400); break;
					default: BaudRateTest = 0; break;
				}
			}
			*/
			break;
 8004e82:	e01b      	b.n	8004ebc <ConfigBLE_Ble+0x88>
				ParamItem = 1;
			}
			break;
*/
	  case 5:			//  Manuel,   Cambia el nombre de difusion
		  	if (SendATreply_Ble("BLE_AT+NAMEIMBERA-CTOF-WF\r\n","BLE_OK\r\n",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004e84:	4b12      	ldr	r3, [pc, #72]	@ (8004ed0 <ConfigBLE_Ble+0x9c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	001a      	movs	r2, r3
 8004e8a:	4912      	ldr	r1, [pc, #72]	@ (8004ed4 <ConfigBLE_Ble+0xa0>)
 8004e8c:	4813      	ldr	r0, [pc, #76]	@ (8004edc <ConfigBLE_Ble+0xa8>)
 8004e8e:	23fa      	movs	r3, #250	@ 0xfa
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	2300      	movs	r3, #0
 8004e96:	f7ff ff7f 	bl	8004d98 <SendATreply_Ble>
 8004e9a:	0002      	movs	r2, r0
 8004e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed0 <ConfigBLE_Ble+0x9c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d10d      	bne.n	8004ec0 <ConfigBLE_Ble+0x8c>
			//if (SendATreply_Ble("BLE_AT+NAMEIMBERA-CTOF-PFULL\r\n\r\n","BLE_OK\r\n",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
				WaitSerAnsw_Ble_func(6);
 8004ea4:	2006      	movs	r0, #6
 8004ea6:	f000 fb2d 	bl	8005504 <WaitSerAnsw_Ble_func>
//				WaitSerAnsw_Ble = 0;
//				ParamItem = 6;
			}
			break;
 8004eaa:	e009      	b.n	8004ec0 <ConfigBLE_Ble+0x8c>
			}
			break;
			*/

		default:
			BluetoothState = 2;
 8004eac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee0 <ConfigBLE_Ble+0xac>)
 8004eae:	2202      	movs	r2, #2
 8004eb0:	701a      	strb	r2, [r3, #0]
			WaitSerAnsw_Ble_func(1);
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	f000 fb26 	bl	8005504 <WaitSerAnsw_Ble_func>
//			WaitSerAnsw_Ble = 0;
//			ParamItem = 1;
			asm ("nop");
 8004eb8:	46c0      	nop			@ (mov r8, r8)
			// Termina configuracion, escribe en EEPROM un testigo

			//FlashManager((uint32_t) &eePlantilla[eeFlagBLE], 0x66);			// Revisar si es necesario poner este testigo

			break;
 8004eba:	e002      	b.n	8004ec2 <ConfigBLE_Ble+0x8e>
			break;
 8004ebc:	46c0      	nop			@ (mov r8, r8)
 8004ebe:	e000      	b.n	8004ec2 <ConfigBLE_Ble+0x8e>
			break;
 8004ec0:	46c0      	nop			@ (mov r8, r8)
	}
}
 8004ec2:	46c0      	nop			@ (mov r8, r8)
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	200008db 	.word	0x200008db
 8004ecc:	50000800 	.word	0x50000800
 8004ed0:	20000000 	.word	0x20000000
 8004ed4:	0801b360 	.word	0x0801b360
 8004ed8:	0801b36c 	.word	0x0801b36c
 8004edc:	0801b378 	.word	0x0801b378
 8004ee0:	2000004c 	.word	0x2000004c

08004ee4 <GetParamBluetooth_Ble>:
  	  Para Adaptar UART2 en otros modelos de BLE
 */

}
//*************************************************************************************************
void GetParamBluetooth_Ble(void){
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af02      	add	r7, sp, #8
	uint8_t i =0;
 8004eea:	1dfb      	adds	r3, r7, #7
 8004eec:	2200      	movs	r2, #0
 8004eee:	701a      	strb	r2, [r3, #0]
	char *foo;

	HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004ef0:	4b25      	ldr	r3, [pc, #148]	@ (8004f88 <GetParamBluetooth_Ble+0xa4>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2140      	movs	r1, #64	@ 0x40
 8004ef6:	0018      	movs	r0, r3
 8004ef8:	f00e fc2f 	bl	801375a <HAL_GPIO_WritePin>
	//GPIOC->BSRR = GPIO_BSRR_BR_6;
	switch (ParamItem){
 8004efc:	4b23      	ldr	r3, [pc, #140]	@ (8004f8c <GetParamBluetooth_Ble+0xa8>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d002      	beq.n	8004f0a <GetParamBluetooth_Ble+0x26>
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d033      	beq.n	8004f70 <GetParamBluetooth_Ble+0x8c>
	  case 2:			//  Manuel,   Obtiene la Mac Adress
		 BluetoothState = 3;
		 ParamItem = 1;
	 break;
	}
}
 8004f08:	e03a      	b.n	8004f80 <GetParamBluetooth_Ble+0x9c>
		if (SendATreply_Ble("BLE_AT+MAC","BLE_+MAC=",ParamItem,0,2000) == ParamItem){      //  Manuel, retorno un GSM_Response = 1?
 8004f0a:	4b20      	ldr	r3, [pc, #128]	@ (8004f8c <GetParamBluetooth_Ble+0xa8>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	001a      	movs	r2, r3
 8004f10:	491f      	ldr	r1, [pc, #124]	@ (8004f90 <GetParamBluetooth_Ble+0xac>)
 8004f12:	4820      	ldr	r0, [pc, #128]	@ (8004f94 <GetParamBluetooth_Ble+0xb0>)
 8004f14:	23fa      	movs	r3, #250	@ 0xfa
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f7ff ff3c 	bl	8004d98 <SendATreply_Ble>
 8004f20:	0002      	movs	r2, r0
 8004f22:	4b1a      	ldr	r3, [pc, #104]	@ (8004f8c <GetParamBluetooth_Ble+0xa8>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d129      	bne.n	8004f7e <GetParamBluetooth_Ble+0x9a>
			 foo = strchr(SerialAnswBLE,'=');
 8004f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004f98 <GetParamBluetooth_Ble+0xb4>)
 8004f2c:	213d      	movs	r1, #61	@ 0x3d
 8004f2e:	0018      	movs	r0, r3
 8004f30:	f016 f840 	bl	801afb4 <strchr>
 8004f34:	0003      	movs	r3, r0
 8004f36:	603b      	str	r3, [r7, #0]
			 for (i = 0; i<=11; i++)
 8004f38:	1dfb      	adds	r3, r7, #7
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	701a      	strb	r2, [r3, #0]
 8004f3e:	e00f      	b.n	8004f60 <GetParamBluetooth_Ble+0x7c>
				 Bloque_handshake [i+2] = foo[i+1];		//macAdress [i] = foo[i+1];
 8004f40:	1dfb      	adds	r3, r7, #7
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	3301      	adds	r3, #1
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	18d2      	adds	r2, r2, r3
 8004f4a:	1dfb      	adds	r3, r7, #7
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	3302      	adds	r3, #2
 8004f50:	7811      	ldrb	r1, [r2, #0]
 8004f52:	4a12      	ldr	r2, [pc, #72]	@ (8004f9c <GetParamBluetooth_Ble+0xb8>)
 8004f54:	54d1      	strb	r1, [r2, r3]
			 for (i = 0; i<=11; i++)
 8004f56:	1dfb      	adds	r3, r7, #7
 8004f58:	781a      	ldrb	r2, [r3, #0]
 8004f5a:	1dfb      	adds	r3, r7, #7
 8004f5c:	3201      	adds	r2, #1
 8004f5e:	701a      	strb	r2, [r3, #0]
 8004f60:	1dfb      	adds	r3, r7, #7
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	2b0b      	cmp	r3, #11
 8004f66:	d9eb      	bls.n	8004f40 <GetParamBluetooth_Ble+0x5c>
			 ParamItem = 2;
 8004f68:	4b08      	ldr	r3, [pc, #32]	@ (8004f8c <GetParamBluetooth_Ble+0xa8>)
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	601a      	str	r2, [r3, #0]
		 break;
 8004f6e:	e006      	b.n	8004f7e <GetParamBluetooth_Ble+0x9a>
		 BluetoothState = 3;
 8004f70:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <GetParamBluetooth_Ble+0xbc>)
 8004f72:	2203      	movs	r2, #3
 8004f74:	701a      	strb	r2, [r3, #0]
		 ParamItem = 1;
 8004f76:	4b05      	ldr	r3, [pc, #20]	@ (8004f8c <GetParamBluetooth_Ble+0xa8>)
 8004f78:	2201      	movs	r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]
	 break;
 8004f7c:	e000      	b.n	8004f80 <GetParamBluetooth_Ble+0x9c>
		 break;
 8004f7e:	46c0      	nop			@ (mov r8, r8)
}
 8004f80:	46c0      	nop			@ (mov r8, r8)
 8004f82:	46bd      	mov	sp, r7
 8004f84:	b002      	add	sp, #8
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	50000800 	.word	0x50000800
 8004f8c:	20000000 	.word	0x20000000
 8004f90:	0801b394 	.word	0x0801b394
 8004f94:	0801b3a0 	.word	0x0801b3a0
 8004f98:	20000a18 	.word	0x20000a18
 8004f9c:	20001e9c 	.word	0x20001e9c
 8004fa0:	2000004c 	.word	0x2000004c

08004fa4 <TransmitReceive_Ble>:
uint8_t PasswordALG = 0 ;       // RGM_8-Dic-2023
uint8_t RndNumber = 0 ;       // RGM_8-Dic-2023      //RM_20240304 Para agregar PASSWORD de seguridad BLE
//uint8_t DevLock = 0 ;       // RGM_8-Dic-2023        //RM_20240304 Para agregar PASSWORD de seguridad BLE

//*************************************************************************************************
void TransmitReceive_Ble(void){
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
    asm ("nop");
 8004faa:	46c0      	nop			@ (mov r8, r8)

    uint8_t i_ = 0;
 8004fac:	1dbb      	adds	r3, r7, #6
 8004fae:	2200      	movs	r2, #0
 8004fb0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Enciende Modulo WIFI
 8004fb2:	4b5b      	ldr	r3, [pc, #364]	@ (8005120 <TransmitReceive_Ble+0x17c>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2140      	movs	r1, #64	@ 0x40
 8004fb8:	0018      	movs	r0, r3
 8004fba:	f00e fbce 	bl	801375a <HAL_GPIO_WritePin>
	//GPIOC->BSRR = GPIO_BSRR_BR_6;
	serialEvent_Ble ();
 8004fbe:	f7ff fe83 	bl	8004cc8 <serialEvent_Ble>
	if (receivecomplete_Ble){
 8004fc2:	4b58      	ldr	r3, [pc, #352]	@ (8005124 <TransmitReceive_Ble+0x180>)
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d100      	bne.n	8004fcc <TransmitReceive_Ble+0x28>
 8004fca:	e1e5      	b.n	8005398 <TransmitReceive_Ble+0x3f4>
		 receivecomplete_Ble = 0;
 8004fcc:	4b55      	ldr	r3, [pc, #340]	@ (8005124 <TransmitReceive_Ble+0x180>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	701a      	strb	r2, [r3, #0]

		 //		#include "chkRxFlag.asm"
		 if (flagsRxFirm [1]){    			// Ya se sabe cuantos bloques se van a recibir ?
 8004fd2:	4b55      	ldr	r3, [pc, #340]	@ (8005128 <TransmitReceive_Ble+0x184>)
 8004fd4:	785b      	ldrb	r3, [r3, #1]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d002      	beq.n	8004fe0 <TransmitReceive_Ble+0x3c>
			 flagsRxFirm [2] = 1;				// indica que ya lleg un paquete
 8004fda:	4b53      	ldr	r3, [pc, #332]	@ (8005128 <TransmitReceive_Ble+0x184>)
 8004fdc:	2201      	movs	r2, #1
 8004fde:	709a      	strb	r2, [r3, #2]
		 }

		 // 18-oct-2021  if (strstr(SerialAnswBLE, "\x40\x21")){
		 if (memcmp(SerialAnswBLE, "\x40\x21",(size_t) 2) == 0){	 		// CDIGO DE "CONFIRMACIN DE CONEXIN (HANDSHAKE)"
 8004fe0:	4952      	ldr	r1, [pc, #328]	@ (800512c <TransmitReceive_Ble+0x188>)
 8004fe2:	4b53      	ldr	r3, [pc, #332]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f015 ffce 	bl	801af88 <memcmp>
 8004fec:	1e03      	subs	r3, r0, #0
 8004fee:	d102      	bne.n	8004ff6 <TransmitReceive_Ble+0x52>
			 codeTX = 0x21;
 8004ff0:	4b50      	ldr	r3, [pc, #320]	@ (8005134 <TransmitReceive_Ble+0x190>)
 8004ff2:	2221      	movs	r2, #33	@ 0x21
 8004ff4:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x5C",2) == 0){		 	// CDIGO DE TIEMPO BCD "ESCRITURA DEL TIEMPO EN FORMATO BCD"
 8004ff6:	4950      	ldr	r1, [pc, #320]	@ (8005138 <TransmitReceive_Ble+0x194>)
 8004ff8:	4b4d      	ldr	r3, [pc, #308]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f015 ffc3 	bl	801af88 <memcmp>
 8005002:	1e03      	subs	r3, r0, #0
 8005004:	d102      	bne.n	800500c <TransmitReceive_Ble+0x68>
			 codeTX = 0x5C;
 8005006:	4b4b      	ldr	r3, [pc, #300]	@ (8005134 <TransmitReceive_Ble+0x190>)
 8005008:	225c      	movs	r2, #92	@ 0x5c
 800500a:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x80",2) == 0){			// "TOKEN DE FUNCIONAMIENTO AL MDULO WIFI"
 800500c:	494b      	ldr	r1, [pc, #300]	@ (800513c <TransmitReceive_Ble+0x198>)
 800500e:	4b48      	ldr	r3, [pc, #288]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8005010:	2202      	movs	r2, #2
 8005012:	0018      	movs	r0, r3
 8005014:	f015 ffb8 	bl	801af88 <memcmp>
 8005018:	1e03      	subs	r3, r0, #0
 800501a:	d102      	bne.n	8005022 <TransmitReceive_Ble+0x7e>
			 codeTX = 0x80;
 800501c:	4b45      	ldr	r3, [pc, #276]	@ (8005134 <TransmitReceive_Ble+0x190>)
 800501e:	2280      	movs	r2, #128	@ 0x80
 8005020:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\x40\x81",2) == 0){
 8005022:	4947      	ldr	r1, [pc, #284]	@ (8005140 <TransmitReceive_Ble+0x19c>)
 8005024:	4b42      	ldr	r3, [pc, #264]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8005026:	2202      	movs	r2, #2
 8005028:	0018      	movs	r0, r3
 800502a:	f015 ffad 	bl	801af88 <memcmp>
 800502e:	1e03      	subs	r3, r0, #0
 8005030:	d102      	bne.n	8005038 <TransmitReceive_Ble+0x94>
			 codeTX = 0x81;
 8005032:	4b40      	ldr	r3, [pc, #256]	@ (8005134 <TransmitReceive_Ble+0x190>)
 8005034:	2281      	movs	r2, #129	@ 0x81
 8005036:	701a      	strb	r2, [r3, #0]
		 }
		 if (memcmp(SerialAnswBLE, "\xF1\x3D",2) == 0){			// RESPUESTA ENVO DE LOGGER MODULO WIFI
 8005038:	4942      	ldr	r1, [pc, #264]	@ (8005144 <TransmitReceive_Ble+0x1a0>)
 800503a:	4b3d      	ldr	r3, [pc, #244]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 800503c:	2202      	movs	r2, #2
 800503e:	0018      	movs	r0, r3
 8005040:	f015 ffa2 	bl	801af88 <memcmp>
 8005044:	1e03      	subs	r3, r0, #0
 8005046:	d102      	bne.n	800504e <TransmitReceive_Ble+0xaa>
			 codeTX = 0x3D;
 8005048:	4b3a      	ldr	r3, [pc, #232]	@ (8005134 <TransmitReceive_Ble+0x190>)
 800504a:	223d      	movs	r2, #61	@ 0x3d
 800504c:	701a      	strb	r2, [r3, #0]
		 }


		 if (memcmp(SerialAnswBLE, "\x40\x5E",2) == 0){		   // CDIGO DE DESBLOQUEO TEMPORAL
 800504e:	493e      	ldr	r1, [pc, #248]	@ (8005148 <TransmitReceive_Ble+0x1a4>)
 8005050:	4b37      	ldr	r3, [pc, #220]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8005052:	2202      	movs	r2, #2
 8005054:	0018      	movs	r0, r3
 8005056:	f015 ff97 	bl	801af88 <memcmp>
 800505a:	1e03      	subs	r3, r0, #0
 800505c:	d106      	bne.n	800506c <TransmitReceive_Ble+0xc8>
			 //timeUnlockWIFI = 255;	// carga tiempo de desbloqueo de comandos protegidos por password
			 DevLock = 0x72;
 800505e:	4b3b      	ldr	r3, [pc, #236]	@ (800514c <TransmitReceive_Ble+0x1a8>)
 8005060:	2272      	movs	r2, #114	@ 0x72
 8005062:	701a      	strb	r2, [r3, #0]
			 //	#pragma asm
			 // Carga datos de bloque para transmitir la respuesta
			 grabacion_exitosa_handshake();
 8005064:	f000 fa64 	bl	8005530 <grabacion_exitosa_handshake>
//			 Bloque_handshake[comando1] =	0xF1;	//comando1 = 0xF1;
//			 Bloque_handshake[comando2] =  0x3D;	//comando2 = 0x3D;				// indica que la grabacin fue exitosa

			//pointTx = (uint16_t)&comando1;
			manda_transmision();
 8005068:	f000 fa70 	bl	800554c <manda_transmision>
			///flagsTX [3] = 1;				// evita que se Calcule y se mande checksum
			//keyTx = 0x55;					// listo para mandar transmisin
		 }
		// Inicia preambulo para password
		//if (memcmp(SerialAnswBLE, "\x40\x60",2) == 0){
		if (memcmp(SerialAnswBLE, "\x40\x70",2) == 0){
 800506c:	4938      	ldr	r1, [pc, #224]	@ (8005150 <TransmitReceive_Ble+0x1ac>)
 800506e:	4b30      	ldr	r3, [pc, #192]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 8005070:	2202      	movs	r2, #2
 8005072:	0018      	movs	r0, r3
 8005074:	f015 ff88 	bl	801af88 <memcmp>
 8005078:	1e03      	subs	r3, r0, #0
 800507a:	d112      	bne.n	80050a2 <TransmitReceive_Ble+0xfe>
		    asm ("nop");
 800507c:	46c0      	nop			@ (mov r8, r8)
			PasswordALG = RndNumber;
 800507e:	4b35      	ldr	r3, [pc, #212]	@ (8005154 <TransmitReceive_Ble+0x1b0>)
 8005080:	781a      	ldrb	r2, [r3, #0]
 8005082:	4b35      	ldr	r3, [pc, #212]	@ (8005158 <TransmitReceive_Ble+0x1b4>)
 8005084:	701a      	strb	r2, [r3, #0]
			ImberaProtocolBuffer[0] = (char)(PasswordALG);   // RGM_29/NOV/2023 se manda sin complemento
 8005086:	4b34      	ldr	r3, [pc, #208]	@ (8005158 <TransmitReceive_Ble+0x1b4>)
 8005088:	781a      	ldrb	r2, [r3, #0]
 800508a:	4b34      	ldr	r3, [pc, #208]	@ (800515c <TransmitReceive_Ble+0x1b8>)
 800508c:	701a      	strb	r2, [r3, #0]
			sizeTX = 1;  // 4;
 800508e:	4b34      	ldr	r3, [pc, #208]	@ (8005160 <TransmitReceive_Ble+0x1bc>)
 8005090:	2201      	movs	r2, #1
 8005092:	701a      	strb	r2, [r3, #0]
			SerializeString2(ImberaProtocolBuffer, sizeTX);
 8005094:	4b32      	ldr	r3, [pc, #200]	@ (8005160 <TransmitReceive_Ble+0x1bc>)
 8005096:	781a      	ldrb	r2, [r3, #0]
 8005098:	4b30      	ldr	r3, [pc, #192]	@ (800515c <TransmitReceive_Ble+0x1b8>)
 800509a:	0011      	movs	r1, r2
 800509c:	0018      	movs	r0, r3
 800509e:	f7ff fde9 	bl	8004c74 <SerializeString2>
		 }
		// Step2 Comprobacion MAC para password
		//if (memcmp(SerialAnswBLE, "\x40\x61",2) == 0){
		if (memcmp(SerialAnswBLE, "\x40\x71",2) == 0){
 80050a2:	4930      	ldr	r1, [pc, #192]	@ (8005164 <TransmitReceive_Ble+0x1c0>)
 80050a4:	4b22      	ldr	r3, [pc, #136]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 80050a6:	2202      	movs	r2, #2
 80050a8:	0018      	movs	r0, r3
 80050aa:	f015 ff6d 	bl	801af88 <memcmp>
 80050ae:	1e03      	subs	r3, r0, #0
 80050b0:	d16c      	bne.n	800518c <TransmitReceive_Ble+0x1e8>
			uint8_t foo,foo2;
		    asm ("nop");
 80050b2:	46c0      	nop			@ (mov r8, r8)
			foo = PasswordALG & (~0xF0);
 80050b4:	4b28      	ldr	r3, [pc, #160]	@ (8005158 <TransmitReceive_Ble+0x1b4>)
 80050b6:	781a      	ldrb	r2, [r3, #0]
 80050b8:	1dfb      	adds	r3, r7, #7
 80050ba:	210f      	movs	r1, #15
 80050bc:	400a      	ands	r2, r1
 80050be:	701a      	strb	r2, [r3, #0]
			if (foo >0x0B)
 80050c0:	1dfb      	adds	r3, r7, #7
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b0b      	cmp	r3, #11
 80050c6:	d905      	bls.n	80050d4 <TransmitReceive_Ble+0x130>
			  foo = PasswordALG & (~0xF8);
 80050c8:	4b23      	ldr	r3, [pc, #140]	@ (8005158 <TransmitReceive_Ble+0x1b4>)
 80050ca:	781a      	ldrb	r2, [r3, #0]
 80050cc:	1dfb      	adds	r3, r7, #7
 80050ce:	2107      	movs	r1, #7
 80050d0:	400a      	ands	r2, r1
 80050d2:	701a      	strb	r2, [r3, #0]
			foo2 = Bloque_handshake [foo+2] + (~PasswordALG);		// foo2 = macAdress [foo] + (~PasswordALG);
 80050d4:	1dfb      	adds	r3, r7, #7
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	3302      	adds	r3, #2
 80050da:	4a23      	ldr	r2, [pc, #140]	@ (8005168 <TransmitReceive_Ble+0x1c4>)
 80050dc:	5cd2      	ldrb	r2, [r2, r3]
 80050de:	4b1e      	ldr	r3, [pc, #120]	@ (8005158 <TransmitReceive_Ble+0x1b4>)
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	1d7b      	adds	r3, r7, #5
 80050e8:	3a01      	subs	r2, #1
 80050ea:	701a      	strb	r2, [r3, #0]
			if (SerialAnswBLE [2] == foo2){
 80050ec:	4b10      	ldr	r3, [pc, #64]	@ (8005130 <TransmitReceive_Ble+0x18c>)
 80050ee:	789b      	ldrb	r3, [r3, #2]
 80050f0:	1d7a      	adds	r2, r7, #5
 80050f2:	7812      	ldrb	r2, [r2, #0]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d139      	bne.n	800516c <TransmitReceive_Ble+0x1c8>
				DevLock = 0x72;    // RGM_29/NOV/2023Dispositivo Desbloqueado
 80050f8:	4b14      	ldr	r3, [pc, #80]	@ (800514c <TransmitReceive_Ble+0x1a8>)
 80050fa:	2272      	movs	r2, #114	@ 0x72
 80050fc:	701a      	strb	r2, [r3, #0]
				ImberaProtocolBuffer[0] = 0xF1;							ImberaProtocolBuffer[1] = 0x3D;					sizeTX = 2;
 80050fe:	4b17      	ldr	r3, [pc, #92]	@ (800515c <TransmitReceive_Ble+0x1b8>)
 8005100:	22f1      	movs	r2, #241	@ 0xf1
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	4b15      	ldr	r3, [pc, #84]	@ (800515c <TransmitReceive_Ble+0x1b8>)
 8005106:	223d      	movs	r2, #61	@ 0x3d
 8005108:	705a      	strb	r2, [r3, #1]
 800510a:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <TransmitReceive_Ble+0x1bc>)
 800510c:	2202      	movs	r2, #2
 800510e:	701a      	strb	r2, [r3, #0]
				SerializeString2(ImberaProtocolBuffer, sizeTX);
 8005110:	4b13      	ldr	r3, [pc, #76]	@ (8005160 <TransmitReceive_Ble+0x1bc>)
 8005112:	781a      	ldrb	r2, [r3, #0]
 8005114:	4b11      	ldr	r3, [pc, #68]	@ (800515c <TransmitReceive_Ble+0x1b8>)
 8005116:	0011      	movs	r1, r2
 8005118:	0018      	movs	r0, r3
 800511a:	f7ff fdab 	bl	8004c74 <SerializeString2>
 800511e:	e035      	b.n	800518c <TransmitReceive_Ble+0x1e8>
 8005120:	50000800 	.word	0x50000800
 8005124:	200003d2 	.word	0x200003d2
 8005128:	20001f98 	.word	0x20001f98
 800512c:	0801b3ac 	.word	0x0801b3ac
 8005130:	20000a18 	.word	0x20000a18
 8005134:	20001ee0 	.word	0x20001ee0
 8005138:	0801b3b0 	.word	0x0801b3b0
 800513c:	0801b3b4 	.word	0x0801b3b4
 8005140:	0801b3b8 	.word	0x0801b3b8
 8005144:	0801b3bc 	.word	0x0801b3bc
 8005148:	0801b3c0 	.word	0x0801b3c0
 800514c:	200021cd 	.word	0x200021cd
 8005150:	0801b3c4 	.word	0x0801b3c4
 8005154:	200003e1 	.word	0x200003e1
 8005158:	200003e0 	.word	0x200003e0
 800515c:	20001ef4 	.word	0x20001ef4
 8005160:	20001eee 	.word	0x20001eee
 8005164:	0801b3c8 	.word	0x0801b3c8
 8005168:	20001e9c 	.word	0x20001e9c
			}
			else{
				ImberaProtocolBuffer[0] = 0xF1;							ImberaProtocolBuffer[1] = 0x3E;  				sizeTX = 2;
 800516c:	4ba0      	ldr	r3, [pc, #640]	@ (80053f0 <TransmitReceive_Ble+0x44c>)
 800516e:	22f1      	movs	r2, #241	@ 0xf1
 8005170:	701a      	strb	r2, [r3, #0]
 8005172:	4b9f      	ldr	r3, [pc, #636]	@ (80053f0 <TransmitReceive_Ble+0x44c>)
 8005174:	223e      	movs	r2, #62	@ 0x3e
 8005176:	705a      	strb	r2, [r3, #1]
 8005178:	4b9e      	ldr	r3, [pc, #632]	@ (80053f4 <TransmitReceive_Ble+0x450>)
 800517a:	2202      	movs	r2, #2
 800517c:	701a      	strb	r2, [r3, #0]
				SerializeString2(ImberaProtocolBuffer, sizeTX);
 800517e:	4b9d      	ldr	r3, [pc, #628]	@ (80053f4 <TransmitReceive_Ble+0x450>)
 8005180:	781a      	ldrb	r2, [r3, #0]
 8005182:	4b9b      	ldr	r3, [pc, #620]	@ (80053f0 <TransmitReceive_Ble+0x44c>)
 8005184:	0011      	movs	r1, r2
 8005186:	0018      	movs	r0, r3
 8005188:	f7ff fd74 	bl	8004c74 <SerializeString2>
			}
		}

		//if ( (DevLock == 0x72) || (timeUnlockWIFI) ){			// Dispositivo desbloqieado por password ?
		if ( (DevLock == 0x72) || (statComWIFIFlag) ){
 800518c:	4b9a      	ldr	r3, [pc, #616]	@ (80053f8 <TransmitReceive_Ble+0x454>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b72      	cmp	r3, #114	@ 0x72
 8005192:	d004      	beq.n	800519e <TransmitReceive_Ble+0x1fa>
 8005194:	4b99      	ldr	r3, [pc, #612]	@ (80053fc <TransmitReceive_Ble+0x458>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d100      	bne.n	800519e <TransmitReceive_Ble+0x1fa>
 800519c:	e0fc      	b.n	8005398 <TransmitReceive_Ble+0x3f4>
		  if (memcmp(SerialAnswBLE, "\x40\x60",2) == 0)			//"Lectura de datos tipo TIEMPO\n\r"
 800519e:	4998      	ldr	r1, [pc, #608]	@ (8005400 <TransmitReceive_Ble+0x45c>)
 80051a0:	4b98      	ldr	r3, [pc, #608]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80051a2:	2202      	movs	r2, #2
 80051a4:	0018      	movs	r0, r3
 80051a6:	f015 feef 	bl	801af88 <memcmp>
 80051aa:	1e03      	subs	r3, r0, #0
 80051ac:	d102      	bne.n	80051b4 <TransmitReceive_Ble+0x210>
			 codeTX = 0x60;
 80051ae:	4b96      	ldr	r3, [pc, #600]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80051b0:	2260      	movs	r2, #96	@ 0x60
 80051b2:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x61",2) == 0)			//"Lectura de datos tipo EVENTO\n\r"
 80051b4:	4995      	ldr	r1, [pc, #596]	@ (800540c <TransmitReceive_Ble+0x468>)
 80051b6:	4b93      	ldr	r3, [pc, #588]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80051b8:	2202      	movs	r2, #2
 80051ba:	0018      	movs	r0, r3
 80051bc:	f015 fee4 	bl	801af88 <memcmp>
 80051c0:	1e03      	subs	r3, r0, #0
 80051c2:	d102      	bne.n	80051ca <TransmitReceive_Ble+0x226>
			 codeTX = 0x61;
 80051c4:	4b90      	ldr	r3, [pc, #576]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80051c6:	2261      	movs	r2, #97	@ 0x61
 80051c8:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x53",2) == 0)			//"Estado en TIEMPO REAL\n\r"
 80051ca:	4991      	ldr	r1, [pc, #580]	@ (8005410 <TransmitReceive_Ble+0x46c>)
 80051cc:	4b8d      	ldr	r3, [pc, #564]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80051ce:	2202      	movs	r2, #2
 80051d0:	0018      	movs	r0, r3
 80051d2:	f015 fed9 	bl	801af88 <memcmp>
 80051d6:	1e03      	subs	r3, r0, #0
 80051d8:	d102      	bne.n	80051e0 <TransmitReceive_Ble+0x23c>
			 codeTX = 0x53;
 80051da:	4b8b      	ldr	r3, [pc, #556]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80051dc:	2253      	movs	r2, #83	@ 0x53
 80051de:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x50",2) == 0)			//"MODIFICACION de parametros de operacion\n\r"
 80051e0:	498c      	ldr	r1, [pc, #560]	@ (8005414 <TransmitReceive_Ble+0x470>)
 80051e2:	4b88      	ldr	r3, [pc, #544]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80051e4:	2202      	movs	r2, #2
 80051e6:	0018      	movs	r0, r3
 80051e8:	f015 fece 	bl	801af88 <memcmp>
 80051ec:	1e03      	subs	r3, r0, #0
 80051ee:	d102      	bne.n	80051f6 <TransmitReceive_Ble+0x252>
			 codeTX = 0x50;
 80051f0:	4b85      	ldr	r3, [pc, #532]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80051f2:	2250      	movs	r2, #80	@ 0x50
 80051f4:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x51",2) == 0)			//"LECTURA de parametros de operacion\n\r"
 80051f6:	4988      	ldr	r1, [pc, #544]	@ (8005418 <TransmitReceive_Ble+0x474>)
 80051f8:	4b82      	ldr	r3, [pc, #520]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80051fa:	2202      	movs	r2, #2
 80051fc:	0018      	movs	r0, r3
 80051fe:	f015 fec3 	bl	801af88 <memcmp>
 8005202:	1e03      	subs	r3, r0, #0
 8005204:	d102      	bne.n	800520c <TransmitReceive_Ble+0x268>
			 codeTX = 0x51;
 8005206:	4b80      	ldr	r3, [pc, #512]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005208:	2251      	movs	r2, #81	@ 0x51
 800520a:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x46",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 800520c:	4983      	ldr	r1, [pc, #524]	@ (800541c <TransmitReceive_Ble+0x478>)
 800520e:	4b7d      	ldr	r3, [pc, #500]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005210:	2202      	movs	r2, #2
 8005212:	0018      	movs	r0, r3
 8005214:	f015 feb8 	bl	801af88 <memcmp>
 8005218:	1e03      	subs	r3, r0, #0
 800521a:	d102      	bne.n	8005222 <TransmitReceive_Ble+0x27e>
			 codeTX = 0x46;
 800521c:	4b7a      	ldr	r3, [pc, #488]	@ (8005408 <TransmitReceive_Ble+0x464>)
 800521e:	2246      	movs	r2, #70	@ 0x46
 8005220:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x49",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005222:	497f      	ldr	r1, [pc, #508]	@ (8005420 <TransmitReceive_Ble+0x47c>)
 8005224:	4b77      	ldr	r3, [pc, #476]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005226:	2202      	movs	r2, #2
 8005228:	0018      	movs	r0, r3
 800522a:	f015 fead 	bl	801af88 <memcmp>
 800522e:	1e03      	subs	r3, r0, #0
 8005230:	d102      	bne.n	8005238 <TransmitReceive_Ble+0x294>
			 codeTX = 0x49;
 8005232:	4b75      	ldr	r3, [pc, #468]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005234:	2249      	movs	r2, #73	@ 0x49
 8005236:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x4A",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005238:	497a      	ldr	r1, [pc, #488]	@ (8005424 <TransmitReceive_Ble+0x480>)
 800523a:	4b72      	ldr	r3, [pc, #456]	@ (8005404 <TransmitReceive_Ble+0x460>)
 800523c:	2202      	movs	r2, #2
 800523e:	0018      	movs	r0, r3
 8005240:	f015 fea2 	bl	801af88 <memcmp>
 8005244:	1e03      	subs	r3, r0, #0
 8005246:	d102      	bne.n	800524e <TransmitReceive_Ble+0x2aa>
			 codeTX = 0x4A;
 8005248:	4b6f      	ldr	r3, [pc, #444]	@ (8005408 <TransmitReceive_Ble+0x464>)
 800524a:	224a      	movs	r2, #74	@ 0x4a
 800524c:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x54",2) == 0)			// cdigo de limpieza de logger
 800524e:	4976      	ldr	r1, [pc, #472]	@ (8005428 <TransmitReceive_Ble+0x484>)
 8005250:	4b6c      	ldr	r3, [pc, #432]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005252:	2202      	movs	r2, #2
 8005254:	0018      	movs	r0, r3
 8005256:	f015 fe97 	bl	801af88 <memcmp>
 800525a:	1e03      	subs	r3, r0, #0
 800525c:	d102      	bne.n	8005264 <TransmitReceive_Ble+0x2c0>
			 codeTX = 0x54;
 800525e:	4b6a      	ldr	r3, [pc, #424]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005260:	2254      	movs	r2, #84	@ 0x54
 8005262:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x80",2) == 0)			//"Modificacion de FIRMWARE\n\r"
 8005264:	4971      	ldr	r1, [pc, #452]	@ (800542c <TransmitReceive_Ble+0x488>)
 8005266:	4b67      	ldr	r3, [pc, #412]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005268:	2202      	movs	r2, #2
 800526a:	0018      	movs	r0, r3
 800526c:	f015 fe8c 	bl	801af88 <memcmp>
 8005270:	1e03      	subs	r3, r0, #0
 8005272:	d102      	bne.n	800527a <TransmitReceive_Ble+0x2d6>
	   		 codeTX = 0x80;
 8005274:	4b64      	ldr	r3, [pc, #400]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005276:	2280      	movs	r2, #128	@ 0x80
 8005278:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\xF1\x3D",2) == 0)			// RESPUESTA ENVO DE LOGGER MODULO WIFI
 800527a:	496d      	ldr	r1, [pc, #436]	@ (8005430 <TransmitReceive_Ble+0x48c>)
 800527c:	4b61      	ldr	r3, [pc, #388]	@ (8005404 <TransmitReceive_Ble+0x460>)
 800527e:	2202      	movs	r2, #2
 8005280:	0018      	movs	r0, r3
 8005282:	f015 fe81 	bl	801af88 <memcmp>
 8005286:	1e03      	subs	r3, r0, #0
 8005288:	d102      	bne.n	8005290 <TransmitReceive_Ble+0x2ec>
	   		 codeTX = 0x3D;
 800528a:	4b5f      	ldr	r3, [pc, #380]	@ (8005408 <TransmitReceive_Ble+0x464>)
 800528c:	223d      	movs	r2, #61	@ 0x3d
 800528e:	701a      	strb	r2, [r3, #0]
		  if (memcmp(SerialAnswBLE, "\x40\x55",2) == 0)			// Grabacin de parmetros especificos
 8005290:	4968      	ldr	r1, [pc, #416]	@ (8005434 <TransmitReceive_Ble+0x490>)
 8005292:	4b5c      	ldr	r3, [pc, #368]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005294:	2202      	movs	r2, #2
 8005296:	0018      	movs	r0, r3
 8005298:	f015 fe76 	bl	801af88 <memcmp>
 800529c:	1e03      	subs	r3, r0, #0
 800529e:	d102      	bne.n	80052a6 <TransmitReceive_Ble+0x302>
			 codeTX = 0x55;
 80052a0:	4b59      	ldr	r3, [pc, #356]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80052a2:	2255      	movs	r2, #85	@ 0x55
 80052a4:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x56",2) == 0)			// Ejecucuin de estados
 80052a6:	4964      	ldr	r1, [pc, #400]	@ (8005438 <TransmitReceive_Ble+0x494>)
 80052a8:	4b56      	ldr	r3, [pc, #344]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80052aa:	2202      	movs	r2, #2
 80052ac:	0018      	movs	r0, r3
 80052ae:	f015 fe6b 	bl	801af88 <memcmp>
 80052b2:	1e03      	subs	r3, r0, #0
 80052b4:	d102      	bne.n	80052bc <TransmitReceive_Ble+0x318>
	   		 codeTX = 0x56;
 80052b6:	4b54      	ldr	r3, [pc, #336]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80052b8:	2256      	movs	r2, #86	@ 0x56
 80052ba:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x57",2) == 0)			// lectura de estados
 80052bc:	495f      	ldr	r1, [pc, #380]	@ (800543c <TransmitReceive_Ble+0x498>)
 80052be:	4b51      	ldr	r3, [pc, #324]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80052c0:	2202      	movs	r2, #2
 80052c2:	0018      	movs	r0, r3
 80052c4:	f015 fe60 	bl	801af88 <memcmp>
 80052c8:	1e03      	subs	r3, r0, #0
 80052ca:	d102      	bne.n	80052d2 <TransmitReceive_Ble+0x32e>
	   		 codeTX = 0x57;
 80052cc:	4b4e      	ldr	r3, [pc, #312]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80052ce:	2257      	movs	r2, #87	@ 0x57
 80052d0:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x58",2) == 0)			// CDIGO DE TIEMPO UNIX
 80052d2:	495b      	ldr	r1, [pc, #364]	@ (8005440 <TransmitReceive_Ble+0x49c>)
 80052d4:	4b4b      	ldr	r3, [pc, #300]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80052d6:	2202      	movs	r2, #2
 80052d8:	0018      	movs	r0, r3
 80052da:	f015 fe55 	bl	801af88 <memcmp>
 80052de:	1e03      	subs	r3, r0, #0
 80052e0:	d102      	bne.n	80052e8 <TransmitReceive_Ble+0x344>
	   		 codeTX = 0x58;
 80052e2:	4b49      	ldr	r3, [pc, #292]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80052e4:	2258      	movs	r2, #88	@ 0x58
 80052e6:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x59",2) == 0)			// CDIGO DE ENVO DE GEOLOCALIZACIN
 80052e8:	4956      	ldr	r1, [pc, #344]	@ (8005444 <TransmitReceive_Ble+0x4a0>)
 80052ea:	4b46      	ldr	r3, [pc, #280]	@ (8005404 <TransmitReceive_Ble+0x460>)
 80052ec:	2202      	movs	r2, #2
 80052ee:	0018      	movs	r0, r3
 80052f0:	f015 fe4a 	bl	801af88 <memcmp>
 80052f4:	1e03      	subs	r3, r0, #0
 80052f6:	d102      	bne.n	80052fe <TransmitReceive_Ble+0x35a>
	   		 codeTX = 0x59;
 80052f8:	4b43      	ldr	r3, [pc, #268]	@ (8005408 <TransmitReceive_Ble+0x464>)
 80052fa:	2259      	movs	r2, #89	@ 0x59
 80052fc:	701a      	strb	r2, [r3, #0]
	      if (memcmp(SerialAnswBLE, "\x40\x5A",2) == 0)			// CDIGO DE LECTURA DE GEOLOCALIZACION
 80052fe:	4952      	ldr	r1, [pc, #328]	@ (8005448 <TransmitReceive_Ble+0x4a4>)
 8005300:	4b40      	ldr	r3, [pc, #256]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005302:	2202      	movs	r2, #2
 8005304:	0018      	movs	r0, r3
 8005306:	f015 fe3f 	bl	801af88 <memcmp>
 800530a:	1e03      	subs	r3, r0, #0
 800530c:	d102      	bne.n	8005314 <TransmitReceive_Ble+0x370>
	    	 codeTX = 0x5A;
 800530e:	4b3e      	ldr	r3, [pc, #248]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005310:	225a      	movs	r2, #90	@ 0x5a
 8005312:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5B",2) == 0)			// CDIGO DE LECTURA DE TIEMPO UNIX
 8005314:	494d      	ldr	r1, [pc, #308]	@ (800544c <TransmitReceive_Ble+0x4a8>)
 8005316:	4b3b      	ldr	r3, [pc, #236]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005318:	2202      	movs	r2, #2
 800531a:	0018      	movs	r0, r3
 800531c:	f015 fe34 	bl	801af88 <memcmp>
 8005320:	1e03      	subs	r3, r0, #0
 8005322:	d102      	bne.n	800532a <TransmitReceive_Ble+0x386>
	   		 codeTX = 0x5B;
 8005324:	4b38      	ldr	r3, [pc, #224]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005326:	225b      	movs	r2, #91	@ 0x5b
 8005328:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5C",2) == 0)			// CDIGO DE TIEMPO BCD
 800532a:	4949      	ldr	r1, [pc, #292]	@ (8005450 <TransmitReceive_Ble+0x4ac>)
 800532c:	4b35      	ldr	r3, [pc, #212]	@ (8005404 <TransmitReceive_Ble+0x460>)
 800532e:	2202      	movs	r2, #2
 8005330:	0018      	movs	r0, r3
 8005332:	f015 fe29 	bl	801af88 <memcmp>
 8005336:	1e03      	subs	r3, r0, #0
 8005338:	d102      	bne.n	8005340 <TransmitReceive_Ble+0x39c>
		 	 codeTX = 0x5C;
 800533a:	4b33      	ldr	r3, [pc, #204]	@ (8005408 <TransmitReceive_Ble+0x464>)
 800533c:	225c      	movs	r2, #92	@ 0x5c
 800533e:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x5F",2) == 0)			// CDIGO DE INFORMACION DE RELOJ
 8005340:	4944      	ldr	r1, [pc, #272]	@ (8005454 <TransmitReceive_Ble+0x4b0>)
 8005342:	4b30      	ldr	r3, [pc, #192]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005344:	2202      	movs	r2, #2
 8005346:	0018      	movs	r0, r3
 8005348:	f015 fe1e 	bl	801af88 <memcmp>
 800534c:	1e03      	subs	r3, r0, #0
 800534e:	d102      	bne.n	8005356 <TransmitReceive_Ble+0x3b2>
			  codeTX = 0x5F;
 8005350:	4b2d      	ldr	r3, [pc, #180]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005352:	225f      	movs	r2, #95	@ 0x5f
 8005354:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x62",2) == 0)	 		// CDIGO DE logger tiempo wifi
 8005356:	4940      	ldr	r1, [pc, #256]	@ (8005458 <TransmitReceive_Ble+0x4b4>)
 8005358:	4b2a      	ldr	r3, [pc, #168]	@ (8005404 <TransmitReceive_Ble+0x460>)
 800535a:	2202      	movs	r2, #2
 800535c:	0018      	movs	r0, r3
 800535e:	f015 fe13 	bl	801af88 <memcmp>
 8005362:	1e03      	subs	r3, r0, #0
 8005364:	d102      	bne.n	800536c <TransmitReceive_Ble+0x3c8>
	   		  codeTX = 0x62;
 8005366:	4b28      	ldr	r3, [pc, #160]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005368:	2262      	movs	r2, #98	@ 0x62
 800536a:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x63",2) == 0)		 	// CDIGO DE logger eventos wifi
 800536c:	493b      	ldr	r1, [pc, #236]	@ (800545c <TransmitReceive_Ble+0x4b8>)
 800536e:	4b25      	ldr	r3, [pc, #148]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005370:	2202      	movs	r2, #2
 8005372:	0018      	movs	r0, r3
 8005374:	f015 fe08 	bl	801af88 <memcmp>
 8005378:	1e03      	subs	r3, r0, #0
 800537a:	d102      	bne.n	8005382 <TransmitReceive_Ble+0x3de>
	   		  codeTX = 0x63;
 800537c:	4b22      	ldr	r3, [pc, #136]	@ (8005408 <TransmitReceive_Ble+0x464>)
 800537e:	2263      	movs	r2, #99	@ 0x63
 8005380:	701a      	strb	r2, [r3, #0]
	   	  if (memcmp(SerialAnswBLE, "\x40\x64",2) == 0)		    // Comando para prueba de cargas
 8005382:	4937      	ldr	r1, [pc, #220]	@ (8005460 <TransmitReceive_Ble+0x4bc>)
 8005384:	4b1f      	ldr	r3, [pc, #124]	@ (8005404 <TransmitReceive_Ble+0x460>)
 8005386:	2202      	movs	r2, #2
 8005388:	0018      	movs	r0, r3
 800538a:	f015 fdfd 	bl	801af88 <memcmp>
 800538e:	1e03      	subs	r3, r0, #0
 8005390:	d102      	bne.n	8005398 <TransmitReceive_Ble+0x3f4>
	   		  codeTX = 0x64;
 8005392:	4b1d      	ldr	r3, [pc, #116]	@ (8005408 <TransmitReceive_Ble+0x464>)
 8005394:	2264      	movs	r2, #100	@ 0x64
 8005396:	701a      	strb	r2, [r3, #0]
	   	}// close  if (DevLock == 0x72)

	} //Close if (receivecomplete_Ble)


	if ( ((millis() - TestMessMilis ) >= 8)){     // ya paso 3 segundos
 8005398:	f004 fb36 	bl	8009a08 <millis>
 800539c:	0003      	movs	r3, r0
 800539e:	001a      	movs	r2, r3
 80053a0:	4b30      	ldr	r3, [pc, #192]	@ (8005464 <TransmitReceive_Ble+0x4c0>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b07      	cmp	r3, #7
 80053a8:	d91d      	bls.n	80053e6 <TransmitReceive_Ble+0x442>
		TestMessMilis = millis();
 80053aa:	f004 fb2d 	bl	8009a08 <millis>
 80053ae:	0003      	movs	r3, r0
 80053b0:	001a      	movs	r2, r3
 80053b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005464 <TransmitReceive_Ble+0x4c0>)
 80053b4:	601a      	str	r2, [r3, #0]

		if (keyTx == 0x55){
 80053b6:	4b2c      	ldr	r3, [pc, #176]	@ (8005468 <TransmitReceive_Ble+0x4c4>)
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	2b55      	cmp	r3, #85	@ 0x55
 80053bc:	d102      	bne.n	80053c4 <TransmitReceive_Ble+0x420>
		    asm ("nop");
 80053be:	46c0      	nop			@ (mov r8, r8)
    //	#pragma asm
		    tx_buffer_prep ();
 80053c0:	f008 fc2a 	bl	800dc18 <tx_buffer_prep>
    //	#pragma endasm
			}
		if (keyTx == 0x55){
 80053c4:	4b28      	ldr	r3, [pc, #160]	@ (8005468 <TransmitReceive_Ble+0x4c4>)
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	2b55      	cmp	r3, #85	@ 0x55
 80053ca:	d10c      	bne.n	80053e6 <TransmitReceive_Ble+0x442>
		    asm ("nop");
 80053cc:	46c0      	nop			@ (mov r8, r8)
			SerializeString2(ImberaProtocolBuffer, sizeTX);
 80053ce:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <TransmitReceive_Ble+0x450>)
 80053d0:	781a      	ldrb	r2, [r3, #0]
 80053d2:	4b07      	ldr	r3, [pc, #28]	@ (80053f0 <TransmitReceive_Ble+0x44c>)
 80053d4:	0011      	movs	r1, r2
 80053d6:	0018      	movs	r0, r3
 80053d8:	f7ff fc4c 	bl	8004c74 <SerializeString2>
			i_++;
 80053dc:	1dbb      	adds	r3, r7, #6
 80053de:	781a      	ldrb	r2, [r3, #0]
 80053e0:	1dbb      	adds	r3, r7, #6
 80053e2:	3201      	adds	r2, #1
 80053e4:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80053e6:	46c0      	nop			@ (mov r8, r8)
 80053e8:	46bd      	mov	sp, r7
 80053ea:	b002      	add	sp, #8
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	46c0      	nop			@ (mov r8, r8)
 80053f0:	20001ef4 	.word	0x20001ef4
 80053f4:	20001eee 	.word	0x20001eee
 80053f8:	200021cd 	.word	0x200021cd
 80053fc:	200021cf 	.word	0x200021cf
 8005400:	0801b3cc 	.word	0x0801b3cc
 8005404:	20000a18 	.word	0x20000a18
 8005408:	20001ee0 	.word	0x20001ee0
 800540c:	0801b3d0 	.word	0x0801b3d0
 8005410:	0801b3d4 	.word	0x0801b3d4
 8005414:	0801b3d8 	.word	0x0801b3d8
 8005418:	0801b3dc 	.word	0x0801b3dc
 800541c:	0801b3e0 	.word	0x0801b3e0
 8005420:	0801b3e4 	.word	0x0801b3e4
 8005424:	0801b3e8 	.word	0x0801b3e8
 8005428:	0801b3ec 	.word	0x0801b3ec
 800542c:	0801b3b4 	.word	0x0801b3b4
 8005430:	0801b3bc 	.word	0x0801b3bc
 8005434:	0801b3f0 	.word	0x0801b3f0
 8005438:	0801b3f4 	.word	0x0801b3f4
 800543c:	0801b3f8 	.word	0x0801b3f8
 8005440:	0801b3fc 	.word	0x0801b3fc
 8005444:	0801b400 	.word	0x0801b400
 8005448:	0801b404 	.word	0x0801b404
 800544c:	0801b408 	.word	0x0801b408
 8005450:	0801b3b0 	.word	0x0801b3b0
 8005454:	0801b40c 	.word	0x0801b40c
 8005458:	0801b410 	.word	0x0801b410
 800545c:	0801b414 	.word	0x0801b414
 8005460:	0801b418 	.word	0x0801b418
 8005464:	200003dc 	.word	0x200003dc
 8005468:	20001ed5 	.word	0x20001ed5

0800546c <Read_Inpunts_ble>:



//------------------------------------------------------------------------------------------------
void	Read_Inpunts_ble()
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
	if (tick_1ms == 1)						//Manuel., checa el tick, cada 1ms
 8005470:	4b1f      	ldr	r3, [pc, #124]	@ (80054f0 <Read_Inpunts_ble+0x84>)
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d037      	beq.n	80054e8 <Read_Inpunts_ble+0x7c>
		{
			// Manuel, lee la linea de entrada 1 "STAT"
			if	(HAL_GPIO_ReadPin(GPIOB,PFULLDEF_STAT_VB))
 8005478:	2380      	movs	r3, #128	@ 0x80
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	4a1d      	ldr	r2, [pc, #116]	@ (80054f4 <Read_Inpunts_ble+0x88>)
 800547e:	0019      	movs	r1, r3
 8005480:	0010      	movs	r0, r2
 8005482:	f00e f94d 	bl	8013720 <HAL_GPIO_ReadPin>
 8005486:	1e03      	subs	r3, r0, #0
 8005488:	d017      	beq.n	80054ba <Read_Inpunts_ble+0x4e>
				{
					if (CntDebInp1 <= 50)
 800548a:	4b1b      	ldr	r3, [pc, #108]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	2b32      	cmp	r3, #50	@ 0x32
 8005490:	d805      	bhi.n	800549e <Read_Inpunts_ble+0x32>
						CntDebInp1++;
 8005492:	4b19      	ldr	r3, [pc, #100]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	3301      	adds	r3, #1
 8005498:	b2da      	uxtb	r2, r3
 800549a:	4b17      	ldr	r3, [pc, #92]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 800549c:	701a      	strb	r2, [r3, #0]
					if (CntDebInp1==50)
 800549e:	4b16      	ldr	r3, [pc, #88]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	2b32      	cmp	r3, #50	@ 0x32
 80054a4:	d120      	bne.n	80054e8 <Read_Inpunts_ble+0x7c>
						{
							device_conected = 1;
 80054a6:	4b15      	ldr	r3, [pc, #84]	@ (80054fc <Read_Inpunts_ble+0x90>)
 80054a8:	2201      	movs	r2, #1
 80054aa:	701a      	strb	r2, [r3, #0]
							CntDebInp1 = 51;
 80054ac:	4b12      	ldr	r3, [pc, #72]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054ae:	2233      	movs	r2, #51	@ 0x33
 80054b0:	701a      	strb	r2, [r3, #0]
							statComFlag = 255;
 80054b2:	4b13      	ldr	r3, [pc, #76]	@ (8005500 <Read_Inpunts_ble+0x94>)
 80054b4:	22ff      	movs	r2, #255	@ 0xff
 80054b6:	701a      	strb	r2, [r3, #0]
					CntDebInp1 = 0;
					statComFlag = 0;
				}
			}
		}
}
 80054b8:	e016      	b.n	80054e8 <Read_Inpunts_ble+0x7c>
				if (CntDebInp1 >= 1)
 80054ba:	4b0f      	ldr	r3, [pc, #60]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d005      	beq.n	80054ce <Read_Inpunts_ble+0x62>
					CntDebInp1--;
 80054c2:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	3b01      	subs	r3, #1
 80054c8:	b2da      	uxtb	r2, r3
 80054ca:	4b0b      	ldr	r3, [pc, #44]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054cc:	701a      	strb	r2, [r3, #0]
				if (CntDebInp1==1)
 80054ce:	4b0a      	ldr	r3, [pc, #40]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d108      	bne.n	80054e8 <Read_Inpunts_ble+0x7c>
					device_conected = 0;
 80054d6:	4b09      	ldr	r3, [pc, #36]	@ (80054fc <Read_Inpunts_ble+0x90>)
 80054d8:	2200      	movs	r2, #0
 80054da:	701a      	strb	r2, [r3, #0]
					CntDebInp1 = 0;
 80054dc:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <Read_Inpunts_ble+0x8c>)
 80054de:	2200      	movs	r2, #0
 80054e0:	701a      	strb	r2, [r3, #0]
					statComFlag = 0;
 80054e2:	4b07      	ldr	r3, [pc, #28]	@ (8005500 <Read_Inpunts_ble+0x94>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	701a      	strb	r2, [r3, #0]
}
 80054e8:	46c0      	nop			@ (mov r8, r8)
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	200008d8 	.word	0x200008d8
 80054f4:	50000400 	.word	0x50000400
 80054f8:	200003d8 	.word	0x200003d8
 80054fc:	200008dc 	.word	0x200008dc
 8005500:	200021ce 	.word	0x200021ce

08005504 <WaitSerAnsw_Ble_func>:

//--------------------------------------------------------------------------------------------------------
void WaitSerAnsw_Ble_func (uint8_t valParamItem)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	0002      	movs	r2, r0
 800550c:	1dfb      	adds	r3, r7, #7
 800550e:	701a      	strb	r2, [r3, #0]
	WaitSerAnsw_Ble = 0;
 8005510:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <WaitSerAnsw_Ble_func+0x24>)
 8005512:	2200      	movs	r2, #0
 8005514:	701a      	strb	r2, [r3, #0]
	ParamItem = valParamItem;
 8005516:	1dfb      	adds	r3, r7, #7
 8005518:	781a      	ldrb	r2, [r3, #0]
 800551a:	4b04      	ldr	r3, [pc, #16]	@ (800552c <WaitSerAnsw_Ble_func+0x28>)
 800551c:	601a      	str	r2, [r3, #0]
}
 800551e:	46c0      	nop			@ (mov r8, r8)
 8005520:	46bd      	mov	sp, r7
 8005522:	b002      	add	sp, #8
 8005524:	bd80      	pop	{r7, pc}
 8005526:	46c0      	nop			@ (mov r8, r8)
 8005528:	200003d1 	.word	0x200003d1
 800552c:	20000000 	.word	0x20000000

08005530 <grabacion_exitosa_handshake>:

void grabacion_exitosa_handshake (void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
	Bloque_handshake[comando1] =	0xF1;	//mov		comando1,#$F1
 8005534:	4b04      	ldr	r3, [pc, #16]	@ (8005548 <grabacion_exitosa_handshake+0x18>)
 8005536:	22f1      	movs	r2, #241	@ 0xf1
 8005538:	701a      	strb	r2, [r3, #0]
	Bloque_handshake[comando2] =	0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800553a:	4b03      	ldr	r3, [pc, #12]	@ (8005548 <grabacion_exitosa_handshake+0x18>)
 800553c:	223d      	movs	r2, #61	@ 0x3d
 800553e:	705a      	strb	r2, [r3, #1]
}
 8005540:	46c0      	nop			@ (mov r8, r8)
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	20001e9c 	.word	0x20001e9c

0800554c <manda_transmision>:

void manda_transmision (void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
	pointTx = &Bloque_handshake[comando1];
 8005550:	4b0b      	ldr	r3, [pc, #44]	@ (8005580 <manda_transmision+0x34>)
 8005552:	4a0c      	ldr	r2, [pc, #48]	@ (8005584 <manda_transmision+0x38>)
 8005554:	601a      	str	r2, [r3, #0]
	pointInitTx = &Bloque_handshake[comando1];
 8005556:	4b0c      	ldr	r3, [pc, #48]	@ (8005588 <manda_transmision+0x3c>)
 8005558:	4a0a      	ldr	r2, [pc, #40]	@ (8005584 <manda_transmision+0x38>)
 800555a:	601a      	str	r2, [r3, #0]
	pointEndTx = &Bloque_handshake [comando2];
 800555c:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <manda_transmision+0x40>)
 800555e:	4a0c      	ldr	r2, [pc, #48]	@ (8005590 <manda_transmision+0x44>)
 8005560:	601a      	str	r2, [r3, #0]
	blockSizeTX = 2;
 8005562:	4b0c      	ldr	r3, [pc, #48]	@ (8005594 <manda_transmision+0x48>)
 8005564:	2202      	movs	r2, #2
 8005566:	701a      	strb	r2, [r3, #0]
	flagsTX [3] = 1;
 8005568:	4b0b      	ldr	r3, [pc, #44]	@ (8005598 <manda_transmision+0x4c>)
 800556a:	2201      	movs	r2, #1
 800556c:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;						// listo para mandar transmisin
 800556e:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <manda_transmision+0x50>)
 8005570:	2255      	movs	r2, #85	@ 0x55
 8005572:	701a      	strb	r2, [r3, #0]
	codeTX = 0x00;
 8005574:	4b0a      	ldr	r3, [pc, #40]	@ (80055a0 <manda_transmision+0x54>)
 8005576:	2200      	movs	r2, #0
 8005578:	701a      	strb	r2, [r3, #0]

}
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	20001ed0 	.word	0x20001ed0
 8005584:	20001e9c 	.word	0x20001e9c
 8005588:	20001ec8 	.word	0x20001ec8
 800558c:	20001ecc 	.word	0x20001ecc
 8005590:	20001e9d 	.word	0x20001e9d
 8005594:	20001eec 	.word	0x20001eec
 8005598:	20001ed8 	.word	0x20001ed8
 800559c:	20001ed5 	.word	0x20001ed5
 80055a0:	20001ee0 	.word	0x20001ee0

080055a4 <bootloader>:
#include "main.h"
#include "customMain.h"



void bootloader (void){
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055aa:	b672      	cpsid	i
}
 80055ac:	46c0      	nop			@ (mov r8, r8)
//	//while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, direccion_fw, buffer_recepcion) != HAL_OK);
//	while(HAL_FLASH_Lock()!=  HAL_OK );

    // Desbloquea el controlador FLASH

	void (*app_reset_handler) (void) = (void*) (*(volatile uint32_t *) (0x0801F000 + 4));
 80055ae:	4b04      	ldr	r3, [pc, #16]	@ (80055c0 <bootloader+0x1c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	607b      	str	r3, [r7, #4]
    //__set_MSP((*(volatile uint32_t *)(0x0801E800)) );0x801E800
	app_reset_handler();
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4798      	blx	r3
}
 80055b8:	46c0      	nop			@ (mov r8, r8)
 80055ba:	46bd      	mov	sp, r7
 80055bc:	b002      	add	sp, #8
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	0801f004 	.word	0x0801f004

080055c4 <main10>:

// rutina refrigera Adaptada CTOF Completa ..............


//***************************** Traduccion Completa *******************************************
void main10(void){
 80055c4:	b580      	push	{r7, lr}
 80055c6:	af00      	add	r7, sp, #0
		//Operacion exlusiva para el control SW Display i2c
		if(!portX[dp_sw]){
 80055c8:	4b5f      	ldr	r3, [pc, #380]	@ (8005748 <main10+0x184>)
 80055ca:	785b      	ldrb	r3, [r3, #1]
 80055cc:	2201      	movs	r2, #1
 80055ce:	4053      	eors	r3, r2
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d106      	bne.n	80055e4 <main10+0x20>
			goto	put_dp_sw_low;
		}
		HAL_GPIO_WritePin(PFULLDEF_dp_sw, GPIO_PIN_SET);        //28-May-2024:  Enciende DPY I2C
 80055d6:	4b5d      	ldr	r3, [pc, #372]	@ (800574c <main10+0x188>)
 80055d8:	2201      	movs	r2, #1
 80055da:	2108      	movs	r1, #8
 80055dc:	0018      	movs	r0, r3
 80055de:	f00e f8bc 	bl	801375a <HAL_GPIO_WritePin>
		goto	end_dp_sw;			//jra		end_dp_sw
 80055e2:	e006      	b.n	80055f2 <main10+0x2e>
			goto	put_dp_sw_low;
 80055e4:	46c0      	nop			@ (mov r8, r8)
put_dp_sw_low:
		HAL_GPIO_WritePin(PFULLDEF_dp_sw, GPIO_PIN_RESET);      //28-May-2024:  Apaga DPY I2C
 80055e6:	4b59      	ldr	r3, [pc, #356]	@ (800574c <main10+0x188>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	2108      	movs	r1, #8
 80055ec:	0018      	movs	r0, r3
 80055ee:	f00e f8b4 	bl	801375a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 1 40A			J7:2....PA5: Compresor
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//(1)Operacion exlusiva para el compresor
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 80055f2:	4b57      	ldr	r3, [pc, #348]	@ (8005750 <main10+0x18c>)
 80055f4:	225b      	movs	r2, #91	@ 0x5b
 80055f6:	5c9b      	ldrb	r3, [r3, r2]
 80055f8:	001a      	movs	r2, r3
 80055fa:	2310      	movs	r3, #16
 80055fc:	4013      	ands	r3, r2
 80055fe:	d007      	beq.n	8005610 <main10+0x4c>
				goto	noModlog_00;
		}
		if(!portX[rel_dh]){
 8005600:	4b51      	ldr	r3, [pc, #324]	@ (8005748 <main10+0x184>)
 8005602:	791b      	ldrb	r3, [r3, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	4053      	eors	r3, r2
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d009      	beq.n	8005622 <main10+0x5e>
			goto	put_rel_co_low;
 800560e:	e013      	b.n	8005638 <main10+0x74>
				goto	noModlog_00;
 8005610:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_co_high;		//jra		put_rel_co_high
noModlog_00:
		if(!portX[rel_co]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 8005612:	4b4d      	ldr	r3, [pc, #308]	@ (8005748 <main10+0x184>)
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	2201      	movs	r2, #1
 8005618:	4053      	eors	r3, r2
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10a      	bne.n	8005636 <main10+0x72>
			goto	put_rel_co_low;
		}
put_rel_co_high:
 8005620:	e000      	b.n	8005624 <main10+0x60>
		goto	put_rel_co_high;		//jra		put_rel_co_high
 8005622:	46c0      	nop			@ (mov r8, r8)
		  HAL_GPIO_WritePin(PFULLDEF_rel_co, GPIO_PIN_SET);        //28-May-2024:  Enciende compresor
 8005624:	2380      	movs	r3, #128	@ 0x80
 8005626:	0099      	lsls	r1, r3, #2
 8005628:	23a0      	movs	r3, #160	@ 0xa0
 800562a:	05db      	lsls	r3, r3, #23
 800562c:	2201      	movs	r2, #1
 800562e:	0018      	movs	r0, r3
 8005630:	f00e f893 	bl	801375a <HAL_GPIO_WritePin>
		  goto		end_rel_co;		//jra		end_rel_co
 8005634:	e008      	b.n	8005648 <main10+0x84>
			goto	put_rel_co_low;
 8005636:	46c0      	nop			@ (mov r8, r8)
put_rel_co_low:
		  HAL_GPIO_WritePin(PFULLDEF_rel_co, GPIO_PIN_RESET);      //28-May-2024:  Apaga compresor
 8005638:	2380      	movs	r3, #128	@ 0x80
 800563a:	0099      	lsls	r1, r3, #2
 800563c:	23a0      	movs	r3, #160	@ 0xa0
 800563e:	05db      	lsls	r3, r3, #23
 8005640:	2200      	movs	r2, #0
 8005642:	0018      	movs	r0, r3
 8005644:	f00e f889 	bl	801375a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 4 10A				J7:4....PE6: Aux./Luz
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(2)Operacion exlusiva para  Aux.Luz				-----Manuel 10-Mar-2022: Para ADaptar pines
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 8005648:	4b41      	ldr	r3, [pc, #260]	@ (8005750 <main10+0x18c>)
 800564a:	225b      	movs	r2, #91	@ 0x5b
 800564c:	5c9b      	ldrb	r3, [r3, r2]
 800564e:	001a      	movs	r2, r3
 8005650:	2310      	movs	r3, #16
 8005652:	4013      	ands	r3, r2
 8005654:	d007      	beq.n	8005666 <main10+0xa2>
			goto	noModlog_01;
		}
		if(!portX[rel_co]){
 8005656:	4b3c      	ldr	r3, [pc, #240]	@ (8005748 <main10+0x184>)
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	2201      	movs	r2, #1
 800565c:	4053      	eors	r3, r2
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d009      	beq.n	8005678 <main10+0xb4>
			goto	put_rel_lz_low;
 8005664:	e012      	b.n	800568c <main10+0xc8>
			goto	noModlog_01;
 8005666:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_lz_high;		//jra		put_rel_co_high
noModlog_01:
		if(!portX[rel_lz]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 8005668:	4b37      	ldr	r3, [pc, #220]	@ (8005748 <main10+0x184>)
 800566a:	789b      	ldrb	r3, [r3, #2]
 800566c:	2201      	movs	r2, #1
 800566e:	4053      	eors	r3, r2
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d109      	bne.n	800568a <main10+0xc6>
			goto	put_rel_lz_low;
		}
put_rel_lz_high:
 8005676:	e000      	b.n	800567a <main10+0xb6>
		goto	put_rel_lz_high;		//jra		put_rel_co_high
 8005678:	46c0      	nop			@ (mov r8, r8)
		HAL_GPIO_WritePin(PFULLDEF_rel_lz, GPIO_PIN_SET);        //28-May-2024:  Enciende  Aux.Luz
 800567a:	2380      	movs	r3, #128	@ 0x80
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4833      	ldr	r0, [pc, #204]	@ (800574c <main10+0x188>)
 8005680:	2201      	movs	r2, #1
 8005682:	0019      	movs	r1, r3
 8005684:	f00e f869 	bl	801375a <HAL_GPIO_WritePin>
		goto		end_rel_lz;		//jra		end_rel_co
 8005688:	e007      	b.n	800569a <main10+0xd6>
			goto	put_rel_lz_low;
 800568a:	46c0      	nop			@ (mov r8, r8)
put_rel_lz_low:
		HAL_GPIO_WritePin(PFULLDEF_rel_lz, GPIO_PIN_RESET);      //28-May-2024:  Apaga  Aux.Luz
 800568c:	2380      	movs	r3, #128	@ 0x80
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	482e      	ldr	r0, [pc, #184]	@ (800574c <main10+0x188>)
 8005692:	2200      	movs	r2, #0
 8005694:	0019      	movs	r1, r3
 8005696:	f00e f860 	bl	801375a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 2 40A     J7:1....PA2: Ventilador o segundo Compresor
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(3)Operacion exlusiva para Ventilador			-----Manuel 10-Mar-2022: Para ADaptar pines
		if(!portX[rel_fn]){
 800569a:	4b2b      	ldr	r3, [pc, #172]	@ (8005748 <main10+0x184>)
 800569c:	78db      	ldrb	r3, [r3, #3]
 800569e:	2201      	movs	r2, #1
 80056a0:	4053      	eors	r3, r2
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d108      	bne.n	80056ba <main10+0xf6>
			goto	put_rel_fn_low;
		}
		HAL_GPIO_WritePin(PFULLDEF_rel_fn, GPIO_PIN_SET);        //28-May-2024:  Enciende Ventilador
 80056a8:	2380      	movs	r3, #128	@ 0x80
 80056aa:	0059      	lsls	r1, r3, #1
 80056ac:	23a0      	movs	r3, #160	@ 0xa0
 80056ae:	05db      	lsls	r3, r3, #23
 80056b0:	2201      	movs	r2, #1
 80056b2:	0018      	movs	r0, r3
 80056b4:	f00e f851 	bl	801375a <HAL_GPIO_WritePin>
		goto		end_rel_fn;		//jra		end_rel_fn
 80056b8:	e008      	b.n	80056cc <main10+0x108>
			goto	put_rel_fn_low;
 80056ba:	46c0      	nop			@ (mov r8, r8)
put_rel_fn_low:
		HAL_GPIO_WritePin(PFULLDEF_rel_fn, GPIO_PIN_RESET);      //28-May-2024:  Apaga Ventilador
 80056bc:	2380      	movs	r3, #128	@ 0x80
 80056be:	0059      	lsls	r1, r3, #1
 80056c0:	23a0      	movs	r3, #160	@ 0xa0
 80056c2:	05db      	lsls	r3, r3, #23
 80056c4:	2200      	movs	r2, #0
 80056c6:	0018      	movs	r0, r3
 80056c8:	f00e f847 	bl	801375a <HAL_GPIO_WritePin>

//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
//;			Relevador 3 20A		J7:3....PE7: Deshielo
//;-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
		//;(4)Operacion exlusiva para Deshielo
		cntproc++;
 80056cc:	4b21      	ldr	r3, [pc, #132]	@ (8005754 <main10+0x190>)
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	3301      	adds	r3, #1
 80056d2:	b2da      	uxtb	r2, r3
 80056d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005754 <main10+0x190>)
 80056d6:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[logicos2],modLogic)){
 80056d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005750 <main10+0x18c>)
 80056da:	225b      	movs	r2, #91	@ 0x5b
 80056dc:	5c9b      	ldrb	r3, [r3, r2]
 80056de:	001a      	movs	r2, r3
 80056e0:	2310      	movs	r3, #16
 80056e2:	4013      	ands	r3, r2
 80056e4:	d007      	beq.n	80056f6 <main10+0x132>
			goto	noModlog_02;
		}
		if(!portX[rel_lz]){
 80056e6:	4b18      	ldr	r3, [pc, #96]	@ (8005748 <main10+0x184>)
 80056e8:	789b      	ldrb	r3, [r3, #2]
 80056ea:	2201      	movs	r2, #1
 80056ec:	4053      	eors	r3, r2
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d009      	beq.n	8005708 <main10+0x144>
			goto	put_rel_dh_low;
 80056f4:	e010      	b.n	8005718 <main10+0x154>
			goto	noModlog_02;
 80056f6:	46c0      	nop			@ (mov r8, r8)
		}
		goto	put_rel_dh_high;		//jra		put_rel_co_high
noModlog_02:
		if(!portX[rel_dh]){				//;RM_20220622 Cambio de puerto para compresor en PCB V3
 80056f8:	4b13      	ldr	r3, [pc, #76]	@ (8005748 <main10+0x184>)
 80056fa:	791b      	ldrb	r3, [r3, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	4053      	eors	r3, r2
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d107      	bne.n	8005716 <main10+0x152>
			goto	put_rel_dh_low;
		}
put_rel_dh_high:
 8005706:	e000      	b.n	800570a <main10+0x146>
		goto	put_rel_dh_high;		//jra		put_rel_co_high
 8005708:	46c0      	nop			@ (mov r8, r8)
//		if(!GetRegFlagState(cntproc,0)){			//btjf		cntproc,#0,put_rel_dh_low;		/ El contador de procesos esta en un valor non?
//			goto	put_rel_dh_low;
//		}
		HAL_TIM_PWM_Start (&htim1,TIM_CHANNEL_3);
 800570a:	4b13      	ldr	r3, [pc, #76]	@ (8005758 <main10+0x194>)
 800570c:	2108      	movs	r1, #8
 800570e:	0018      	movs	r0, r3
 8005710:	f012 fdd4 	bl	80182bc <HAL_TIM_PWM_Start>
//		HAL_GPIO_WritePin(PFULLDEF_rel_dh, GPIO_PIN_SET);        //bset		PE_ODR,#rel_dh;	/ Borra el puerto para generar tono   ;RM_20220622 Cambio de puerto para deshielo en PCB V3   RM_20230208 Equipo peafiel relevador de deshielo es de lmpara
		goto		end_rel_dh;		//jra		end_rel_co
 8005714:	e005      	b.n	8005722 <main10+0x15e>
			goto	put_rel_dh_low;
 8005716:	46c0      	nop			@ (mov r8, r8)
put_rel_dh_low:
		HAL_TIM_PWM_Stop (&htim1,TIM_CHANNEL_3);
 8005718:	4b0f      	ldr	r3, [pc, #60]	@ (8005758 <main10+0x194>)
 800571a:	2108      	movs	r1, #8
 800571c:	0018      	movs	r0, r3
 800571e:	f012 feaf 	bl	8018480 <HAL_TIM_PWM_Stop>
//		HAL_GPIO_WritePin(PFULLDEF_rel_dh, GPIO_PIN_RESET);      /// Borra el puerto para generar tono  ;RM_20220622 Cambio de puerto para deshielo en PCB V3    RM_20230208 Equipo peafiel relevador de deshielo es de lmpara
end_rel_dh:


	//;----------------------------
	cntbase++;			// Incrementa contador base
 8005722:	4b0e      	ldr	r3, [pc, #56]	@ (800575c <main10+0x198>)
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	3301      	adds	r3, #1
 8005728:	b2da      	uxtb	r2, r3
 800572a:	4b0c      	ldr	r3, [pc, #48]	@ (800575c <main10+0x198>)
 800572c:	701a      	strb	r2, [r3, #0]
    if (cntbase >= 40){
 800572e:	4b0b      	ldr	r3, [pc, #44]	@ (800575c <main10+0x198>)
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	2b27      	cmp	r3, #39	@ 0x27
 8005734:	d904      	bls.n	8005740 <main10+0x17c>
        asm ("nop");
 8005736:	46c0      	nop			@ (mov r8, r8)
        asm ("nop");
 8005738:	46c0      	nop			@ (mov r8, r8)
    	cntbase =0;			// Inicia una nueva centsima//Manuel 03-Mar-2022	 80;				// Ya cont 80 octavos de milsima?
 800573a:	4b08      	ldr	r3, [pc, #32]	@ (800575c <main10+0x198>)
 800573c:	2200      	movs	r2, #0
 800573e:	701a      	strb	r2, [r3, #0]
    }
	//;----------
}
 8005740:	46c0      	nop			@ (mov r8, r8)
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	46c0      	nop			@ (mov r8, r8)
 8005748:	20000b74 	.word	0x20000b74
 800574c:	50000800 	.word	0x50000800
 8005750:	200000b8 	.word	0x200000b8
 8005754:	20000b64 	.word	0x20000b64
 8005758:	20000548 	.word	0x20000548
 800575c:	20000bda 	.word	0x20000bda

08005760 <retardoDeActuadores>:

//***************************** Traduccion Completa *******************************************
void retardoDeActuadores(void){
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
		//Revisa el retardo para encender COMPRESOR por cruece por cero
			if(!GPIOR0[f_comp]){						//btjf  	GPIOR0,#f_comp,revisa_ret_comp_00          ;//Debe prenderse el COMPRESOR?
 8005764:	4b46      	ldr	r3, [pc, #280]	@ (8005880 <retardoDeActuadores+0x120>)
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	2201      	movs	r2, #1
 800576a:	4053      	eors	r3, r2
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d114      	bne.n	800579c <retardoDeActuadores+0x3c>
				goto 	revisa_ret_comp_00;
			}
			if(cruze_por_cero[1]){			//btjt   cruze_por_cero,#1,dec_retcz_comp          ;//SI, Si ya arranco el cruce solo decrementa
 8005772:	4b44      	ldr	r3, [pc, #272]	@ (8005884 <retardoDeActuadores+0x124>)
 8005774:	785b      	ldrb	r3, [r3, #1]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10a      	bne.n	8005790 <retardoDeActuadores+0x30>
				goto	dec_retcz_comp;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,revisa_ret_deshielo   ;//Espera a detectar cruce por cero
 800577a:	4b42      	ldr	r3, [pc, #264]	@ (8005884 <retardoDeActuadores+0x124>)
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	2201      	movs	r2, #1
 8005780:	4053      	eors	r3, r2
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10e      	bne.n	80057a6 <retardoDeActuadores+0x46>
				goto	revisa_ret_deshielo;
			}
			cruze_por_cero[1] = 1;			//bset    cruze_por_cero,#1                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005788:	4b3e      	ldr	r3, [pc, #248]	@ (8005884 <retardoDeActuadores+0x124>)
 800578a:	2201      	movs	r2, #1
 800578c:	705a      	strb	r2, [r3, #1]
 800578e:	e000      	b.n	8005792 <retardoDeActuadores+0x32>
				goto	dec_retcz_comp;
 8005790:	46c0      	nop			@ (mov r8, r8)
dec_retcz_comp:
			decwreg(&retzc_ms_compresor);		//	ldw			X,#retzc_ms_compresor   ;//Decrementa cada 1ms los retardos
 8005792:	4b3d      	ldr	r3, [pc, #244]	@ (8005888 <retardoDeActuadores+0x128>)
 8005794:	0018      	movs	r0, r3
 8005796:	f001 ff3e 	bl	8007616 <decwreg>
			goto	revisa_ret_deshielo;		//	jra     revisa_ret_deshielo
 800579a:	e005      	b.n	80057a8 <retardoDeActuadores+0x48>
				goto 	revisa_ret_comp_00;
 800579c:	46c0      	nop			@ (mov r8, r8)

revisa_ret_comp_00:
			cruze_por_cero[1] = 0;			//	;bres    cruze_por_cero,#1                        ;//Limpia bandera
 800579e:	4b39      	ldr	r3, [pc, #228]	@ (8005884 <retardoDeActuadores+0x124>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	705a      	strb	r2, [r3, #1]
 80057a4:	e000      	b.n	80057a8 <retardoDeActuadores+0x48>
				goto	revisa_ret_deshielo;
 80057a6:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_deshielo:			//Revisa el retardo para encender DESHILEO por cruece por cero
			if(!GPIOR0[f_dh]){						//btjf  	GPIOR0,#f_dh,revisa_ret_desh_00            ;//Debe prenderse el DESHIELO?
 80057a8:	4b35      	ldr	r3, [pc, #212]	@ (8005880 <retardoDeActuadores+0x120>)
 80057aa:	785b      	ldrb	r3, [r3, #1]
 80057ac:	2201      	movs	r2, #1
 80057ae:	4053      	eors	r3, r2
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d114      	bne.n	80057e0 <retardoDeActuadores+0x80>
				goto 	revisa_ret_desh_00;
			}
			if(cruze_por_cero[2]){			//btjt   cruze_por_cero,#2,dec_retcz_desh          ;//SI, Si ya arranco el cruce solo decrementa
 80057b6:	4b33      	ldr	r3, [pc, #204]	@ (8005884 <retardoDeActuadores+0x124>)
 80057b8:	789b      	ldrb	r3, [r3, #2]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d10a      	bne.n	80057d4 <retardoDeActuadores+0x74>
				goto	dec_retcz_desh;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,revisa_ret_ventilador ;//Espera a detectar cruce por cero
 80057be:	4b31      	ldr	r3, [pc, #196]	@ (8005884 <retardoDeActuadores+0x124>)
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	2201      	movs	r2, #1
 80057c4:	4053      	eors	r3, r2
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10e      	bne.n	80057ea <retardoDeActuadores+0x8a>
				goto	revisa_ret_ventilador;
			}
			cruze_por_cero[2] = 1;			//		bset    cruze_por_cero,#2                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 80057cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005884 <retardoDeActuadores+0x124>)
 80057ce:	2201      	movs	r2, #1
 80057d0:	709a      	strb	r2, [r3, #2]
 80057d2:	e000      	b.n	80057d6 <retardoDeActuadores+0x76>
				goto	dec_retcz_desh;
 80057d4:	46c0      	nop			@ (mov r8, r8)
dec_retcz_desh:
			decwreg(&retzc_ms_deshielo);		//	ldw			X,#retzc_ms_deshielo   ;//Decrementa cada 1ms los retardos
 80057d6:	4b2d      	ldr	r3, [pc, #180]	@ (800588c <retardoDeActuadores+0x12c>)
 80057d8:	0018      	movs	r0, r3
 80057da:	f001 ff1c 	bl	8007616 <decwreg>
			goto	revisa_ret_ventilador;		//
 80057de:	e005      	b.n	80057ec <retardoDeActuadores+0x8c>
				goto 	revisa_ret_desh_00;
 80057e0:	46c0      	nop			@ (mov r8, r8)

revisa_ret_desh_00:
			cruze_por_cero[2] = 0;			//		bres    cruze_por_cero,#2                        ;//Limpia bandera
 80057e2:	4b28      	ldr	r3, [pc, #160]	@ (8005884 <retardoDeActuadores+0x124>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	709a      	strb	r2, [r3, #2]
 80057e8:	e000      	b.n	80057ec <retardoDeActuadores+0x8c>
				goto	revisa_ret_ventilador;
 80057ea:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_ventilador:      ;//Revisa el retardo para encender VENTILADOR por cruece por cero
			if(!GPIOR1[f_fan]){						// btjf  	GPIOR1,#f_fan,revisa_ret_vent_00            ;//Debe prenderse el DESHIELO?
 80057ec:	4b28      	ldr	r3, [pc, #160]	@ (8005890 <retardoDeActuadores+0x130>)
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	2201      	movs	r2, #1
 80057f2:	4053      	eors	r3, r2
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d114      	bne.n	8005824 <retardoDeActuadores+0xc4>
				goto 	revisa_ret_vent_00;
			}
			if(cruze_por_cero[3]){			// btjt   cruze_por_cero,#3,dec_retcz_vent          ;//SI, Si ya arranco el cruce solo decrementa
 80057fa:	4b22      	ldr	r3, [pc, #136]	@ (8005884 <retardoDeActuadores+0x124>)
 80057fc:	78db      	ldrb	r3, [r3, #3]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10a      	bne.n	8005818 <retardoDeActuadores+0xb8>
				goto	dec_retcz_vent;
			}
			if(!cruze_por_cero[0]){		// btjf   cruze_por_cero,#0,revisa_ret_lampara ;//Espera a detectar cruce por cero
 8005802:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <retardoDeActuadores+0x124>)
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	2201      	movs	r2, #1
 8005808:	4053      	eors	r3, r2
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10e      	bne.n	800582e <retardoDeActuadores+0xce>
				goto	revisa_ret_lampara;
			}
			cruze_por_cero[3] = 1;			//		bset    cruze_por_cero,#3                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005810:	4b1c      	ldr	r3, [pc, #112]	@ (8005884 <retardoDeActuadores+0x124>)
 8005812:	2201      	movs	r2, #1
 8005814:	70da      	strb	r2, [r3, #3]
 8005816:	e000      	b.n	800581a <retardoDeActuadores+0xba>
				goto	dec_retcz_vent;
 8005818:	46c0      	nop			@ (mov r8, r8)
dec_retcz_vent:
			decwreg(&retzc_ms_ventilador);		//  ldw			X,#retzc_ms_ventilador   ;//Decrementa cada 1ms los retardos
 800581a:	4b1e      	ldr	r3, [pc, #120]	@ (8005894 <retardoDeActuadores+0x134>)
 800581c:	0018      	movs	r0, r3
 800581e:	f001 fefa 	bl	8007616 <decwreg>
			goto	revisa_ret_lampara;		//
 8005822:	e005      	b.n	8005830 <retardoDeActuadores+0xd0>
				goto 	revisa_ret_vent_00;
 8005824:	46c0      	nop			@ (mov r8, r8)

revisa_ret_vent_00:
			cruze_por_cero[3] = 0;			//bres    cruze_por_cero,#3                        ;//Limpia bandera
 8005826:	4b17      	ldr	r3, [pc, #92]	@ (8005884 <retardoDeActuadores+0x124>)
 8005828:	2200      	movs	r2, #0
 800582a:	70da      	strb	r2, [r3, #3]
 800582c:	e000      	b.n	8005830 <retardoDeActuadores+0xd0>
				goto	revisa_ret_lampara;
 800582e:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
revisa_ret_lampara:            ;//Revisa el retardo para encender LAMPARA por cruece por cero
			if(!GPIOR0[f_lamp]){						//btjf  	GPIOR0,#f_lamp,revisa_ret_lamp_00            ;//Debe prenderse la LAMPARA?
 8005830:	4b13      	ldr	r3, [pc, #76]	@ (8005880 <retardoDeActuadores+0x120>)
 8005832:	789b      	ldrb	r3, [r3, #2]
 8005834:	2201      	movs	r2, #1
 8005836:	4053      	eors	r3, r2
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d114      	bne.n	8005868 <retardoDeActuadores+0x108>
				goto 	revisa_ret_lamp_00;
			}
			if(cruze_por_cero[4]){			//btjt   cruze_por_cero,#4,dec_retcz_lamp          ;//SI, Si ya arranco el cruce solo decrementa
 800583e:	4b11      	ldr	r3, [pc, #68]	@ (8005884 <retardoDeActuadores+0x124>)
 8005840:	791b      	ldrb	r3, [r3, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10a      	bne.n	800585c <retardoDeActuadores+0xfc>
				goto	dec_retcz_lamp;
			}
			if(!cruze_por_cero[0]){		//btjf   cruze_por_cero,#0,fin_retardos_cruce    ;//Espera a detectar cruce por cero
 8005846:	4b0f      	ldr	r3, [pc, #60]	@ (8005884 <retardoDeActuadores+0x124>)
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2201      	movs	r2, #1
 800584c:	4053      	eors	r3, r2
 800584e:	b2db      	uxtb	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d10e      	bne.n	8005872 <retardoDeActuadores+0x112>
				goto	fin_retardos_cruce;					//
			}
			cruze_por_cero[4] = 1;						//	bset    cruze_por_cero,#4                    ;//Ya se detecto el cruce por cero, ya solo decrementa
 8005854:	4b0b      	ldr	r3, [pc, #44]	@ (8005884 <retardoDeActuadores+0x124>)
 8005856:	2201      	movs	r2, #1
 8005858:	711a      	strb	r2, [r3, #4]
 800585a:	e000      	b.n	800585e <retardoDeActuadores+0xfe>
				goto	dec_retcz_lamp;
 800585c:	46c0      	nop			@ (mov r8, r8)
dec_retcz_lamp:
			decwreg(&retzc_ms_lampara);		//	ldw			X,#retzc_ms_lampara   ;//Decrementa cada 1ms los retardos
 800585e:	4b0e      	ldr	r3, [pc, #56]	@ (8005898 <retardoDeActuadores+0x138>)
 8005860:	0018      	movs	r0, r3
 8005862:	f001 fed8 	bl	8007616 <decwreg>
			goto	fin_retardos_cruce;		//	jra     fin_retardos_cruce
 8005866:	e005      	b.n	8005874 <retardoDeActuadores+0x114>
				goto 	revisa_ret_lamp_00;
 8005868:	46c0      	nop			@ (mov r8, r8)
revisa_ret_lamp_00:
			cruze_por_cero[4] = 0;			//	bres    cruze_por_cero,#4                        ;//Limpia bandera
 800586a:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <retardoDeActuadores+0x124>)
 800586c:	2200      	movs	r2, #0
 800586e:	711a      	strb	r2, [r3, #4]
 8005870:	e000      	b.n	8005874 <retardoDeActuadores+0x114>
				goto	fin_retardos_cruce;					//
 8005872:	46c0      	nop			@ (mov r8, r8)

//------------------------------------------------------------------------------------------
fin_retardos_cruce:
			cruze_por_cero[0] = 0;			//bres    cruze_por_cero,#0     ;//Apaga bandera de cruce por cero
 8005874:	4b03      	ldr	r3, [pc, #12]	@ (8005884 <retardoDeActuadores+0x124>)
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
}
 800587a:	46c0      	nop			@ (mov r8, r8)
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20000bc0 	.word	0x20000bc0
 8005884:	20000c78 	.word	0x20000c78
 8005888:	20000c72 	.word	0x20000c72
 800588c:	20000c73 	.word	0x20000c73
 8005890:	20000bfc 	.word	0x20000bfc
 8005894:	20000c74 	.word	0x20000c74
 8005898:	20000c75 	.word	0x20000c75

0800589c <calculando_tiempo_UNIX>:

//------------------------------------------------------------------------------------------
//		calculando tiempo UNIX
//------------------------------------------------------------------------------------------
void calculando_tiempo_UNIX (void){
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
    asm ("nop");
 80058a0:	46c0      	nop			@ (mov r8, r8)
				...
				...
				...			*/
    //#pragma endasm

	timeUNIX = 0;
 80058a2:	4b4d      	ldr	r3, [pc, #308]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]

	// Si es ao bisiesto y ya pas febrero aade un da (segundo por da =86400)
	if ( (!(time_year%4))  && (time_month>2) ) {
 80058a8:	4b4c      	ldr	r3, [pc, #304]	@ (80059dc <calculando_tiempo_UNIX+0x140>)
 80058aa:	881b      	ldrh	r3, [r3, #0]
 80058ac:	2203      	movs	r2, #3
 80058ae:	4013      	ands	r3, r2
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d109      	bne.n	80058ca <calculando_tiempo_UNIX+0x2e>
 80058b6:	4b4a      	ldr	r3, [pc, #296]	@ (80059e0 <calculando_tiempo_UNIX+0x144>)
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d905      	bls.n	80058ca <calculando_tiempo_UNIX+0x2e>
		timeUNIX += 86400;
 80058be:	4b46      	ldr	r3, [pc, #280]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a48      	ldr	r2, [pc, #288]	@ (80059e4 <calculando_tiempo_UNIX+0x148>)
 80058c4:	189a      	adds	r2, r3, r2
 80058c6:	4b44      	ldr	r3, [pc, #272]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80058c8:	601a      	str	r2, [r3, #0]
	while(time_month){
		time_month--;
		timeUNIX += (daysToMonth[time_month])*86400;
	}
	*/
	if(time_month){
 80058ca:	4b45      	ldr	r3, [pc, #276]	@ (80059e0 <calculando_tiempo_UNIX+0x144>)
 80058cc:	781b      	ldrb	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d013      	beq.n	80058fa <calculando_tiempo_UNIX+0x5e>
		timeUNIX += (daysToMonth[(time_month-1)])*86400;
 80058d2:	4b43      	ldr	r3, [pc, #268]	@ (80059e0 <calculando_tiempo_UNIX+0x144>)
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	1e5a      	subs	r2, r3, #1
 80058d8:	4b43      	ldr	r3, [pc, #268]	@ (80059e8 <calculando_tiempo_UNIX+0x14c>)
 80058da:	0092      	lsls	r2, r2, #2
 80058dc:	58d2      	ldr	r2, [r2, r3]
 80058de:	0013      	movs	r3, r2
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	189b      	adds	r3, r3, r2
 80058e4:	011a      	lsls	r2, r3, #4
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	0113      	lsls	r3, r2, #4
 80058ea:	1a9b      	subs	r3, r3, r2
 80058ec:	01db      	lsls	r3, r3, #7
 80058ee:	001a      	movs	r2, r3
 80058f0:	4b39      	ldr	r3, [pc, #228]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	18d2      	adds	r2, r2, r3
 80058f6:	4b38      	ldr	r3, [pc, #224]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80058f8:	601a      	str	r2, [r3, #0]
	}

	// Aade el numero de das transcurridos des del ao 1970, incluye los aos bisiestos transcurridos
	timeUNIX += ( ((time_year-1970)*365)*86400 );   // + (((time_year-1970)/4)*86400) );
 80058fa:	4b38      	ldr	r3, [pc, #224]	@ (80059dc <calculando_tiempo_UNIX+0x140>)
 80058fc:	881b      	ldrh	r3, [r3, #0]
 80058fe:	4a3b      	ldr	r2, [pc, #236]	@ (80059ec <calculando_tiempo_UNIX+0x150>)
 8005900:	189a      	adds	r2, r3, r2
 8005902:	0013      	movs	r3, r2
 8005904:	025b      	lsls	r3, r3, #9
 8005906:	189b      	adds	r3, r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	189b      	adds	r3, r3, r2
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	189b      	adds	r3, r3, r2
 8005910:	011a      	lsls	r2, r3, #4
 8005912:	1ad2      	subs	r2, r2, r3
 8005914:	01d3      	lsls	r3, r2, #7
 8005916:	001a      	movs	r2, r3
 8005918:	0013      	movs	r3, r2
 800591a:	001a      	movs	r2, r3
 800591c:	4b2e      	ldr	r3, [pc, #184]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	18d2      	adds	r2, r2, r3
 8005922:	4b2d      	ldr	r3, [pc, #180]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 8005924:	601a      	str	r2, [r3, #0]
	leapYears = ( ((time_year-1)-1968)/4 );
 8005926:	4b2d      	ldr	r3, [pc, #180]	@ (80059dc <calculando_tiempo_UNIX+0x140>)
 8005928:	881b      	ldrh	r3, [r3, #0]
 800592a:	4a31      	ldr	r2, [pc, #196]	@ (80059f0 <calculando_tiempo_UNIX+0x154>)
 800592c:	4694      	mov	ip, r2
 800592e:	4463      	add	r3, ip
 8005930:	2b00      	cmp	r3, #0
 8005932:	da00      	bge.n	8005936 <calculando_tiempo_UNIX+0x9a>
 8005934:	3303      	adds	r3, #3
 8005936:	109b      	asrs	r3, r3, #2
 8005938:	b2da      	uxtb	r2, r3
 800593a:	4b2e      	ldr	r3, [pc, #184]	@ (80059f4 <calculando_tiempo_UNIX+0x158>)
 800593c:	701a      	strb	r2, [r3, #0]
	timeUNIX += ( leapYears*86400);
 800593e:	4b2d      	ldr	r3, [pc, #180]	@ (80059f4 <calculando_tiempo_UNIX+0x158>)
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	001a      	movs	r2, r3
 8005944:	0013      	movs	r3, r2
 8005946:	005b      	lsls	r3, r3, #1
 8005948:	189b      	adds	r3, r3, r2
 800594a:	011a      	lsls	r2, r3, #4
 800594c:	1ad2      	subs	r2, r2, r3
 800594e:	0113      	lsls	r3, r2, #4
 8005950:	1a9b      	subs	r3, r3, r2
 8005952:	01db      	lsls	r3, r3, #7
 8005954:	001a      	movs	r2, r3
 8005956:	4b20      	ldr	r3, [pc, #128]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	18d2      	adds	r2, r2, r3
 800595c:	4b1e      	ldr	r3, [pc, #120]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 800595e:	601a      	str	r2, [r3, #0]

	// Aade el nmero de das transcurridos
	timeUNIX += ((time_day - 1)*86400);
 8005960:	4b25      	ldr	r3, [pc, #148]	@ (80059f8 <calculando_tiempo_UNIX+0x15c>)
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	1e5a      	subs	r2, r3, #1
 8005966:	0013      	movs	r3, r2
 8005968:	005b      	lsls	r3, r3, #1
 800596a:	189b      	adds	r3, r3, r2
 800596c:	011a      	lsls	r2, r3, #4
 800596e:	1ad2      	subs	r2, r2, r3
 8005970:	0113      	lsls	r3, r2, #4
 8005972:	1a9b      	subs	r3, r3, r2
 8005974:	01db      	lsls	r3, r3, #7
 8005976:	001a      	movs	r2, r3
 8005978:	4b17      	ldr	r3, [pc, #92]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	18d2      	adds	r2, r2, r3
 800597e:	4b16      	ldr	r3, [pc, #88]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 8005980:	601a      	str	r2, [r3, #0]

	// Aade el nmero de horas transcurridos
	timeUNIX += ((time_hour)*(unsigned long)3600);
 8005982:	4b1e      	ldr	r3, [pc, #120]	@ (80059fc <calculando_tiempo_UNIX+0x160>)
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	001a      	movs	r2, r3
 8005988:	0013      	movs	r3, r2
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	011a      	lsls	r2, r3, #4
 8005990:	1ad2      	subs	r2, r2, r3
 8005992:	0113      	lsls	r3, r2, #4
 8005994:	001a      	movs	r2, r3
 8005996:	4b10      	ldr	r3, [pc, #64]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	18d2      	adds	r2, r2, r3
 800599c:	4b0e      	ldr	r3, [pc, #56]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 800599e:	601a      	str	r2, [r3, #0]

	// Aade el nmero de minutos transcurridos
	timeUNIX += ((time_min)*60);
 80059a0:	4b17      	ldr	r3, [pc, #92]	@ (8005a00 <calculando_tiempo_UNIX+0x164>)
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	001a      	movs	r2, r3
 80059a6:	0013      	movs	r3, r2
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	001a      	movs	r2, r3
 80059b0:	4b09      	ldr	r3, [pc, #36]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	18d2      	adds	r2, r2, r3
 80059b6:	4b08      	ldr	r3, [pc, #32]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80059b8:	601a      	str	r2, [r3, #0]

	// Aade el nmero de segundos transcurridos
	timeUNIX += time_sec;
 80059ba:	4b12      	ldr	r3, [pc, #72]	@ (8005a04 <calculando_tiempo_UNIX+0x168>)
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	001a      	movs	r2, r3
 80059c0:	4b05      	ldr	r3, [pc, #20]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	18d2      	adds	r2, r2, r3
 80059c6:	4b04      	ldr	r3, [pc, #16]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80059c8:	601a      	str	r2, [r3, #0]

	timeUNIX_copy = timeUNIX;
 80059ca:	4b03      	ldr	r3, [pc, #12]	@ (80059d8 <calculando_tiempo_UNIX+0x13c>)
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	4b0e      	ldr	r3, [pc, #56]	@ (8005a08 <calculando_tiempo_UNIX+0x16c>)
 80059d0:	601a      	str	r2, [r3, #0]
				...
				...
				...			*/
    //#pragma endasm

}
 80059d2:	46c0      	nop			@ (mov r8, r8)
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	20002150 	.word	0x20002150
 80059dc:	20002148 	.word	0x20002148
 80059e0:	2000214a 	.word	0x2000214a
 80059e4:	00015180 	.word	0x00015180
 80059e8:	200001c4 	.word	0x200001c4
 80059ec:	fffff84e 	.word	0xfffff84e
 80059f0:	fffff84f 	.word	0xfffff84f
 80059f4:	20002158 	.word	0x20002158
 80059f8:	2000214b 	.word	0x2000214b
 80059fc:	2000214c 	.word	0x2000214c
 8005a00:	2000214d 	.word	0x2000214d
 8005a04:	2000214e 	.word	0x2000214e
 8005a08:	20002154 	.word	0x20002154

08005a0c <prom8m1b>:
		array8size[i] =0;
}


//;LN 5910 ------------------------- Rutina que promedia 8 muestras de 1 byte
uint16_t prom8m1b (uint8_t *array , uint8_t prom){
 8005a0c:	b590      	push	{r4, r7, lr}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	000a      	movs	r2, r1
 8005a16:	1cfb      	adds	r3, r7, #3
 8005a18:	701a      	strb	r2, [r3, #0]
	uint16_t   foo = 0 ;
 8005a1a:	230e      	movs	r3, #14
 8005a1c:	18fb      	adds	r3, r7, r3
 8005a1e:	2200      	movs	r2, #0
 8005a20:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < prom ; i++ ){
 8005a22:	230d      	movs	r3, #13
 8005a24:	18fb      	adds	r3, r7, r3
 8005a26:	2200      	movs	r2, #0
 8005a28:	701a      	strb	r2, [r3, #0]
 8005a2a:	e011      	b.n	8005a50 <prom8m1b+0x44>
		foo += array[i];
 8005a2c:	200d      	movs	r0, #13
 8005a2e:	183b      	adds	r3, r7, r0
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	18d3      	adds	r3, r2, r3
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	0019      	movs	r1, r3
 8005a3a:	220e      	movs	r2, #14
 8005a3c:	18bb      	adds	r3, r7, r2
 8005a3e:	18ba      	adds	r2, r7, r2
 8005a40:	8812      	ldrh	r2, [r2, #0]
 8005a42:	188a      	adds	r2, r1, r2
 8005a44:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < prom ; i++ ){
 8005a46:	183b      	adds	r3, r7, r0
 8005a48:	781a      	ldrb	r2, [r3, #0]
 8005a4a:	183b      	adds	r3, r7, r0
 8005a4c:	3201      	adds	r2, #1
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	230d      	movs	r3, #13
 8005a52:	18fa      	adds	r2, r7, r3
 8005a54:	1cfb      	adds	r3, r7, #3
 8005a56:	7812      	ldrb	r2, [r2, #0]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d3e6      	bcc.n	8005a2c <prom8m1b+0x20>
	}
	foo /=  prom;
 8005a5e:	240e      	movs	r4, #14
 8005a60:	193b      	adds	r3, r7, r4
 8005a62:	881a      	ldrh	r2, [r3, #0]
 8005a64:	1cfb      	adds	r3, r7, #3
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	0019      	movs	r1, r3
 8005a6a:	0010      	movs	r0, r2
 8005a6c:	f7fa fbde 	bl	800022c <__divsi3>
 8005a70:	0003      	movs	r3, r0
 8005a72:	001a      	movs	r2, r3
 8005a74:	193b      	adds	r3, r7, r4
 8005a76:	801a      	strh	r2, [r3, #0]
	return foo;
 8005a78:	193b      	adds	r3, r7, r4
 8005a7a:	881b      	ldrh	r3, [r3, #0]
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b005      	add	sp, #20
 8005a82:	bd90      	pop	{r4, r7, pc}

08005a84 <prog_param>:


//;LN 5944 ============================================================
//;///manuel  esta parte se llama desde el proceso  display
void  prog_param (void){
 8005a84:	b5b0      	push	{r4, r5, r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af02      	add	r7, sp, #8

		if(!botonst2[1]){//btjf botonst2,#1,no_set_prog;
 8005a8a:	4bd8      	ldr	r3, [pc, #864]	@ (8005dec <prog_param+0x368>)
 8005a8c:	785b      	ldrb	r3, [r3, #1]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	4053      	eors	r3, r2
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d140      	bne.n	8005b1a <prog_param+0x96>
			goto no_set_prog;
		}
		flagsb[f_prog] = 1;//bset flagsb,#f_prog
 8005a98:	4bd5      	ldr	r3, [pc, #852]	@ (8005df0 <prog_param+0x36c>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	705a      	strb	r2, [r3, #1]
		cnt_prog = 20;//mov cnt_prog,#20
 8005a9e:	4bd5      	ldr	r3, [pc, #852]	@ (8005df4 <prog_param+0x370>)
 8005aa0:	2214      	movs	r2, #20
 8005aa2:	701a      	strb	r2, [r3, #0]
		key = 0;//clr	key
 8005aa4:	4bd4      	ldr	r3, [pc, #848]	@ (8005df8 <prog_param+0x374>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	701a      	strb	r2, [r3, #0]
		param = 0; //clr param
 8005aaa:	4bd4      	ldr	r3, [pc, #848]	@ (8005dfc <prog_param+0x378>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 8005ab0:	2317      	movs	r3, #23
 8005ab2:	18fb      	adds	r3, r7, r3
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	701a      	strb	r2, [r3, #0]
 8005ab8:	e00a      	b.n	8005ad0 <prog_param+0x4c>
			flags_menu[k] = 0; //clr flags_menu;
 8005aba:	2017      	movs	r0, #23
 8005abc:	183b      	adds	r3, r7, r0
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	4acf      	ldr	r2, [pc, #828]	@ (8005e00 <prog_param+0x37c>)
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0; k<8; k++){
 8005ac6:	183b      	adds	r3, r7, r0
 8005ac8:	781a      	ldrb	r2, [r3, #0]
 8005aca:	183b      	adds	r3, r7, r0
 8005acc:	3201      	adds	r2, #1
 8005ace:	701a      	strb	r2, [r3, #0]
 8005ad0:	2317      	movs	r3, #23
 8005ad2:	18fb      	adds	r3, r7, r3
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	2b07      	cmp	r3, #7
 8005ad8:	d9ef      	bls.n	8005aba <prog_param+0x36>
		}
		//ldw X,#eedato_seg1
		//ldw Y,#cdato_seg1 ************** ?
		//uint8_t *X = &eePlantilla[eedato_seg1];					// manuel_ apuntador para la eeprom
		uint8_t *X = &eePlantilla[eedato_seg1];
 8005ada:	4bca      	ldr	r3, [pc, #808]	@ (8005e04 <prog_param+0x380>)
 8005adc:	613b      	str	r3, [r7, #16]
		uint8_t *Y = &copiaPlantilla[cdato_seg1];								// manuel_ apuntador ram para la compia de parametros
 8005ade:	4bca      	ldr	r3, [pc, #808]	@ (8005e08 <prog_param+0x384>)
 8005ae0:	60fb      	str	r3, [r7, #12]
		uint8_t *Z = &reePlantilla[eedato_seg1];
 8005ae2:	4bca      	ldr	r3, [pc, #808]	@ (8005e0c <prog_param+0x388>)
 8005ae4:	60bb      	str	r3, [r7, #8]
		// manuel_ copia los parametros de eeprom a una ram copia para modificarlos
copy_eeprom: //********************************?
		//call rdeeprom
		//ld A,waux
		*Y = (uint8_t) findLastValue((uint32_t)X);	//ld (Y), A
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	0018      	movs	r0, r3
 8005aea:	f7fd fab3 	bl	8003054 <findLastValue>
 8005aee:	0003      	movs	r3, r0
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	701a      	strb	r2, [r3, #0]
		*Z = *Y;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	781a      	ldrb	r2, [r3, #0]
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	701a      	strb	r2, [r3, #0]
		//*Y = *X;
		X++;//incw X
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	3301      	adds	r3, #1
 8005b02:	613b      	str	r3, [r7, #16]
		Y++;//incw Y
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	3301      	adds	r3, #1
 8005b08:	60fb      	str	r3, [r7, #12]
		Z++;
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	60bb      	str	r3, [r7, #8]
		if(Y <= &copiaPlantilla[cdato_seg3]){//cpw Y,#cdato_seg3
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4bbf      	ldr	r3, [pc, #764]	@ (8005e10 <prog_param+0x38c>)
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d802      	bhi.n	8005b1e <prog_param+0x9a>
			goto copy_eeprom;//jrule copy_eeprom
 8005b18:	e7e5      	b.n	8005ae6 <prog_param+0x62>
			goto no_set_prog;
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	e000      	b.n	8005b20 <prog_param+0x9c>
		}

no_set_prog:
 8005b1e:	46c0      	nop			@ (mov r8, r8)

		if(flagsb[f_prog]){//btjt flagsb,#f_prog,ask_btn_prsd
 8005b20:	4bb3      	ldr	r3, [pc, #716]	@ (8005df0 <prog_param+0x36c>)
 8005b22:	785b      	ldrb	r3, [r3, #1]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <prog_param+0xa8>
 8005b28:	f000 fc3b 	bl	80063a2 <prog_param+0x91e>
			goto ask_btn_prsd;
 8005b2c:	46c0      	nop			@ (mov r8, r8)
		}
		goto fin_prog_param; //jp fin_prog_param
ask_btn_prsd:
	_Bool bool_btn_pr = 0;
 8005b2e:	1dfb      	adds	r3, r7, #7
 8005b30:	2200      	movs	r2, #0
 8005b32:	701a      	strb	r2, [r3, #0]
	for(uint8_t k=0; k<8; k++)
 8005b34:	1dbb      	adds	r3, r7, #6
 8005b36:	2200      	movs	r2, #0
 8005b38:	701a      	strb	r2, [r3, #0]
 8005b3a:	e011      	b.n	8005b60 <prog_param+0xdc>
		bool_btn_pr |= btn_pr[k];
 8005b3c:	1dbb      	adds	r3, r7, #6
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	4ab4      	ldr	r2, [pc, #720]	@ (8005e14 <prog_param+0x390>)
 8005b42:	5cd2      	ldrb	r2, [r2, r3]
 8005b44:	1dfb      	adds	r3, r7, #7
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	001a      	movs	r2, r3
 8005b4e:	1dfb      	adds	r3, r7, #7
 8005b50:	1e51      	subs	r1, r2, #1
 8005b52:	418a      	sbcs	r2, r1
 8005b54:	701a      	strb	r2, [r3, #0]
	for(uint8_t k=0; k<8; k++)
 8005b56:	1dbb      	adds	r3, r7, #6
 8005b58:	781a      	ldrb	r2, [r3, #0]
 8005b5a:	1dbb      	adds	r3, r7, #6
 8005b5c:	3201      	adds	r2, #1
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	1dbb      	adds	r3, r7, #6
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	2b07      	cmp	r3, #7
 8005b66:	d9e9      	bls.n	8005b3c <prog_param+0xb8>

	if(!bool_btn_pr)//tnz btn_pr				;// manuel_ no es un contador es copia de los botones, pregunta practicmante si alguna tecla se presiono
 8005b68:	1dfb      	adds	r3, r7, #7
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	4053      	eors	r3, r2
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d103      	bne.n	8005b7e <prog_param+0xfa>
		goto no_btn_pres; //jreq no_btn_pres

	cnt_prog = 20;//mov cnt_prog,#20		;// manuel_ cada que se presiona cualquier tecla se recarga el tiempo de programacion a 30s
 8005b76:	4b9f      	ldr	r3, [pc, #636]	@ (8005df4 <prog_param+0x370>)
 8005b78:	2214      	movs	r2, #20
 8005b7a:	701a      	strb	r2, [r3, #0]
 8005b7c:	e000      	b.n	8005b80 <prog_param+0xfc>
		goto no_btn_pres; //jreq no_btn_pres
 8005b7e:	46c0      	nop			@ (mov r8, r8)
no_btn_pres:
		if(cnt_prog != 0){//tnz cnt_prog
 8005b80:	4b9c      	ldr	r3, [pc, #624]	@ (8005df4 <prog_param+0x370>)
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d101      	bne.n	8005b8c <prog_param+0x108>
 8005b88:	f000 fbf6 	bl	8006378 <prog_param+0x8f4>
			goto no_exp_tmp;//jrne	no_exp_tmp
 8005b8c:	46c0      	nop			@ (mov r8, r8)
		goto cancel_prog;

		// manuel_ 1er primer paso para ver si ya se introdujo el password correctamente
no_exp_tmp:

		if(!flagsb[f_menu2]){//btjf flagsb,#f_menu2,noMenu2
 8005b8e:	4b98      	ldr	r3, [pc, #608]	@ (8005df0 <prog_param+0x36c>)
 8005b90:	789b      	ldrb	r3, [r3, #2]
 8005b92:	2201      	movs	r2, #1
 8005b94:	4053      	eors	r3, r2
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d114      	bne.n	8005bc6 <prog_param+0x142>
			goto noMenu2;
		}
		if(flagsb[f_nv2Menu2]){//btjt flagsb,#f_nv2Menu2,jmp_nv2Menu2
 8005b9c:	4b94      	ldr	r3, [pc, #592]	@ (8005df0 <prog_param+0x36c>)
 8005b9e:	791b      	ldrb	r3, [r3, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d100      	bne.n	8005ba6 <prog_param+0x122>
 8005ba4:	e266      	b.n	8006074 <prog_param+0x5f0>
			goto jmp_nv2Menu2;
 8005ba6:	46c0      	nop			@ (mov r8, r8)
		}
		goto menu2; //jp menu2
jmp_nv2Menu2:
		goto nv2Menu2;
 8005ba8:	46c0      	nop			@ (mov r8, r8)
//;============================================================
nv2Menu2:
//			//	ld  A,#%00000111
//			//	and  A,param2    	    ;/ Para evitar saltos indeseados
//			// param2 &= 0x07;
			STM8_A = param2 & 0x07;			//;/ Para evitar saltos indeseados
 8005baa:	4b9b      	ldr	r3, [pc, #620]	@ (8005e18 <prog_param+0x394>)
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	2207      	movs	r2, #7
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	4b99      	ldr	r3, [pc, #612]	@ (8005e1c <prog_param+0x398>)
 8005bb6:	701a      	strb	r2, [r3, #0]
//			//	ldw  X,#$0003
//			//	mul  X,A
//		   //  param2 = param2 * 0x03;
//			//jp (menu_02_nv2,X) ***********************************
menu_02_nv2:
			switch(STM8_A)
 8005bb8:	4b98      	ldr	r3, [pc, #608]	@ (8005e1c <prog_param+0x398>)
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	2b04      	cmp	r3, #4
 8005bbe:	d901      	bls.n	8005bc4 <prog_param+0x140>
 8005bc0:	f000 fbc8 	bl	8006354 <prog_param+0x8d0>
 8005bc4:	e334      	b.n	8006230 <prog_param+0x7ac>
			goto noMenu2;
 8005bc6:	46c0      	nop			@ (mov r8, r8)
		if(!flagsb[f_sprm]){//btjf flagsb,#f_sprm,sel_param
 8005bc8:	4b89      	ldr	r3, [pc, #548]	@ (8005df0 <prog_param+0x36c>)
 8005bca:	78db      	ldrb	r3, [r3, #3]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	4053      	eors	r3, r2
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d100      	bne.n	8005bd8 <prog_param+0x154>
 8005bd6:	e0cc      	b.n	8005d72 <prog_param+0x2ee>
			goto sel_param;
 8005bd8:	46c0      	nop			@ (mov r8, r8)
		btn_pr[b1_f2] = 0;//bres btn_pr,#b1_f2
 8005bda:	4b8e      	ldr	r3, [pc, #568]	@ (8005e14 <prog_param+0x390>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	705a      	strb	r2, [r3, #1]
		btn_pr[b3_f2] = 0;//bres btn_pr,#b3_f2
 8005be0:	4b8c      	ldr	r3, [pc, #560]	@ (8005e14 <prog_param+0x390>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	715a      	strb	r2, [r3, #5]
		STM8_A = param;		//ld a, param
 8005be6:	4b85      	ldr	r3, [pc, #532]	@ (8005dfc <prog_param+0x378>)
 8005be8:	781a      	ldrb	r2, [r3, #0]
 8005bea:	4b8c      	ldr	r3, [pc, #560]	@ (8005e1c <prog_param+0x398>)
 8005bec:	701a      	strb	r2, [r3, #0]
		lmt_up_w  = 9;		//mov lmt_up_w + 1,#9
 8005bee:	4b8c      	ldr	r3, [pc, #560]	@ (8005e20 <prog_param+0x39c>)
 8005bf0:	2209      	movs	r2, #9
 8005bf2:	801a      	strh	r2, [r3, #0]
		lmt_dw_w = 0;		//mov lmt_dw_w + 1,#00
 8005bf4:	4b8b      	ldr	r3, [pc, #556]	@ (8005e24 <prog_param+0x3a0>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	801a      	strh	r2, [r3, #0]
		md_dif_math();	 	//call md_dif_math;					//24-oct-2024 RGM:	Funcion Revisada
 8005bfa:	f000 fbdf 	bl	80063bc <md_dif_math>
		param = wreg;		//mov param,wreg
 8005bfe:	4b8a      	ldr	r3, [pc, #552]	@ (8005e28 <prog_param+0x3a4>)
 8005c00:	781a      	ldrb	r2, [r3, #0]
 8005c02:	4b7e      	ldr	r3, [pc, #504]	@ (8005dfc <prog_param+0x378>)
 8005c04:	701a      	strb	r2, [r3, #0]
		STM8_A = param & 0x0F;			//;/ Para evitar saltos indeseados
 8005c06:	4b7d      	ldr	r3, [pc, #500]	@ (8005dfc <prog_param+0x378>)
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	220f      	movs	r2, #15
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	4b82      	ldr	r3, [pc, #520]	@ (8005e1c <prog_param+0x398>)
 8005c12:	701a      	strb	r2, [r3, #0]
		switch (STM8_A)
 8005c14:	4b81      	ldr	r3, [pc, #516]	@ (8005e1c <prog_param+0x398>)
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	2b09      	cmp	r3, #9
 8005c1a:	d840      	bhi.n	8005c9e <prog_param+0x21a>
 8005c1c:	009a      	lsls	r2, r3, #2
 8005c1e:	4b83      	ldr	r3, [pc, #524]	@ (8005e2c <prog_param+0x3a8>)
 8005c20:	18d3      	adds	r3, r2, r3
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	469f      	mov	pc, r3
			case 0: goto opc00m01;
 8005c26:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x25);
 8005c28:	2125      	movs	r1, #37	@ 0x25
 8005c2a:	2005      	movs	r0, #5
 8005c2c:	f001 fe10 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c30:	e03a      	b.n	8005ca8 <prog_param+0x224>
			case 1: goto opc01m01;
 8005c32:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0D, 0x0F);
 8005c34:	210f      	movs	r1, #15
 8005c36:	200d      	movs	r0, #13
 8005c38:	f001 fe0a 	bl	8007850 <op_menu>
		goto ask_enter; // jra ask_enter
 8005c3c:	e034      	b.n	8005ca8 <prog_param+0x224>
			case 2: goto opc02m01;
 8005c3e:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x20, 0x0A);
 8005c40:	210a      	movs	r1, #10
 8005c42:	2020      	movs	r0, #32
 8005c44:	f001 fe04 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c48:	e02e      	b.n	8005ca8 <prog_param+0x224>
			case 3: goto opc03m01;
 8005c4a:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x20, 0x0B);
 8005c4c:	210b      	movs	r1, #11
 8005c4e:	2020      	movs	r0, #32
 8005c50:	f001 fdfe 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c54:	e028      	b.n	8005ca8 <prog_param+0x224>
			case 4: goto opc04m01;
 8005c56:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x00, 0x0F);
 8005c58:	210f      	movs	r1, #15
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	f001 fdf8 	bl	8007850 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c60:	e022      	b.n	8005ca8 <prog_param+0x224>
			case 5: goto opc05m01;
 8005c62:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x25, 0x05);
 8005c64:	2105      	movs	r1, #5
 8005c66:	2025      	movs	r0, #37	@ 0x25
 8005c68:	f001 fdf2 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c6c:	e01c      	b.n	8005ca8 <prog_param+0x224>
			case 6: goto opc06m01;
 8005c6e:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0F, 0x27);
 8005c70:	2127      	movs	r1, #39	@ 0x27
 8005c72:	200f      	movs	r0, #15
 8005c74:	f001 fdec 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c78:	e016      	b.n	8005ca8 <prog_param+0x224>
			case 7: goto opc07m01;
 8005c7a:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x0F, 0x0A);
 8005c7c:	210a      	movs	r1, #10
 8005c7e:	200f      	movs	r0, #15
 8005c80:	f001 fde6 	bl	8007850 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c84:	e010      	b.n	8005ca8 <prog_param+0x224>
			case 8: goto opc08m01;
 8005c86:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x0E);
 8005c88:	210e      	movs	r1, #14
 8005c8a:	2005      	movs	r0, #5
 8005c8c:	f001 fde0 	bl	8007850 <op_menu>
		goto ask_enter;//jra ask_enter
 8005c90:	e00a      	b.n	8005ca8 <prog_param+0x224>
			case 9: goto opc09m01;
 8005c92:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x1F, 0x0E);
 8005c94:	210e      	movs	r1, #14
 8005c96:	201f      	movs	r0, #31
 8005c98:	f001 fdda 	bl	8007850 <op_menu>
		goto ask_enter;//jra	ask_enter
 8005c9c:	e004      	b.n	8005ca8 <prog_param+0x224>
			default: goto opcNA;
 8005c9e:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x26, 0x26);
 8005ca0:	2126      	movs	r1, #38	@ 0x26
 8005ca2:	2026      	movs	r0, #38	@ 0x26
 8005ca4:	f001 fdd4 	bl	8007850 <op_menu>
		datled_clear();
 8005ca8:	f001 fdec 	bl	8007884 <datled_clear>
		if(!btn_pr[b2_f1]){//btjf btn_pr,#b2_f1,fin_sel_param;		Se acepto la seleccin del parmetro?
 8005cac:	4b59      	ldr	r3, [pc, #356]	@ (8005e14 <prog_param+0x390>)
 8005cae:	789b      	ldrb	r3, [r3, #2]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	4053      	eors	r3, r2
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d157      	bne.n	8005d6a <prog_param+0x2e6>
		flagsb[f_sprm] = 1;//bset flagsb,#f_sprm;		indica que sea sseleccionado una parametro
 8005cba:	4b4d      	ldr	r3, [pc, #308]	@ (8005df0 <prog_param+0x36c>)
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	70da      	strb	r2, [r3, #3]
		if(param != 9){//cp A,#9;
 8005cc0:	4b4e      	ldr	r3, [pc, #312]	@ (8005dfc <prog_param+0x378>)
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b09      	cmp	r3, #9
 8005cc6:	d100      	bne.n	8005cca <prog_param+0x246>
 8005cc8:	e358      	b.n	800637c <prog_param+0x8f8>
			goto ask_set_prog;//jrne ask_set_prog
 8005cca:	46c0      	nop			@ (mov r8, r8)
		if(param != 8){//cp A,#8;
 8005ccc:	4b4b      	ldr	r3, [pc, #300]	@ (8005dfc <prog_param+0x378>)
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d14c      	bne.n	8005d6e <prog_param+0x2ea>
		if(!flags_menu[0]){//btjf flags_menu,#0,no_desh_forz
 8005cd4:	4b4a      	ldr	r3, [pc, #296]	@ (8005e00 <prog_param+0x37c>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4053      	eors	r3, r2
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d103      	bne.n	8005cea <prog_param+0x266>
		flags_accMenu = 1;		//bset flags_accMenu,#0
 8005ce2:	4b53      	ldr	r3, [pc, #332]	@ (8005e30 <prog_param+0x3ac>)
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	701a      	strb	r2, [r3, #0]
 8005ce8:	e000      	b.n	8005cec <prog_param+0x268>
			goto no_desh_forz;
 8005cea:	46c0      	nop			@ (mov r8, r8)
		if(!flags_menu[1]){//btjf	flags_menu,#1,no_def_param
 8005cec:	4b44      	ldr	r3, [pc, #272]	@ (8005e00 <prog_param+0x37c>)
 8005cee:	785b      	ldrb	r3, [r3, #1]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	4053      	eors	r3, r2
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d12f      	bne.n	8005d5a <prog_param+0x2d6>
		flags_menu[1] = 0; //bres flags_menu,#1
 8005cfa:	4b41      	ldr	r3, [pc, #260]	@ (8005e00 <prog_param+0x37c>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	705a      	strb	r2, [r3, #1]
		copiaPlantilla[cspdiur_H] =  copiaPlantilla[cspdiur_BK_H];			//mov	cspdiur_w,cspdiur_w_BK
 8005d00:	4b41      	ldr	r3, [pc, #260]	@ (8005e08 <prog_param+0x384>)
 8005d02:	2239      	movs	r2, #57	@ 0x39
 8005d04:	5c9a      	ldrb	r2, [r3, r2]
 8005d06:	4b40      	ldr	r3, [pc, #256]	@ (8005e08 <prog_param+0x384>)
 8005d08:	705a      	strb	r2, [r3, #1]
		copiaPlantilla[cspdiur_L] =  copiaPlantilla[cspdiur_BK_L];			//mov	cspdiur_w+1,cspdiur_w_BK+1
 8005d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8005e08 <prog_param+0x384>)
 8005d0c:	223a      	movs	r2, #58	@ 0x3a
 8005d0e:	5c9a      	ldrb	r2, [r3, r2]
 8005d10:	4b3d      	ldr	r3, [pc, #244]	@ (8005e08 <prog_param+0x384>)
 8005d12:	709a      	strb	r2, [r3, #2]
		copiaPlantilla[cdifdiur_H] = copiaPlantilla[cdifdiur_BK_H];			//mov	cdifdiur_w,cdifdiur_w_BK
 8005d14:	4b3c      	ldr	r3, [pc, #240]	@ (8005e08 <prog_param+0x384>)
 8005d16:	223b      	movs	r2, #59	@ 0x3b
 8005d18:	5c9a      	ldrb	r2, [r3, r2]
 8005d1a:	4b3b      	ldr	r3, [pc, #236]	@ (8005e08 <prog_param+0x384>)
 8005d1c:	70da      	strb	r2, [r3, #3]
		copiaPlantilla[cdifdiur_L] = copiaPlantilla[cdifdiur_BK_L];			//mov	cdifdiur_w+1,cdifdiur_w_BK+1
 8005d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8005e08 <prog_param+0x384>)
 8005d20:	223c      	movs	r2, #60	@ 0x3c
 8005d22:	5c9a      	ldrb	r2, [r3, r2]
 8005d24:	4b38      	ldr	r3, [pc, #224]	@ (8005e08 <prog_param+0x384>)
 8005d26:	711a      	strb	r2, [r3, #4]
		copiaPlantilla[climsual_H] = copiaPlantilla[climsual_BK_H];			//mov	climsual_w,climsual_w_BK
 8005d28:	4b37      	ldr	r3, [pc, #220]	@ (8005e08 <prog_param+0x384>)
 8005d2a:	223d      	movs	r2, #61	@ 0x3d
 8005d2c:	5c99      	ldrb	r1, [r3, r2]
 8005d2e:	4b36      	ldr	r3, [pc, #216]	@ (8005e08 <prog_param+0x384>)
 8005d30:	222d      	movs	r2, #45	@ 0x2d
 8005d32:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climsual_L] = copiaPlantilla[climsual_BK_L];			//mov	climsual_w+1,climsual_w_BK+1
 8005d34:	4b34      	ldr	r3, [pc, #208]	@ (8005e08 <prog_param+0x384>)
 8005d36:	223e      	movs	r2, #62	@ 0x3e
 8005d38:	5c99      	ldrb	r1, [r3, r2]
 8005d3a:	4b33      	ldr	r3, [pc, #204]	@ (8005e08 <prog_param+0x384>)
 8005d3c:	222e      	movs	r2, #46	@ 0x2e
 8005d3e:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climinal_H] = copiaPlantilla[climinal_BK_H];			//mov	climinal_w,climinal_w_BK
 8005d40:	4b31      	ldr	r3, [pc, #196]	@ (8005e08 <prog_param+0x384>)
 8005d42:	223f      	movs	r2, #63	@ 0x3f
 8005d44:	5c99      	ldrb	r1, [r3, r2]
 8005d46:	4b30      	ldr	r3, [pc, #192]	@ (8005e08 <prog_param+0x384>)
 8005d48:	222f      	movs	r2, #47	@ 0x2f
 8005d4a:	5499      	strb	r1, [r3, r2]
		copiaPlantilla[climinal_L] = copiaPlantilla[climinal_BK_L];			//mov	climinal_w+1,climinal_w_BK+1
 8005d4c:	4b2e      	ldr	r3, [pc, #184]	@ (8005e08 <prog_param+0x384>)
 8005d4e:	2240      	movs	r2, #64	@ 0x40
 8005d50:	5c99      	ldrb	r1, [r3, r2]
 8005d52:	4b2d      	ldr	r3, [pc, #180]	@ (8005e08 <prog_param+0x384>)
 8005d54:	2230      	movs	r2, #48	@ 0x30
 8005d56:	5499      	strb	r1, [r3, r2]
 8005d58:	e000      	b.n	8005d5c <prog_param+0x2d8>
			goto no_def_param;
 8005d5a:	46c0      	nop			@ (mov r8, r8)
		cntmemo = 0x00;//mov cntmemo,#$00			//Para grabar desde la primera localidad de EEPROM
 8005d5c:	4b35      	ldr	r3, [pc, #212]	@ (8005e34 <prog_param+0x3b0>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	701a      	strb	r2, [r3, #0]
		ctlmemo = 0xAA;//mov ctlmemo,#$AA			//Graba los datos en EEPROM
 8005d62:	4b35      	ldr	r3, [pc, #212]	@ (8005e38 <prog_param+0x3b4>)
 8005d64:	22aa      	movs	r2, #170	@ 0xaa
 8005d66:	701a      	strb	r2, [r3, #0]
		goto cancel_prog;//jp cancel_prog
 8005d68:	e30b      	b.n	8006382 <prog_param+0x8fe>
			goto fin_sel_param;
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	e31a      	b.n	80063a4 <prog_param+0x920>
			goto fin_sel_param; //jrne fin_sel_param
 8005d6e:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param;
 8005d70:	e318      	b.n	80063a4 <prog_param+0x920>
		goto mod_param;//jra mod_param;		/ Si ya se selecciono el parmetro ve a la modificacin
 8005d72:	46c0      	nop			@ (mov r8, r8)
		STM8_A = param & 0x0F;
 8005d74:	4b21      	ldr	r3, [pc, #132]	@ (8005dfc <prog_param+0x378>)
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	220f      	movs	r2, #15
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	4b27      	ldr	r3, [pc, #156]	@ (8005e1c <prog_param+0x398>)
 8005d80:	701a      	strb	r2, [r3, #0]
		switch (STM8_A)
 8005d82:	4b26      	ldr	r3, [pc, #152]	@ (8005e1c <prog_param+0x398>)
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	2b09      	cmp	r3, #9
 8005d88:	d900      	bls.n	8005d8c <prog_param+0x308>
 8005d8a:	e130      	b.n	8005fee <prog_param+0x56a>
 8005d8c:	009a      	lsls	r2, r3, #2
 8005d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8005e3c <prog_param+0x3b8>)
 8005d90:	18d3      	adds	r3, r2, r3
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	469f      	mov	pc, r3
			case 0: goto opc00m01nv2;
 8005d96:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[crngmax_H]), TwoByteInArrayToWord (&copiaPlantilla[crngmin_H]),TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H]), cspdiur_H, cspdiur_L);
 8005d98:	4b29      	ldr	r3, [pc, #164]	@ (8005e40 <prog_param+0x3bc>)
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	f000 fbe8 	bl	8006570 <TwoByteInArrayToWord>
 8005da0:	0003      	movs	r3, r0
 8005da2:	001c      	movs	r4, r3
 8005da4:	4b27      	ldr	r3, [pc, #156]	@ (8005e44 <prog_param+0x3c0>)
 8005da6:	0018      	movs	r0, r3
 8005da8:	f000 fbe2 	bl	8006570 <TwoByteInArrayToWord>
 8005dac:	0003      	movs	r3, r0
 8005dae:	001d      	movs	r5, r3
 8005db0:	4b25      	ldr	r3, [pc, #148]	@ (8005e48 <prog_param+0x3c4>)
 8005db2:	0018      	movs	r0, r3
 8005db4:	f000 fbdc 	bl	8006570 <TwoByteInArrayToWord>
 8005db8:	0003      	movs	r3, r0
 8005dba:	001a      	movs	r2, r3
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	0029      	movs	r1, r5
 8005dc4:	0020      	movs	r0, r4
 8005dc6:	f001 fd6b 	bl	80078a0 <opc_nv>
			goto ask_enter_nv2; //jra ask_enter_nv2
 8005dca:	e115      	b.n	8005ff8 <prog_param+0x574>
			case 1: goto opc01m01nv2;
 8005dcc:	46c0      	nop			@ (mov r8, r8)
			opc_nv (99, 0, TwoByteInArrayToWord (&copiaPlantilla[cdifdiur_H]), cdifdiur_H, cdifdiur_L);
 8005dce:	4b1f      	ldr	r3, [pc, #124]	@ (8005e4c <prog_param+0x3c8>)
 8005dd0:	0018      	movs	r0, r3
 8005dd2:	f000 fbcd 	bl	8006570 <TwoByteInArrayToWord>
 8005dd6:	0003      	movs	r3, r0
 8005dd8:	001a      	movs	r2, r3
 8005dda:	2304      	movs	r3, #4
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	2303      	movs	r3, #3
 8005de0:	2100      	movs	r1, #0
 8005de2:	2063      	movs	r0, #99	@ 0x63
 8005de4:	f001 fd5c 	bl	80078a0 <opc_nv>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005de8:	e106      	b.n	8005ff8 <prog_param+0x574>
 8005dea:	46c0      	nop			@ (mov r8, r8)
 8005dec:	20000c34 	.word	0x20000c34
 8005df0:	20000c04 	.word	0x20000c04
 8005df4:	20000b8e 	.word	0x20000b8e
 8005df8:	20000c1c 	.word	0x20000c1c
 8005dfc:	20000c1b 	.word	0x20000c1b
 8005e00:	20000c64 	.word	0x20000c64
 8005e04:	0803f000 	.word	0x0803f000
 8005e08:	20000138 	.word	0x20000138
 8005e0c:	20000cb4 	.word	0x20000cb4
 8005e10:	200001b7 	.word	0x200001b7
 8005e14:	20000c0c 	.word	0x20000c0c
 8005e18:	20000c1a 	.word	0x20000c1a
 8005e1c:	200008d4 	.word	0x200008d4
 8005e20:	20000c1e 	.word	0x20000c1e
 8005e24:	20000c20 	.word	0x20000c20
 8005e28:	20000b70 	.word	0x20000b70
 8005e2c:	0801b45c 	.word	0x0801b45c
 8005e30:	20000c6c 	.word	0x20000c6c
 8005e34:	20000c84 	.word	0x20000c84
 8005e38:	20000c83 	.word	0x20000c83
 8005e3c:	0801b484 	.word	0x0801b484
 8005e40:	20000147 	.word	0x20000147
 8005e44:	20000145 	.word	0x20000145
 8005e48:	20000139 	.word	0x20000139
 8005e4c:	2000013b 	.word	0x2000013b
			case 2: goto opc02m01nv2;
 8005e50:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[crngmax_H]) + 150, (TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H])) + (TwoByteInArrayToWord (&copiaPlantilla[cdifdiur_H])) + 10 , TwoByteInArrayToWord (&copiaPlantilla[climsual_H]), climsual_H, climsual_L);
 8005e52:	4bdd      	ldr	r3, [pc, #884]	@ (80061c8 <prog_param+0x744>)
 8005e54:	0018      	movs	r0, r3
 8005e56:	f000 fb8b 	bl	8006570 <TwoByteInArrayToWord>
 8005e5a:	0003      	movs	r3, r0
 8005e5c:	3396      	adds	r3, #150	@ 0x96
 8005e5e:	001c      	movs	r4, r3
 8005e60:	4bda      	ldr	r3, [pc, #872]	@ (80061cc <prog_param+0x748>)
 8005e62:	0018      	movs	r0, r3
 8005e64:	f000 fb84 	bl	8006570 <TwoByteInArrayToWord>
 8005e68:	0003      	movs	r3, r0
 8005e6a:	001d      	movs	r5, r3
 8005e6c:	4bd8      	ldr	r3, [pc, #864]	@ (80061d0 <prog_param+0x74c>)
 8005e6e:	0018      	movs	r0, r3
 8005e70:	f000 fb7e 	bl	8006570 <TwoByteInArrayToWord>
 8005e74:	0003      	movs	r3, r0
 8005e76:	18eb      	adds	r3, r5, r3
 8005e78:	330a      	adds	r3, #10
 8005e7a:	001d      	movs	r5, r3
 8005e7c:	4bd5      	ldr	r3, [pc, #852]	@ (80061d4 <prog_param+0x750>)
 8005e7e:	0018      	movs	r0, r3
 8005e80:	f000 fb76 	bl	8006570 <TwoByteInArrayToWord>
 8005e84:	0003      	movs	r3, r0
 8005e86:	001a      	movs	r2, r3
 8005e88:	232e      	movs	r3, #46	@ 0x2e
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	232d      	movs	r3, #45	@ 0x2d
 8005e8e:	0029      	movs	r1, r5
 8005e90:	0020      	movs	r0, r4
 8005e92:	f001 fd05 	bl	80078a0 <opc_nv>
			goto ask_enter_nv2;//	jra ask_enter_nv2
 8005e96:	e0af      	b.n	8005ff8 <prog_param+0x574>
			case 3: goto opc03m01nv2;
 8005e98:	46c0      	nop			@ (mov r8, r8)
			opc_nv (TwoByteInArrayToWord (&copiaPlantilla[cspdiur_H]) - 10, TwoByteInArrayToWord (&copiaPlantilla[crngmin_H]) - 150, TwoByteInArrayToWord (&copiaPlantilla[climinal_H]), climinal_H, climinal_L);
 8005e9a:	4bcc      	ldr	r3, [pc, #816]	@ (80061cc <prog_param+0x748>)
 8005e9c:	0018      	movs	r0, r3
 8005e9e:	f000 fb67 	bl	8006570 <TwoByteInArrayToWord>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	3b0a      	subs	r3, #10
 8005ea6:	001c      	movs	r4, r3
 8005ea8:	4bcb      	ldr	r3, [pc, #812]	@ (80061d8 <prog_param+0x754>)
 8005eaa:	0018      	movs	r0, r3
 8005eac:	f000 fb60 	bl	8006570 <TwoByteInArrayToWord>
 8005eb0:	0003      	movs	r3, r0
 8005eb2:	3b96      	subs	r3, #150	@ 0x96
 8005eb4:	001d      	movs	r5, r3
 8005eb6:	4bc9      	ldr	r3, [pc, #804]	@ (80061dc <prog_param+0x758>)
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f000 fb59 	bl	8006570 <TwoByteInArrayToWord>
 8005ebe:	0003      	movs	r3, r0
 8005ec0:	001a      	movs	r2, r3
 8005ec2:	2330      	movs	r3, #48	@ 0x30
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	232f      	movs	r3, #47	@ 0x2f
 8005ec8:	0029      	movs	r1, r5
 8005eca:	0020      	movs	r0, r4
 8005ecc:	f001 fce8 	bl	80078a0 <opc_nv>
			goto ask_enter_nv2;		//jra ask_enter_nv2
 8005ed0:	e092      	b.n	8005ff8 <prog_param+0x574>
			case 4: goto opc04m01nv2;
 8005ed2:	46c0      	nop			@ (mov r8, r8)
			if(btn_pr[b1_f1]){ //btjt btn_pr,#b1_f1,toggle_opc04m01nv2
 8005ed4:	4bc2      	ldr	r3, [pc, #776]	@ (80061e0 <prog_param+0x75c>)
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d104      	bne.n	8005ee6 <prog_param+0x462>
			if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,toggle_opc04m01nv2
 8005edc:	4bc0      	ldr	r3, [pc, #768]	@ (80061e0 <prog_param+0x75c>)
 8005ede:	791b      	ldrb	r3, [r3, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00c      	beq.n	8005efe <prog_param+0x47a>
				goto toggle_opc04m01nv2;
 8005ee4:	e000      	b.n	8005ee8 <prog_param+0x464>
				goto toggle_opc04m01nv2;
 8005ee6:	46c0      	nop			@ (mov r8, r8)
			flags_menu[0] ^= 1; // BitComplement(flags_menu,0);		//bcpl flags_menu,#0
 8005ee8:	4bbe      	ldr	r3, [pc, #760]	@ (80061e4 <prog_param+0x760>)
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	2201      	movs	r2, #1
 8005eee:	4053      	eors	r3, r2
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	1e5a      	subs	r2, r3, #1
 8005ef4:	4193      	sbcs	r3, r2
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	4bba      	ldr	r3, [pc, #744]	@ (80061e4 <prog_param+0x760>)
 8005efa:	701a      	strb	r2, [r3, #0]
 8005efc:	e000      	b.n	8005f00 <prog_param+0x47c>
			goto dpy_opc04m01nv2; //jra dpy_opc04m01nv2
 8005efe:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x28, 0x01);
 8005f00:	2101      	movs	r1, #1
 8005f02:	2028      	movs	r0, #40	@ 0x28
 8005f04:	f001 fca4 	bl	8007850 <op_menu>
			if(!flags_menu[0]){//btjf flags_menu,#0,dpy2_opc04m01nv2
 8005f08:	4bb6      	ldr	r3, [pc, #728]	@ (80061e4 <prog_param+0x760>)
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	4053      	eors	r3, r2
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d104      	bne.n	8005f20 <prog_param+0x49c>
			op_menu (0x00, 0x1D);
 8005f16:	211d      	movs	r1, #29
 8005f18:	2000      	movs	r0, #0
 8005f1a:	f001 fc99 	bl	8007850 <op_menu>
 8005f1e:	e000      	b.n	8005f22 <prog_param+0x49e>
				goto dpy2_opc04m01nv2;
 8005f20:	46c0      	nop			@ (mov r8, r8)
			datled_clear();
 8005f22:	f001 fcaf 	bl	8007884 <datled_clear>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005f26:	e067      	b.n	8005ff8 <prog_param+0x574>
			case 5: goto opc05m01nv2;
 8005f28:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x25, 0x05);
 8005f2a:	2105      	movs	r1, #5
 8005f2c:	2025      	movs	r0, #37	@ 0x25
 8005f2e:	f001 fc8f 	bl	8007850 <op_menu>
			lmt_up_w = 99;//	mov lmt_up_w + 1,#99
 8005f32:	4bad      	ldr	r3, [pc, #692]	@ (80061e8 <prog_param+0x764>)
 8005f34:	2263      	movs	r2, #99	@ 0x63
 8005f36:	801a      	strh	r2, [r3, #0]
			lmt_dw_w = 0;//	mov	lmt_dw_w + 1,#00
 8005f38:	4bac      	ldr	r3, [pc, #688]	@ (80061ec <prog_param+0x768>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	801a      	strh	r2, [r3, #0]
			STM8_A = key;		//	ld	a,key ;			/ Carga el dato apuntado en la direccin del parmetro
 8005f3e:	4bac      	ldr	r3, [pc, #688]	@ (80061f0 <prog_param+0x76c>)
 8005f40:	781a      	ldrb	r2, [r3, #0]
 8005f42:	4bac      	ldr	r3, [pc, #688]	@ (80061f4 <prog_param+0x770>)
 8005f44:	701a      	strb	r2, [r3, #0]
			md_dif_math();	//	call md_dif_math;		/ modificacion de un dato sin signo entero
 8005f46:	f000 fa39 	bl	80063bc <md_dif_math>
			key = wreg;//	mov	key,wreg
 8005f4a:	4bab      	ldr	r3, [pc, #684]	@ (80061f8 <prog_param+0x774>)
 8005f4c:	781a      	ldrb	r2, [r3, #0]
 8005f4e:	4ba8      	ldr	r3, [pc, #672]	@ (80061f0 <prog_param+0x76c>)
 8005f50:	701a      	strb	r2, [r3, #0]
			soloent1();//	call soloent1;				/ Muestra valor del parmetro
 8005f52:	f000 fd49 	bl	80069e8 <soloent1>
			datled_clear();
 8005f56:	f001 fc95 	bl	8007884 <datled_clear>
			goto ask_enter_nv2;//	jra	 ask_enter_nv2
 8005f5a:	e04d      	b.n	8005ff8 <prog_param+0x574>
			case 6: goto opc06m01nv2;
 8005f5c:	46c0      	nop			@ (mov r8, r8)
			op_menu  (reePlantilla[eeversion1], reePlantilla[eeversion2]/10);
 8005f5e:	4ba7      	ldr	r3, [pc, #668]	@ (80061fc <prog_param+0x778>)
 8005f60:	227b      	movs	r2, #123	@ 0x7b
 8005f62:	5c9c      	ldrb	r4, [r3, r2]
 8005f64:	4ba5      	ldr	r3, [pc, #660]	@ (80061fc <prog_param+0x778>)
 8005f66:	227c      	movs	r2, #124	@ 0x7c
 8005f68:	5c9b      	ldrb	r3, [r3, r2]
 8005f6a:	210a      	movs	r1, #10
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f7fa f8d3 	bl	8000118 <__udivsi3>
 8005f72:	0003      	movs	r3, r0
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	0019      	movs	r1, r3
 8005f78:	0020      	movs	r0, r4
 8005f7a:	f001 fc69 	bl	8007850 <op_menu>
			goto ask_enter_nv2;//jra ask_enter_nv2
 8005f7e:	e03b      	b.n	8005ff8 <prog_param+0x574>
			case 7: goto opc07m01nv2;
 8005f80:	46c0      	nop			@ (mov r8, r8)
		   if(btn_pr[b1_f1]){ //btjt btn_pr,#b1_f1,toggle_opc07m01nv2
 8005f82:	4b97      	ldr	r3, [pc, #604]	@ (80061e0 <prog_param+0x75c>)
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d104      	bne.n	8005f94 <prog_param+0x510>
		   if(btn_pr[b3_f1]){//btjt btn_pr,#b3_f1,toggle_opc07m01nv2
 8005f8a:	4b95      	ldr	r3, [pc, #596]	@ (80061e0 <prog_param+0x75c>)
 8005f8c:	791b      	ldrb	r3, [r3, #4]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00c      	beq.n	8005fac <prog_param+0x528>
			   goto toggle_opc07m01nv2;
 8005f92:	e000      	b.n	8005f96 <prog_param+0x512>
			   goto toggle_opc07m01nv2;
 8005f94:	46c0      	nop			@ (mov r8, r8)
			flags_menu[1] ^= 1; //bcpl flags_menu,#1
 8005f96:	4b93      	ldr	r3, [pc, #588]	@ (80061e4 <prog_param+0x760>)
 8005f98:	785b      	ldrb	r3, [r3, #1]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4053      	eors	r3, r2
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	1e5a      	subs	r2, r3, #1
 8005fa2:	4193      	sbcs	r3, r2
 8005fa4:	b2da      	uxtb	r2, r3
 8005fa6:	4b8f      	ldr	r3, [pc, #572]	@ (80061e4 <prog_param+0x760>)
 8005fa8:	705a      	strb	r2, [r3, #1]
 8005faa:	e000      	b.n	8005fae <prog_param+0x52a>
		   goto dpy_opc07m01nv2; //jra dpy_opc07m01nv2
 8005fac:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x28, 0x01);
 8005fae:	2101      	movs	r1, #1
 8005fb0:	2028      	movs	r0, #40	@ 0x28
 8005fb2:	f001 fc4d 	bl	8007850 <op_menu>
			if(!flags_menu[1]){	//btjf flags_menu,#1,dpy2_opc07m01nv2
 8005fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80061e4 <prog_param+0x760>)
 8005fb8:	785b      	ldrb	r3, [r3, #1]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	4053      	eors	r3, r2
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <prog_param+0x54a>
			op_menu (0x00, 0x1D);
 8005fc4:	211d      	movs	r1, #29
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	f001 fc42 	bl	8007850 <op_menu>
 8005fcc:	e000      	b.n	8005fd0 <prog_param+0x54c>
				goto dpy2_opc07m01nv2;
 8005fce:	46c0      	nop			@ (mov r8, r8)
			datled_clear();
 8005fd0:	f001 fc58 	bl	8007884 <datled_clear>
			goto ask_enter_nv2;//	jra ask_enter_nv2
 8005fd4:	e010      	b.n	8005ff8 <prog_param+0x574>
			case 8: goto opc08m01nv2;
 8005fd6:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x05, 0x0E);
 8005fd8:	210e      	movs	r1, #14
 8005fda:	2005      	movs	r0, #5
 8005fdc:	f001 fc38 	bl	8007850 <op_menu>
			goto ask_enter_nv2;//	jra	ask_enter_nv2
 8005fe0:	e00a      	b.n	8005ff8 <prog_param+0x574>
			case 9: goto opc09m01nv2;
 8005fe2:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x1F, 0X0E);
 8005fe4:	210e      	movs	r1, #14
 8005fe6:	201f      	movs	r0, #31
 8005fe8:	f001 fc32 	bl	8007850 <op_menu>
			goto ask_enter_nv2;// jra	ask_enter_nv2
 8005fec:	e004      	b.n	8005ff8 <prog_param+0x574>
			default: goto opcNAnv2;
 8005fee:	46c0      	nop			@ (mov r8, r8)
			op_menu (0x26, 0x26);
 8005ff0:	2126      	movs	r1, #38	@ 0x26
 8005ff2:	2026      	movs	r0, #38	@ 0x26
 8005ff4:	f001 fc2c 	bl	8007850 <op_menu>
			if(!btn_pr[b2_f1]){//btjf	btn_pr,#b2_f1,no_enter_nv2;
 8005ff8:	4b79      	ldr	r3, [pc, #484]	@ (80061e0 <prog_param+0x75c>)
 8005ffa:	789b      	ldrb	r3, [r3, #2]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	4053      	eors	r3, r2
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d12e      	bne.n	8006064 <prog_param+0x5e0>
			flagsb[f_sprm] = 0;//bres	flagsb,#f_sprm;
 8006006:	4b7e      	ldr	r3, [pc, #504]	@ (8006200 <prog_param+0x77c>)
 8006008:	2200      	movs	r2, #0
 800600a:	70da      	strb	r2, [r3, #3]
			if(param != 5){//cp A,#5;							/ es opcion PS (password)?
 800600c:	4b7d      	ldr	r3, [pc, #500]	@ (8006204 <prog_param+0x780>)
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	2b05      	cmp	r3, #5
 8006012:	d129      	bne.n	8006068 <prog_param+0x5e4>
			if(key != Plantilla [password]){//cp A,password		/ es opcion PS (password)?
 8006014:	4b7c      	ldr	r3, [pc, #496]	@ (8006208 <prog_param+0x784>)
 8006016:	2273      	movs	r2, #115	@ 0x73
 8006018:	5c9a      	ldrb	r2, [r3, r2]
 800601a:	4b75      	ldr	r3, [pc, #468]	@ (80061f0 <prog_param+0x76c>)
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	429a      	cmp	r2, r3
 8006020:	d124      	bne.n	800606c <prog_param+0x5e8>
			Bset_Clear_trfst(flagsb, flags_menu, f_menu2, 3);
 8006022:	4970      	ldr	r1, [pc, #448]	@ (80061e4 <prog_param+0x760>)
 8006024:	4876      	ldr	r0, [pc, #472]	@ (8006200 <prog_param+0x77c>)
 8006026:	2303      	movs	r3, #3
 8006028:	2202      	movs	r2, #2
 800602a:	f007 fb1b 	bl	800d664 <Bset_Clear_trfst>
			param2 = 0;//clr param2
 800602e:	4b77      	ldr	r3, [pc, #476]	@ (800620c <prog_param+0x788>)
 8006030:	2200      	movs	r2, #0
 8006032:	701a      	strb	r2, [r3, #0]
			if(!flagsb[f_luzb]){//btjf flagsb,#f_luzb,noSetFlagLU
 8006034:	4b72      	ldr	r3, [pc, #456]	@ (8006200 <prog_param+0x77c>)
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	2201      	movs	r2, #1
 800603a:	4053      	eors	r3, r2
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	d103      	bne.n	800604a <prog_param+0x5c6>
			flags_menu[3] = 1;//bset flags_menu,#3
 8006042:	4b68      	ldr	r3, [pc, #416]	@ (80061e4 <prog_param+0x760>)
 8006044:	2201      	movs	r2, #1
 8006046:	70da      	strb	r2, [r3, #3]
 8006048:	e000      	b.n	800604c <prog_param+0x5c8>
				goto noSetFlagLU;
 800604a:	46c0      	nop			@ (mov r8, r8)
			flags_menu[4] = 0;//	bres flags_menu,#4
 800604c:	4b65      	ldr	r3, [pc, #404]	@ (80061e4 <prog_param+0x760>)
 800604e:	2200      	movs	r2, #0
 8006050:	711a      	strb	r2, [r3, #4]
			if(Plantilla[escala] != 0x20){//	cp	A,#$20
 8006052:	4b6d      	ldr	r3, [pc, #436]	@ (8006208 <prog_param+0x784>)
 8006054:	2252      	movs	r2, #82	@ 0x52
 8006056:	5c9b      	ldrb	r3, [r3, r2]
 8006058:	2b20      	cmp	r3, #32
 800605a:	d109      	bne.n	8006070 <prog_param+0x5ec>
			flags_menu[4] = 1;//	bset flags_menu,#4
 800605c:	4b61      	ldr	r3, [pc, #388]	@ (80061e4 <prog_param+0x760>)
 800605e:	2201      	movs	r2, #1
 8006060:	711a      	strb	r2, [r3, #4]
		       goto fin_prog_param; //jp fin_prog_param
 8006062:	e19f      	b.n	80063a4 <prog_param+0x920>
				goto no_enter_nv2;
 8006064:	46c0      	nop			@ (mov r8, r8)
 8006066:	e19d      	b.n	80063a4 <prog_param+0x920>
				goto no_enter_nv2;//jrne no_enter_nv2;
 8006068:	46c0      	nop			@ (mov r8, r8)
 800606a:	e19b      	b.n	80063a4 <prog_param+0x920>
				goto no_enter_nv2;//jrne no_enter_nv2
 800606c:	46c0      	nop			@ (mov r8, r8)
 800606e:	e199      	b.n	80063a4 <prog_param+0x920>
				goto noFahrenheitFlag;//	jrne noFahrenheitFlag
 8006070:	46c0      	nop			@ (mov r8, r8)
		       goto fin_prog_param; //jp fin_prog_param
 8006072:	e197      	b.n	80063a4 <prog_param+0x920>
		goto menu2; //jp menu2
 8006074:	46c0      	nop			@ (mov r8, r8)
		Bclear_Clear_trfst(btn_pr, btn_pr,b1_f2, b3_f2);
 8006076:	495a      	ldr	r1, [pc, #360]	@ (80061e0 <prog_param+0x75c>)
 8006078:	4859      	ldr	r0, [pc, #356]	@ (80061e0 <prog_param+0x75c>)
 800607a:	2305      	movs	r3, #5
 800607c:	2201      	movs	r2, #1
 800607e:	f007 fb0c 	bl	800d69a <Bclear_Clear_trfst>
		STM8_A = param2;	//	ld	a,param2
 8006082:	4b62      	ldr	r3, [pc, #392]	@ (800620c <prog_param+0x788>)
 8006084:	781a      	ldrb	r2, [r3, #0]
 8006086:	4b5b      	ldr	r3, [pc, #364]	@ (80061f4 <prog_param+0x770>)
 8006088:	701a      	strb	r2, [r3, #0]
		lmt_up_w = 4;		//	mov  lmt_up_w + 1,#4
 800608a:	4b57      	ldr	r3, [pc, #348]	@ (80061e8 <prog_param+0x764>)
 800608c:	2204      	movs	r2, #4
 800608e:	801a      	strh	r2, [r3, #0]
		lmt_dw_w = 0;		//	mov	lmt_dw_w + 1,#00
 8006090:	4b56      	ldr	r3, [pc, #344]	@ (80061ec <prog_param+0x768>)
 8006092:	2200      	movs	r2, #0
 8006094:	801a      	strh	r2, [r3, #0]
		md_dif_math	();		//	call md_dif_math;
 8006096:	f000 f991 	bl	80063bc <md_dif_math>
		param2 = wreg;//	mov	param2,wreg
 800609a:	4b57      	ldr	r3, [pc, #348]	@ (80061f8 <prog_param+0x774>)
 800609c:	781a      	ldrb	r2, [r3, #0]
 800609e:	4b5b      	ldr	r3, [pc, #364]	@ (800620c <prog_param+0x788>)
 80060a0:	701a      	strb	r2, [r3, #0]
		STM8_A = param2 & 0x07;			//;/ Para evitar saltos indeseados
 80060a2:	4b5a      	ldr	r3, [pc, #360]	@ (800620c <prog_param+0x788>)
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	2207      	movs	r2, #7
 80060a8:	4013      	ands	r3, r2
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	4b51      	ldr	r3, [pc, #324]	@ (80061f4 <prog_param+0x770>)
 80060ae:	701a      	strb	r2, [r3, #0]
		switch(STM8_A)
 80060b0:	4b50      	ldr	r3, [pc, #320]	@ (80061f4 <prog_param+0x770>)
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d822      	bhi.n	80060fe <prog_param+0x67a>
 80060b8:	009a      	lsls	r2, r3, #2
 80060ba:	4b55      	ldr	r3, [pc, #340]	@ (8006210 <prog_param+0x78c>)
 80060bc:	18d3      	adds	r3, r2, r3
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	469f      	mov	pc, r3
			case 0: goto opc00m02;
 80060c2:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x00, 0x0F);
 80060c4:	210f      	movs	r1, #15
 80060c6:	2000      	movs	r0, #0
 80060c8:	f001 fbc2 	bl	8007850 <op_menu>
		goto ask_enter_m02;//	jra	ask_enter_m02
 80060cc:	e01c      	b.n	8006108 <prog_param+0x684>
			case 1: goto opc01m02;
 80060ce:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x11, 0x27);
 80060d0:	2127      	movs	r1, #39	@ 0x27
 80060d2:	2011      	movs	r0, #17
 80060d4:	f001 fbbc 	bl	8007850 <op_menu>
		goto ask_enter_m02;//	jra	ask_enter_m02
 80060d8:	e016      	b.n	8006108 <prog_param+0x684>
			case 2: goto opc02m02;
 80060da:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x27, 0x1D);
 80060dc:	211d      	movs	r1, #29
 80060de:	2027      	movs	r0, #39	@ 0x27
 80060e0:	f001 fbb6 	bl	8007850 <op_menu>
		goto ask_enter_m02; //	jra ask_enter_m02
 80060e4:	e010      	b.n	8006108 <prog_param+0x684>
			case 3: goto opc03m02;
 80060e6:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x05, 0x0E);
 80060e8:	210e      	movs	r1, #14
 80060ea:	2005      	movs	r0, #5
 80060ec:	f001 fbb0 	bl	8007850 <op_menu>
		goto ask_enter_m02;//	jra ask_enter_m02
 80060f0:	e00a      	b.n	8006108 <prog_param+0x684>
			case 4: goto opc04m02;
 80060f2:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x1F, 0X0E);
 80060f4:	210e      	movs	r1, #14
 80060f6:	201f      	movs	r0, #31
 80060f8:	f001 fbaa 	bl	8007850 <op_menu>
		goto ask_enter_m02;//jra	ask_enter_m02
 80060fc:	e004      	b.n	8006108 <prog_param+0x684>
			default: goto opcNA_m02;
 80060fe:	46c0      	nop			@ (mov r8, r8)
		op_menu (0x26, 0x26);
 8006100:	2126      	movs	r1, #38	@ 0x26
 8006102:	2026      	movs	r0, #38	@ 0x26
 8006104:	f001 fba4 	bl	8007850 <op_menu>
		datled_clear();
 8006108:	f001 fbbc 	bl	8007884 <datled_clear>
		if(!btn_pr[b2_f1]){// btjf btn_pr,#b2_f1,fin_menu2;  Se acepto la seleccin del parmetro?
 800610c:	4b34      	ldr	r3, [pc, #208]	@ (80061e0 <prog_param+0x75c>)
 800610e:	789b      	ldrb	r3, [r3, #2]
 8006110:	2201      	movs	r2, #1
 8006112:	4053      	eors	r3, r2
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d000      	beq.n	800611c <prog_param+0x698>
 800611a:	e085      	b.n	8006228 <prog_param+0x7a4>
		flagsb[f_nv2Menu2]= 1;		//	bset flagsb,#f_nv2Menu2;   indica que sea sseleccionado una parametro
 800611c:	4b38      	ldr	r3, [pc, #224]	@ (8006200 <prog_param+0x77c>)
 800611e:	2201      	movs	r2, #1
 8006120:	711a      	strb	r2, [r3, #4]
		if(param2 != 4){//	cp A,#4;    / es opcion E (exit)?
 8006122:	4b3a      	ldr	r3, [pc, #232]	@ (800620c <prog_param+0x788>)
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	2b04      	cmp	r3, #4
 8006128:	d100      	bne.n	800612c <prog_param+0x6a8>
 800612a:	e129      	b.n	8006380 <prog_param+0x8fc>
			goto ask_set_prog_m02;//	jrne ask_set_prog_m02
 800612c:	46c0      	nop			@ (mov r8, r8)
		if(param2 != 3){//	cp	A,#3;
 800612e:	4b37      	ldr	r3, [pc, #220]	@ (800620c <prog_param+0x788>)
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	2b03      	cmp	r3, #3
 8006134:	d000      	beq.n	8006138 <prog_param+0x6b4>
 8006136:	e079      	b.n	800622c <prog_param+0x7a8>
		flagsb[f_luzb]= 0;//	bres flagsb,#f_luzb
 8006138:	4b31      	ldr	r3, [pc, #196]	@ (8006200 <prog_param+0x77c>)
 800613a:	2200      	movs	r2, #0
 800613c:	701a      	strb	r2, [r3, #0]
		if(!flags_menu[3]){//	btjf flags_menu,#3,noOnLuz
 800613e:	4b29      	ldr	r3, [pc, #164]	@ (80061e4 <prog_param+0x760>)
 8006140:	78db      	ldrb	r3, [r3, #3]
 8006142:	2201      	movs	r2, #1
 8006144:	4053      	eors	r3, r2
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b00      	cmp	r3, #0
 800614a:	d103      	bne.n	8006154 <prog_param+0x6d0>
		flagsb[f_luzb]= 1;// bset flagsb,#f_luzb
 800614c:	4b2c      	ldr	r3, [pc, #176]	@ (8006200 <prog_param+0x77c>)
 800614e:	2201      	movs	r2, #1
 8006150:	701a      	strb	r2, [r3, #0]
 8006152:	e000      	b.n	8006156 <prog_param+0x6d2>
			goto noOnLuz;
 8006154:	46c0      	nop			@ (mov r8, r8)
		if(!flags_menu[2]){//	btjf flags_menu,#2,noOffManto
 8006156:	4b23      	ldr	r3, [pc, #140]	@ (80061e4 <prog_param+0x760>)
 8006158:	789b      	ldrb	r3, [r3, #2]
 800615a:	2201      	movs	r2, #1
 800615c:	4053      	eors	r3, r2
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d103      	bne.n	800616c <prog_param+0x6e8>
		timerOffManto = 120;//	mov	 timerOffManto,#120;	/ carga tiempo de apagado de mantenimiento (minutos)
 8006164:	4b2b      	ldr	r3, [pc, #172]	@ (8006214 <prog_param+0x790>)
 8006166:	2278      	movs	r2, #120	@ 0x78
 8006168:	701a      	strb	r2, [r3, #0]
 800616a:	e000      	b.n	800616e <prog_param+0x6ea>
			goto noOffManto;
 800616c:	46c0      	nop			@ (mov r8, r8)
		copiaPlantilla [cescala] = 0;//mov cescala,#$00
 800616e:	4b2a      	ldr	r3, [pc, #168]	@ (8006218 <prog_param+0x794>)
 8006170:	2252      	movs	r2, #82	@ 0x52
 8006172:	2100      	movs	r1, #0
 8006174:	5499      	strb	r1, [r3, r2]
		if(!flags_menu[4]){//btjf flags_menu,#4,noFahrenheitFlagDpy
 8006176:	4b1b      	ldr	r3, [pc, #108]	@ (80061e4 <prog_param+0x760>)
 8006178:	791b      	ldrb	r3, [r3, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	4053      	eors	r3, r2
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d104      	bne.n	800618e <prog_param+0x70a>
		copiaPlantilla [cescala] = 0x20;//mov cescala,#$20
 8006184:	4b24      	ldr	r3, [pc, #144]	@ (8006218 <prog_param+0x794>)
 8006186:	2252      	movs	r2, #82	@ 0x52
 8006188:	2120      	movs	r1, #32
 800618a:	5499      	strb	r1, [r3, r2]
 800618c:	e000      	b.n	8006190 <prog_param+0x70c>
			goto noFahrenheitFlagDpy;
 800618e:	46c0      	nop			@ (mov r8, r8)
		if(copiaPlantilla [cescala] == reePlantilla[eeescala]){
 8006190:	4b21      	ldr	r3, [pc, #132]	@ (8006218 <prog_param+0x794>)
 8006192:	2252      	movs	r2, #82	@ 0x52
 8006194:	5c9a      	ldrb	r2, [r3, r2]
 8006196:	4b19      	ldr	r3, [pc, #100]	@ (80061fc <prog_param+0x778>)
 8006198:	2152      	movs	r1, #82	@ 0x52
 800619a:	5c5b      	ldrb	r3, [r3, r1]
 800619c:	429a      	cmp	r2, r3
 800619e:	d041      	beq.n	8006224 <prog_param+0x7a0>
		waux = copiaPlantilla [cescala];//	mov			waux,cescala;
 80061a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006218 <prog_param+0x794>)
 80061a2:	2252      	movs	r2, #82	@ 0x52
 80061a4:	5c9a      	ldrb	r2, [r3, r2]
 80061a6:	4b1d      	ldr	r3, [pc, #116]	@ (800621c <prog_param+0x798>)
 80061a8:	701a      	strb	r2, [r3, #0]
		wreeprom(waux, &eePlantilla[eeescala]);//	call		wreeprom;
 80061aa:	4b1c      	ldr	r3, [pc, #112]	@ (800621c <prog_param+0x798>)
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	001a      	movs	r2, r3
 80061b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006220 <prog_param+0x79c>)
 80061b2:	0019      	movs	r1, r3
 80061b4:	0010      	movs	r0, r2
 80061b6:	f001 fb37 	bl	8007828 <wreeprom>
		reePlantilla[eeescala] = waux;
 80061ba:	4b18      	ldr	r3, [pc, #96]	@ (800621c <prog_param+0x798>)
 80061bc:	7819      	ldrb	r1, [r3, #0]
 80061be:	4b0f      	ldr	r3, [pc, #60]	@ (80061fc <prog_param+0x778>)
 80061c0:	2252      	movs	r2, #82	@ 0x52
 80061c2:	5499      	strb	r1, [r3, r2]
		 goto cancel_prog; //jp cancel_prog
 80061c4:	e0dd      	b.n	8006382 <prog_param+0x8fe>
 80061c6:	46c0      	nop			@ (mov r8, r8)
 80061c8:	20000147 	.word	0x20000147
 80061cc:	20000139 	.word	0x20000139
 80061d0:	2000013b 	.word	0x2000013b
 80061d4:	20000165 	.word	0x20000165
 80061d8:	20000145 	.word	0x20000145
 80061dc:	20000167 	.word	0x20000167
 80061e0:	20000c0c 	.word	0x20000c0c
 80061e4:	20000c64 	.word	0x20000c64
 80061e8:	20000c1e 	.word	0x20000c1e
 80061ec:	20000c20 	.word	0x20000c20
 80061f0:	20000c1c 	.word	0x20000c1c
 80061f4:	200008d4 	.word	0x200008d4
 80061f8:	20000b70 	.word	0x20000b70
 80061fc:	20000cb4 	.word	0x20000cb4
 8006200:	20000c04 	.word	0x20000c04
 8006204:	20000c1b 	.word	0x20000c1b
 8006208:	200000b8 	.word	0x200000b8
 800620c:	20000c1a 	.word	0x20000c1a
 8006210:	0801b4ac 	.word	0x0801b4ac
 8006214:	20000c6d 	.word	0x20000c6d
 8006218:	20000138 	.word	0x20000138
 800621c:	20000b6f 	.word	0x20000b6f
 8006220:	0803f052 	.word	0x0803f052
			goto noCambiaEscala;//	jreq noCambiaEscala
 8006224:	46c0      	nop			@ (mov r8, r8)
		 goto cancel_prog; //jp cancel_prog
 8006226:	e0ac      	b.n	8006382 <prog_param+0x8fe>
			goto fin_menu2;
 8006228:	46c0      	nop			@ (mov r8, r8)
 800622a:	e0bb      	b.n	80063a4 <prog_param+0x920>
			goto fin_menu2;//	jrne fin_menu2;
 800622c:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param;  //jp fin_prog_param
 800622e:	e0b9      	b.n	80063a4 <prog_param+0x920>
			switch(STM8_A)
 8006230:	009a      	lsls	r2, r3, #2
 8006232:	4b5e      	ldr	r3, [pc, #376]	@ (80063ac <prog_param+0x928>)
 8006234:	18d3      	adds	r3, r2, r3
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	469f      	mov	pc, r3
			{
				case 0:  goto opc00m02nv2;
 800623a:	46c0      	nop			@ (mov r8, r8)

//opcion +++++++
opc00m02nv2:
			//;mov			datdig1,#$00;	"O"
			//;mov			datdig2,#$0F;	"F"
			if(btn_pr[b1_f1]){//	btjt btn_pr,#b1_f1,toggle_opc00m02nv2
 800623c:	4b5c      	ldr	r3, [pc, #368]	@ (80063b0 <prog_param+0x92c>)
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d104      	bne.n	800624e <prog_param+0x7ca>
				goto toggle_opc00m02nv2;
			}
			if(btn_pr[b3_f1]){//	btjt btn_pr,#b3_f1,toggle_opc00m02nv2
 8006244:	4b5a      	ldr	r3, [pc, #360]	@ (80063b0 <prog_param+0x92c>)
 8006246:	791b      	ldrb	r3, [r3, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00c      	beq.n	8006266 <prog_param+0x7e2>
				goto toggle_opc00m02nv2;
 800624c:	e000      	b.n	8006250 <prog_param+0x7cc>
				goto toggle_opc00m02nv2;
 800624e:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc00m02nv2; //	jra			dpy_opc00m02nv2
toggle_opc00m02nv2:
			flags_menu[2] ^= 0x2;//bcpl flags_menu,#2
 8006250:	4b58      	ldr	r3, [pc, #352]	@ (80063b4 <prog_param+0x930>)
 8006252:	789b      	ldrb	r3, [r3, #2]
 8006254:	001a      	movs	r2, r3
 8006256:	2302      	movs	r3, #2
 8006258:	4053      	eors	r3, r2
 800625a:	1e5a      	subs	r2, r3, #1
 800625c:	4193      	sbcs	r3, r2
 800625e:	b2da      	uxtb	r2, r3
 8006260:	4b54      	ldr	r3, [pc, #336]	@ (80063b4 <prog_param+0x930>)
 8006262:	709a      	strb	r2, [r3, #2]
 8006264:	e000      	b.n	8006268 <prog_param+0x7e4>
			goto dpy_opc00m02nv2; //	jra			dpy_opc00m02nv2
 8006266:	46c0      	nop			@ (mov r8, r8)

dpy_opc00m02nv2:
			op_menu (0x28, 0x01);
 8006268:	2101      	movs	r1, #1
 800626a:	2028      	movs	r0, #40	@ 0x28
 800626c:	f001 faf0 	bl	8007850 <op_menu>
			//datdig1 = 0x28;//	mov			datdig1,#$28;	"r"
			//datdig2 = 0x01;//	mov			datdig2,#$01;	"1"
			if(!flags_menu[2]){//	btjf flags_menu,#2,dpy2_opc00m02nv2
 8006270:	4b50      	ldr	r3, [pc, #320]	@ (80063b4 <prog_param+0x930>)
 8006272:	789b      	ldrb	r3, [r3, #2]
 8006274:	2201      	movs	r2, #1
 8006276:	4053      	eors	r3, r2
 8006278:	b2db      	uxtb	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d104      	bne.n	8006288 <prog_param+0x804>
				goto dpy2_opc00m02nv2;
			}
			op_menu (0x00, 0x1D);
 800627e:	211d      	movs	r1, #29
 8006280:	2000      	movs	r0, #0
 8006282:	f001 fae5 	bl	8007850 <op_menu>
 8006286:	e000      	b.n	800628a <prog_param+0x806>
				goto dpy2_opc00m02nv2;
 8006288:	46c0      	nop			@ (mov r8, r8)
			//datdig1 = 0x00;//	mov			datdig1,#$00;	"o"
			//datdig2 = 0x1D;//	mov			datdig2,#$1D;	"n"
dpy2_opc00m02nv2:
			datled_clear();
 800628a:	f001 fafb 	bl	8007884 <datled_clear>
			//BitClear(datled,0);// bres		datled,#0;		/ apaga el punto
			//BitClear(datled,1);// bres		datled,#1;		/ apaga el signo

			goto ask_enter_m02nv2;
 800628e:	e066      	b.n	800635e <prog_param+0x8da>
				case 1:  goto opc01m02nv2;
 8006290:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc01m02nv2:
			//;mov			datdig1,#$11;	"L"
			//;mov			datdig2,#$27;	"U"

			if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,toggle_opc01m02nv2
 8006292:	4b47      	ldr	r3, [pc, #284]	@ (80063b0 <prog_param+0x92c>)
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d104      	bne.n	80062a4 <prog_param+0x820>
				goto toggle_opc01m02nv2;
			}
			if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,toggle_opc01m02nv2
 800629a:	4b45      	ldr	r3, [pc, #276]	@ (80063b0 <prog_param+0x92c>)
 800629c:	791b      	ldrb	r3, [r3, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00c      	beq.n	80062bc <prog_param+0x838>
				goto toggle_opc01m02nv2;
 80062a2:	e000      	b.n	80062a6 <prog_param+0x822>
				goto toggle_opc01m02nv2;
 80062a4:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc01m02nv2; //jra dpy_opc01m02nv2
 toggle_opc01m02nv2:
 	 	 	flags_menu[3] ^= 1;//bcpl flags_menu,#3
 80062a6:	4b43      	ldr	r3, [pc, #268]	@ (80063b4 <prog_param+0x930>)
 80062a8:	78db      	ldrb	r3, [r3, #3]
 80062aa:	2201      	movs	r2, #1
 80062ac:	4053      	eors	r3, r2
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	1e5a      	subs	r2, r3, #1
 80062b2:	4193      	sbcs	r3, r2
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	4b3f      	ldr	r3, [pc, #252]	@ (80063b4 <prog_param+0x930>)
 80062b8:	70da      	strb	r2, [r3, #3]
 80062ba:	e000      	b.n	80062be <prog_param+0x83a>
			goto dpy_opc01m02nv2; //jra dpy_opc01m02nv2
 80062bc:	46c0      	nop			@ (mov r8, r8)

 dpy_opc01m02nv2:
 	 	 	op_menu (0x00, 0x0f);
 80062be:	210f      	movs	r1, #15
 80062c0:	2000      	movs	r0, #0
 80062c2:	f001 fac5 	bl	8007850 <op_menu>
			//datdig1 = 0x00;//mov datdig1,#$00;	"0"
			//datdig2 = 0x0f;//mov datdig2,#$0f;	"f"
			if(!flags_menu[3]){ //btjf flags_menu,#3,dpy2_opc01m02nv2
 80062c6:	4b3b      	ldr	r3, [pc, #236]	@ (80063b4 <prog_param+0x930>)
 80062c8:	78db      	ldrb	r3, [r3, #3]
 80062ca:	2201      	movs	r2, #1
 80062cc:	4053      	eors	r3, r2
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d104      	bne.n	80062de <prog_param+0x85a>
				goto dpy2_opc01m02nv2;
			}
			op_menu (0x00, 0x1D);
 80062d4:	211d      	movs	r1, #29
 80062d6:	2000      	movs	r0, #0
 80062d8:	f001 faba 	bl	8007850 <op_menu>
 80062dc:	e000      	b.n	80062e0 <prog_param+0x85c>
				goto dpy2_opc01m02nv2;
 80062de:	46c0      	nop			@ (mov r8, r8)
			//datdig1 = 0x00;//mov datdig1,#$00	"O"
			//datdig2 = 0x1D;//mov datdig2,#$1D;	"n"
 dpy2_opc01m02nv2:
 	 	   datled_clear();
 80062e0:	f001 fad0 	bl	8007884 <datled_clear>
 	 	   //BitClear(datled, 0);//bres datled,#0;		// apaga el punto
		   //BitClear(datled, 1);//bres datled,#1;		// apaga el signo

		   goto ask_enter_m02nv2;// jra ask_enter_m02nv2
 80062e4:	e03b      	b.n	800635e <prog_param+0x8da>
				case 2:  goto opc02m02nv2;
 80062e6:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc02m02nv2:
			//;mov			datdig1,#$27;	"U"
			//;mov			datdig2,#$1D;	"n"

			if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,toggle_opc02m02nv2
 80062e8:	4b31      	ldr	r3, [pc, #196]	@ (80063b0 <prog_param+0x92c>)
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d104      	bne.n	80062fa <prog_param+0x876>
			   goto toggle_opc02m02nv2;
			}
			if(btn_pr[b3_f1]){//btjt btn_pr,#b3_f1,toggle_opc02m02nv2
 80062f0:	4b2f      	ldr	r3, [pc, #188]	@ (80063b0 <prog_param+0x92c>)
 80062f2:	791b      	ldrb	r3, [r3, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00c      	beq.n	8006312 <prog_param+0x88e>
			   goto toggle_opc02m02nv2;
 80062f8:	e000      	b.n	80062fc <prog_param+0x878>
			   goto toggle_opc02m02nv2;
 80062fa:	46c0      	nop			@ (mov r8, r8)
			}
			goto dpy_opc02m02nv2;//jra dpy_opc02m02nv2
toggle_opc02m02nv2:
			flags_menu[4] ^= 1;//bcpl flags_menu,#4
 80062fc:	4b2d      	ldr	r3, [pc, #180]	@ (80063b4 <prog_param+0x930>)
 80062fe:	791b      	ldrb	r3, [r3, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	4053      	eors	r3, r2
 8006304:	b2db      	uxtb	r3, r3
 8006306:	1e5a      	subs	r2, r3, #1
 8006308:	4193      	sbcs	r3, r2
 800630a:	b2da      	uxtb	r2, r3
 800630c:	4b29      	ldr	r3, [pc, #164]	@ (80063b4 <prog_param+0x930>)
 800630e:	711a      	strb	r2, [r3, #4]
 8006310:	e000      	b.n	8006314 <prog_param+0x890>
			goto dpy_opc02m02nv2;//jra dpy_opc02m02nv2
 8006312:	46c0      	nop			@ (mov r8, r8)

dpy_opc02m02nv2:
			  op_menu (0x29, 0x0C);
 8006314:	210c      	movs	r1, #12
 8006316:	2029      	movs	r0, #41	@ 0x29
 8006318:	f001 fa9a 	bl	8007850 <op_menu>
			  //datdig1 = 0x29;//mov datdig1,#$29;  	""
//			  /datdig2 = 0x0C;//mov datdig2,#$0C;	"C"
			  if(!flags_menu[4]){//btjf flags_menu,#4,dpy2_opc02m02nv2
 800631c:	4b25      	ldr	r3, [pc, #148]	@ (80063b4 <prog_param+0x930>)
 800631e:	791b      	ldrb	r3, [r3, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	4053      	eors	r3, r2
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d104      	bne.n	8006334 <prog_param+0x8b0>
				  goto dpy2_opc02m02nv2;
			  }
			  op_menu (0x29, 0x0F);
 800632a:	210f      	movs	r1, #15
 800632c:	2029      	movs	r0, #41	@ 0x29
 800632e:	f001 fa8f 	bl	8007850 <op_menu>
 8006332:	e000      	b.n	8006336 <prog_param+0x8b2>
				  goto dpy2_opc02m02nv2;
 8006334:	46c0      	nop			@ (mov r8, r8)
			  //datdig1 = 0x29;//mov datdig1,#$29;	""
			  //datdig2 = 0x0F;//mov datdig2,#$0F		"F"
dpy2_opc02m02nv2:
				datled_clear();
 8006336:	f001 faa5 	bl	8007884 <datled_clear>
				//BitClear (datled,0);//bres datled,#0;				/ apaga el punto
				//BitClear (datled,1); // bres datled,#1;			/ apaga el signo

				goto ask_enter_m02nv2;//jra ask_enter_m02nv2;
 800633a:	e010      	b.n	800635e <prog_param+0x8da>
				case 3:  goto opc03m02nv2;
 800633c:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc03m02nv2:
			 op_menu (0x05, 0x0E);
 800633e:	210e      	movs	r1, #14
 8006340:	2005      	movs	r0, #5
 8006342:	f001 fa85 	bl	8007850 <op_menu>
			 //datdig1 = 0x05;//mov datdig1,#$05;		"S"
			 //datdig2 = 0x0E;//mov datdig2,#$0E;		"E"
			 goto ask_enter_m02nv2;//jra ask_enter_m02nv2
 8006346:	e00a      	b.n	800635e <prog_param+0x8da>
				case 4:  goto opc04m02nv2;
 8006348:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opc04m02nv2:
			 op_menu (0x1F, 0x0E);
 800634a:	210e      	movs	r1, #14
 800634c:	201f      	movs	r0, #31
 800634e:	f001 fa7f 	bl	8007850 <op_menu>
			 //datdig1 = 0x1F;//mov datdig1,#$1F		" "
			 //datdig2 = 0x0E;//mov datdig2,#$0E		"E"
			 goto ask_enter_m02nv2;//jra ask_enter_m02nv2
 8006352:	e004      	b.n	800635e <prog_param+0x8da>
				default: goto opcNAm02nv2;
 8006354:	46c0      	nop			@ (mov r8, r8)
//opcion +++++++
opcNAm02nv2:
			 op_menu (0x26, 0x26);
 8006356:	2126      	movs	r1, #38	@ 0x26
 8006358:	2026      	movs	r0, #38	@ 0x26
 800635a:	f001 fa79 	bl	8007850 <op_menu>
			 //datdig1 = 0x26;//mov datdig1,#$26;		"-"
			 //datdig2 = 0x26;//mov datdig2,#$26	    "-"


ask_enter_m02nv2:
		if(!btn_pr[b2_f1]){//btjf btn_pr,#b2_f1,no_enter_m02nv2
 800635e:	4b14      	ldr	r3, [pc, #80]	@ (80063b0 <prog_param+0x92c>)
 8006360:	789b      	ldrb	r3, [r3, #2]
 8006362:	2201      	movs	r2, #1
 8006364:	4053      	eors	r3, r2
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d103      	bne.n	8006374 <prog_param+0x8f0>
			goto no_enter_m02nv2;
		}
		flagsb[f_nv2Menu2] = 0;//bres flagsb,#f_nv2Menu2;
 800636c:	4b12      	ldr	r3, [pc, #72]	@ (80063b8 <prog_param+0x934>)
 800636e:	2200      	movs	r2, #0
 8006370:	711a      	strb	r2, [r3, #4]

no_enter_m02nv2:
		goto fin_prog_param; //jp fin_prog_param;
 8006372:	e017      	b.n	80063a4 <prog_param+0x920>
			goto no_enter_m02nv2;
 8006374:	46c0      	nop			@ (mov r8, r8)
		goto fin_prog_param; //jp fin_prog_param;
 8006376:	e015      	b.n	80063a4 <prog_param+0x920>
		goto cancel_prog;
 8006378:	46c0      	nop			@ (mov r8, r8)
 800637a:	e002      	b.n	8006382 <prog_param+0x8fe>
		goto cancel_prog;//jp cancel_prog;
 800637c:	46c0      	nop			@ (mov r8, r8)
 800637e:	e000      	b.n	8006382 <prog_param+0x8fe>
		goto cancel_prog; ////	jp	cancel_prog   / S, sal sin realizar ningn cambio
 8006380:	46c0      	nop			@ (mov r8, r8)
//;============================================================

cancel_prog:
		Bclear_Clear_trfst(flagsb, flagsb,f_prog, f_sprm);
 8006382:	490d      	ldr	r1, [pc, #52]	@ (80063b8 <prog_param+0x934>)
 8006384:	480c      	ldr	r0, [pc, #48]	@ (80063b8 <prog_param+0x934>)
 8006386:	2303      	movs	r3, #3
 8006388:	2201      	movs	r2, #1
 800638a:	f007 f986 	bl	800d69a <Bclear_Clear_trfst>
//		BitClear(flagsb,f_prog);//bres flagsb,#f_prog
//		BitClear(flagsb,f_sprm); //bres flagsb,#f_sprm
		//bres		flagsb,#f_sgpo;								/ cancela bandera de programacion
		Bclear_Clear_trfst(flagsb, flagsb,f_ulck, f_menu2);
 800638e:	490a      	ldr	r1, [pc, #40]	@ (80063b8 <prog_param+0x934>)
 8006390:	4809      	ldr	r0, [pc, #36]	@ (80063b8 <prog_param+0x934>)
 8006392:	2302      	movs	r3, #2
 8006394:	2205      	movs	r2, #5
 8006396:	f007 f980 	bl	800d69a <Bclear_Clear_trfst>
//		BitClear(flagsb,f_ulck); //bres flagsb,#f_ulck
//		BitClear(flagsb,f_menu2); // bres flagsb,#f_menu2
		flagsb[f_nv2Menu2] = 0; // bres flagsb,#f_nv2Menu2
 800639a:	4b07      	ldr	r3, [pc, #28]	@ (80063b8 <prog_param+0x934>)
 800639c:	2200      	movs	r2, #0
 800639e:	711a      	strb	r2, [r3, #4]
fin_prog_param:
		//	bres		flagsb,#f_lmt									;//manuel_ Bandera que indica paso por el limite de programacion (segun definiciones de banderas)
		//	ret

}
 80063a0:	e000      	b.n	80063a4 <prog_param+0x920>
		goto fin_prog_param; //jp fin_prog_param
 80063a2:	46c0      	nop			@ (mov r8, r8)
}
 80063a4:	46c0      	nop			@ (mov r8, r8)
 80063a6:	46bd      	mov	sp, r7
 80063a8:	b006      	add	sp, #24
 80063aa:	bdb0      	pop	{r4, r5, r7, pc}
 80063ac:	0801b4c0 	.word	0x0801b4c0
 80063b0:	20000c0c 	.word	0x20000c0c
 80063b4:	20000c64 	.word	0x20000c64
 80063b8:	20000c04 	.word	0x20000c04

080063bc <md_dif_math>:
//;===================================================================================
//;LN 6338 ============================================================
//;subrrutina para la modificacion del valor porgramado para temperatura
void md_dif_math (){
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
			flagsb[f_nd_temp]=1; 		// bset flagsb,#f_nd_temp			;// enciende bandera indica no es dato de temperatura
 80063c0:	4b06      	ldr	r3, [pc, #24]	@ (80063dc <md_dif_math+0x20>)
 80063c2:	2201      	movs	r2, #1
 80063c4:	719a      	strb	r2, [r3, #6]
			//clrw X
			STM8_16_X = (uint16_t)STM8_A; 	// ld XL,A
 80063c6:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <md_dif_math+0x24>)
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	001a      	movs	r2, r3
 80063cc:	4b05      	ldr	r3, [pc, #20]	@ (80063e4 <md_dif_math+0x28>)
 80063ce:	801a      	strh	r2, [r3, #0]
			//lmt_up_w = 0;					// clr lmt_up_w ******** 	Se comentaron estas dos instrucciones:
			//lmt_dw_w = 0;					// clr lmt_dw_w	********	En Ensamblador se borran solo 8 bits de una variable de 16 bits
			md_signfrac_math();				//				********	CGM 22/Nov/2024
 80063d0:	f000 f80a 	bl	80063e8 <md_signfrac_math>
}
 80063d4:	46c0      	nop			@ (mov r8, r8)
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	46c0      	nop			@ (mov r8, r8)
 80063dc:	20000c04 	.word	0x20000c04
 80063e0:	200008d4 	.word	0x200008d4
 80063e4:	200008d6 	.word	0x200008d6

080063e8 <md_signfrac_math>:
//;				------------------------------------------------------------
void md_signfrac_math(){
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
	 	 	 if(btn_pr[b1_f1]){//btjt btn_pr,#b1_f1,inc_sf //
 80063ec:	4b4b      	ldr	r3, [pc, #300]	@ (800651c <md_signfrac_math+0x134>)
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d121      	bne.n	8006438 <md_signfrac_math+0x50>
	 	 		 goto inc_sf;
	 	 	 }
	 	 	 if(btn_pr[b3_f1]){ //btjt btn_pr,#b3_f1,dec_sf //
 80063f4:	4b49      	ldr	r3, [pc, #292]	@ (800651c <md_signfrac_math+0x134>)
 80063f6:	791b      	ldrb	r3, [r3, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d14f      	bne.n	800649c <md_signfrac_math+0xb4>
	 	 		 goto dec_sf;
	 	 	 }

	 	 	 if(cnt_btn != 0){//tnz cnt_btn
 80063fc:	4b48      	ldr	r3, [pc, #288]	@ (8006520 <md_signfrac_math+0x138>)
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d117      	bne.n	8006434 <md_signfrac_math+0x4c>
	 	 		 goto fin_md_signfrac2_0;//jrne fin_md_signfrac2_0
	 	 	 }
	 	 	 cnt_btn = 25;//mov cnt_btn,#25
 8006404:	4b46      	ldr	r3, [pc, #280]	@ (8006520 <md_signfrac_math+0x138>)
 8006406:	2219      	movs	r2, #25
 8006408:	701a      	strb	r2, [r3, #0]
	 	 	 if(cnt_btn_hld != 0){//tnz cnt_btn_hld
 800640a:	4b46      	ldr	r3, [pc, #280]	@ (8006524 <md_signfrac_math+0x13c>)
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d103      	bne.n	800641a <md_signfrac_math+0x32>
	 	 		 goto md_signfrac2;//jrne md_signfrac2
	 	 	 }
	 	 	 cnt_btn = 10;//mov cnt_btn,#10
 8006412:	4b43      	ldr	r3, [pc, #268]	@ (8006520 <md_signfrac_math+0x138>)
 8006414:	220a      	movs	r2, #10
 8006416:	701a      	strb	r2, [r3, #0]
 8006418:	e000      	b.n	800641c <md_signfrac_math+0x34>
	 	 		 goto md_signfrac2;//jrne md_signfrac2
 800641a:	46c0      	nop			@ (mov r8, r8)
md_signfrac2:

			if(btn_pr[b1_f2]){ //btjt btn_pr,#b1_f2,inc_sf
 800641c:	4b3f      	ldr	r3, [pc, #252]	@ (800651c <md_signfrac_math+0x134>)
 800641e:	785b      	ldrb	r3, [r3, #1]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10b      	bne.n	800643c <md_signfrac_math+0x54>
				goto inc_sf;
			}
			if(btn_pr[b3_f2]){ //btjt btn_pr,#b3_f2,dec_sf
 8006424:	4b3d      	ldr	r3, [pc, #244]	@ (800651c <md_signfrac_math+0x134>)
 8006426:	795b      	ldrb	r3, [r3, #5]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d139      	bne.n	80064a0 <md_signfrac_math+0xb8>
				goto dec_sf;
			}

			cnt_btn_hld = 5;//mov cnt_btn_hld,#5
 800642c:	4b3d      	ldr	r3, [pc, #244]	@ (8006524 <md_signfrac_math+0x13c>)
 800642e:	2205      	movs	r2, #5
 8006430:	701a      	strb	r2, [r3, #0]
fin_md_signfrac2_0:
			goto fin_md_signfrac2;
 8006432:	e067      	b.n	8006504 <md_signfrac_math+0x11c>
	 	 		 goto fin_md_signfrac2_0;//jrne fin_md_signfrac2_0
 8006434:	46c0      	nop			@ (mov r8, r8)
			goto fin_md_signfrac2;
 8006436:	e065      	b.n	8006504 <md_signfrac_math+0x11c>
	 	 		 goto inc_sf;
 8006438:	46c0      	nop			@ (mov r8, r8)
 800643a:	e000      	b.n	800643e <md_signfrac_math+0x56>
				goto inc_sf;
 800643c:	46c0      	nop			@ (mov r8, r8)

//;        ---- incremento cuando se presiona la tecla + de la decima  ----------
inc_sf:
		 	 if((int16_t)STM8_16_X < (int16_t)lmt_up_w){//cpw X,lmt_up_w *******************************?
 800643e:	4b3a      	ldr	r3, [pc, #232]	@ (8006528 <md_signfrac_math+0x140>)
 8006440:	881b      	ldrh	r3, [r3, #0]
 8006442:	b21a      	sxth	r2, r3
 8006444:	4b39      	ldr	r3, [pc, #228]	@ (800652c <md_signfrac_math+0x144>)
 8006446:	881b      	ldrh	r3, [r3, #0]
 8006448:	b21b      	sxth	r3, r3
 800644a:	429a      	cmp	r2, r3
 800644c:	db04      	blt.n	8006458 <md_signfrac_math+0x70>
			 	 goto inc_sf1; //jrslt inc_sf1
		 	 }
		 	 STM8_16_X = lmt_dw_w; //ldw X,lmt_dw_w   ; entonces carga el limite minimo para dar la vuelta
 800644e:	4b38      	ldr	r3, [pc, #224]	@ (8006530 <md_signfrac_math+0x148>)
 8006450:	881a      	ldrh	r2, [r3, #0]
 8006452:	4b35      	ldr	r3, [pc, #212]	@ (8006528 <md_signfrac_math+0x140>)
 8006454:	801a      	strh	r2, [r3, #0]
		 	 goto fin_md_signfrac;//jra fin_md_signfrac
 8006456:	e052      	b.n	80064fe <md_signfrac_math+0x116>
			 	 goto inc_sf1; //jrslt inc_sf1
 8006458:	46c0      	nop			@ (mov r8, r8)
inc_sf1:
			if(flagsb[f_nd_temp]){//btjt flagsb,#f_nd_temp,inc_simple_ent
 800645a:	4b36      	ldr	r3, [pc, #216]	@ (8006534 <md_signfrac_math+0x14c>)
 800645c:	799b      	ldrb	r3, [r3, #6]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10a      	bne.n	8006478 <md_signfrac_math+0x90>
				goto inc_simple_ent;
			}
			if((int16_t)STM8_16_X >= (int16_t)100 ){//cpw X,#100
 8006462:	4b31      	ldr	r3, [pc, #196]	@ (8006528 <md_signfrac_math+0x140>)
 8006464:	881b      	ldrh	r3, [r3, #0]
 8006466:	b21b      	sxth	r3, r3
 8006468:	2b63      	cmp	r3, #99	@ 0x63
 800646a:	dc0d      	bgt.n	8006488 <md_signfrac_math+0xa0>
				goto inc_ent;//jrsge inc_ent
			}
			if((int16_t)STM8_16_X < (int16_t)0xFF9C){//cpw X,#$FF9C
 800646c:	4b2e      	ldr	r3, [pc, #184]	@ (8006528 <md_signfrac_math+0x140>)
 800646e:	881b      	ldrh	r3, [r3, #0]
 8006470:	b21b      	sxth	r3, r3
 8006472:	3364      	adds	r3, #100	@ 0x64
 8006474:	db0a      	blt.n	800648c <md_signfrac_math+0xa4>
				goto inc_ent;//JRSLT inc_ent
			}

inc_simple_ent:
 8006476:	e000      	b.n	800647a <md_signfrac_math+0x92>
				goto inc_simple_ent;
 8006478:	46c0      	nop			@ (mov r8, r8)
			STM8_16_X += 1;//addw X,#1
 800647a:	4b2b      	ldr	r3, [pc, #172]	@ (8006528 <md_signfrac_math+0x140>)
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	3301      	adds	r3, #1
 8006480:	b29a      	uxth	r2, r3
 8006482:	4b29      	ldr	r3, [pc, #164]	@ (8006528 <md_signfrac_math+0x140>)
 8006484:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac; //jra fin_md_signfrac
 8006486:	e03a      	b.n	80064fe <md_signfrac_math+0x116>
				goto inc_ent;//jrsge inc_ent
 8006488:	46c0      	nop			@ (mov r8, r8)
 800648a:	e000      	b.n	800648e <md_signfrac_math+0xa6>
				goto inc_ent;//JRSLT inc_ent
 800648c:	46c0      	nop			@ (mov r8, r8)
inc_ent:
			STM8_16_X += 10;//addw X,#10
 800648e:	4b26      	ldr	r3, [pc, #152]	@ (8006528 <md_signfrac_math+0x140>)
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	330a      	adds	r3, #10
 8006494:	b29a      	uxth	r2, r3
 8006496:	4b24      	ldr	r3, [pc, #144]	@ (8006528 <md_signfrac_math+0x140>)
 8006498:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac; //jra fin_md_signfrac
 800649a:	e030      	b.n	80064fe <md_signfrac_math+0x116>
	 	 		 goto dec_sf;
 800649c:	46c0      	nop			@ (mov r8, r8)
 800649e:	e000      	b.n	80064a2 <md_signfrac_math+0xba>
				goto dec_sf;
 80064a0:	46c0      	nop			@ (mov r8, r8)

//;        ---- decremento cuando se presiona la tecla + de la decima  ----------
dec_sf:
			if((int16_t)STM8_16_X > (int16_t)lmt_dw_w){//cpw X,lmt_dw_w
 80064a2:	4b21      	ldr	r3, [pc, #132]	@ (8006528 <md_signfrac_math+0x140>)
 80064a4:	881b      	ldrh	r3, [r3, #0]
 80064a6:	b21a      	sxth	r2, r3
 80064a8:	4b21      	ldr	r3, [pc, #132]	@ (8006530 <md_signfrac_math+0x148>)
 80064aa:	881b      	ldrh	r3, [r3, #0]
 80064ac:	b21b      	sxth	r3, r3
 80064ae:	429a      	cmp	r2, r3
 80064b0:	dc04      	bgt.n	80064bc <md_signfrac_math+0xd4>
				goto dec_sf1;// jrsgt dec_sf1
			}
			STM8_16_X = lmt_up_w;//ldw  X,lmt_up_w ***********************************
 80064b2:	4b1e      	ldr	r3, [pc, #120]	@ (800652c <md_signfrac_math+0x144>)
 80064b4:	881a      	ldrh	r2, [r3, #0]
 80064b6:	4b1c      	ldr	r3, [pc, #112]	@ (8006528 <md_signfrac_math+0x140>)
 80064b8:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac;
 80064ba:	e020      	b.n	80064fe <md_signfrac_math+0x116>
				goto dec_sf1;// jrsgt dec_sf1
 80064bc:	46c0      	nop			@ (mov r8, r8)

dec_sf1:
			if(flagsb[f_nd_temp]){// btjt flagsb,#f_nd_temp,dec_simple_ent
 80064be:	4b1d      	ldr	r3, [pc, #116]	@ (8006534 <md_signfrac_math+0x14c>)
 80064c0:	799b      	ldrb	r3, [r3, #6]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10a      	bne.n	80064dc <md_signfrac_math+0xf4>
				goto dec_simple_ent;
			}
			if((int16_t)STM8_16_X > (int16_t)100){ //cpw X,#100;
 80064c6:	4b18      	ldr	r3, [pc, #96]	@ (8006528 <md_signfrac_math+0x140>)
 80064c8:	881b      	ldrh	r3, [r3, #0]
 80064ca:	b21b      	sxth	r3, r3
 80064cc:	2b64      	cmp	r3, #100	@ 0x64
 80064ce:	dc0d      	bgt.n	80064ec <md_signfrac_math+0x104>
				goto dec_ent;//jrsgt dec_ent
			}
			if((int16_t)STM8_16_X <= (int16_t)0xFF9C){
 80064d0:	4b15      	ldr	r3, [pc, #84]	@ (8006528 <md_signfrac_math+0x140>)
 80064d2:	881b      	ldrh	r3, [r3, #0]
 80064d4:	b21b      	sxth	r3, r3
 80064d6:	3363      	adds	r3, #99	@ 0x63
 80064d8:	db0a      	blt.n	80064f0 <md_signfrac_math+0x108>
				goto dec_ent; //jrsle dec_ent
			}

dec_simple_ent:
 80064da:	e000      	b.n	80064de <md_signfrac_math+0xf6>
				goto dec_simple_ent;
 80064dc:	46c0      	nop			@ (mov r8, r8)
			STM8_16_X -= 1;//subw X,#1;
 80064de:	4b12      	ldr	r3, [pc, #72]	@ (8006528 <md_signfrac_math+0x140>)
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	3b01      	subs	r3, #1
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	4b10      	ldr	r3, [pc, #64]	@ (8006528 <md_signfrac_math+0x140>)
 80064e8:	801a      	strh	r2, [r3, #0]
			goto fin_md_signfrac;
 80064ea:	e008      	b.n	80064fe <md_signfrac_math+0x116>
				goto dec_ent;//jrsgt dec_ent
 80064ec:	46c0      	nop			@ (mov r8, r8)
 80064ee:	e000      	b.n	80064f2 <md_signfrac_math+0x10a>
				goto dec_ent; //jrsle dec_ent
 80064f0:	46c0      	nop			@ (mov r8, r8)

dec_ent:
			STM8_16_X -= 10;//subw x,#10
 80064f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006528 <md_signfrac_math+0x140>)
 80064f4:	881b      	ldrh	r3, [r3, #0]
 80064f6:	3b0a      	subs	r3, #10
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006528 <md_signfrac_math+0x140>)
 80064fc:	801a      	strh	r2, [r3, #0]



fin_md_signfrac:
			cnt_prog = 30;//mov cnt_prog, #30
 80064fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006538 <md_signfrac_math+0x150>)
 8006500:	221e      	movs	r2, #30
 8006502:	701a      	strb	r2, [r3, #0]
fin_md_signfrac2:
			//ldw tempo2, X
			flagsb[f_nd_temp] = 0;//bres flagsb,#f_nd_temp			;// borra el proceso para dato de temperatura
 8006504:	4b0b      	ldr	r3, [pc, #44]	@ (8006534 <md_signfrac_math+0x14c>)
 8006506:	2200      	movs	r2, #0
 8006508:	719a      	strb	r2, [r3, #6]
			wreg = lowByte(STM8_16_X);//mov wreg,tempo1					;// mueve el dato a wreg cuando es simple
 800650a:	4b07      	ldr	r3, [pc, #28]	@ (8006528 <md_signfrac_math+0x140>)
 800650c:	881b      	ldrh	r3, [r3, #0]
 800650e:	b2da      	uxtb	r2, r3
 8006510:	4b0a      	ldr	r3, [pc, #40]	@ (800653c <md_signfrac_math+0x154>)
 8006512:	701a      	strb	r2, [r3, #0]
			//ret
}
 8006514:	46c0      	nop			@ (mov r8, r8)
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	46c0      	nop			@ (mov r8, r8)
 800651c:	20000c0c 	.word	0x20000c0c
 8006520:	20000c3e 	.word	0x20000c3e
 8006524:	20000b8f 	.word	0x20000b8f
 8006528:	200008d6 	.word	0x200008d6
 800652c:	20000c1e 	.word	0x20000c1e
 8006530:	20000c20 	.word	0x20000c20
 8006534:	20000c04 	.word	0x20000c04
 8006538:	20000b8e 	.word	0x20000b8e
 800653c:	20000b70 	.word	0x20000b70

08006540 <tdev_to_Word>:
/********************************************************************************************************
 * Convierte uint16_t foo = tdevl:tdevf
********************************************************************************************************/
//;  ----- _Rev STM32	CUBE IDE
uint16_t	tdev_to_Word(){
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
	uint16_t   foo;
	foo = (uint16_t)(tdevl * 256) + (uint16_t)(tdevf);
 8006546:	4b08      	ldr	r3, [pc, #32]	@ (8006568 <tdev_to_Word+0x28>)
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	021b      	lsls	r3, r3, #8
 800654c:	b29a      	uxth	r2, r3
 800654e:	4b07      	ldr	r3, [pc, #28]	@ (800656c <tdev_to_Word+0x2c>)
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	0019      	movs	r1, r3
 8006554:	1dbb      	adds	r3, r7, #6
 8006556:	1852      	adds	r2, r2, r1
 8006558:	801a      	strh	r2, [r3, #0]
	return	foo;
 800655a:	1dbb      	adds	r3, r7, #6
 800655c:	881b      	ldrh	r3, [r3, #0]
}
 800655e:	0018      	movs	r0, r3
 8006560:	46bd      	mov	sp, r7
 8006562:	b002      	add	sp, #8
 8006564:	bd80      	pop	{r7, pc}
 8006566:	46c0      	nop			@ (mov r8, r8)
 8006568:	20000bcc 	.word	0x20000bcc
 800656c:	20000bcd 	.word	0x20000bcd

08006570 <TwoByteInArrayToWord>:
//--------------------------------------------------------------------------------------------------
uint16_t	TwoByteInArrayToWord (uint8_t  *PointArray){
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
	uint16_t   foo;
	foo = (uint16_t)((PointArray[0]) * 256) + (uint16_t)((PointArray [1]));
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	021b      	lsls	r3, r3, #8
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3301      	adds	r3, #1
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	0019      	movs	r1, r3
 8006588:	200e      	movs	r0, #14
 800658a:	183b      	adds	r3, r7, r0
 800658c:	1852      	adds	r2, r2, r1
 800658e:	801a      	strh	r2, [r3, #0]
	return	 foo;
 8006590:	183b      	adds	r3, r7, r0
 8006592:	881b      	ldrh	r3, [r3, #0]
}
 8006594:	0018      	movs	r0, r3
 8006596:	46bd      	mov	sp, r7
 8006598:	b004      	add	sp, #16
 800659a:	bd80      	pop	{r7, pc}

0800659c <Load_ret>:
//	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
//	HAL_ADC_ConfigChannel(&hadc, &sConfig);
//}
//--------------------------------------------------------------------------------------------------
//;Carga retardos para entrar a funcion nocturno.
Load_ret(){				//Load_ret:
 800659c:	b580      	push	{r7, lr}
 800659e:	af00      	add	r7, sp, #0
//;							mov			retnoct,#$14	;	/ Carga el retardo para entrar a nocturno con 20 minutos
    asm ("nop");
 80065a0:	46c0      	nop			@ (mov r8, r8)
}
 80065a2:	46c0      	nop			@ (mov r8, r8)
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <Load_ret1>:
//;  ----- _Rev STM32	CUBE IDE
void Load_ret1(){
 80065aa:	b580      	push	{r7, lr}
 80065ac:	af00      	add	r7, sp, #0
    asm ("nop");
 80065ae:	46c0      	nop			@ (mov r8, r8)
    asm ("nop");
 80065b0:	46c0      	nop			@ (mov r8, r8)

}
 80065b2:	46c0      	nop			@ (mov r8, r8)
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <Load_ret2>:
//;  ----- _Rev STM32	CUBE IDE
void Load_ret2 (){
 80065b8:	b580      	push	{r7, lr}
 80065ba:	af00      	add	r7, sp, #0
	cntpah = Plantilla[timepa] *60;		 // Carga el contador de tiempo de puerta abierta
 80065bc:	4b05      	ldr	r3, [pc, #20]	@ (80065d4 <Load_ret2+0x1c>)
 80065be:	2249      	movs	r2, #73	@ 0x49
 80065c0:	5c9b      	ldrb	r3, [r3, r2]
 80065c2:	001a      	movs	r2, r3
 80065c4:	233c      	movs	r3, #60	@ 0x3c
 80065c6:	4353      	muls	r3, r2
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	4b03      	ldr	r3, [pc, #12]	@ (80065d8 <Load_ret2+0x20>)
 80065cc:	801a      	strh	r2, [r3, #0]
}
 80065ce:	46c0      	nop			@ (mov r8, r8)
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	200000b8 	.word	0x200000b8
 80065d8:	20000b82 	.word	0x20000b82

080065dc <ldadaptivo>:
//;LN 5377	--------------------------------------------------------------------------------------------------
//;Rutina que carga el intervalo entre deshielos y el valor de comparacin para modo adaptivo
//;  ----- _Rev STM32	CUBE IDE
void ldadaptivo(){
 80065dc:	b580      	push	{r7, lr}
 80065de:	af00      	add	r7, sp, #0
	interdhh = (Plantilla[interdh] * 3600) ;   // Toma el tiempo mnimo de interdeshielo en horas , 3600 Nmero de segundos por hora
 80065e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <ldadaptivo+0x38>)
 80065e2:	2246      	movs	r2, #70	@ 0x46
 80065e4:	5c9b      	ldrb	r3, [r3, r2]
 80065e6:	001a      	movs	r2, r3
 80065e8:	23e1      	movs	r3, #225	@ 0xe1
 80065ea:	011b      	lsls	r3, r3, #4
 80065ec:	4353      	muls	r3, r2
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	4b09      	ldr	r3, [pc, #36]	@ (8006618 <ldadaptivo+0x3c>)
 80065f2:	801a      	strh	r2, [r3, #0]

	coontimeh = (Plantilla[timeadap] * (interdhh/8));  		// Toma el parmetro de tiempo adaptivo
 80065f4:	4b07      	ldr	r3, [pc, #28]	@ (8006614 <ldadaptivo+0x38>)
 80065f6:	2256      	movs	r2, #86	@ 0x56
 80065f8:	5c9b      	ldrb	r3, [r3, r2]
 80065fa:	001a      	movs	r2, r3
 80065fc:	4b06      	ldr	r3, [pc, #24]	@ (8006618 <ldadaptivo+0x3c>)
 80065fe:	881b      	ldrh	r3, [r3, #0]
 8006600:	08db      	lsrs	r3, r3, #3
 8006602:	b29b      	uxth	r3, r3
 8006604:	4353      	muls	r3, r2
 8006606:	b29a      	uxth	r2, r3
 8006608:	4b04      	ldr	r3, [pc, #16]	@ (800661c <ldadaptivo+0x40>)
 800660a:	801a      	strh	r2, [r3, #0]

	asm ("nop");
 800660c:	46c0      	nop			@ (mov r8, r8)
												// Interdeshielo completamente adaptivo
}
 800660e:	46c0      	nop			@ (mov r8, r8)
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	200000b8 	.word	0x200000b8
 8006618:	20000bd2 	.word	0x20000bd2
 800661c:	20000bd8 	.word	0x20000bd8

08006620 <blink_640>:
//;  ----- Manuel_Rev
//;  ----- _Rev STM32	CUBE IDE
void blink_640 (){
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
	uint16_t  foo = 0;
 8006626:	1dbb      	adds	r3, r7, #6
 8006628:	2200      	movs	r2, #0
 800662a:	801a      	strh	r2, [r3, #0]
	foo = cntblkh;
 800662c:	1dbb      	adds	r3, r7, #6
 800662e:	4a0e      	ldr	r2, [pc, #56]	@ (8006668 <blink_640+0x48>)
 8006630:	8812      	ldrh	r2, [r2, #0]
 8006632:	801a      	strh	r2, [r3, #0]
	foo = foo << 1;
 8006634:	1dba      	adds	r2, r7, #6
 8006636:	1dbb      	adds	r3, r7, #6
 8006638:	881b      	ldrh	r3, [r3, #0]
 800663a:	18db      	adds	r3, r3, r3
 800663c:	8013      	strh	r3, [r2, #0]
	foo = foo << 1;
 800663e:	1dba      	adds	r2, r7, #6
 8006640:	1dbb      	adds	r3, r7, #6
 8006642:	881b      	ldrh	r3, [r3, #0]
 8006644:	18db      	adds	r3, r3, r3
 8006646:	8013      	strh	r3, [r2, #0]
	waux =  lowByte(foo);
 8006648:	1dbb      	adds	r3, r7, #6
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	b2da      	uxtb	r2, r3
 800664e:	4b07      	ldr	r3, [pc, #28]	@ (800666c <blink_640+0x4c>)
 8006650:	701a      	strb	r2, [r3, #0]
	wreg = 	highByte(foo);				//wreg;			/ En wreg quedan los mltiplos de 640 ms
 8006652:	1dbb      	adds	r3, r7, #6
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	0a1b      	lsrs	r3, r3, #8
 8006658:	b29b      	uxth	r3, r3
 800665a:	b2da      	uxtb	r2, r3
 800665c:	4b04      	ldr	r3, [pc, #16]	@ (8006670 <blink_640+0x50>)
 800665e:	701a      	strb	r2, [r3, #0]
}
 8006660:	46c0      	nop			@ (mov r8, r8)
 8006662:	46bd      	mov	sp, r7
 8006664:	b002      	add	sp, #8
 8006666:	bd80      	pop	{r7, pc}
 8006668:	20000b68 	.word	0x20000b68
 800666c:	20000b6f 	.word	0x20000b6f
 8006670:	20000b70 	.word	0x20000b70

08006674 <sp_dpy>:
//;LN 5403	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	sp_dpy (){				//sp_dpy:					;// manuel_math_change//	mov			tempo1,liminf_f ;// manuel_math_change//	liminff;
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
								// manuel_math_change//	mov			tempo2,liminf_i ;// manuel_math_change//	liminfl;
								//	ldw			X,liminf_w
								//			ldw     tempo2,X
	convadec_math(liminf_w);	//			call		convadec_math  ;// manuel_math_change//  convadec;		/ Despliega el Set Point que esta operando
 8006678:	4b03      	ldr	r3, [pc, #12]	@ (8006688 <sp_dpy+0x14>)
 800667a:	881b      	ldrh	r3, [r3, #0]
 800667c:	0018      	movs	r0, r3
 800667e:	f000 f8af 	bl	80067e0 <convadec_math>
								//			//ret	;
}
 8006682:	46c0      	nop			@ (mov r8, r8)
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	20000bc8 	.word	0x20000bc8

0800668c <dif_dpy>:
//;LN 5410	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	dif_dpy (){					//	dif_dpy:			;// manuel_math_change// mov			tempo1,limsup_f ;// manuel_math_change// limsupf;	/ Toma lmite superior
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
									//  manuel_math_change// mov			tempo2,limsup_i ;// manuel_math_change// limsupl;
	uint16_t  foo = 0;			// ldw     X,limsup_w
 8006692:	1dbb      	adds	r3, r7, #6
 8006694:	2200      	movs	r2, #0
 8006696:	801a      	strh	r2, [r3, #0]
									// ldw     tempo2,X
									// manuel_math_change//  mov			wreg,liminf_f  ;// manuel_math_change//	liminff;	/ Toma lmite inferior
									// manuel_math_change//  mov			waux,liminf_i  ;// manuel_math_change//	liminfl;
									// ldw     X,liminf_w
									// ldw     waux,X
	foo = limsup_w - liminf_w;	// call		restfbcd_math   ;// manuel_math_change//     restfbcd;		/ Resta
 8006698:	4b07      	ldr	r3, [pc, #28]	@ (80066b8 <dif_dpy+0x2c>)
 800669a:	8819      	ldrh	r1, [r3, #0]
 800669c:	4b07      	ldr	r3, [pc, #28]	@ (80066bc <dif_dpy+0x30>)
 800669e:	881a      	ldrh	r2, [r3, #0]
 80066a0:	1dbb      	adds	r3, r7, #6
 80066a2:	1a8a      	subs	r2, r1, r2
 80066a4:	801a      	strh	r2, [r3, #0]
									// manuel_math_change//  call		convad10;		/ Despliega el Diferencial que este operando
	convadec_math(foo);			// call		conv_temper_positiva
 80066a6:	1dbb      	adds	r3, r7, #6
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	0018      	movs	r0, r3
 80066ac:	f000 f898 	bl	80067e0 <convadec_math>
									// ret ;
}
 80066b0:	46c0      	nop			@ (mov r8, r8)
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b002      	add	sp, #8
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	20000bca 	.word	0x20000bca
 80066bc:	20000bc8 	.word	0x20000bc8

080066c0 <minbrake_load>:
//;LN 5423	--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	minbrake_load (){			//	;Subrutina agregada para la optimizacin de cdigo  >> IJG JULIO 2012
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
		wreg = Plantilla [minbrake];			// 	mov			wreg,minbrake;	/ Carga el tiempo mnimo de descanso del compresor
 80066c4:	4b09      	ldr	r3, [pc, #36]	@ (80066ec <minbrake_load+0x2c>)
 80066c6:	2265      	movs	r2, #101	@ 0x65
 80066c8:	5c9a      	ldrb	r2, [r3, r2]
 80066ca:	4b09      	ldr	r3, [pc, #36]	@ (80066f0 <minbrake_load+0x30>)
 80066cc:	701a      	strb	r2, [r3, #0]
		BaBentre10_math();			// 	call		BaBentre10_math   ;// manuel_math_change//  BaBentre10;
 80066ce:	f000 f99f 	bl	8006a10 <BaBentre10_math>
		//  >>>>>>> ERROR, aqui no carga lo que hay en (waux:wreg)
		// tminstopl = resull;			//	mov			tminstopl,resull;
		// tminstoph = resulh;			//	mov			tminstoph,resulh;/ Carga el tiempo mnimo de descanso del compresor
		tminstoph = (resulh*256) + resull;			//;/ Carga el tiempo mnimo de descanso del compresor
 80066d2:	4b08      	ldr	r3, [pc, #32]	@ (80066f4 <minbrake_load+0x34>)
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	021b      	lsls	r3, r3, #8
 80066d8:	b29b      	uxth	r3, r3
 80066da:	4a07      	ldr	r2, [pc, #28]	@ (80066f8 <minbrake_load+0x38>)
 80066dc:	7812      	ldrb	r2, [r2, #0]
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	4b06      	ldr	r3, [pc, #24]	@ (80066fc <minbrake_load+0x3c>)
 80066e4:	801a      	strh	r2, [r3, #0]
}
 80066e6:	46c0      	nop			@ (mov r8, r8)
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	200000b8 	.word	0x200000b8
 80066f0:	20000b70 	.word	0x20000b70
 80066f4:	20000b62 	.word	0x20000b62
 80066f8:	20000b63 	.word	0x20000b63
 80066fc:	20000b7e 	.word	0x20000b7e

08006700 <desptdv_math>:
//;LN 6429 --------------------------------------------------------------------------------------------------
//;Rutina que despliega el dato de temperatura contenido en tdevdpy
void	desptdv_math (){
 8006700:	b590      	push	{r4, r7, lr}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0

			// Valor de display para despliegue de informacion
			// tdevdpy_w =  tsac_w;
			// Valor de display para despliegue de informacion
			uint16_t  foo = 0;
 8006706:	1dbb      	adds	r3, r7, #6
 8006708:	2200      	movs	r2, #0
 800670a:	801a      	strh	r2, [r3, #0]

			foo = tdevdpy_w;
 800670c:	1dbb      	adds	r3, r7, #6
 800670e:	4a31      	ldr	r2, [pc, #196]	@ (80067d4 <desptdv_math+0xd4>)
 8006710:	8812      	ldrh	r2, [r2, #0]
 8006712:	801a      	strh	r2, [r3, #0]
			//ldw			X,osdiur_w ;	/ Toma la constante de offset de diurno

off_diur:	//ldw     waux,X
			//call		sumafbcd_math   ;// manuel_math_change//    sumafbcd;
			//  waux:wreg = tempo2:tempo1 +  waux:wreg
			foo = 	foo	+ TwoByteInArrayToWord (&Plantilla[osdiur_H]);
 8006714:	4b30      	ldr	r3, [pc, #192]	@ (80067d8 <desptdv_math+0xd8>)
 8006716:	0018      	movs	r0, r3
 8006718:	f7ff ff2a 	bl	8006570 <TwoByteInArrayToWord>
 800671c:	0003      	movs	r3, r0
 800671e:	0019      	movs	r1, r3
 8006720:	1dbb      	adds	r3, r7, #6
 8006722:	1dba      	adds	r2, r7, #6
 8006724:	8812      	ldrh	r2, [r2, #0]
 8006726:	188a      	adds	r2, r1, r2
 8006728:	801a      	strh	r2, [r3, #0]

			if(Plantilla[escala] != 0x20){
 800672a:	4b2c      	ldr	r3, [pc, #176]	@ (80067dc <desptdv_math+0xdc>)
 800672c:	2252      	movs	r2, #82	@ 0x52
 800672e:	5c9b      	ldrb	r3, [r3, r2]
 8006730:	2b20      	cmp	r3, #32
 8006732:	d145      	bne.n	80067c0 <desptdv_math+0xc0>
				goto	dpyTempCelcius;
			}
			if(!(foo & 0x8000)){					// / El dato es negativo?
 8006734:	1dbb      	adds	r3, r7, #6
 8006736:	2200      	movs	r2, #0
 8006738:	5e9b      	ldrsh	r3, [r3, r2]
 800673a:	2b00      	cmp	r3, #0
 800673c:	da22      	bge.n	8006784 <desptdv_math+0x84>
				goto positivo2Fahrenheit;
			}
			foo = (~foo) +1;
 800673e:	1dbb      	adds	r3, r7, #6
 8006740:	1dba      	adds	r2, r7, #6
 8006742:	8812      	ldrh	r2, [r2, #0]
 8006744:	4252      	negs	r2, r2
 8006746:	801a      	strh	r2, [r3, #0]
			foo = foo/2;
 8006748:	1dbb      	adds	r3, r7, #6
 800674a:	1dba      	adds	r2, r7, #6
 800674c:	8812      	ldrh	r2, [r2, #0]
 800674e:	0852      	lsrs	r2, r2, #1
 8006750:	801a      	strh	r2, [r3, #0]
			foo = foo * 18;
 8006752:	1dba      	adds	r2, r7, #6
 8006754:	1dbb      	adds	r3, r7, #6
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	1c19      	adds	r1, r3, #0
 800675a:	00c9      	lsls	r1, r1, #3
 800675c:	18cb      	adds	r3, r1, r3
 800675e:	18db      	adds	r3, r3, r3
 8006760:	8013      	strh	r3, [r2, #0]
			foo = foo/5;
 8006762:	1dbc      	adds	r4, r7, #6
 8006764:	1dbb      	adds	r3, r7, #6
 8006766:	881b      	ldrh	r3, [r3, #0]
 8006768:	2105      	movs	r1, #5
 800676a:	0018      	movs	r0, r3
 800676c:	f7f9 fcd4 	bl	8000118 <__udivsi3>
 8006770:	0003      	movs	r3, r0
 8006772:	8023      	strh	r3, [r4, #0]
			foo = 320 - foo;
 8006774:	1dbb      	adds	r3, r7, #6
 8006776:	1dba      	adds	r2, r7, #6
 8006778:	8812      	ldrh	r2, [r2, #0]
 800677a:	21a0      	movs	r1, #160	@ 0xa0
 800677c:	0049      	lsls	r1, r1, #1
 800677e:	1a8a      	subs	r2, r1, r2
 8006780:	801a      	strh	r2, [r3, #0]
			goto	finConvFahrenheit;			//jra			finConvFahrenheit
 8006782:	e01e      	b.n	80067c2 <desptdv_math+0xc2>
				goto positivo2Fahrenheit;
 8006784:	46c0      	nop			@ (mov r8, r8)
positivo2Fahrenheit:
			foo = foo/2;
 8006786:	1dbb      	adds	r3, r7, #6
 8006788:	1dba      	adds	r2, r7, #6
 800678a:	8812      	ldrh	r2, [r2, #0]
 800678c:	0852      	lsrs	r2, r2, #1
 800678e:	801a      	strh	r2, [r3, #0]
			foo = foo * 18;
 8006790:	1dba      	adds	r2, r7, #6
 8006792:	1dbb      	adds	r3, r7, #6
 8006794:	881b      	ldrh	r3, [r3, #0]
 8006796:	1c19      	adds	r1, r3, #0
 8006798:	00c9      	lsls	r1, r1, #3
 800679a:	18cb      	adds	r3, r1, r3
 800679c:	18db      	adds	r3, r3, r3
 800679e:	8013      	strh	r3, [r2, #0]
			foo = foo/5;
 80067a0:	1dbc      	adds	r4, r7, #6
 80067a2:	1dbb      	adds	r3, r7, #6
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	2105      	movs	r1, #5
 80067a8:	0018      	movs	r0, r3
 80067aa:	f7f9 fcb5 	bl	8000118 <__udivsi3>
 80067ae:	0003      	movs	r3, r0
 80067b0:	8023      	strh	r3, [r4, #0]
			foo = foo + 320;
 80067b2:	1dbb      	adds	r3, r7, #6
 80067b4:	1dba      	adds	r2, r7, #6
 80067b6:	8812      	ldrh	r2, [r2, #0]
 80067b8:	3241      	adds	r2, #65	@ 0x41
 80067ba:	32ff      	adds	r2, #255	@ 0xff
 80067bc:	801a      	strh	r2, [r3, #0]
 80067be:	e000      	b.n	80067c2 <desptdv_math+0xc2>
				goto	dpyTempCelcius;
 80067c0:	46c0      	nop			@ (mov r8, r8)
finConvFahrenheit:
			//ldw			tempo2,X

dpyTempCelcius:
			convadec_math(foo);						//;subrrutina para preparar los registros a mostrar temperatura
 80067c2:	1dbb      	adds	r3, r7, #6
 80067c4:	881b      	ldrh	r3, [r3, #0]
 80067c6:	0018      	movs	r0, r3
 80067c8:	f000 f80a 	bl	80067e0 <convadec_math>

}
 80067cc:	46c0      	nop			@ (mov r8, r8)
 80067ce:	46bd      	mov	sp, r7
 80067d0:	b003      	add	sp, #12
 80067d2:	bd90      	pop	{r4, r7, pc}
 80067d4:	20000bd0 	.word	0x20000bd0
 80067d8:	200000bd 	.word	0x200000bd
 80067dc:	200000b8 	.word	0x200000b8

080067e0 <convadec_math>:
//;Rutina que convierte un nmero signado, normalizado a 128 y lo despliega
//;El dato esta en los registros tempo1 para la fraccin y tempo2 para el entero
//;============================================================
//;subrrutina para preparar los registros a mostrar temperatura
//;  ----- _Rev STM32	CUBE IDE
void convadec_math (uint16_t  tempo2){
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	0002      	movs	r2, r0
 80067e8:	1dbb      	adds	r3, r7, #6
 80067ea:	801a      	strh	r2, [r3, #0]

		offdpy();				//call		offdpy;
 80067ec:	f000 fb80 	bl	8006ef0 <offdpy>

		//-------Procesamiento temporal de temperatura-------------------
		uint8_t tempo_2 =0;
 80067f0:	230f      	movs	r3, #15
 80067f2:	18fb      	adds	r3, r7, r3
 80067f4:	2200      	movs	r2, #0
 80067f6:	701a      	strb	r2, [r3, #0]
		uint8_t tempo_1 =0;
 80067f8:	230e      	movs	r3, #14
 80067fa:	18fb      	adds	r3, r7, r3
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]

		if(!(tempo2 & 0x8000)){					// / El dato es negativo?
 8006800:	1dbb      	adds	r3, r7, #6
 8006802:	2200      	movs	r2, #0
 8006804:	5e9b      	ldrsh	r3, [r3, r2]
 8006806:	2b00      	cmp	r3, #0
 8006808:	da08      	bge.n	800681c <convadec_math+0x3c>
			goto conv_temper_positiva;
		}
      	//;manuel tratamiento para dato  negativo
		tempo2 = (~tempo2) +1;
 800680a:	1dbb      	adds	r3, r7, #6
 800680c:	1dba      	adds	r2, r7, #6
 800680e:	8812      	ldrh	r2, [r2, #0]
 8006810:	4252      	negs	r2, r2
 8006812:	801a      	strh	r2, [r3, #0]
		datled[sign] = 1;			//bset		datled,#1;0x02;	/ Enciende el signo
 8006814:	4b45      	ldr	r3, [pc, #276]	@ (800692c <convadec_math+0x14c>)
 8006816:	2201      	movs	r2, #1
 8006818:	705a      	strb	r2, [r3, #1]
 800681a:	e000      	b.n	800681e <convadec_math+0x3e>
			goto conv_temper_positiva;
 800681c:	46c0      	nop			@ (mov r8, r8)


	   //   ;manuel tratamiento para la fraccion positiva
conv_temper_positiva:
		tempo_1 = (uint8_t)(tempo2%10);		// guarda la decena
 800681e:	1dbb      	adds	r3, r7, #6
 8006820:	881b      	ldrh	r3, [r3, #0]
 8006822:	210a      	movs	r1, #10
 8006824:	0018      	movs	r0, r3
 8006826:	f7f9 fcfd 	bl	8000224 <__aeabi_uidivmod>
 800682a:	000b      	movs	r3, r1
 800682c:	b29a      	uxth	r2, r3
 800682e:	230e      	movs	r3, #14
 8006830:	18fb      	adds	r3, r7, r3
 8006832:	701a      	strb	r2, [r3, #0]
		tempo_2 = (uint8_t)(tempo2/10);		// guarda el entero
 8006834:	1dbb      	adds	r3, r7, #6
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	210a      	movs	r1, #10
 800683a:	0018      	movs	r0, r3
 800683c:	f7f9 fc6c 	bl	8000118 <__udivsi3>
 8006840:	0003      	movs	r3, r0
 8006842:	b29a      	uxth	r2, r3
 8006844:	230f      	movs	r3, #15
 8006846:	18fb      	adds	r3, r7, r3
 8006848:	701a      	strb	r2, [r3, #0]

		if(!datled[1]){//if(!GetRegFlagState(datled, 1)){						// Enciende el signo
 800684a:	4b38      	ldr	r3, [pc, #224]	@ (800692c <convadec_math+0x14c>)
 800684c:	785b      	ldrb	r3, [r3, #1]
 800684e:	2201      	movs	r2, #1
 8006850:	4053      	eors	r3, r2
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	d116      	bne.n	8006886 <convadec_math+0xa6>
			goto conv_signo_positivo;
		}
		wreg = 0x23;
 8006858:	4b35      	ldr	r3, [pc, #212]	@ (8006930 <convadec_math+0x150>)
 800685a:	2223      	movs	r2, #35	@ 0x23
 800685c:	701a      	strb	r2, [r3, #0]
		if(!flagsb[f_prog]){						// Esta en modo de programacin???
 800685e:	4b35      	ldr	r3, [pc, #212]	@ (8006934 <convadec_math+0x154>)
 8006860:	785b      	ldrb	r3, [r3, #1]
 8006862:	2201      	movs	r2, #1
 8006864:	4053      	eors	r3, r2
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b00      	cmp	r3, #0
 800686a:	d103      	bne.n	8006874 <convadec_math+0x94>
			goto cp_25;
		}
		wreg = 0x64;
 800686c:	4b30      	ldr	r3, [pc, #192]	@ (8006930 <convadec_math+0x150>)
 800686e:	2264      	movs	r2, #100	@ 0x64
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	e000      	b.n	8006876 <convadec_math+0x96>
			goto cp_25;
 8006874:	46c0      	nop			@ (mov r8, r8)
cp_25:
		if(tempo_2 >= wreg){			// La parte entera es Es mayor a wreg
 8006876:	4b2e      	ldr	r3, [pc, #184]	@ (8006930 <convadec_math+0x150>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	220f      	movs	r2, #15
 800687c:	18ba      	adds	r2, r7, r2
 800687e:	7812      	ldrb	r2, [r2, #0]
 8006880:	429a      	cmp	r2, r3
 8006882:	d318      	bcc.n	80068b6 <convadec_math+0xd6>
			goto dpy_oL;			  // Despliega "-oL"
 8006884:	e03d      	b.n	8006902 <convadec_math+0x122>
			goto conv_signo_positivo;
 8006886:	46c0      	nop			@ (mov r8, r8)
		}
		goto     convad10;
conv_signo_positivo:
		wreg = 0x63;
 8006888:	4b29      	ldr	r3, [pc, #164]	@ (8006930 <convadec_math+0x150>)
 800688a:	2263      	movs	r2, #99	@ 0x63
 800688c:	701a      	strb	r2, [r3, #0]
		if(!flagsb[f_prog]){						// Esta en modo de programacin???
 800688e:	4b29      	ldr	r3, [pc, #164]	@ (8006934 <convadec_math+0x154>)
 8006890:	785b      	ldrb	r3, [r3, #1]
 8006892:	2201      	movs	r2, #1
 8006894:	4053      	eors	r3, r2
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b00      	cmp	r3, #0
 800689a:	d103      	bne.n	80068a4 <convadec_math+0xc4>
			goto cp_99;
		}
		wreg = 0x64;
 800689c:	4b24      	ldr	r3, [pc, #144]	@ (8006930 <convadec_math+0x150>)
 800689e:	2264      	movs	r2, #100	@ 0x64
 80068a0:	701a      	strb	r2, [r3, #0]
 80068a2:	e000      	b.n	80068a6 <convadec_math+0xc6>
			goto cp_99;
 80068a4:	46c0      	nop			@ (mov r8, r8)
cp_99:
		if(tempo_2 >= wreg){			// La parte entera es Es mayor a wreg
 80068a6:	4b22      	ldr	r3, [pc, #136]	@ (8006930 <convadec_math+0x150>)
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	220f      	movs	r2, #15
 80068ac:	18ba      	adds	r2, r7, r2
 80068ae:	7812      	ldrb	r2, [r2, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d225      	bcs.n	8006900 <convadec_math+0x120>
			goto dpy_oL;			  // Despliega "-oL"
		}
convad10:
 80068b4:	e000      	b.n	80068b8 <convadec_math+0xd8>
		goto     convad10;
 80068b6:	46c0      	nop			@ (mov r8, r8)
		if(tempo_2 >= 10){						//  El entero es mayor a 10 x
 80068b8:	210f      	movs	r1, #15
 80068ba:	187b      	adds	r3, r7, r1
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b09      	cmp	r3, #9
 80068c0:	d80d      	bhi.n	80068de <convadec_math+0xfe>
			goto soloent;
		}
fraccion:
 80068c2:	46c0      	nop			@ (mov r8, r8)
		datled[dp]=1;//BitSet(datled,dp);;				// bset		datled,#0;0x01;	/ Enciende el punto decimal
 80068c4:	4b19      	ldr	r3, [pc, #100]	@ (800692c <convadec_math+0x14c>)
 80068c6:	2201      	movs	r2, #1
 80068c8:	701a      	strb	r2, [r3, #0]
		//	ldw   	X,tempo2;	/ Despliega el entero en el dgito1
		//	jrne		dpy_sign_no_00;
		//	bres		datled,#1;0x02;	/ Apaga el signo
		//	dpy_sign_no_00:	swapw  	X
dpy_sign_no_00:
			op_menu (tempo_2,tempo_1);
 80068ca:	230e      	movs	r3, #14
 80068cc:	18fb      	adds	r3, r7, r3
 80068ce:	781a      	ldrb	r2, [r3, #0]
 80068d0:	187b      	adds	r3, r7, r1
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	0011      	movs	r1, r2
 80068d6:	0018      	movs	r0, r3
 80068d8:	f000 ffba 	bl	8007850 <op_menu>
			//datdig1 = tempo_2;
			//datdig2 = tempo_1;
			goto	finconvad;
 80068dc:	e021      	b.n	8006922 <convadec_math+0x142>
			goto soloent;
 80068de:	46c0      	nop			@ (mov r8, r8)

soloent:
		wreg = tempo_2; 		//mov			wreg,tempo2;
 80068e0:	4b13      	ldr	r3, [pc, #76]	@ (8006930 <convadec_math+0x150>)
 80068e2:	220f      	movs	r2, #15
 80068e4:	18ba      	adds	r2, r7, r2
 80068e6:	7812      	ldrb	r2, [r2, #0]
 80068e8:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 80068ea:	f000 f891 	bl	8006a10 <BaBentre10_math>
		op_menu (waux,wreg);
 80068ee:	4b12      	ldr	r3, [pc, #72]	@ (8006938 <convadec_math+0x158>)
 80068f0:	781a      	ldrb	r2, [r3, #0]
 80068f2:	4b0f      	ldr	r3, [pc, #60]	@ (8006930 <convadec_math+0x150>)
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	0019      	movs	r1, r3
 80068f8:	0010      	movs	r0, r2
 80068fa:	f000 ffa9 	bl	8007850 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 80068fe:	e010      	b.n	8006922 <convadec_math+0x142>
			goto dpy_oL;			  // Despliega "-oL"
 8006900:	46c0      	nop			@ (mov r8, r8)

dpy_oL:
		if (GetRegFlagState(lowByte(cntblkh), 5)){
 8006902:	4b0e      	ldr	r3, [pc, #56]	@ (800693c <convadec_math+0x15c>)
 8006904:	881b      	ldrh	r3, [r3, #0]
 8006906:	b2db      	uxtb	r3, r3
 8006908:	001a      	movs	r2, r3
 800690a:	2320      	movs	r3, #32
 800690c:	4013      	ands	r3, r2
 800690e:	d102      	bne.n	8006916 <convadec_math+0x136>
			goto convadec_j02;
		}
		offdpy ();			//jp			offdpy;
 8006910:	f000 faee 	bl	8006ef0 <offdpy>
		goto	finconvad;
 8006914:	e005      	b.n	8006922 <convadec_math+0x142>
			goto convadec_j02;
 8006916:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
 8006918:	2111      	movs	r1, #17
 800691a:	2010      	movs	r0, #16
 800691c:	f000 ff98 	bl	8007850 <op_menu>
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 8006920:	46c0      	nop			@ (mov r8, r8)
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	46bd      	mov	sp, r7
 8006926:	b004      	add	sp, #16
 8006928:	bd80      	pop	{r7, pc}
 800692a:	46c0      	nop			@ (mov r8, r8)
 800692c:	20000bac 	.word	0x20000bac
 8006930:	20000b70 	.word	0x20000b70
 8006934:	20000c04 	.word	0x20000c04
 8006938:	20000b6f 	.word	0x20000b6f
 800693c:	20000b68 	.word	0x20000b68

08006940 <convad10>:
//-------------------------------------------
void convad10(uint8_t tempo_2){
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	0002      	movs	r2, r0
 8006948:	1dfb      	adds	r3, r7, #7
 800694a:	701a      	strb	r2, [r3, #0]

	uint8_t tempo_1 =0;
 800694c:	210f      	movs	r1, #15
 800694e:	187b      	adds	r3, r7, r1
 8006950:	2200      	movs	r2, #0
 8006952:	701a      	strb	r2, [r3, #0]

		if(tempo_2 >= 10){						//  El entero es mayor a 10 x
 8006954:	1dfb      	adds	r3, r7, #7
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	2b09      	cmp	r3, #9
 800695a:	d80c      	bhi.n	8006976 <convad10+0x36>
			goto soloent;
		}
fraccion:
 800695c:	46c0      	nop			@ (mov r8, r8)
		datled[0] = 1;//BitSet(datled,0);;				// Enciende punto decimal
 800695e:	4b10      	ldr	r3, [pc, #64]	@ (80069a0 <convad10+0x60>)
 8006960:	2201      	movs	r2, #1
 8006962:	701a      	strb	r2, [r3, #0]
		//	ldw   	X,tempo2;	/ Despliega el entero en el dgito1
		//	jrne		dpy_sign_no_00;
		//	bres		datled,#1;0x02;	/ Apaga el signo
		//	dpy_sign_no_00:	swapw  	X
		op_menu (tempo_2,tempo_1);
 8006964:	187b      	adds	r3, r7, r1
 8006966:	781a      	ldrb	r2, [r3, #0]
 8006968:	1dfb      	adds	r3, r7, #7
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	0011      	movs	r1, r2
 800696e:	0018      	movs	r0, r3
 8006970:	f000 ff6e 	bl	8007850 <op_menu>
		//datdig1 = tempo_2;
		//datdig2 = tempo_1;
		goto	finconvad;
 8006974:	e00f      	b.n	8006996 <convad10+0x56>
			goto soloent;
 8006976:	46c0      	nop			@ (mov r8, r8)

soloent:
		wreg = tempo_2; 		//mov			wreg,tempo2;
 8006978:	4b0a      	ldr	r3, [pc, #40]	@ (80069a4 <convad10+0x64>)
 800697a:	1dfa      	adds	r2, r7, #7
 800697c:	7812      	ldrb	r2, [r2, #0]
 800697e:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 8006980:	f000 f846 	bl	8006a10 <BaBentre10_math>
		op_menu (waux,wreg);
 8006984:	4b08      	ldr	r3, [pc, #32]	@ (80069a8 <convad10+0x68>)
 8006986:	781a      	ldrb	r2, [r3, #0]
 8006988:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <convad10+0x64>)
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	0019      	movs	r1, r3
 800698e:	0010      	movs	r0, r2
 8006990:	f000 ff5e 	bl	8007850 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 8006994:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 8006996:	46c0      	nop			@ (mov r8, r8)
 8006998:	46bd      	mov	sp, r7
 800699a:	b004      	add	sp, #16
 800699c:	bd80      	pop	{r7, pc}
 800699e:	46c0      	nop			@ (mov r8, r8)
 80069a0:	20000bac 	.word	0x20000bac
 80069a4:	20000b70 	.word	0x20000b70
 80069a8:	20000b6f 	.word	0x20000b6f

080069ac <soloent>:
//-------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void soloent (uint8_t  tempo2){
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	0002      	movs	r2, r0
 80069b4:	1dfb      	adds	r3, r7, #7
 80069b6:	701a      	strb	r2, [r3, #0]

soloent:
		wreg = tempo2; 		//mov			wreg,tempo_2;
 80069b8:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <soloent+0x34>)
 80069ba:	1dfa      	adds	r2, r7, #7
 80069bc:	7812      	ldrb	r2, [r2, #0]
 80069be:	701a      	strb	r2, [r3, #0]

soloent1:
		BaBentre10_math();		// call		BaBentre10_math
 80069c0:	f000 f826 	bl	8006a10 <BaBentre10_math>
		op_menu (waux,wreg);
 80069c4:	4b07      	ldr	r3, [pc, #28]	@ (80069e4 <soloent+0x38>)
 80069c6:	781a      	ldrb	r2, [r3, #0]
 80069c8:	4b05      	ldr	r3, [pc, #20]	@ (80069e0 <soloent+0x34>)
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	0019      	movs	r1, r3
 80069ce:	0010      	movs	r0, r2
 80069d0:	f000 ff3e 	bl	8007850 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 80069d4:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 80069d6:	46c0      	nop			@ (mov r8, r8)
 80069d8:	46bd      	mov	sp, r7
 80069da:	b002      	add	sp, #8
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	46c0      	nop			@ (mov r8, r8)
 80069e0:	20000b70 	.word	0x20000b70
 80069e4:	20000b6f 	.word	0x20000b6f

080069e8 <soloent1>:
//-------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void soloent1 (){
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0

		BaBentre10_math();		// call		BaBentre10_math
 80069ec:	f000 f810 	bl	8006a10 <BaBentre10_math>
		op_menu (waux,wreg);
 80069f0:	4b05      	ldr	r3, [pc, #20]	@ (8006a08 <soloent1+0x20>)
 80069f2:	781a      	ldrb	r2, [r3, #0]
 80069f4:	4b05      	ldr	r3, [pc, #20]	@ (8006a0c <soloent1+0x24>)
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	0019      	movs	r1, r3
 80069fa:	0010      	movs	r0, r2
 80069fc:	f000 ff28 	bl	8007850 <op_menu>
		//datdig1 = waux;			//	tempo_2/10;
		//datdig2 = wreg;			//	tempo_2%10;
		goto	finconvad;
 8006a00:	46c0      	nop			@ (mov r8, r8)
convadec_j02:
		op_menu (0x10,0x11);
		//datdig1 = 0x10;		//mov			datdig1,#$10;  	/ Coloca el dato para desplegar la letra o
		//datdig2 = 0x11;		//mov			datdig2,#$11 ; / Coloca el dato para desplegar la letra L
finconvad:
}
 8006a02:	46c0      	nop			@ (mov r8, r8)
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	20000b6f 	.word	0x20000b6f
 8006a0c:	20000b70 	.word	0x20000b70

08006a10 <BaBentre10_math>:
//;LN 6574 Rutina que convierte un dato de tipo Byte a la forma Byte/10
//;en wreg esta el dato a convertir, y se regresa en waux las decenas y en wreg el residuo
//;--------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void	BaBentre10_math(void){
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
		waux = 0;						//clr		 waux;    waux:wreg   ; solo trabaja sobre WREG
 8006a14:	4b11      	ldr	r3, [pc, #68]	@ (8006a5c <BaBentre10_math+0x4c>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	701a      	strb	r2, [r3, #0]
		STM8_16_X = (uint16_t)wreg;
 8006a1a:	4b11      	ldr	r3, [pc, #68]	@ (8006a60 <BaBentre10_math+0x50>)
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	001a      	movs	r2, r3
 8006a20:	4b10      	ldr	r3, [pc, #64]	@ (8006a64 <BaBentre10_math+0x54>)
 8006a22:	801a      	strh	r2, [r3, #0]
		wreg =  (uint8_t)STM8_16_X%10;				// wreg el residuo
 8006a24:	4b0f      	ldr	r3, [pc, #60]	@ (8006a64 <BaBentre10_math+0x54>)
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	210a      	movs	r1, #10
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f7f9 fbf9 	bl	8000224 <__aeabi_uidivmod>
 8006a32:	000b      	movs	r3, r1
 8006a34:	b2da      	uxtb	r2, r3
 8006a36:	4b0a      	ldr	r3, [pc, #40]	@ (8006a60 <BaBentre10_math+0x50>)
 8006a38:	701a      	strb	r2, [r3, #0]
		waux = (uint8_t)STM8_16_X/10;					// waux las decenas
 8006a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a64 <BaBentre10_math+0x54>)
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	210a      	movs	r1, #10
 8006a42:	0018      	movs	r0, r3
 8006a44:	f7f9 fb68 	bl	8000118 <__udivsi3>
 8006a48:	0003      	movs	r3, r0
 8006a4a:	b2da      	uxtb	r2, r3
 8006a4c:	4b03      	ldr	r3, [pc, #12]	@ (8006a5c <BaBentre10_math+0x4c>)
 8006a4e:	701a      	strb	r2, [r3, #0]
		conv60_6_math();
 8006a50:	f000 f80a 	bl	8006a68 <conv60_6_math>
}
 8006a54:	46c0      	nop			@ (mov r8, r8)
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	46c0      	nop			@ (mov r8, r8)
 8006a5c:	20000b6f 	.word	0x20000b6f
 8006a60:	20000b70 	.word	0x20000b70
 8006a64:	200008d6 	.word	0x200008d6

08006a68 <conv60_6_math>:
//;Rutina que convierte un dato Byte/10 en formato 60_6 a valor de cuenta
//;en waux_wreg esta el dato a convertir, y se regresa el valor en resulh:resull
//;wreg y waux no sufern cambio
//;OJO!!!!!!   NO QUITAR DE AQUI PORQUE ES CONTINUACIN DE LA RUTINA ANTERIOR
//;  ----- Manuel_Rev
void conv60_6_math (void) {
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
	uint16_t  foo = 0;
 8006a6e:	1dbb      	adds	r3, r7, #6
 8006a70:	2200      	movs	r2, #0
 8006a72:	801a      	strh	r2, [r3, #0]
	foo = (uint16_t)(6 * wreg); 						// ldw     X,#$0006, Convierte el Byte de residuo a valor de cuenta
 8006a74:	4b11      	ldr	r3, [pc, #68]	@ (8006abc <conv60_6_math+0x54>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	1dba      	adds	r2, r7, #6
 8006a7a:	1c19      	adds	r1, r3, #0
 8006a7c:	1c0b      	adds	r3, r1, #0
 8006a7e:	18db      	adds	r3, r3, r3
 8006a80:	185b      	adds	r3, r3, r1
 8006a82:	18db      	adds	r3, r3, r3
 8006a84:	8013      	strh	r3, [r2, #0]
	foo = foo + (uint16_t)(60* waux);		// Convierte el Byte de decenas a valor de cuenta
 8006a86:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac0 <conv60_6_math+0x58>)
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	001a      	movs	r2, r3
 8006a8c:	233c      	movs	r3, #60	@ 0x3c
 8006a8e:	4353      	muls	r3, r2
 8006a90:	b299      	uxth	r1, r3
 8006a92:	1dbb      	adds	r3, r7, #6
 8006a94:	1dba      	adds	r2, r7, #6
 8006a96:	8812      	ldrh	r2, [r2, #0]
 8006a98:	188a      	adds	r2, r1, r2
 8006a9a:	801a      	strh	r2, [r3, #0]
	resulh = highByte(foo);
 8006a9c:	1dbb      	adds	r3, r7, #6
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	0a1b      	lsrs	r3, r3, #8
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	4b07      	ldr	r3, [pc, #28]	@ (8006ac4 <conv60_6_math+0x5c>)
 8006aa8:	701a      	strb	r2, [r3, #0]
	resull= lowByte(foo);
 8006aaa:	1dbb      	adds	r3, r7, #6
 8006aac:	881b      	ldrh	r3, [r3, #0]
 8006aae:	b2da      	uxtb	r2, r3
 8006ab0:	4b05      	ldr	r3, [pc, #20]	@ (8006ac8 <conv60_6_math+0x60>)
 8006ab2:	701a      	strb	r2, [r3, #0]
}
 8006ab4:	46c0      	nop			@ (mov r8, r8)
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	b002      	add	sp, #8
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	20000b70 	.word	0x20000b70
 8006ac0:	20000b6f 	.word	0x20000b6f
 8006ac4:	20000b62 	.word	0x20000b62
 8006ac8:	20000b63 	.word	0x20000b63

08006acc <fallas>:
//;LN 4928 --------------------------------------------------------------------------------------------------
//;Rutina que determina el tipo de fallas a sealizar y desplegar

// rutina refrigera Adaptada CTOF Completa ..............

void fallas(void){						//fallas:
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0

		flagsBuzzer[0] = 0;		//bres flagsBuzzer,#0
 8006ad2:	4bc8      	ldr	r3, [pc, #800]	@ (8006df4 <fallas+0x328>)
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	701a      	strb	r2, [r3, #0]

	    if(edorefri != 0){ //tnz edorefri
 8006ad8:	4bc7      	ldr	r3, [pc, #796]	@ (8006df8 <fallas+0x32c>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <fallas+0x18>
	      	 goto fallas10; //jrne fallas10
	    }
finfallas_00:
 8006ae0:	46c0      	nop			@ (mov r8, r8)
	    goto finfallas; //jp finfallas
 8006ae2:	e1ee      	b.n	8006ec2 <fallas+0x3f6>
	      	 goto fallas10; //jrne fallas10
 8006ae4:	46c0      	nop			@ (mov r8, r8)

fallas10:
	    if(edorefri == 1){//cp A,#1;
 8006ae6:	4bc4      	ldr	r3, [pc, #784]	@ (8006df8 <fallas+0x32c>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d003      	beq.n	8006af6 <fallas+0x2a>
	      	   goto fallas11;//jreq fallas11;
	    }
	    datled[5] = 0;			 //bres datled,#5
 8006aee:	4bc3      	ldr	r3, [pc, #780]	@ (8006dfc <fallas+0x330>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	715a      	strb	r2, [r3, #5]
 8006af4:	e000      	b.n	8006af8 <fallas+0x2c>
	      	   goto fallas11;//jreq fallas11;
 8006af6:	46c0      	nop			@ (mov r8, r8)

fallas11:

		for(int k=0; k<8;k++){
 8006af8:	2300      	movs	r3, #0
 8006afa:	607b      	str	r3, [r7, #4]
 8006afc:	e014      	b.n	8006b28 <fallas+0x5c>
			if((trefst[k] ) | (trefst2[k]) | (flagsBattery [k])){//	tnz trefst,	tnz     trefst2,	tnz			flagsBattery
 8006afe:	4ac0      	ldr	r2, [pc, #768]	@ (8006e00 <fallas+0x334>)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	18d3      	adds	r3, r2, r3
 8006b04:	781a      	ldrb	r2, [r3, #0]
 8006b06:	49bf      	ldr	r1, [pc, #764]	@ (8006e04 <fallas+0x338>)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	18cb      	adds	r3, r1, r3
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	49bd      	ldr	r1, [pc, #756]	@ (8006e08 <fallas+0x33c>)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	18cb      	adds	r3, r1, r3
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d107      	bne.n	8006b32 <fallas+0x66>
		for(int k=0; k<8;k++){
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	3301      	adds	r3, #1
 8006b26:	607b      	str	r3, [r7, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b07      	cmp	r3, #7
 8006b2c:	dde7      	ble.n	8006afe <fallas+0x32>
				goto fallas12;//jrne fallas12
			}
		}

finfallas_01:
 8006b2e:	46c0      	nop			@ (mov r8, r8)
	    goto finfallas_00; //  jra finfallas_00
 8006b30:	e7d7      	b.n	8006ae2 <fallas+0x16>
				goto fallas12;//jrne fallas12
 8006b32:	46c0      	nop			@ (mov r8, r8)

fallas12:
	    if(fauto[0]){//btjt fauto,#0,fallas16
 8006b34:	4bb5      	ldr	r3, [pc, #724]	@ (8006e0c <fallas+0x340>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d13d      	bne.n	8006bb8 <fallas+0xec>
	       	goto fallas16;//
	    }
	    datled[5] = 1;			//bset datled,#5
 8006b3c:	4baf      	ldr	r3, [pc, #700]	@ (8006dfc <fallas+0x330>)
 8006b3e:	2201      	movs	r2, #1
 8006b40:	715a      	strb	r2, [r3, #5]

//		;mov			wreg,#$05;
//		;mov			waux,#$0C
//		;mov			waux,#$26;					"-"
//		;mov			waux,#$1F;					" "
	    waux = 0x13;			//mov waux,#$13;
 8006b42:	4bb3      	ldr	r3, [pc, #716]	@ (8006e10 <fallas+0x344>)
 8006b44:	2213      	movs	r2, #19
 8006b46:	701a      	strb	r2, [r3, #0]
	    if(!trefst[f_sac]){//btjf trefst,#f_sac,fallas_j00
 8006b48:	4bad      	ldr	r3, [pc, #692]	@ (8006e00 <fallas+0x334>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	4053      	eors	r3, r2
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d009      	beq.n	8006b6a <fallas+0x9e>
	       	goto fallas_j00;
 8006b56:	46c0      	nop			@ (mov r8, r8)
	    }
	    goto fallas15; //jra fallas15;

fallas_j00:
	    if(trefst[f_saa]){//btjt trefst,#f_saa,fallas_j01
 8006b58:	4ba9      	ldr	r3, [pc, #676]	@ (8006e00 <fallas+0x334>)
 8006b5a:	785b      	ldrb	r3, [r3, #1]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d02f      	beq.n	8006bc0 <fallas+0xf4>
	       	goto fallas_j01;
 8006b60:	46c0      	nop			@ (mov r8, r8)
fallas_j01:
//		;mov			waux,#$08;		/ Despliega el cdigo de falla "88"
//		;mov			wreg,#$05;					"S"
//		;mov			waux,#$0A;					"A"
//		;mov			waux,#$1F;					" "
		waux = 0x13;			//mov waux,#$13;
 8006b62:	4bab      	ldr	r3, [pc, #684]	@ (8006e10 <fallas+0x344>)
 8006b64:	2213      	movs	r2, #19
 8006b66:	701a      	strb	r2, [r3, #0]
 8006b68:	e000      	b.n	8006b6c <fallas+0xa0>
	    goto fallas15; //jra fallas15;
 8006b6a:	46c0      	nop			@ (mov r8, r8)

fallas15:
	    tempo1 = waux;			//mov tempo1, waux
 8006b6c:	4ba8      	ldr	r3, [pc, #672]	@ (8006e10 <fallas+0x344>)
 8006b6e:	781a      	ldrb	r2, [r3, #0]
 8006b70:	4ba8      	ldr	r3, [pc, #672]	@ (8006e14 <fallas+0x348>)
 8006b72:	701a      	strb	r2, [r3, #0]
		Load_ret();				//call Load_ret;		No hace nada en ensamblador
 8006b74:	f7ff fd12 	bl	800659c <Load_ret>
	    load_tiempoAhorro1();	//call load_tiempoAhorro1;
 8006b78:	f000 fa26 	bl	8006fc8 <load_tiempoAhorro1>
	    load_tiempoAhorro2();	//call		load_tiempoAhorro2;
 8006b7c:	f000 fa40 	bl	8007000 <load_tiempoAhorro2>
	    waux = tempo1;			//mov waux,tempo1;
 8006b80:	4ba4      	ldr	r3, [pc, #656]	@ (8006e14 <fallas+0x348>)
 8006b82:	781a      	ldrb	r2, [r3, #0]
 8006b84:	4ba2      	ldr	r3, [pc, #648]	@ (8006e10 <fallas+0x344>)
 8006b86:	701a      	strb	r2, [r3, #0]

fallas_j02:
		datled_clear();
 8006b88:	f000 fe7c 	bl	8007884 <datled_clear>
		//BitClear(datled,0);			//bres datled,#0
		//BitClear(datled,1);			//bres datled,#1;
		//wreg = 0x13;//mov wreg,#$13;
		wreg = 0x01;//mov wreg,#$01;
 8006b8c:	4ba2      	ldr	r3, [pc, #648]	@ (8006e18 <fallas+0x34c>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	701a      	strb	r2, [r3, #0]
		op_menu (waux,wreg);
 8006b92:	4b9f      	ldr	r3, [pc, #636]	@ (8006e10 <fallas+0x344>)
 8006b94:	781a      	ldrb	r2, [r3, #0]
 8006b96:	4ba0      	ldr	r3, [pc, #640]	@ (8006e18 <fallas+0x34c>)
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	0019      	movs	r1, r3
 8006b9c:	0010      	movs	r0, r2
 8006b9e:	f000 fe57 	bl	8007850 <op_menu>
		//datdig1 = waux;//mov datdig1,waux;
		//datdig2 = wreg;//mov datdig2,wreg;
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_h1)){		//btjf		flagsBuzz,#bz_h1,fallas16
 8006ba2:	4b9e      	ldr	r3, [pc, #632]	@ (8006e1c <fallas+0x350>)
 8006ba4:	225c      	movs	r2, #92	@ 0x5c
 8006ba6:	5c9b      	ldrb	r3, [r3, r2]
 8006ba8:	001a      	movs	r2, r3
 8006baa:	2301      	movs	r3, #1
 8006bac:	4013      	ands	r3, r2
 8006bae:	d005      	beq.n	8006bbc <fallas+0xf0>
			goto	fallas16;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006bb0:	4b90      	ldr	r3, [pc, #576]	@ (8006df4 <fallas+0x328>)
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	701a      	strb	r2, [r3, #0]


fallas16:

		goto finfallas;//jp finfallas
 8006bb6:	e184      	b.n	8006ec2 <fallas+0x3f6>
	       	goto fallas16;//
 8006bb8:	46c0      	nop			@ (mov r8, r8)
 8006bba:	e182      	b.n	8006ec2 <fallas+0x3f6>
			goto	fallas16;
 8006bbc:	46c0      	nop			@ (mov r8, r8)
		goto finfallas;//jp finfallas
 8006bbe:	e180      	b.n	8006ec2 <fallas+0x3f6>
	    goto fallas20;//jra fallas20
 8006bc0:	46c0      	nop			@ (mov r8, r8)
//		;							;jreq		finfallas;		/ Si no hay otra falla termina.
//		;							jreq		finfallas_01;		/ Si no hay otra falla termina.

fallas20:

		if(trefst2[f_s3short]){			//btjt		trefst2,#f_s3short,fallas_j01b;	/ El sensor del retorno esta en corto?
 8006bc2:	4b90      	ldr	r3, [pc, #576]	@ (8006e04 <fallas+0x338>)
 8006bc4:	791b      	ldrb	r3, [r3, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d107      	bne.n	8006bda <fallas+0x10e>
			goto	fallas_j01b;
		}
		if(!trefst2[f_s3open]){			//btjf		trefst2,#f_s3open,fallas_j02b;	/ El sensor del retorno esta abierto o desconectado?
 8006bca:	4b8e      	ldr	r3, [pc, #568]	@ (8006e04 <fallas+0x338>)
 8006bcc:	795b      	ldrb	r3, [r3, #5]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	4053      	eors	r3, r2
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d112      	bne.n	8006bfe <fallas+0x132>
			goto	fallas_j02b;
		}

fallas_j01b:
 8006bd8:	e000      	b.n	8006bdc <fallas+0x110>
			goto	fallas_j01b;
 8006bda:	46c0      	nop			@ (mov r8, r8)
//		;mov			wreg,#$05;					"S"
//		;mov			waux,#$03;					"3"
//		;mov			wreg,#$1F;					" "
//		;mov			waux,#$13;					"H"
		wreg = 0x13;	//mov			wreg,#$13;					"H"
 8006bdc:	4b8e      	ldr	r3, [pc, #568]	@ (8006e18 <fallas+0x34c>)
 8006bde:	2213      	movs	r2, #19
 8006be0:	701a      	strb	r2, [r3, #0]
		waux = 0x03;	//mov			waux,#$03;					"3"
 8006be2:	4b8b      	ldr	r3, [pc, #556]	@ (8006e10 <fallas+0x344>)
 8006be4:	2203      	movs	r2, #3
 8006be6:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_h3)){		//btjf		flagsBuzz,#bz_h3,fallas_j02b
 8006be8:	4b8c      	ldr	r3, [pc, #560]	@ (8006e1c <fallas+0x350>)
 8006bea:	225c      	movs	r2, #92	@ 0x5c
 8006bec:	5c9b      	ldrb	r3, [r3, r2]
 8006bee:	001a      	movs	r2, r3
 8006bf0:	2304      	movs	r3, #4
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	d005      	beq.n	8006c02 <fallas+0x136>
			goto	fallas_j02b;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006bf6:	4b7f      	ldr	r3, [pc, #508]	@ (8006df4 <fallas+0x328>)
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	701a      	strb	r2, [r3, #0]
 8006bfc:	e002      	b.n	8006c04 <fallas+0x138>
			goto	fallas_j02b;
 8006bfe:	46c0      	nop			@ (mov r8, r8)
 8006c00:	e000      	b.n	8006c04 <fallas+0x138>
			goto	fallas_j02b;
 8006c02:	46c0      	nop			@ (mov r8, r8)

fallas_j02b:

		if(trefst[f_sdc]){			//btjt		trefst,#f_sdc,fallas_j03;	/ El sensor del evaporador esta en corto?
 8006c04:	4b7e      	ldr	r3, [pc, #504]	@ (8006e00 <fallas+0x334>)
 8006c06:	789b      	ldrb	r3, [r3, #2]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d107      	bne.n	8006c1c <fallas+0x150>
			goto	fallas_j03;
		}
		if(!trefst[f_sda]){			//btjf		trefst,#f_sda,fallas_j04;	/ El sensor del evaporador esta abierto o desconectado?
 8006c0c:	4b7c      	ldr	r3, [pc, #496]	@ (8006e00 <fallas+0x334>)
 8006c0e:	78db      	ldrb	r3, [r3, #3]
 8006c10:	2201      	movs	r2, #1
 8006c12:	4053      	eors	r3, r2
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d112      	bne.n	8006c40 <fallas+0x174>
			goto	fallas_j04;
		}
fallas_j03:
 8006c1a:	e000      	b.n	8006c1e <fallas+0x152>
			goto	fallas_j03;
 8006c1c:	46c0      	nop			@ (mov r8, r8)
//		;mov			waux,#$0E
//		;mov			wreg,#$0D;					"d"
//		;mov			waux,#$0F;					"F"
//		;mov			wreg,#$1F;					" "
//		;mov			waux,#$13;					"H"
		wreg = 0x13;	//mov			wreg,#$13;					"H"
 8006c1e:	4b7e      	ldr	r3, [pc, #504]	@ (8006e18 <fallas+0x34c>)
 8006c20:	2213      	movs	r2, #19
 8006c22:	701a      	strb	r2, [r3, #0]
		waux = 0x02;	//mov			waux,#$02;					"2"
 8006c24:	4b7a      	ldr	r3, [pc, #488]	@ (8006e10 <fallas+0x344>)
 8006c26:	2202      	movs	r2, #2
 8006c28:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_h2)){		//btjf		flagsBuzz,#bz_h2,fallas_j04
 8006c2a:	4b7c      	ldr	r3, [pc, #496]	@ (8006e1c <fallas+0x350>)
 8006c2c:	225c      	movs	r2, #92	@ 0x5c
 8006c2e:	5c9b      	ldrb	r3, [r3, r2]
 8006c30:	001a      	movs	r2, r3
 8006c32:	2302      	movs	r3, #2
 8006c34:	4013      	ands	r3, r2
 8006c36:	d005      	beq.n	8006c44 <fallas+0x178>
			goto	fallas_j04;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006c38:	4b6e      	ldr	r3, [pc, #440]	@ (8006df4 <fallas+0x328>)
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	e002      	b.n	8006c46 <fallas+0x17a>
			goto	fallas_j04;
 8006c40:	46c0      	nop			@ (mov r8, r8)
 8006c42:	e000      	b.n	8006c46 <fallas+0x17a>
			goto	fallas_j04;
 8006c44:	46c0      	nop			@ (mov r8, r8)
//		;;mov			waux,#$07;		/ Si, indica la falla '77'
//		;mov			wreg,#$12
//		;mov			waux,#$0E


		if(!trefst2[f_ambHi]){			//btjf		trefst2,#f_ambHi,fallas_j04b
 8006c46:	4b6f      	ldr	r3, [pc, #444]	@ (8006e04 <fallas+0x338>)
 8006c48:	789b      	ldrb	r3, [r3, #2]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	4053      	eors	r3, r2
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d110      	bne.n	8006c76 <fallas+0x1aa>
			goto	fallas_j04b;
		}
		//;mov			wreg,#$20;					"t"
		//;mov			waux,#$0A;					"A"
		wreg = 0x1F;	//mov			wreg,#$1F;					" "
 8006c54:	4b70      	ldr	r3, [pc, #448]	@ (8006e18 <fallas+0x34c>)
 8006c56:	221f      	movs	r2, #31
 8006c58:	701a      	strb	r2, [r3, #0]
		waux = 0x20;	//mov			waux,#$20;					"t"
 8006c5a:	4b6d      	ldr	r3, [pc, #436]	@ (8006e10 <fallas+0x344>)
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_t)){	//btjf		flagsBuzz,#bz_t,fallas_j04b
 8006c60:	4b6e      	ldr	r3, [pc, #440]	@ (8006e1c <fallas+0x350>)
 8006c62:	225c      	movs	r2, #92	@ 0x5c
 8006c64:	5c9b      	ldrb	r3, [r3, r2]
 8006c66:	001a      	movs	r2, r3
 8006c68:	2308      	movs	r3, #8
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	d005      	beq.n	8006c7a <fallas+0x1ae>
			goto	fallas_j04b;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006c6e:	4b61      	ldr	r3, [pc, #388]	@ (8006df4 <fallas+0x328>)
 8006c70:	2201      	movs	r2, #1
 8006c72:	701a      	strb	r2, [r3, #0]
 8006c74:	e002      	b.n	8006c7c <fallas+0x1b0>
			goto	fallas_j04b;
 8006c76:	46c0      	nop			@ (mov r8, r8)
 8006c78:	e000      	b.n	8006c7c <fallas+0x1b0>
			goto	fallas_j04b;
 8006c7a:	46c0      	nop			@ (mov r8, r8)

fallas_j04b:
		if(!trefst2[f_ambLo]){			//btjf		trefst2,#f_ambLo,fallas_j04c
 8006c7c:	4b61      	ldr	r3, [pc, #388]	@ (8006e04 <fallas+0x338>)
 8006c7e:	78db      	ldrb	r3, [r3, #3]
 8006c80:	2201      	movs	r2, #1
 8006c82:	4053      	eors	r3, r2
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d110      	bne.n	8006cac <fallas+0x1e0>
			goto	fallas_j04c;
		}
		//;mov			wreg,#$20;					"t"
		//;mov			waux,#$0B;					"b"
		wreg = 0x1F;	//mov			wreg,#$1F;					" "
 8006c8a:	4b63      	ldr	r3, [pc, #396]	@ (8006e18 <fallas+0x34c>)
 8006c8c:	221f      	movs	r2, #31
 8006c8e:	701a      	strb	r2, [r3, #0]
		waux = 0x0F;	//mov			waux,#$0F;					"F"
 8006c90:	4b5f      	ldr	r3, [pc, #380]	@ (8006e10 <fallas+0x344>)
 8006c92:	220f      	movs	r2, #15
 8006c94:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_f)){	//btjf		flagsBuzz,#bz_f,fallas_j04c
 8006c96:	4b61      	ldr	r3, [pc, #388]	@ (8006e1c <fallas+0x350>)
 8006c98:	225c      	movs	r2, #92	@ 0x5c
 8006c9a:	5c9b      	ldrb	r3, [r3, r2]
 8006c9c:	001a      	movs	r2, r3
 8006c9e:	2310      	movs	r3, #16
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	d005      	beq.n	8006cb0 <fallas+0x1e4>
			goto	fallas_j04c;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006ca4:	4b53      	ldr	r3, [pc, #332]	@ (8006df4 <fallas+0x328>)
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	e002      	b.n	8006cb2 <fallas+0x1e6>
			goto	fallas_j04c;
 8006cac:	46c0      	nop			@ (mov r8, r8)
 8006cae:	e000      	b.n	8006cb2 <fallas+0x1e6>
			goto	fallas_j04c;
 8006cb0:	46c0      	nop			@ (mov r8, r8)


fallas_j04c:

fallas_j05:
		if(!trefst[f_pa]){				//btjf		trefst,#f_pa,fallas_j06;	/ Se ha dejado la puerta abierta por mas tiempo del permitido?
 8006cb2:	4b53      	ldr	r3, [pc, #332]	@ (8006e00 <fallas+0x334>)
 8006cb4:	791b      	ldrb	r3, [r3, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	4053      	eors	r3, r2
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d110      	bne.n	8006ce2 <fallas+0x216>
			goto	fallas_j06;
		}
		//;mov			wreg,#$1E;					"P"
		//;mov			waux,#$0A;					"A"
		wreg = 0x1F;	//mov			wreg,#$1F;	" "
 8006cc0:	4b55      	ldr	r3, [pc, #340]	@ (8006e18 <fallas+0x34c>)
 8006cc2:	221f      	movs	r2, #31
 8006cc4:	701a      	strb	r2, [r3, #0]
		waux = 0x1E;	//mov			waux,#$1E;	"P"
 8006cc6:	4b52      	ldr	r3, [pc, #328]	@ (8006e10 <fallas+0x344>)
 8006cc8:	221e      	movs	r2, #30
 8006cca:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_p)){	//btjf		flagsBuzz,#bz_p,fallas_j06
 8006ccc:	4b53      	ldr	r3, [pc, #332]	@ (8006e1c <fallas+0x350>)
 8006cce:	225c      	movs	r2, #92	@ 0x5c
 8006cd0:	5c9b      	ldrb	r3, [r3, r2]
 8006cd2:	001a      	movs	r2, r3
 8006cd4:	2320      	movs	r3, #32
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	d005      	beq.n	8006ce6 <fallas+0x21a>
			goto	fallas_j06;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006cda:	4b46      	ldr	r3, [pc, #280]	@ (8006df4 <fallas+0x328>)
 8006cdc:	2201      	movs	r2, #1
 8006cde:	701a      	strb	r2, [r3, #0]
 8006ce0:	e002      	b.n	8006ce8 <fallas+0x21c>
			goto	fallas_j06;
 8006ce2:	46c0      	nop			@ (mov r8, r8)
 8006ce4:	e000      	b.n	8006ce8 <fallas+0x21c>
			goto	fallas_j06;
 8006ce6:	46c0      	nop			@ (mov r8, r8)
fallas_j06:
		if(!trefst2[f_defi]){				//btjf		trefst2,#f_defi,fallas_j06a
 8006ce8:	4b46      	ldr	r3, [pc, #280]	@ (8006e04 <fallas+0x338>)
 8006cea:	799b      	ldrb	r3, [r3, #6]
 8006cec:	2201      	movs	r2, #1
 8006cee:	4053      	eors	r3, r2
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d110      	bne.n	8006d18 <fallas+0x24c>
			goto	fallas_j06a;
		}
		wreg = 0x1F;	//mov			wreg,#$1F;					" "
 8006cf6:	4b48      	ldr	r3, [pc, #288]	@ (8006e18 <fallas+0x34c>)
 8006cf8:	221f      	movs	r2, #31
 8006cfa:	701a      	strb	r2, [r3, #0]
		waux = 0x0A;	//mov			waux,#$0A;					"A"
 8006cfc:	4b44      	ldr	r3, [pc, #272]	@ (8006e10 <fallas+0x344>)
 8006cfe:	220a      	movs	r2, #10
 8006d00:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_a)){	//btjf		flagsBuzz,#bz_a,fallas_j06a
 8006d02:	4b46      	ldr	r3, [pc, #280]	@ (8006e1c <fallas+0x350>)
 8006d04:	225c      	movs	r2, #92	@ 0x5c
 8006d06:	5c9b      	ldrb	r3, [r3, r2]
 8006d08:	001a      	movs	r2, r3
 8006d0a:	2340      	movs	r3, #64	@ 0x40
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	d005      	beq.n	8006d1c <fallas+0x250>
			goto	fallas_j06a;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006d10:	4b38      	ldr	r3, [pc, #224]	@ (8006df4 <fallas+0x328>)
 8006d12:	2201      	movs	r2, #1
 8006d14:	701a      	strb	r2, [r3, #0]
 8006d16:	e002      	b.n	8006d1e <fallas+0x252>
			goto	fallas_j06a;
 8006d18:	46c0      	nop			@ (mov r8, r8)
 8006d1a:	e000      	b.n	8006d1e <fallas+0x252>
			goto	fallas_j06a;
 8006d1c:	46c0      	nop			@ (mov r8, r8)
fallas_j06a:
		if(!trefst2[f_co_ex]){				//btjf		trefst2,#f_co_ex,fallas_j06b
 8006d1e:	4b39      	ldr	r3, [pc, #228]	@ (8006e04 <fallas+0x338>)
 8006d20:	785b      	ldrb	r3, [r3, #1]
 8006d22:	2201      	movs	r2, #1
 8006d24:	4053      	eors	r3, r2
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d10f      	bne.n	8006d4c <fallas+0x280>
			goto	fallas_j06b;
		}
		//;mov			wreg,#$0C;					"C"
		//;mov			waux,#$10;					"o"
		wreg = 0x1F;	//mov			wreg,#$1F;					" "
 8006d2c:	4b3a      	ldr	r3, [pc, #232]	@ (8006e18 <fallas+0x34c>)
 8006d2e:	221f      	movs	r2, #31
 8006d30:	701a      	strb	r2, [r3, #0]
		waux = 0x0C;	//mov			waux,#$0C;					"C"
 8006d32:	4b37      	ldr	r3, [pc, #220]	@ (8006e10 <fallas+0x344>)
 8006d34:	220c      	movs	r2, #12
 8006d36:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz],bz_c)){	//btjf		flagsBuzz,#bz_c,fallas_j06b
 8006d38:	4b38      	ldr	r3, [pc, #224]	@ (8006e1c <fallas+0x350>)
 8006d3a:	225c      	movs	r2, #92	@ 0x5c
 8006d3c:	5c9b      	ldrb	r3, [r3, r2]
 8006d3e:	b25b      	sxtb	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	da05      	bge.n	8006d50 <fallas+0x284>
			goto	fallas_j06b;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006d44:	4b2b      	ldr	r3, [pc, #172]	@ (8006df4 <fallas+0x328>)
 8006d46:	2201      	movs	r2, #1
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	e002      	b.n	8006d52 <fallas+0x286>
			goto	fallas_j06b;
 8006d4c:	46c0      	nop			@ (mov r8, r8)
 8006d4e:	e000      	b.n	8006d52 <fallas+0x286>
			goto	fallas_j06b;
 8006d50:	46c0      	nop			@ (mov r8, r8)
fallas_j06b:
		if(!trefst[f_iny]){				//btjf		trefst,#f_iny,fallas_j06c
 8006d52:	4b2b      	ldr	r3, [pc, #172]	@ (8006e00 <fallas+0x334>)
 8006d54:	795b      	ldrb	r3, [r3, #5]
 8006d56:	2201      	movs	r2, #1
 8006d58:	4053      	eors	r3, r2
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d110      	bne.n	8006d82 <fallas+0x2b6>
			goto	fallas_j06c;
		}
		wreg = 0x01;	//mov			wreg,#$01;					"I"
 8006d60:	4b2d      	ldr	r3, [pc, #180]	@ (8006e18 <fallas+0x34c>)
 8006d62:	2201      	movs	r2, #1
 8006d64:	701a      	strb	r2, [r3, #0]
		waux = 0x1D;	//mov			waux,#$1D;					"n"
 8006d66:	4b2a      	ldr	r3, [pc, #168]	@ (8006e10 <fallas+0x344>)
 8006d68:	221d      	movs	r2, #29
 8006d6a:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz2],bz_in)){	//btjf		flagsBuzz2,#bz_in,fallas_j06c
 8006d6c:	4b2b      	ldr	r3, [pc, #172]	@ (8006e1c <fallas+0x350>)
 8006d6e:	225d      	movs	r2, #93	@ 0x5d
 8006d70:	5c9b      	ldrb	r3, [r3, r2]
 8006d72:	001a      	movs	r2, r3
 8006d74:	2320      	movs	r3, #32
 8006d76:	4013      	ands	r3, r2
 8006d78:	d005      	beq.n	8006d86 <fallas+0x2ba>
			goto	fallas_j06c;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8006df4 <fallas+0x328>)
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	701a      	strb	r2, [r3, #0]
 8006d80:	e002      	b.n	8006d88 <fallas+0x2bc>
			goto	fallas_j06c;
 8006d82:	46c0      	nop			@ (mov r8, r8)
 8006d84:	e000      	b.n	8006d88 <fallas+0x2bc>
			goto	fallas_j06c;
 8006d86:	46c0      	nop			@ (mov r8, r8)
fallas_j06c:
		if(!trefst2[f_retCo]){				//btjf		trefst2,#f_retCo,fallas_j06d
 8006d88:	4b1e      	ldr	r3, [pc, #120]	@ (8006e04 <fallas+0x338>)
 8006d8a:	79db      	ldrb	r3, [r3, #7]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	4053      	eors	r3, r2
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d110      	bne.n	8006db8 <fallas+0x2ec>
			goto	fallas_j06d;
		}
		wreg = 0x0C;	//mov			wreg,#$0C;					"C"
 8006d96:	4b20      	ldr	r3, [pc, #128]	@ (8006e18 <fallas+0x34c>)
 8006d98:	220c      	movs	r2, #12
 8006d9a:	701a      	strb	r2, [r3, #0]
		waux = 0x00;	//mov			waux,#$00;					"0"
 8006d9c:	4b1c      	ldr	r3, [pc, #112]	@ (8006e10 <fallas+0x344>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz2],bz_co)){	//btjf		flagsBuzz2,#bz_co,fallas_j06d
 8006da2:	4b1e      	ldr	r3, [pc, #120]	@ (8006e1c <fallas+0x350>)
 8006da4:	225d      	movs	r2, #93	@ 0x5d
 8006da6:	5c9b      	ldrb	r3, [r3, r2]
 8006da8:	001a      	movs	r2, r3
 8006daa:	2340      	movs	r3, #64	@ 0x40
 8006dac:	4013      	ands	r3, r2
 8006dae:	d005      	beq.n	8006dbc <fallas+0x2f0>
			goto	fallas_j06d;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006db0:	4b10      	ldr	r3, [pc, #64]	@ (8006df4 <fallas+0x328>)
 8006db2:	2201      	movs	r2, #1
 8006db4:	701a      	strb	r2, [r3, #0]
 8006db6:	e002      	b.n	8006dbe <fallas+0x2f2>
			goto	fallas_j06d;
 8006db8:	46c0      	nop			@ (mov r8, r8)
 8006dba:	e000      	b.n	8006dbe <fallas+0x2f2>
			goto	fallas_j06d;
 8006dbc:	46c0      	nop			@ (mov r8, r8)
fallas_j06d:
		if(!trefst[f_hv]){				//btjf		trefst,#f_hv,fallas_j07;	/ El voltaje de lnea es alto?
 8006dbe:	4b10      	ldr	r3, [pc, #64]	@ (8006e00 <fallas+0x334>)
 8006dc0:	79db      	ldrb	r3, [r3, #7]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	4053      	eors	r3, r2
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d110      	bne.n	8006dee <fallas+0x322>
			goto	fallas_j07;
		}
		//;mov			waux,#$01;		/ Si, indica la falla '11'
		//;mov			wreg,#$13;					"H"
		//;mov			waux,#$14;					"i"
		wreg = 0x1F;	//mov			wreg,#$1F;					" "
 8006dcc:	4b12      	ldr	r3, [pc, #72]	@ (8006e18 <fallas+0x34c>)
 8006dce:	221f      	movs	r2, #31
 8006dd0:	701a      	strb	r2, [r3, #0]
		waux = 0x27;	//mov			waux,#$27;					"U"
 8006dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8006e10 <fallas+0x344>)
 8006dd4:	2227      	movs	r2, #39	@ 0x27
 8006dd6:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz2],bz_u)){	//btjf		flagsBuzz2,#bz_u,fallas_j07
 8006dd8:	4b10      	ldr	r3, [pc, #64]	@ (8006e1c <fallas+0x350>)
 8006dda:	225d      	movs	r2, #93	@ 0x5d
 8006ddc:	5c9b      	ldrb	r3, [r3, r2]
 8006dde:	001a      	movs	r2, r3
 8006de0:	2301      	movs	r3, #1
 8006de2:	4013      	ands	r3, r2
 8006de4:	d01c      	beq.n	8006e20 <fallas+0x354>
			goto	fallas_j07;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006de6:	4b03      	ldr	r3, [pc, #12]	@ (8006df4 <fallas+0x328>)
 8006de8:	2201      	movs	r2, #1
 8006dea:	701a      	strb	r2, [r3, #0]
 8006dec:	e019      	b.n	8006e22 <fallas+0x356>
			goto	fallas_j07;
 8006dee:	46c0      	nop			@ (mov r8, r8)
 8006df0:	e017      	b.n	8006e22 <fallas+0x356>
 8006df2:	46c0      	nop			@ (mov r8, r8)
 8006df4:	20002054 	.word	0x20002054
 8006df8:	20000bb4 	.word	0x20000bb4
 8006dfc:	20000bac 	.word	0x20000bac
 8006e00:	20000ba4 	.word	0x20000ba4
 8006e04:	20000b9c 	.word	0x20000b9c
 8006e08:	20002170 	.word	0x20002170
 8006e0c:	20000bf4 	.word	0x20000bf4
 8006e10:	20000b6f 	.word	0x20000b6f
 8006e14:	20000b6a 	.word	0x20000b6a
 8006e18:	20000b70 	.word	0x20000b70
 8006e1c:	200000b8 	.word	0x200000b8
			goto	fallas_j07;
 8006e20:	46c0      	nop			@ (mov r8, r8)
fallas_j07:
		if(!trefst[f_lv]){		//btjf		trefst,#f_lv,fallas_j08;	/ El voltaje de lnea es bajo?
 8006e22:	4b2a      	ldr	r3, [pc, #168]	@ (8006ecc <fallas+0x400>)
 8006e24:	799b      	ldrb	r3, [r3, #6]
 8006e26:	2201      	movs	r2, #1
 8006e28:	4053      	eors	r3, r2
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d110      	bne.n	8006e52 <fallas+0x386>
			goto	fallas_j08;
		}
		//;mov			waux,#$02;		/ Si, indica la falla '22'
		//;mov			wreg,#$11;					"L"
		//;mov			waux,#$10;					"o"
		wreg = 0x26;	//mov			wreg,#$26;					"-"
 8006e30:	4b27      	ldr	r3, [pc, #156]	@ (8006ed0 <fallas+0x404>)
 8006e32:	2226      	movs	r2, #38	@ 0x26
 8006e34:	701a      	strb	r2, [r3, #0]
		waux = 0x27;	//mov			waux,#$27;					"U"
 8006e36:	4b27      	ldr	r3, [pc, #156]	@ (8006ed4 <fallas+0x408>)
 8006e38:	2227      	movs	r2, #39	@ 0x27
 8006e3a:	701a      	strb	r2, [r3, #0]
		if(!GetRegFlagState(Plantilla[flagsBuzz2],bz_mu)){	//btjf		flagsBuzz2,#bz_mu,fallas_j08
 8006e3c:	4b26      	ldr	r3, [pc, #152]	@ (8006ed8 <fallas+0x40c>)
 8006e3e:	225d      	movs	r2, #93	@ 0x5d
 8006e40:	5c9b      	ldrb	r3, [r3, r2]
 8006e42:	001a      	movs	r2, r3
 8006e44:	2302      	movs	r3, #2
 8006e46:	4013      	ands	r3, r2
 8006e48:	d005      	beq.n	8006e56 <fallas+0x38a>
			goto	fallas_j08;
		}
		flagsBuzzer[0] = 1;				//bset		flagsBuzzer,#0
 8006e4a:	4b24      	ldr	r3, [pc, #144]	@ (8006edc <fallas+0x410>)
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	701a      	strb	r2, [r3, #0]
 8006e50:	e002      	b.n	8006e58 <fallas+0x38c>
			goto	fallas_j08;
 8006e52:	46c0      	nop			@ (mov r8, r8)
 8006e54:	e000      	b.n	8006e58 <fallas+0x38c>
			goto	fallas_j08;
 8006e56:	46c0      	nop			@ (mov r8, r8)
fallas_j08:
		if(!trefst2[f_tvolt]){		//btjf		trefst2,#f_tvolt,fallas_j08b;	/ La tarjeta de voltaje esta fallando?
 8006e58:	4b21      	ldr	r3, [pc, #132]	@ (8006ee0 <fallas+0x414>)
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	4053      	eors	r3, r2
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d109      	bne.n	8006e7a <fallas+0x3ae>
			goto	fallas_j08b;
		}
		wreg = 0x0E;	//mov			wreg,#$0E;					"E"
 8006e66:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed0 <fallas+0x404>)
 8006e68:	220e      	movs	r2, #14
 8006e6a:	701a      	strb	r2, [r3, #0]
		waux = 0x2F;	//mov			waux,#$2F;					"u"
 8006e6c:	4b19      	ldr	r3, [pc, #100]	@ (8006ed4 <fallas+0x408>)
 8006e6e:	222f      	movs	r2, #47	@ 0x2f
 8006e70:	701a      	strb	r2, [r3, #0]
		flagsBuzzer[0] = 0;				//bres		flagsBuzzer,#0
 8006e72:	4b1a      	ldr	r3, [pc, #104]	@ (8006edc <fallas+0x410>)
 8006e74:	2200      	movs	r2, #0
 8006e76:	701a      	strb	r2, [r3, #0]
 8006e78:	e000      	b.n	8006e7c <fallas+0x3b0>
			goto	fallas_j08b;
 8006e7a:	46c0      	nop			@ (mov r8, r8)
fallas_j08b:



parpadeo2:
		if(edorefri == 1 ){
 8006e7c:	4b19      	ldr	r3, [pc, #100]	@ (8006ee4 <fallas+0x418>)
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d00c      	beq.n	8006e9e <fallas+0x3d2>
			goto parpadeo2a;
		}

		if((highByte(cntblkh) & Plantilla[nivDpyFail]) == 0){
 8006e84:	4b18      	ldr	r3, [pc, #96]	@ (8006ee8 <fallas+0x41c>)
 8006e86:	881b      	ldrh	r3, [r3, #0]
 8006e88:	0a1b      	lsrs	r3, r3, #8
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	4a12      	ldr	r2, [pc, #72]	@ (8006ed8 <fallas+0x40c>)
 8006e90:	215a      	movs	r1, #90	@ 0x5a
 8006e92:	5c52      	ldrb	r2, [r2, r1]
 8006e94:	4013      	ands	r3, r2
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d111      	bne.n	8006ec0 <fallas+0x3f4>
			goto parpadeo2a;
 8006e9c:	e000      	b.n	8006ea0 <fallas+0x3d4>
			goto parpadeo2a;
 8006e9e:	46c0      	nop			@ (mov r8, r8)
		}
		goto finfallas;

parpadeo2a:

		goto fallas_j09; //jra	fallas_j09;
 8006ea0:	46c0      	nop			@ (mov r8, r8)
			goto fallas_j09;
		}
offdpy:   waux = 0x1F;
	      wreg = 0x1F;
fallas_j09:
		op_menu (wreg,waux);
 8006ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed0 <fallas+0x404>)
 8006ea4:	781a      	ldrb	r2, [r3, #0]
 8006ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed4 <fallas+0x408>)
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	0019      	movs	r1, r3
 8006eac:	0010      	movs	r0, r2
 8006eae:	f000 fccf 	bl	8007850 <op_menu>
		//datdig1 = wreg;
		//datdig2 = waux;
								// ld      A,datled
								//	and		A,#$FC;0xBC;	/ Apaga el punto y el signo	 >> IJG JULIO 2012
		datled[0] = 0;			//	ld      datled,A
 8006eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8006eec <fallas+0x420>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	701a      	strb	r2, [r3, #0]
		datled[1] = 0;
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8006eec <fallas+0x420>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	705a      	strb	r2, [r3, #1]
finfallas:

}
 8006ebe:	e000      	b.n	8006ec2 <fallas+0x3f6>
		goto finfallas;
 8006ec0:	46c0      	nop			@ (mov r8, r8)
}
 8006ec2:	46c0      	nop			@ (mov r8, r8)
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	b002      	add	sp, #8
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	46c0      	nop			@ (mov r8, r8)
 8006ecc:	20000ba4 	.word	0x20000ba4
 8006ed0:	20000b70 	.word	0x20000b70
 8006ed4:	20000b6f 	.word	0x20000b6f
 8006ed8:	200000b8 	.word	0x200000b8
 8006edc:	20002054 	.word	0x20002054
 8006ee0:	20000b9c 	.word	0x20000b9c
 8006ee4:	20000bb4 	.word	0x20000bb4
 8006ee8:	20000b68 	.word	0x20000b68
 8006eec:	20000bac 	.word	0x20000bac

08006ef0 <offdpy>:

void offdpy (){				//	offdpy:
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
							//	mov			waux,#$1F;		/ Apaga los dgitos
							//	mov			wreg,#$1F;		/ Apaga los dgitos
							//	fallas_j09:		;mov			datdig1,waux;
							//					;mov			datdig2,waux;}
	op_menu (0x1F,0x1F);
 8006ef4:	211f      	movs	r1, #31
 8006ef6:	201f      	movs	r0, #31
 8006ef8:	f000 fcaa 	bl	8007850 <op_menu>
	//datdig2 = 0x1F;				//mov			datdig2,waux;
							//	ld      A,datled
							//	and		A,#$FC;0xBC;	/ Apaga el punto y el signo	 >> IJG JULIO 2012
	//datled &= 0xFC;			//	ld      datled,A
							//	finfallas:		ret ;
	datled[0]=0;
 8006efc:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <offdpy+0x20>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	701a      	strb	r2, [r3, #0]
	datled[1]=0;
 8006f02:	4b03      	ldr	r3, [pc, #12]	@ (8006f10 <offdpy+0x20>)
 8006f04:	2200      	movs	r2, #0
 8006f06:	705a      	strb	r2, [r3, #1]
}
 8006f08:	46c0      	nop			@ (mov r8, r8)
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	46c0      	nop			@ (mov r8, r8)
 8006f10:	20000bac 	.word	0x20000bac

08006f14 <ram_reserved>:
//;	Para que esta rutina Funcione se debe pasar esta seccin del Cdigo a RAM.
//;	Debe trabajar en conjunto con la Funcion GRABA_EEPROM
//;=====================================================================
// Rutina completa Adaptada <<_RGM
//GRABA_FLASH_EEPR:
void ram_reserved(void){
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
sig_blocking:
		//CLR				cntByteLoaded												;	Borra el contador de bytes cargados
		//BSET			FLASH_CR2,#0												;	Habilita el block programming


		if( ProgMemCode != 0xAA){	//LD				A,ProgMemCode												;	Estamos en el modo bootloader??
 8006f1a:	4b27      	ldr	r3, [pc, #156]	@ (8006fb8 <ram_reserved+0xa4>)
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	2baa      	cmp	r3, #170	@ 0xaa
 8006f20:	d119      	bne.n	8006f56 <ram_reserved+0x42>
//					BTJF			FLASH_IAPSR,#1,MEM_FLASH_LOCKED			;	Si la Flash no esta desbloqueada entonces repite la llave
//					;JRA				MEM_UNLOCKED1												;	Si ya esta desbloqueada ve a grabar en la memoria
//


GRABA_FLASH:
 8006f22:	46c0      	nop			@ (mov r8, r8)
			 * Optimizacin de cdigo, para que se necesite menos memoria
			 * CGM 21/04/2024
			 */
			//uint32_t VarAux_= (((uint32_t) dirPointer) - 0x8000000);
			//if(VarAux_ % 2048 == 0){
			if(( ((uint32_t) dirPointer) & 0x7FF) == 0){
 8006f24:	4b25      	ldr	r3, [pc, #148]	@ (8006fbc <ram_reserved+0xa8>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	055b      	lsls	r3, r3, #21
 8006f2a:	0d5b      	lsrs	r3, r3, #21
 8006f2c:	d10a      	bne.n	8006f44 <ram_reserved+0x30>
				// Estamos a inicio de Pagina, es necesario un borrado, debido a que se necesita escribir
				uint32_t numberPage = getNumberPage((uint32_t) dirPointer); 		// Number the Page
 8006f2e:	4b23      	ldr	r3, [pc, #140]	@ (8006fbc <ram_reserved+0xa8>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	0018      	movs	r0, r3
 8006f34:	f7fb fb4a 	bl	80025cc <getNumberPage>
 8006f38:	0003      	movs	r3, r0
 8006f3a:	603b      	str	r3, [r7, #0]
				erasePage(numberPage);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f7fb fb6a 	bl	8002618 <erasePage>
//
//			}

			// Escritura de la FLASH
			// CGM 21/04/2025
			writeFLASH( (uint64_t *) dirPointer, (uint64_t *) dataPointer,16);
 8006f44:	4b1d      	ldr	r3, [pc, #116]	@ (8006fbc <ram_reserved+0xa8>)
 8006f46:	6818      	ldr	r0, [r3, #0]
 8006f48:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc0 <ram_reserved+0xac>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2210      	movs	r2, #16
 8006f4e:	0019      	movs	r1, r3
 8006f50:	f7fb fb96 	bl	8002680 <writeFLASH>
//			CP				A,#127															;	Si no entonces ve a cargar el siguiente dato
//			JRULE			GRABA_FLASH
//			;CP				A,#0															;	Si no entonces ve a cargar el siguiente dato
//			;JRNE			GRABA_FLASH
			//asm ("nop");
			goto	WAIT_FOR_GRAB_0;							//			JRA				WAIT_FOR_GRAB_0
 8006f54:	e02b      	b.n	8006fae <ram_reserved+0x9a>
			goto PROG_eepr_mode;		//JRNE			PROG_eepr_mode											;	No, entonces programa la eeprom
 8006f56:	46c0      	nop			@ (mov r8, r8)
//				dirPointer +=4;
//				HAL_IWDG_Refresh( &hiwdg );				// evita time out watch
//				asm ("nop");
//			}
			//HAL_IWDG_Refresh( &hiwdg );
			for(uint8_t i = 0; i < 128 ; i++){
 8006f58:	1dfb      	adds	r3, r7, #7
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	701a      	strb	r2, [r3, #0]
 8006f5e:	e01f      	b.n	8006fa0 <ram_reserved+0x8c>
				FlashManager((uint32_t)dirPointer, (uint32_t)*dataPointer);
 8006f60:	4b16      	ldr	r3, [pc, #88]	@ (8006fbc <ram_reserved+0xa8>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	001a      	movs	r2, r3
 8006f66:	4b16      	ldr	r3, [pc, #88]	@ (8006fc0 <ram_reserved+0xac>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	0019      	movs	r1, r3
 8006f6e:	0010      	movs	r0, r2
 8006f70:	f7fc f900 	bl	8003174 <FlashManager>
				reePlantilla[i] = *dataPointer;		// Guardando el respaldo en RAM
 8006f74:	4b12      	ldr	r3, [pc, #72]	@ (8006fc0 <ram_reserved+0xac>)
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	1dfb      	adds	r3, r7, #7
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	7811      	ldrb	r1, [r2, #0]
 8006f7e:	4a11      	ldr	r2, [pc, #68]	@ (8006fc4 <ram_reserved+0xb0>)
 8006f80:	54d1      	strb	r1, [r2, r3]
				dataPointer++;
 8006f82:	4b0f      	ldr	r3, [pc, #60]	@ (8006fc0 <ram_reserved+0xac>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	1c5a      	adds	r2, r3, #1
 8006f88:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <ram_reserved+0xac>)
 8006f8a:	601a      	str	r2, [r3, #0]
				dirPointer++;
 8006f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <ram_reserved+0xa8>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	1c5a      	adds	r2, r3, #1
 8006f92:	4b0a      	ldr	r3, [pc, #40]	@ (8006fbc <ram_reserved+0xa8>)
 8006f94:	601a      	str	r2, [r3, #0]
			for(uint8_t i = 0; i < 128 ; i++){
 8006f96:	1dfb      	adds	r3, r7, #7
 8006f98:	781a      	ldrb	r2, [r3, #0]
 8006f9a:	1dfb      	adds	r3, r7, #7
 8006f9c:	3201      	adds	r2, #1
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	1dfb      	adds	r3, r7, #7
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	b25b      	sxtb	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	dada      	bge.n	8006f60 <ram_reserved+0x4c>
				//HAL_IWDG_Refresh( &hiwdg );
			}



WAIT_FOR_GRAB_0:
 8006faa:	46c0      	nop			@ (mov r8, r8)
		//HAL_FLASH_Lock();
		//HAL_FLASHEx_DATAEEPROM_Lock();
//		JP				Return_RAM													;	Devuelve la funcion a la ejecucion en el main Program
//GRABA_FLASH_EEPR_00:

}
 8006fac:	46c0      	nop			@ (mov r8, r8)
 8006fae:	46c0      	nop			@ (mov r8, r8)
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	b002      	add	sp, #8
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	46c0      	nop			@ (mov r8, r8)
 8006fb8:	20000e40 	.word	0x20000e40
 8006fbc:	20000e44 	.word	0x20000e44
 8006fc0:	20000e48 	.word	0x20000e48
 8006fc4:	20000cb4 	.word	0x20000cb4

08006fc8 <load_tiempoAhorro1>:
//----------------------------------------------------------------------------------------------
//;LN 7001 --------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void load_tiempoAhorro1(){
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
	uint16_t	foo = 0;
 8006fce:	1dbb      	adds	r3, r7, #6
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	801a      	strh	r2, [r3, #0]
	foo= reePlantilla[eetiempoAhorro1]*360;
 8006fd4:	4b08      	ldr	r3, [pc, #32]	@ (8006ff8 <load_tiempoAhorro1+0x30>)
 8006fd6:	226f      	movs	r2, #111	@ 0x6f
 8006fd8:	5c9b      	ldrb	r3, [r3, r2]
 8006fda:	0019      	movs	r1, r3
 8006fdc:	1dbb      	adds	r3, r7, #6
 8006fde:	22b4      	movs	r2, #180	@ 0xb4
 8006fe0:	0052      	lsls	r2, r2, #1
 8006fe2:	434a      	muls	r2, r1
 8006fe4:	801a      	strh	r2, [r3, #0]
													//	ldw			Y,#360;		/ Nmero de segundos por hora (entre 10)
													//	;ldw			Y,#30;#60;		/ Nmero de segundos por minuto (para prueba solamente)
													//	call		mult1x2;		/ Multiplicalos
													//	mov			t_ahorro1_L,resull;
													//	mov			t_ahorro1_H,resulh;/ Carga el Tiempo total en segundos
	t_ahorro1_H = foo;							//	ret
 8006fe6:	4b05      	ldr	r3, [pc, #20]	@ (8006ffc <load_tiempoAhorro1+0x34>)
 8006fe8:	1dba      	adds	r2, r7, #6
 8006fea:	8812      	ldrh	r2, [r2, #0]
 8006fec:	801a      	strh	r2, [r3, #0]
}
 8006fee:	46c0      	nop			@ (mov r8, r8)
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	b002      	add	sp, #8
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	46c0      	nop			@ (mov r8, r8)
 8006ff8:	20000cb4 	.word	0x20000cb4
 8006ffc:	20000c4c 	.word	0x20000c4c

08007000 <load_tiempoAhorro2>:
//;LN 7020 --------------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void load_tiempoAhorro2(void){
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
		uint16_t	foo = 0;
 8007006:	1dbb      	adds	r3, r7, #6
 8007008:	2200      	movs	r2, #0
 800700a:	801a      	strh	r2, [r3, #0]
		foo= reePlantilla[eetiempoAhorro2]*360;
 800700c:	4b08      	ldr	r3, [pc, #32]	@ (8007030 <load_tiempoAhorro2+0x30>)
 800700e:	2270      	movs	r2, #112	@ 0x70
 8007010:	5c9b      	ldrb	r3, [r3, r2]
 8007012:	0019      	movs	r1, r3
 8007014:	1dbb      	adds	r3, r7, #6
 8007016:	22b4      	movs	r2, #180	@ 0xb4
 8007018:	0052      	lsls	r2, r2, #1
 800701a:	434a      	muls	r2, r1
 800701c:	801a      	strh	r2, [r3, #0]
														//	ldw			Y,#360;		/ Nmero de segundos por hora  (entre 10)
														//	;ldw			Y,#30;#60;		/ Nmero de segundos por minuto (para prueba solamente)
														//	call		mult1x2;		/ Multiplicalos
														//	mov			t_ahorro2_L,resull;
														//	mov			t_ahorro2_H,resulh;/ Carga el Tiempo total en segundos
		t_ahorro2_H = foo;							//	ret ;
 800701e:	4b05      	ldr	r3, [pc, #20]	@ (8007034 <load_tiempoAhorro2+0x34>)
 8007020:	1dba      	adds	r2, r7, #6
 8007022:	8812      	ldrh	r2, [r2, #0]
 8007024:	801a      	strh	r2, [r3, #0]
}
 8007026:	46c0      	nop			@ (mov r8, r8)
 8007028:	46bd      	mov	sp, r7
 800702a:	b002      	add	sp, #8
 800702c:	bd80      	pop	{r7, pc}
 800702e:	46c0      	nop			@ (mov r8, r8)
 8007030:	20000cb4 	.word	0x20000cb4
 8007034:	20000c4e 	.word	0x20000c4e

08007038 <load_timeNoct>:

void load_timeNoct(){
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
	//cntNoct_H = eePlantilla[eetimeNoct] * 60;
	cntNoct_H = reePlantilla[eetimeNoct]*60;
 800703c:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <load_timeNoct+0x1c>)
 800703e:	224b      	movs	r2, #75	@ 0x4b
 8007040:	5c9b      	ldrb	r3, [r3, r2]
 8007042:	001a      	movs	r2, r3
 8007044:	233c      	movs	r3, #60	@ 0x3c
 8007046:	4353      	muls	r3, r2
 8007048:	b29a      	uxth	r2, r3
 800704a:	4b03      	ldr	r3, [pc, #12]	@ (8007058 <load_timeNoct+0x20>)
 800704c:	801a      	strh	r2, [r3, #0]
}
 800704e:	46c0      	nop			@ (mov r8, r8)
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	20000cb4 	.word	0x20000cb4
 8007058:	20000c60 	.word	0x20000c60

0800705c <load_next_buffer>:
//;=====================================================================
//;	SUBRUTINA QUE CARGA EL BUFFER DE DATOS CON LOS DATOS DEL SIGUIENTE BLOQUE A GRABAR
//;
//;=====================================================================
//Rev_RGM: 06-NOV-2024_RGM
void load_next_buffer (void){
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
	uint8_t *point_X;
	uint8_t *point_Y;

	point_Y = dirBuffer;							// apunta al buffer de datos en RAM
 8007062:	4b16      	ldr	r3, [pc, #88]	@ (80070bc <load_next_buffer+0x60>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	603b      	str	r3, [r7, #0]
	STM8_16_X = cntBlockFlash * 128;
 8007068:	4b15      	ldr	r3, [pc, #84]	@ (80070c0 <load_next_buffer+0x64>)
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	01db      	lsls	r3, r3, #7
 800706e:	b29a      	uxth	r2, r3
 8007070:	4b14      	ldr	r3, [pc, #80]	@ (80070c4 <load_next_buffer+0x68>)
 8007072:	801a      	strh	r2, [r3, #0]
	point_X = &dirLogger[STM8_16_X];	//	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
 8007074:	4b14      	ldr	r3, [pc, #80]	@ (80070c8 <load_next_buffer+0x6c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a12      	ldr	r2, [pc, #72]	@ (80070c4 <load_next_buffer+0x68>)
 800707a:	8812      	ldrh	r2, [r2, #0]
 800707c:	189b      	adds	r3, r3, r2
 800707e:	607b      	str	r3, [r7, #4]
	wreg = 0;
 8007080:	4b12      	ldr	r3, [pc, #72]	@ (80070cc <load_next_buffer+0x70>)
 8007082:	2200      	movs	r2, #0
 8007084:	701a      	strb	r2, [r3, #0]
load_next_buffer_01:
	(*point_Y) = (*point_X);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	781a      	ldrb	r2, [r3, #0]
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	701a      	strb	r2, [r3, #0]
	point_X++;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	3301      	adds	r3, #1
 8007092:	607b      	str	r3, [r7, #4]
	point_Y++;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	3301      	adds	r3, #1
 8007098:	603b      	str	r3, [r7, #0]
	wreg++;
 800709a:	4b0c      	ldr	r3, [pc, #48]	@ (80070cc <load_next_buffer+0x70>)
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	3301      	adds	r3, #1
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	4b0a      	ldr	r3, [pc, #40]	@ (80070cc <load_next_buffer+0x70>)
 80070a4:	701a      	strb	r2, [r3, #0]
	if(wreg < 128){
 80070a6:	4b09      	ldr	r3, [pc, #36]	@ (80070cc <load_next_buffer+0x70>)
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	b25b      	sxtb	r3, r3
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	db00      	blt.n	80070b2 <load_next_buffer+0x56>
		goto load_next_buffer_01;
 80070b0:	e7e9      	b.n	8007086 <load_next_buffer+0x2a>
	}
    asm ("nop");
 80070b2:	46c0      	nop			@ (mov r8, r8)
}
 80070b4:	46c0      	nop			@ (mov r8, r8)
 80070b6:	46bd      	mov	sp, r7
 80070b8:	b002      	add	sp, #8
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	20000e58 	.word	0x20000e58
 80070c0:	20000e4e 	.word	0x20000e4e
 80070c4:	200008d6 	.word	0x200008d6
 80070c8:	20000e54 	.word	0x20000e54
 80070cc:	20000b70 	.word	0x20000b70

080070d0 <save_cntReg>:
//;  (LogTiempo:9 x N Cantidad)   (LogEventos:14 x N Cantidad)
//  07-Nov-2024 RGM: Valor usado ????
// Rutina completa Adaptada <<_RGM_Funciona
//;=====================================================================
// Rutina completa Adaptada <<_RGM
void	save_cntReg (){
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
		//
		//waux = lowByte(cntReg);		// 		mov		waux,resull;
		//point_X++;  // cntRegPNT++;						//		incw	X
		//wreeprom (waux, point_X);		//wreeprom (waux, cntRegPNT);			//		call	wreeprom;						/ ejecuta el grabado

		FlashManager(cntRegPNT, cntReg);
 80070d4:	4b05      	ldr	r3, [pc, #20]	@ (80070ec <save_cntReg+0x1c>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	001a      	movs	r2, r3
 80070da:	4b05      	ldr	r3, [pc, #20]	@ (80070f0 <save_cntReg+0x20>)
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	0019      	movs	r1, r3
 80070e0:	0010      	movs	r0, r2
 80070e2:	f7fc f847 	bl	8003174 <FlashManager>


		//HAL_IWDG_Refresh( &hiwdg );			//		MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria
		//
//		ret
}
 80070e6:	46c0      	nop			@ (mov r8, r8)
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	200020f8 	.word	0x200020f8
 80070f0:	200020f6 	.word	0x200020f6

080070f4 <save_timeUNIX>:
//;=====================================================================
//;	SUBRUTINA QUE GRABA TIEMPO UNIX EN EEPROM
//;
//;=====================================================================
// Rutina completa Adaptada <<_RGM_Funciona
void save_timeUNIX (){
 80070f4:	b580      	push	{r7, lr}
 80070f6:	af00      	add	r7, sp, #0

	//	ldw		X,timeSeconds_HW
	//	ldw		resulh,X

	waux = highByte(timeSeconds_HW);	//	mov		waux,resulh;
 80070f8:	4b25      	ldr	r3, [pc, #148]	@ (8007190 <save_timeUNIX+0x9c>)
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	0a1b      	lsrs	r3, r3, #8
 80070fe:	b29b      	uxth	r3, r3
 8007100:	b2da      	uxtb	r2, r3
 8007102:	4b24      	ldr	r3, [pc, #144]	@ (8007194 <save_timeUNIX+0xa0>)
 8007104:	701a      	strb	r2, [r3, #0]
	//  ldw		X,#eeTimeUnix1;
	wreeprom (waux, &eeTimeUnix1);		//  call	wreeprom;				/ ejecuta el grabado
 8007106:	4b23      	ldr	r3, [pc, #140]	@ (8007194 <save_timeUNIX+0xa0>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	001a      	movs	r2, r3
 800710c:	4b22      	ldr	r3, [pc, #136]	@ (8007198 <save_timeUNIX+0xa4>)
 800710e:	0019      	movs	r1, r3
 8007110:	0010      	movs	r0, r2
 8007112:	f000 fb89 	bl	8007828 <wreeprom>
	reeTimeUnix1 = waux;
 8007116:	4b1f      	ldr	r3, [pc, #124]	@ (8007194 <save_timeUNIX+0xa0>)
 8007118:	781a      	ldrb	r2, [r3, #0]
 800711a:	4b20      	ldr	r3, [pc, #128]	@ (800719c <save_timeUNIX+0xa8>)
 800711c:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			//  MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

	waux = lowByte(timeSeconds_HW);		// mov		waux,resull;
 800711e:	4b1c      	ldr	r3, [pc, #112]	@ (8007190 <save_timeUNIX+0x9c>)
 8007120:	881b      	ldrh	r3, [r3, #0]
 8007122:	b2da      	uxtb	r2, r3
 8007124:	4b1b      	ldr	r3, [pc, #108]	@ (8007194 <save_timeUNIX+0xa0>)
 8007126:	701a      	strb	r2, [r3, #0]
	//	ldw		X,#eeTimeUnix2;
	wreeprom (waux, &eeTimeUnix2);		//  call	wreeprom;				/ ejecuta el grabado
 8007128:	4b1a      	ldr	r3, [pc, #104]	@ (8007194 <save_timeUNIX+0xa0>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	001a      	movs	r2, r3
 800712e:	4b1c      	ldr	r3, [pc, #112]	@ (80071a0 <save_timeUNIX+0xac>)
 8007130:	0019      	movs	r1, r3
 8007132:	0010      	movs	r0, r2
 8007134:	f000 fb78 	bl	8007828 <wreeprom>
	reeTimeUnix2 = waux;
 8007138:	4b16      	ldr	r3, [pc, #88]	@ (8007194 <save_timeUNIX+0xa0>)
 800713a:	781a      	ldrb	r2, [r3, #0]
 800713c:	4b19      	ldr	r3, [pc, #100]	@ (80071a4 <save_timeUNIX+0xb0>)
 800713e:	701a      	strb	r2, [r3, #0]


	//	ldw		X,timeSeconds_LW
	//	ldw		resulh,X

	waux = highByte(timeSeconds_LW);	//	mov		waux,resulh;
 8007140:	4b19      	ldr	r3, [pc, #100]	@ (80071a8 <save_timeUNIX+0xb4>)
 8007142:	881b      	ldrh	r3, [r3, #0]
 8007144:	0a1b      	lsrs	r3, r3, #8
 8007146:	b29b      	uxth	r3, r3
 8007148:	b2da      	uxtb	r2, r3
 800714a:	4b12      	ldr	r3, [pc, #72]	@ (8007194 <save_timeUNIX+0xa0>)
 800714c:	701a      	strb	r2, [r3, #0]
	//	ldw		X,#eeTimeUnix3;
	wreeprom (waux, &eeTimeUnix3);		// call	wreeprom;					/ ejecuta el grabado
 800714e:	4b11      	ldr	r3, [pc, #68]	@ (8007194 <save_timeUNIX+0xa0>)
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	001a      	movs	r2, r3
 8007154:	4b15      	ldr	r3, [pc, #84]	@ (80071ac <save_timeUNIX+0xb8>)
 8007156:	0019      	movs	r1, r3
 8007158:	0010      	movs	r0, r2
 800715a:	f000 fb65 	bl	8007828 <wreeprom>
	reeTimeUnix3 = waux;
 800715e:	4b0d      	ldr	r3, [pc, #52]	@ (8007194 <save_timeUNIX+0xa0>)
 8007160:	781a      	ldrb	r2, [r3, #0]
 8007162:	4b13      	ldr	r3, [pc, #76]	@ (80071b0 <save_timeUNIX+0xbc>)
 8007164:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			// MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

	waux = lowByte(timeSeconds_LW);		// mov		waux,resull;
 8007166:	4b10      	ldr	r3, [pc, #64]	@ (80071a8 <save_timeUNIX+0xb4>)
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	b2da      	uxtb	r2, r3
 800716c:	4b09      	ldr	r3, [pc, #36]	@ (8007194 <save_timeUNIX+0xa0>)
 800716e:	701a      	strb	r2, [r3, #0]
	// ldw		X,#eeTimeUnix4;
	wreeprom (waux, &eeTimeUnix4);   	// call	wreeprom;					/ ejecuta el grabado
 8007170:	4b08      	ldr	r3, [pc, #32]	@ (8007194 <save_timeUNIX+0xa0>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	001a      	movs	r2, r3
 8007176:	4b0f      	ldr	r3, [pc, #60]	@ (80071b4 <save_timeUNIX+0xc0>)
 8007178:	0019      	movs	r1, r3
 800717a:	0010      	movs	r0, r2
 800717c:	f000 fb54 	bl	8007828 <wreeprom>
	reeTimeUnix4 = waux;
 8007180:	4b04      	ldr	r3, [pc, #16]	@ (8007194 <save_timeUNIX+0xa0>)
 8007182:	781a      	ldrb	r2, [r3, #0]
 8007184:	4b0c      	ldr	r3, [pc, #48]	@ (80071b8 <save_timeUNIX+0xc4>)
 8007186:	701a      	strb	r2, [r3, #0]
	//HAL_IWDG_Refresh( &hiwdg );			//  MOV		IWDG_KR,#$AA;			/ Refresca el watch Dog mientras se efectua la grabacion de la memoria

}
 8007188:	46c0      	nop			@ (mov r8, r8)
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	46c0      	nop			@ (mov r8, r8)
 8007190:	20001e6c 	.word	0x20001e6c
 8007194:	20000b6f 	.word	0x20000b6f
 8007198:	0803f804 	.word	0x0803f804
 800719c:	20000d35 	.word	0x20000d35
 80071a0:	0803f805 	.word	0x0803f805
 80071a4:	20000d36 	.word	0x20000d36
 80071a8:	20001e6e 	.word	0x20001e6e
 80071ac:	0803f806 	.word	0x0803f806
 80071b0:	20000d37 	.word	0x20000d37
 80071b4:	0803f807 	.word	0x0803f807
 80071b8:	20000d38 	.word	0x20000d38

080071bc <buildChksumBloq>:
/*;=====================================================================
;	SUBRUTINA QUE calcula el checksum de un bloque
;	en X se apunta al inicio del bloque y waux contiene el tamao del bloque
;=====================================================================*/
void buildChksumBloq (uint8_t *point_X , uint8_t waux){
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	000a      	movs	r2, r1
 80071c6:	1cfb      	adds	r3, r7, #3
 80071c8:	701a      	strb	r2, [r3, #0]

	uint8_t A_STM8;
	while (waux){
 80071ca:	e011      	b.n	80071f0 <buildChksumBloq+0x34>
		A_STM8 = *point_X;
 80071cc:	210f      	movs	r1, #15
 80071ce:	187b      	adds	r3, r7, r1
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	7812      	ldrb	r2, [r2, #0]
 80071d4:	701a      	strb	r2, [r3, #0]
		build_chksum(A_STM8);
 80071d6:	187b      	adds	r3, r7, r1
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	0018      	movs	r0, r3
 80071dc:	f000 f9ee 	bl	80075bc <build_chksum>
		*point_X++;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3301      	adds	r3, #1
 80071e4:	607b      	str	r3, [r7, #4]
		waux--;
 80071e6:	1cfb      	adds	r3, r7, #3
 80071e8:	781a      	ldrb	r2, [r3, #0]
 80071ea:	1cfb      	adds	r3, r7, #3
 80071ec:	3a01      	subs	r2, #1
 80071ee:	701a      	strb	r2, [r3, #0]
	while (waux){
 80071f0:	1cfb      	adds	r3, r7, #3
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1e9      	bne.n	80071cc <buildChksumBloq+0x10>
								ld		a,(X)
								ld		tempo1,a;							/ carga los 16 bits ms significativos del checksum transmitido

*
*/
}
 80071f8:	46c0      	nop			@ (mov r8, r8)
 80071fa:	46c0      	nop			@ (mov r8, r8)
 80071fc:	46bd      	mov	sp, r7
 80071fe:	b004      	add	sp, #16
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <ld_alarmDelay>:
//;------ Adaptacion Completa C ---------------------------------------------------------------------------------------
void	ld_alarmDelay (){
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
	//Plantilla[alarmDelay]			/ Toma el tiempo de silencio de alarma en minutos
	//	ldw			X,#$003C;		/ Nmero de segundos por minuto
	silencioAlarmH = Plantilla[alarmDelay] *60; 	// Carga el tiempo que durara el deshielo en segundos
 8007208:	4b05      	ldr	r3, [pc, #20]	@ (8007220 <ld_alarmDelay+0x1c>)
 800720a:	224e      	movs	r2, #78	@ 0x4e
 800720c:	5c9b      	ldrb	r3, [r3, r2]
 800720e:	001a      	movs	r2, r3
 8007210:	233c      	movs	r3, #60	@ 0x3c
 8007212:	4353      	muls	r3, r2
 8007214:	b29a      	uxth	r2, r3
 8007216:	4b03      	ldr	r3, [pc, #12]	@ (8007224 <ld_alarmDelay+0x20>)
 8007218:	801a      	strh	r2, [r3, #0]
}
 800721a:	46c0      	nop			@ (mov r8, r8)
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	200000b8 	.word	0x200000b8
 8007224:	2000205c 	.word	0x2000205c

08007228 <clean_buffer>:
 * =====================================================================
 *	SUBRUTINA QUE LIMPIA EL BUFFER DE DATOS DE RAM
 * =====================================================================
 * CGM 26/11/2024
*/
void clean_buffer (){
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
	for(int i = 0; i<128; i++){
 800722e:	2300      	movs	r3, #0
 8007230:	607b      	str	r3, [r7, #4]
 8007232:	e00c      	b.n	800724e <clean_buffer+0x26>
		data_buffer[i] = 0xFF;
 8007234:	4a0a      	ldr	r2, [pc, #40]	@ (8007260 <clean_buffer+0x38>)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	18d3      	adds	r3, r2, r3
 800723a:	22ff      	movs	r2, #255	@ 0xff
 800723c:	701a      	strb	r2, [r3, #0]
		event_buffer[i] = 0xFF;
 800723e:	4a09      	ldr	r2, [pc, #36]	@ (8007264 <clean_buffer+0x3c>)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	18d3      	adds	r3, r2, r3
 8007244:	22ff      	movs	r2, #255	@ 0xff
 8007246:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<128; i++){
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	3301      	adds	r3, #1
 800724c:	607b      	str	r3, [r7, #4]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b7f      	cmp	r3, #127	@ 0x7f
 8007252:	ddef      	ble.n	8007234 <clean_buffer+0xc>
	}
}
 8007254:	46c0      	nop			@ (mov r8, r8)
 8007256:	46c0      	nop			@ (mov r8, r8)
 8007258:	46bd      	mov	sp, r7
 800725a:	b002      	add	sp, #8
 800725c:	bd80      	pop	{r7, pc}
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	20000d40 	.word	0x20000d40
 8007264:	20000dc0 	.word	0x20000dc0

08007268 <copyVector>:

//;=====================================================================
//;	SUBRUTINA para copiar vectores X es la direccion de origen Y direccin de destino wreg tamao del vecto
//;			CGM 26/11/2024
//;=====================================================================
void copyVector(uint8_t *srcX, uint8_t *dstY){
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
	for(int i=0; i<wreg; i++){
 8007272:	2300      	movs	r3, #0
 8007274:	60fb      	str	r3, [r7, #12]
 8007276:	e00c      	b.n	8007292 <copyVector+0x2a>
		*dstY = *srcX;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	781a      	ldrb	r2, [r3, #0]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	701a      	strb	r2, [r3, #0]
		srcX++;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3301      	adds	r3, #1
 8007284:	607b      	str	r3, [r7, #4]
		dstY++;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	3301      	adds	r3, #1
 800728a:	603b      	str	r3, [r7, #0]
	for(int i=0; i<wreg; i++){
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	3301      	adds	r3, #1
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	4b06      	ldr	r3, [pc, #24]	@ (80072ac <copyVector+0x44>)
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	001a      	movs	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4293      	cmp	r3, r2
 800729c:	dbec      	blt.n	8007278 <copyVector+0x10>
	}
	wreg = 0;
 800729e:	4b03      	ldr	r3, [pc, #12]	@ (80072ac <copyVector+0x44>)
 80072a0:	2200      	movs	r2, #0
 80072a2:	701a      	strb	r2, [r3, #0]
}
 80072a4:	46c0      	nop			@ (mov r8, r8)
 80072a6:	46bd      	mov	sp, r7
 80072a8:	b004      	add	sp, #16
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	20000b70 	.word	0x20000b70

080072b0 <vaho_func>:

//;=====================================================================
//;	Subrutina de control funcin vaho
//;=====================================================================
void vaho_func(){
 80072b0:	b580      	push	{r7, lr}
 80072b2:	af00      	add	r7, sp, #0

				if(Plantilla[tOnVh] == 0){
 80072b4:	4b20      	ldr	r3, [pc, #128]	@ (8007338 <vaho_func+0x88>)
 80072b6:	226b      	movs	r2, #107	@ 0x6b
 80072b8:	5c9b      	ldrb	r3, [r3, r2]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d034      	beq.n	8007328 <vaho_func+0x78>
					goto	vaho_end;		//jreq		vaho_end
				}
				if(Plantilla[tOffVh] == 0){
 80072be:	4b1e      	ldr	r3, [pc, #120]	@ (8007338 <vaho_func+0x88>)
 80072c0:	226c      	movs	r2, #108	@ 0x6c
 80072c2:	5c9b      	ldrb	r3, [r3, r2]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d031      	beq.n	800732c <vaho_func+0x7c>
					goto	vaho_end;		//jreq		vaho_end
				}

				if(flagsVaho[0]){
 80072c8:	4b1c      	ldr	r3, [pc, #112]	@ (800733c <vaho_func+0x8c>)
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d116      	bne.n	80072fe <vaho_func+0x4e>
					goto	vaho_ON;						//btjt		flagsVaho,#0,vaho_ON
				}


vaho_OFF:
 80072d0:	46c0      	nop			@ (mov r8, r8)
 80072d2:	e000      	b.n	80072d6 <vaho_func+0x26>

				GPIOR0[f_dh] = 1;							//bset		GPIOR0,#f_dh
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
				timeOffVaho_w = Plantilla[tOffVh] * 60 ;	//mov		wreg,tOffVh;
				if(timeOnVaho_w == 0){
					goto	vaho_OFF;						//jreq		vaho_OFF
 80072d4:	46c0      	nop			@ (mov r8, r8)
				GPIOR0[f_dh] = 0;							//bres		GPIOR0,#f_dh
 80072d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007340 <vaho_func+0x90>)
 80072d8:	2200      	movs	r2, #0
 80072da:	705a      	strb	r2, [r3, #1]
				flagsVaho[0] = 0;							//bres		flagsVaho,#0
 80072dc:	4b17      	ldr	r3, [pc, #92]	@ (800733c <vaho_func+0x8c>)
 80072de:	2200      	movs	r2, #0
 80072e0:	701a      	strb	r2, [r3, #0]
				timeOnVaho_w = Plantilla[tOnVh] * 60 ;		//mov		wreg,tOnVh;
 80072e2:	4b15      	ldr	r3, [pc, #84]	@ (8007338 <vaho_func+0x88>)
 80072e4:	226b      	movs	r2, #107	@ 0x6b
 80072e6:	5c9b      	ldrb	r3, [r3, r2]
 80072e8:	001a      	movs	r2, r3
 80072ea:	233c      	movs	r3, #60	@ 0x3c
 80072ec:	4353      	muls	r3, r2
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	4b14      	ldr	r3, [pc, #80]	@ (8007344 <vaho_func+0x94>)
 80072f2:	801a      	strh	r2, [r3, #0]
				if(timeOffVaho_w == 0){
 80072f4:	4b14      	ldr	r3, [pc, #80]	@ (8007348 <vaho_func+0x98>)
 80072f6:	881b      	ldrh	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d119      	bne.n	8007330 <vaho_func+0x80>
					goto	vaho_ON;						//jreq		vaho_ON
 80072fc:	e000      	b.n	8007300 <vaho_func+0x50>
					goto	vaho_ON;						//btjt		flagsVaho,#0,vaho_ON
 80072fe:	46c0      	nop			@ (mov r8, r8)
				GPIOR0[f_dh] = 1;							//bset		GPIOR0,#f_dh
 8007300:	4b0f      	ldr	r3, [pc, #60]	@ (8007340 <vaho_func+0x90>)
 8007302:	2201      	movs	r2, #1
 8007304:	705a      	strb	r2, [r3, #1]
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
 8007306:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <vaho_func+0x8c>)
 8007308:	2201      	movs	r2, #1
 800730a:	701a      	strb	r2, [r3, #0]
				timeOffVaho_w = Plantilla[tOffVh] * 60 ;	//mov		wreg,tOffVh;
 800730c:	4b0a      	ldr	r3, [pc, #40]	@ (8007338 <vaho_func+0x88>)
 800730e:	226c      	movs	r2, #108	@ 0x6c
 8007310:	5c9b      	ldrb	r3, [r3, r2]
 8007312:	001a      	movs	r2, r3
 8007314:	233c      	movs	r3, #60	@ 0x3c
 8007316:	4353      	muls	r3, r2
 8007318:	b29a      	uxth	r2, r3
 800731a:	4b0b      	ldr	r3, [pc, #44]	@ (8007348 <vaho_func+0x98>)
 800731c:	801a      	strh	r2, [r3, #0]
				if(timeOnVaho_w == 0){
 800731e:	4b09      	ldr	r3, [pc, #36]	@ (8007344 <vaho_func+0x94>)
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0d6      	beq.n	80072d4 <vaho_func+0x24>
				}
				goto	vaho_end;							//jra		vaho_end
 8007326:	e004      	b.n	8007332 <vaho_func+0x82>
					goto	vaho_end;		//jreq		vaho_end
 8007328:	46c0      	nop			@ (mov r8, r8)
 800732a:	e002      	b.n	8007332 <vaho_func+0x82>
					goto	vaho_end;		//jreq		vaho_end
 800732c:	46c0      	nop			@ (mov r8, r8)
 800732e:	e000      	b.n	8007332 <vaho_func+0x82>
				goto	vaho_end;							//jra		vaho_end
 8007330:	46c0      	nop			@ (mov r8, r8)
vaho_end:

}
 8007332:	46c0      	nop			@ (mov r8, r8)
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	200000b8 	.word	0x200000b8
 800733c:	20002164 	.word	0x20002164
 8007340:	20000bc0 	.word	0x20000bc0
 8007344:	2000215e 	.word	0x2000215e
 8007348:	20002160 	.word	0x20002160

0800734c <detecta_flanco>:
//;=========================================  Rutina DETECCIN DE FLANCO DE BAJADA
//;Por las caractersticas del hardware no se considera cruce por cero como tal.
//;La seal se obtiene de un circuito aislado que tiene DEFASE.

// Adaptacion revisada 30-MAY-2025 ........
void detecta_flanco(){
 800734c:	b580      	push	{r7, lr}
 800734e:	af00      	add	r7, sp, #0

			s_reloj[2] = 0;//bres    s_reloj,#2        ;[b_flancob] ;Desactiva bandera de flanco de bajada
 8007350:	4b1b      	ldr	r3, [pc, #108]	@ (80073c0 <detecta_flanco+0x74>)
 8007352:	2200      	movs	r2, #0
 8007354:	709a      	strb	r2, [r3, #2]

up_anterior:
			if(s_reloj[0]){	//btjt s_reloj,#0,alto   [actual]	   ;El valor de la bandera "actual" es 1?
 8007356:	4b1a      	ldr	r3, [pc, #104]	@ (80073c0 <detecta_flanco+0x74>)
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d103      	bne.n	8007366 <detecta_flanco+0x1a>
				goto alto;
			}
			s_reloj[1] = 0;   				//bres s_reloj,#1    ;[anterior]  ;NO: Anterior <- 0
 800735e:	4b18      	ldr	r3, [pc, #96]	@ (80073c0 <detecta_flanco+0x74>)
 8007360:	2200      	movs	r2, #0
 8007362:	705a      	strb	r2, [r3, #1]
			goto end_up_anterior;//jra end_up_anterior
 8007364:	e003      	b.n	800736e <detecta_flanco+0x22>
				goto alto;
 8007366:	46c0      	nop			@ (mov r8, r8)

alto:
			s_reloj[1] = 1; 	//bset s_reloj,#1		;[anterior]   ;SI: Anterior <- 1
 8007368:	4b15      	ldr	r3, [pc, #84]	@ (80073c0 <detecta_flanco+0x74>)
 800736a:	2201      	movs	r2, #1
 800736c:	705a      	strb	r2, [r3, #1]
end_up_anterior:

up_actual:	 //;Actualiza la bandera "actual", con el valor actual del pin de flanco
			if	(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15)){
 800736e:	2380      	movs	r3, #128	@ 0x80
 8007370:	021a      	lsls	r2, r3, #8
 8007372:	23a0      	movs	r3, #160	@ 0xa0
 8007374:	05db      	lsls	r3, r3, #23
 8007376:	0011      	movs	r1, r2
 8007378:	0018      	movs	r0, r3
 800737a:	f00c f9d1 	bl	8013720 <HAL_GPIO_ReadPin>
 800737e:	1e03      	subs	r3, r0, #0
 8007380:	d103      	bne.n	800738a <detecta_flanco+0x3e>
				goto pin_cruce_alto;//jruge   pin_cruce_alto
			}
			s_reloj[0] = 0;		// bres    s_reloj,#0       ;[actual] ;NO: actual <- 0
 8007382:	4b0f      	ldr	r3, [pc, #60]	@ (80073c0 <detecta_flanco+0x74>)
 8007384:	2200      	movs	r2, #0
 8007386:	701a      	strb	r2, [r3, #0]
			goto end_up_actual;//;Determina si existi cruce
 8007388:	e003      	b.n	8007392 <detecta_flanco+0x46>
				goto pin_cruce_alto;//jruge   pin_cruce_alto
 800738a:	46c0      	nop			@ (mov r8, r8)
pin_cruce_alto:
			s_reloj[0] = 1;	 		//bset    s_reloj,#0         ;[actual] ;SI: actual <- 1
 800738c:	4b0c      	ldr	r3, [pc, #48]	@ (80073c0 <detecta_flanco+0x74>)
 800738e:	2201      	movs	r2, #1
 8007390:	701a      	strb	r2, [r3, #0]

determina_flanco: //---------------------------------------------------------?
			//ld      A,s_reloj     ;Enmascara variable para determinar flanco
			//and     A,#$03        ;Las banderas son 0 ANT y 1 ACT enmascara con '00000011'
			//cp      A,#$02        ;Estado buscado flanco de bajada ANT = 1 y ACT = 0,'00000010'
	        if((s_reloj[1]) & (!s_reloj[0]) ){// jreq    flanco_bajada ;Coloca bandera de flanco de bajada
 8007392:	4b0b      	ldr	r3, [pc, #44]	@ (80073c0 <detecta_flanco+0x74>)
 8007394:	785b      	ldrb	r3, [r3, #1]
 8007396:	0019      	movs	r1, r3
 8007398:	4b09      	ldr	r3, [pc, #36]	@ (80073c0 <detecta_flanco+0x74>)
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	2201      	movs	r2, #1
 800739e:	4053      	eors	r3, r2
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	400b      	ands	r3, r1
 80073a4:	d007      	beq.n	80073b6 <detecta_flanco+0x6a>
				goto flanco_bajada;			//jreq    flanco_bajada ;Coloca bandera de flanco de bajada
 80073a6:	46c0      	nop			@ (mov r8, r8)
			}
			goto fin_detecta_flanco;//jra fin_detecta_flanco


flanco_bajada:
			s_reloj[2] = 1;				//bset    s_reloj,#2     ;[b_flancos]    ;Activar bandera de flanco de subida
 80073a8:	4b05      	ldr	r3, [pc, #20]	@ (80073c0 <detecta_flanco+0x74>)
 80073aa:	2201      	movs	r2, #1
 80073ac:	709a      	strb	r2, [r3, #2]
			cruze_por_cero[0] = 1;		//bset    cruze_por_cero,#0     ;Activa bandera de cruce por cero
 80073ae:	4b05      	ldr	r3, [pc, #20]	@ (80073c4 <detecta_flanco+0x78>)
 80073b0:	2201      	movs	r2, #1
 80073b2:	701a      	strb	r2, [r3, #0]

fin_detecta_flanco:

}
 80073b4:	e000      	b.n	80073b8 <detecta_flanco+0x6c>
			goto fin_detecta_flanco;//jra fin_detecta_flanco
 80073b6:	46c0      	nop			@ (mov r8, r8)
}
 80073b8:	46c0      	nop			@ (mov r8, r8)
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	46c0      	nop			@ (mov r8, r8)
 80073c0:	20000b1c 	.word	0x20000b1c
 80073c4:	20000c78 	.word	0x20000c78

080073c8 <muestreo_trms>:

//;==============================================================  Rutina muestreo
//;Adquiere y procesa 64 muestras de voltaje y corriente.

// Adaptacion revisada 30-MAY-2025 ........
void muestreo_trms(){
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0

		if(!ban_muestreo[0]){						//btjf    ban_muestreo,#0,adq_muestra_i ;Nuevo ciclo a medir?
 80073cc:	4b3e      	ldr	r3, [pc, #248]	@ (80074c8 <muestreo_trms+0x100>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	2201      	movs	r2, #1
 80073d2:	4053      	eors	r3, r2
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10c      	bne.n	80073f4 <muestreo_trms+0x2c>
			goto adq_muestra_i;
		}
		ban_muestreo[0] = 0;		//bres    ban_muestreo,#0           ;Limpia bandera que indica que es inicio de un nuevo ciclo
 80073da:	4b3b      	ldr	r3, [pc, #236]	@ (80074c8 <muestreo_trms+0x100>)
 80073dc:	2200      	movs	r2, #0
 80073de:	701a      	strb	r2, [r3, #0]
		//clr     sigma_cuad_sampl_1_1      ;Limpia las variables de la sumatoria CH1
		//clr     sigma_cuad_sampl_2_1      ;/
		//clr     sigma_cuad_sampl_3_1      ;/
		//clr     sigma_cuad_sampl_4_1      ;/
		sigma_cuad_sampl_1 = 0;
 80073e0:	4b3a      	ldr	r3, [pc, #232]	@ (80074cc <muestreo_trms+0x104>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	601a      	str	r2, [r3, #0]
		//clr     sigma_cuad_sampl_1_2      ;Limpia las variables de la sumatoria CH2
		//clr     sigma_cuad_sampl_2_2      ;/
		//clr     sigma_cuad_sampl_3_2      ;/
		//clr     sigma_cuad_sampl_4_2      ;/
	    sigma_cuad_sampl_2 = 0;
 80073e6:	4b3a      	ldr	r3, [pc, #232]	@ (80074d0 <muestreo_trms+0x108>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]
		cnt_mues = 0;				//clr     cnt_mues                  ;Limpia el contador de muestras
 80073ec:	4b39      	ldr	r3, [pc, #228]	@ (80074d4 <muestreo_trms+0x10c>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	701a      	strb	r2, [r3, #0]
 80073f2:	e000      	b.n	80073f6 <muestreo_trms+0x2e>
			goto adq_muestra_i;
 80073f4:	46c0      	nop			@ (mov r8, r8)


adq_muestra_i:            //;------------------------------  Adquiere la muestra n
		if(cnt_mues <= 64){						//jrule   adq_muestra_i_1
 80073f6:	4b37      	ldr	r3, [pc, #220]	@ (80074d4 <muestreo_trms+0x10c>)
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b40      	cmp	r3, #64	@ 0x40
 80073fc:	d860      	bhi.n	80074c0 <muestreo_trms+0xf8>
			goto adq_muestra_i_1;
 80073fe:	46c0      	nop			@ (mov r8, r8)
		}
		goto	fin_muestreo_trms;		//fin_muestreo_trms			//jp      fin_muestreo_trms

adq_muestra_i_1:
		//Captura ADC CANAL de CORRIENTE
		ADC1->CHSELR = 0;
 8007400:	4b35      	ldr	r3, [pc, #212]	@ (80074d8 <muestreo_trms+0x110>)
 8007402:	2200      	movs	r2, #0
 8007404:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL0;  // "STM32U:PC0_Canal 0_FOTOCELDA"  ----->  "STM8:PE5 ADC_IN 23"
 8007406:	4b34      	ldr	r3, [pc, #208]	@ (80074d8 <muestreo_trms+0x110>)
 8007408:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800740a:	4b33      	ldr	r3, [pc, #204]	@ (80074d8 <muestreo_trms+0x110>)
 800740c:	2101      	movs	r1, #1
 800740e:	430a      	orrs	r2, r1
 8007410:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD();
 8007412:	f006 f88b 	bl	800d52c <capturaAD>

		ram_h = adcramh;			// ;Guarda el resultado de la conversin en RAM TEMPORAL
 8007416:	4b31      	ldr	r3, [pc, #196]	@ (80074dc <muestreo_trms+0x114>)
 8007418:	881a      	ldrh	r2, [r3, #0]
 800741a:	4b31      	ldr	r3, [pc, #196]	@ (80074e0 <muestreo_trms+0x118>)
 800741c:	801a      	strh	r2, [r3, #0]
//		;  subw    X,#512
//		;  ldw     ram_h,X

fin_acond_corriente:

		STM8_16_X = ram_h;  		  //ldw     X,ram_h        ;Almacena la muestra en X para calculos en RAM
 800741e:	4b30      	ldr	r3, [pc, #192]	@ (80074e0 <muestreo_trms+0x118>)
 8007420:	881a      	ldrh	r2, [r3, #0]
 8007422:	4b30      	ldr	r3, [pc, #192]	@ (80074e4 <muestreo_trms+0x11c>)
 8007424:	801a      	strh	r2, [r3, #0]
		  	  	  	  	  	  	  	  //ldw     Y,ram_h        ;Almacena la muestra en Y para colocarlo en RAM

		fact_mul = 1;  				//mov     fact_mul,#1     ;eecorr_mul    ;Aplica factor, el resultado llega en X
 8007426:	4b30      	ldr	r3, [pc, #192]	@ (80074e8 <muestreo_trms+0x120>)
 8007428:	2201      	movs	r2, #1
 800742a:	701a      	strb	r2, [r3, #0]
		fact_div = 1;  				//mov     fact_div,#1     ;eecorr_div    ;/
 800742c:	4b2f      	ldr	r3, [pc, #188]	@ (80074ec <muestreo_trms+0x124>)
 800742e:	2201      	movs	r2, #1
 8007430:	701a      	strb	r2, [r3, #0]
		aplica_factor();			//call    aplica_factor          ;Aplica el factor a la muestra adquirida
 8007432:	f000 f863 	bl	80074fc <aplica_factor>

		//  mov     sigma_cuad_sampl_4,sigma_cuad_sampl_4_1   ;CANAL 1 es la corriente
		//  mov     sigma_cuad_sampl_3,sigma_cuad_sampl_3_1   ;/
		//  mov     sigma_cuad_sampl_2,sigma_cuad_sampl_2_1   ;/
		//  mov     sigma_cuad_sampl_1,sigma_cuad_sampl_1_1   ;/
		sigma_cuad_sampl = sigma_cuad_sampl_1;
 8007436:	4b25      	ldr	r3, [pc, #148]	@ (80074cc <muestreo_trms+0x104>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4b2d      	ldr	r3, [pc, #180]	@ (80074f0 <muestreo_trms+0x128>)
 800743c:	601a      	str	r2, [r3, #0]
		cuadrado_suma();			//call    cuadrado_suma  ;Eleva la muestra al cuadrado y realiza suma acumulada
 800743e:	f000 f87b 	bl	8007538 <cuadrado_suma>
//		  mov     sigma_cuad_sampl_4_1,sigma_cuad_sampl_4   ;CANAL 1 es la corriente
//		  mov     sigma_cuad_sampl_3_1,sigma_cuad_sampl_3   ;/
//		  mov     sigma_cuad_sampl_2_1,sigma_cuad_sampl_2   ;/
//		  mov     sigma_cuad_sampl_1_1,sigma_cuad_sampl_1   ;/
		sigma_cuad_sampl_1 = sigma_cuad_sampl;
 8007442:	4b2b      	ldr	r3, [pc, #172]	@ (80074f0 <muestreo_trms+0x128>)
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4b21      	ldr	r3, [pc, #132]	@ (80074cc <muestreo_trms+0x104>)
 8007448:	601a      	str	r2, [r3, #0]

adq_muestra_v:            //;------------------------------  Adquiere la muestra n
		//Captura ADC CANAL de Voltaje
		ADC1->CHSELR = 0;
 800744a:	4b23      	ldr	r3, [pc, #140]	@ (80074d8 <muestreo_trms+0x110>)
 800744c:	2200      	movs	r2, #0
 800744e:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL9;  // "STM32U:PC0_Canal 0_FOTOCELDA"  ----->  "STM8:PE5 ADC_IN 23"
 8007450:	4b21      	ldr	r3, [pc, #132]	@ (80074d8 <muestreo_trms+0x110>)
 8007452:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007454:	4b20      	ldr	r3, [pc, #128]	@ (80074d8 <muestreo_trms+0x110>)
 8007456:	2180      	movs	r1, #128	@ 0x80
 8007458:	0089      	lsls	r1, r1, #2
 800745a:	430a      	orrs	r2, r1
 800745c:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD();
 800745e:	f006 f865 	bl	800d52c <capturaAD>

		ram_h = adcramh;		//;Guarda el resultado de la conversin en RAM TEMPORAL
 8007462:	4b1e      	ldr	r3, [pc, #120]	@ (80074dc <muestreo_trms+0x114>)
 8007464:	881a      	ldrh	r2, [r3, #0]
 8007466:	4b1e      	ldr	r3, [pc, #120]	@ (80074e0 <muestreo_trms+0x118>)
 8007468:	801a      	strh	r2, [r3, #0]

		ram_h >>= 1;    			//srlw    X              ;Convierte la muestra de 10 bits en 9 bits
 800746a:	4b1d      	ldr	r3, [pc, #116]	@ (80074e0 <muestreo_trms+0x118>)
 800746c:	881b      	ldrh	r3, [r3, #0]
 800746e:	085b      	lsrs	r3, r3, #1
 8007470:	b29a      	uxth	r2, r3
 8007472:	4b1b      	ldr	r3, [pc, #108]	@ (80074e0 <muestreo_trms+0x118>)
 8007474:	801a      	strh	r2, [r3, #0]
		ram_h >>= 1; 				//srlw    X              ;Convierte la muestra de  9 bits en 8 bits
 8007476:	4b1a      	ldr	r3, [pc, #104]	@ (80074e0 <muestreo_trms+0x118>)
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	085b      	lsrs	r3, r3, #1
 800747c:	b29a      	uxth	r2, r3
 800747e:	4b18      	ldr	r3, [pc, #96]	@ (80074e0 <muestreo_trms+0x118>)
 8007480:	801a      	strh	r2, [r3, #0]

		STM8_16_X = ram_h;
 8007482:	4b17      	ldr	r3, [pc, #92]	@ (80074e0 <muestreo_trms+0x118>)
 8007484:	881a      	ldrh	r2, [r3, #0]
 8007486:	4b17      	ldr	r3, [pc, #92]	@ (80074e4 <muestreo_trms+0x11c>)
 8007488:	801a      	strh	r2, [r3, #0]

		fact_mul = reevolt_mul;  	//mov     fact_mul,eevolt_mul    ;Aplica factor, el resultado llega en X
 800748a:	4b1a      	ldr	r3, [pc, #104]	@ (80074f4 <muestreo_trms+0x12c>)
 800748c:	781a      	ldrb	r2, [r3, #0]
 800748e:	4b16      	ldr	r3, [pc, #88]	@ (80074e8 <muestreo_trms+0x120>)
 8007490:	701a      	strb	r2, [r3, #0]
		fact_div = reevolt_div;  	//mov     fact_div,eevolt_div    ;/
 8007492:	4b19      	ldr	r3, [pc, #100]	@ (80074f8 <muestreo_trms+0x130>)
 8007494:	781a      	ldrb	r2, [r3, #0]
 8007496:	4b15      	ldr	r3, [pc, #84]	@ (80074ec <muestreo_trms+0x124>)
 8007498:	701a      	strb	r2, [r3, #0]
		aplica_factor();			//call    aplica_factor          ;Aplica el factor a la muestra adquirida
 800749a:	f000 f82f 	bl	80074fc <aplica_factor>

//		  mov     sigma_cuad_sampl_4,sigma_cuad_sampl_4_2   ;CANAL 2 es el voltaje
//		  mov     sigma_cuad_sampl_3,sigma_cuad_sampl_3_2   ;/
//		  mov     sigma_cuad_sampl_2,sigma_cuad_sampl_2_2   ;/
//		  mov     sigma_cuad_sampl_1,sigma_cuad_sampl_1_2   ;/
		sigma_cuad_sampl =  sigma_cuad_sampl_2;
 800749e:	4b0c      	ldr	r3, [pc, #48]	@ (80074d0 <muestreo_trms+0x108>)
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	4b13      	ldr	r3, [pc, #76]	@ (80074f0 <muestreo_trms+0x128>)
 80074a4:	601a      	str	r2, [r3, #0]
		cuadrado_suma();			//call    cuadrado_suma  ;Eleva la muestra al cuadrado y realiza suma acumulada
 80074a6:	f000 f847 	bl	8007538 <cuadrado_suma>
//		  mov     sigma_cuad_sampl_4_2,sigma_cuad_sampl_4   ;CANAL 1 es la corriente
//		  mov     sigma_cuad_sampl_3_2,sigma_cuad_sampl_3   ;/
//		  mov     sigma_cuad_sampl_2_2,sigma_cuad_sampl_2   ;/
//		  mov     sigma_cuad_sampl_1_2,sigma_cuad_sampl_1   ;/
		 sigma_cuad_sampl_2 = sigma_cuad_sampl;
 80074aa:	4b11      	ldr	r3, [pc, #68]	@ (80074f0 <muestreo_trms+0x128>)
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	4b08      	ldr	r3, [pc, #32]	@ (80074d0 <muestreo_trms+0x108>)
 80074b0:	601a      	str	r2, [r3, #0]

		 cnt_mues++;			//inc     cnt_mues       ;Una muestra ms
 80074b2:	4b08      	ldr	r3, [pc, #32]	@ (80074d4 <muestreo_trms+0x10c>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	3301      	adds	r3, #1
 80074b8:	b2da      	uxtb	r2, r3
 80074ba:	4b06      	ldr	r3, [pc, #24]	@ (80074d4 <muestreo_trms+0x10c>)
 80074bc:	701a      	strb	r2, [r3, #0]

fin_muestreo_trms:

}
 80074be:	e000      	b.n	80074c2 <muestreo_trms+0xfa>
		goto	fin_muestreo_trms;		//fin_muestreo_trms			//jp      fin_muestreo_trms
 80074c0:	46c0      	nop			@ (mov r8, r8)
}
 80074c2:	46c0      	nop			@ (mov r8, r8)
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	20000b24 	.word	0x20000b24
 80074cc:	20000b44 	.word	0x20000b44
 80074d0:	20000b48 	.word	0x20000b48
 80074d4:	20000b21 	.word	0x20000b21
 80074d8:	40012400 	.word	0x40012400
 80074dc:	20000b7c 	.word	0x20000b7c
 80074e0:	20000b54 	.word	0x20000b54
 80074e4:	200008d6 	.word	0x200008d6
 80074e8:	20000b1f 	.word	0x20000b1f
 80074ec:	20000b20 	.word	0x20000b20
 80074f0:	20000b3c 	.word	0x20000b3c
 80074f4:	200001b9 	.word	0x200001b9
 80074f8:	200001b8 	.word	0x200001b8

080074fc <aplica_factor>:
//;=========================================================  Rutina aplica factor
//;Llega un dato de 2 BYTES en X, el dato es multiplicado por un factor que la
//;aprxima al valor calculado (revisar tablas de diseo).

// Adaptacion revisada 30-MAY-2025 ........
void aplica_factor(){
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
											//;*fact_mul lmitado a 64 para resultado 2 BYTES
	uint32_t foo = STM8_16_X * fact_mul;		//call    mul_16x16
 8007502:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <aplica_factor+0x30>)
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	001a      	movs	r2, r3
 8007508:	4b09      	ldr	r3, [pc, #36]	@ (8007530 <aplica_factor+0x34>)
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	4353      	muls	r3, r2
 800750e:	607b      	str	r3, [r7, #4]
											//;Resultado de 2 BYTES en level_1st_result_H
	STM8_16_X = (uint16_t)(foo / fact_div);  		//;Divide entre factor
 8007510:	4b08      	ldr	r3, [pc, #32]	@ (8007534 <aplica_factor+0x38>)
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	0019      	movs	r1, r3
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7f8 fdfe 	bl	8000118 <__udivsi3>
 800751c:	0003      	movs	r3, r0
 800751e:	b29a      	uxth	r2, r3
 8007520:	4b02      	ldr	r3, [pc, #8]	@ (800752c <aplica_factor+0x30>)
 8007522:	801a      	strh	r2, [r3, #0]

}
 8007524:	46c0      	nop			@ (mov r8, r8)
 8007526:	46bd      	mov	sp, r7
 8007528:	b002      	add	sp, #8
 800752a:	bd80      	pop	{r7, pc}
 800752c:	200008d6 	.word	0x200008d6
 8007530:	20000b1f 	.word	0x20000b1f
 8007534:	20000b20 	.word	0x20000b20

08007538 <cuadrado_suma>:
//;variables para la suma acumulada de las muestras elevadas al cuadrado, el
//;resultado es de 4 BYTES.
//;Antes de llamar la rutina y al regreso se deben indicar las variables del CANAL

// Adaptacion revisada 30-MAY-2025 ........
void cuadrado_suma(){
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
		//	  ldw     resulh,X          ;resulh:resull.. mult 2 X Muestra con factor 2 BYTES
		//	  call    mul_16x16         ;El resultado es un dato de 4B (En la aplicacin 3B)
//;waux:wreg      mult 1
//;resulh:resull  mult 2
//;El resultado lo almacena en [level_2st_result_H:level_1st_result_L]
		uint32_t	foo = STM8_16_X * STM8_16_X;
 800753e:	4b08      	ldr	r3, [pc, #32]	@ (8007560 <cuadrado_suma+0x28>)
 8007540:	881b      	ldrh	r3, [r3, #0]
 8007542:	001a      	movs	r2, r3
 8007544:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <cuadrado_suma+0x28>)
 8007546:	881b      	ldrh	r3, [r3, #0]
 8007548:	4353      	muls	r3, r2
 800754a:	607b      	str	r3, [r7, #4]
//not_inc_byte3_2:
//ldw     X,waux                 ;/
//addw    X,level_2st_result_H   ;Suma acumulada PARTE ALTA
//addw    X,sigma_cuad_sampl_4   ;/
//ldw     sigma_cuad_sampl_4,X   ;sigma_cuad_sampl_X auxiliar suma acumulada
		sigma_cuad_sampl = sigma_cuad_sampl + foo;
 800754c:	4b05      	ldr	r3, [pc, #20]	@ (8007564 <cuadrado_suma+0x2c>)
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	18d2      	adds	r2, r2, r3
 8007554:	4b03      	ldr	r3, [pc, #12]	@ (8007564 <cuadrado_suma+0x2c>)
 8007556:	601a      	str	r2, [r3, #0]

}
 8007558:	46c0      	nop			@ (mov r8, r8)
 800755a:	46bd      	mov	sp, r7
 800755c:	b002      	add	sp, #8
 800755e:	bd80      	pop	{r7, pc}
 8007560:	200008d6 	.word	0x200008d6
 8007564:	20000b3c 	.word	0x20000b3c

08007568 <prom_muestras>:
//
//;Para realizar el promedio de 64 muestras se realizan 6 corrimientos 2^6 = 64
//;Para realizar el promedio de 32 muestras se realizan 5 corrimientos 2^5 = 32

// Adaptacion revisada 30-MAY-2025 ........
void prom_muestras(){
 8007568:	b580      	push	{r7, lr}
 800756a:	af00      	add	r7, sp, #0
//  	  rrc     c_sigma_cuad_sampl_1   ;/
//  	  dec     A                      ;"A" corrimientos realizados?
//  	  tnz     A                      ;/
//  	  jrne    taking_prom            ;/

	c_sigma_cuad_sampl = c_sigma_cuad_sampl / 32;
 800756c:	4b03      	ldr	r3, [pc, #12]	@ (800757c <prom_muestras+0x14>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	095a      	lsrs	r2, r3, #5
 8007572:	4b02      	ldr	r3, [pc, #8]	@ (800757c <prom_muestras+0x14>)
 8007574:	601a      	str	r2, [r3, #0]

}
 8007576:	46c0      	nop			@ (mov r8, r8)
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	20000b40 	.word	0x20000b40

08007580 <calcula_raiz>:
//;Dato a calcular / 4 -> calcula raz y el resultado es multiplicado por 2
//;Antes de llamar la rutina se debe indicar a que CANAL se le calcular la RAZ
//;*Revisar archivo de diseo medidor TRMS

// Adaptacion revisada 30-MAY-2025 ........
void calcula_raiz(){
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0

	STM8_16_X = sqrt(c_sigma_cuad_sampl);
 8007584:	4b0b      	ldr	r3, [pc, #44]	@ (80075b4 <calcula_raiz+0x34>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	0018      	movs	r0, r3
 800758a:	f7fa ffef 	bl	800256c <__aeabi_ui2d>
 800758e:	0002      	movs	r2, r0
 8007590:	000b      	movs	r3, r1
 8007592:	0010      	movs	r0, r2
 8007594:	0019      	movs	r1, r3
 8007596:	f013 fdc3 	bl	801b120 <sqrt>
 800759a:	0002      	movs	r2, r0
 800759c:	000b      	movs	r3, r1
 800759e:	0010      	movs	r0, r2
 80075a0:	0019      	movs	r1, r3
 80075a2:	f7f8 ffab 	bl	80004fc <__aeabi_d2uiz>
 80075a6:	0003      	movs	r3, r0
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	4b03      	ldr	r3, [pc, #12]	@ (80075b8 <calcula_raiz+0x38>)
 80075ac:	801a      	strh	r2, [r3, #0]


}
 80075ae:	46c0      	nop			@ (mov r8, r8)
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	20000b40 	.word	0x20000b40
 80075b8:	200008d6 	.word	0x200008d6

080075bc <build_chksum>:

/*;=====================================================================
;	SUBRUTINA para calcular checksum. el dato debe estar en el acumulador
;
;=====================================================================*/
void build_chksum(uint8_t A_STM8){
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	0002      	movs	r2, r0
 80075c4:	1dfb      	adds	r3, r7, #7
 80075c6:	701a      	strb	r2, [r3, #0]
    asm ("nop");
 80075c8:	46c0      	nop			@ (mov r8, r8)
	// uint32_t A_STM8 = (uint32_t)(*point_Y);
    chksum_32_HW_LW = chksum_32_HW_LW +  (uint32_t)(A_STM8);
 80075ca:	1dfb      	adds	r3, r7, #7
 80075cc:	781a      	ldrb	r2, [r3, #0]
 80075ce:	4b04      	ldr	r3, [pc, #16]	@ (80075e0 <build_chksum+0x24>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	18d2      	adds	r2, r2, r3
 80075d4:	4b02      	ldr	r3, [pc, #8]	@ (80075e0 <build_chksum+0x24>)
 80075d6:	601a      	str	r2, [r3, #0]
}
 80075d8:	46c0      	nop			@ (mov r8, r8)
 80075da:	46bd      	mov	sp, r7
 80075dc:	b002      	add	sp, #8
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	20001ef0 	.word	0x20001ef0

080075e4 <GRABA_BLOCK>:
//;=====================================================================
//;	SUBRUTINA QUE GUARDA LOS DATOS DEL PROGRAMA EN EEPROM
//;	Carga inicialmente el programa a la seccion de ram para ejecutarla
//;=====================================================================
// Rutina completa Adaptada <<_RGM
void GRABA_BLOCK(){
 80075e4:	b580      	push	{r7, lr}
 80075e6:	af00      	add	r7, sp, #0





		ram_reserved();		//JP				ram_reserved // DESCOMENTAR
 80075e8:	f7ff fc94 	bl	8006f14 <ram_reserved>
Return_RAM:

}
 80075ec:	46c0      	nop			@ (mov r8, r8)
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <decword>:
//;LN 4676 --------------------------------------------------------------------------------------------------
//;Subrrutina que decrementa una palabra apuntada por x
//;  ----- _Rev STM32	CUBE IDE
void decword(uint16_t *decwreg_Reg){
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b082      	sub	sp, #8
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
	if (*decwreg_Reg)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d005      	beq.n	800760e <decword+0x1c>
		(*decwreg_Reg)--;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	3b01      	subs	r3, #1
 8007608:	b29a      	uxth	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	801a      	strh	r2, [r3, #0]
}
 800760e:	46c0      	nop			@ (mov r8, r8)
 8007610:	46bd      	mov	sp, r7
 8007612:	b002      	add	sp, #8
 8007614:	bd80      	pop	{r7, pc}

08007616 <decwreg>:
//;Subrrutina que decrementa el registro wreg y si ya es cero se sale
//;..................................................completo
//;  ----- _Rev STM32	CUBE IDE
void decwreg(uint8_t *decwreg_Reg){
 8007616:	b580      	push	{r7, lr}
 8007618:	b082      	sub	sp, #8
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
	if (*decwreg_Reg)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d005      	beq.n	8007632 <decwreg+0x1c>
		(*decwreg_Reg)--;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	b2da      	uxtb	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	701a      	strb	r2, [r3, #0]
}
 8007632:	46c0      	nop			@ (mov r8, r8)
 8007634:	46bd      	mov	sp, r7
 8007636:	b002      	add	sp, #8
 8007638:	bd80      	pop	{r7, pc}
	...

0800763c <buildmode>:
//;  ----- Manuel_Rev   ----------------------------------------------------------------------------------------------
//;  ----- _Rev STM32	CUBE IDE
void buildmode(){
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
			waux = 0;				//clr			waux;
 8007642:	4b41      	ldr	r3, [pc, #260]	@ (8007748 <buildmode+0x10c>)
 8007644:	2200      	movs	r2, #0
 8007646:	701a      	strb	r2, [r3, #0]

			if(latchtimeh != 0){
 8007648:	4b40      	ldr	r3, [pc, #256]	@ (800774c <buildmode+0x110>)
 800764a:	881b      	ldrh	r3, [r3, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d107      	bne.n	8007660 <buildmode+0x24>
				goto build10;			 //build10;		/ Ya termin el tiempo del estado vigente?
			}
			BitSet(waux,0);				//bset		waux,#0;0x01;		/ Si, indicalo
 8007650:	4b3d      	ldr	r3, [pc, #244]	@ (8007748 <buildmode+0x10c>)
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	2201      	movs	r2, #1
 8007656:	4313      	orrs	r3, r2
 8007658:	b2da      	uxtb	r2, r3
 800765a:	4b3b      	ldr	r3, [pc, #236]	@ (8007748 <buildmode+0x10c>)
 800765c:	701a      	strb	r2, [r3, #0]
 800765e:	e000      	b.n	8007662 <buildmode+0x26>
				goto build10;			 //build10;		/ Ya termin el tiempo del estado vigente?
 8007660:	46c0      	nop			@ (mov r8, r8)
build10:

			int16_t foo = 0;
 8007662:	1dbb      	adds	r3, r7, #6
 8007664:	2200      	movs	r2, #0
 8007666:	801a      	strh	r2, [r3, #0]
			foo = (Plantilla[limambch_H]*256) + Plantilla[limambch_L];	//  manuel_math_change//						/ Temperatura ambiente para terminar deshielo
 8007668:	4b39      	ldr	r3, [pc, #228]	@ (8007750 <buildmode+0x114>)
 800766a:	2223      	movs	r2, #35	@ 0x23
 800766c:	5c9b      	ldrb	r3, [r3, r2]
 800766e:	021b      	lsls	r3, r3, #8
 8007670:	b29b      	uxth	r3, r3
 8007672:	4a37      	ldr	r2, [pc, #220]	@ (8007750 <buildmode+0x114>)
 8007674:	2124      	movs	r1, #36	@ 0x24
 8007676:	5c52      	ldrb	r2, [r2, r1]
 8007678:	189b      	adds	r3, r3, r2
 800767a:	b29a      	uxth	r2, r3
 800767c:	1dbb      	adds	r3, r7, #6
 800767e:	801a      	strh	r2, [r3, #0]
			STM8_16_X = (tdevl*256) + tdevf;										//  manuel_math_change//
 8007680:	4b34      	ldr	r3, [pc, #208]	@ (8007754 <buildmode+0x118>)
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	021b      	lsls	r3, r3, #8
 8007686:	b29b      	uxth	r3, r3
 8007688:	4a33      	ldr	r2, [pc, #204]	@ (8007758 <buildmode+0x11c>)
 800768a:	7812      	ldrb	r2, [r2, #0]
 800768c:	189b      	adds	r3, r3, r2
 800768e:	b29a      	uxth	r2, r3
 8007690:	4b32      	ldr	r3, [pc, #200]	@ (800775c <buildmode+0x120>)
 8007692:	801a      	strh	r2, [r3, #0]
			if( (int16_t)STM8_16_X < (int16_t)foo ){
 8007694:	4b31      	ldr	r3, [pc, #196]	@ (800775c <buildmode+0x120>)
 8007696:	881b      	ldrh	r3, [r3, #0]
 8007698:	b21b      	sxth	r3, r3
 800769a:	1dba      	adds	r2, r7, #6
 800769c:	2100      	movs	r1, #0
 800769e:	5e52      	ldrsh	r2, [r2, r1]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	dc07      	bgt.n	80076b4 <buildmode+0x78>
				goto build20;				//JRSLT		build20;		/ Esta por debajo de la temperatura lmite?
			}
			BitSet(waux,1);				//bset		waux,#1;0x02;		/ No, Indicalo
 80076a4:	4b28      	ldr	r3, [pc, #160]	@ (8007748 <buildmode+0x10c>)
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	2202      	movs	r2, #2
 80076aa:	4313      	orrs	r3, r2
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	4b26      	ldr	r3, [pc, #152]	@ (8007748 <buildmode+0x10c>)
 80076b0:	701a      	strb	r2, [r3, #0]
 80076b2:	e000      	b.n	80076b6 <buildmode+0x7a>
				goto build20;				//JRSLT		build20;		/ Esta por debajo de la temperatura lmite?
 80076b4:	46c0      	nop			@ (mov r8, r8)

build20:

			if(!GetRegFlagState(Plantilla[numSens],f_sen2)){
 80076b6:	4b26      	ldr	r3, [pc, #152]	@ (8007750 <buildmode+0x114>)
 80076b8:	2259      	movs	r2, #89	@ 0x59
 80076ba:	5c9b      	ldrb	r3, [r3, r2]
 80076bc:	001a      	movs	r2, r3
 80076be:	2302      	movs	r3, #2
 80076c0:	4013      	ands	r3, r2
 80076c2:	d025      	beq.n	8007710 <buildmode+0xd4>
				goto	build30;				//	jreq		build30; 				 / Si el nmero de sensores con el que trabaja es 1, no preguntes por temperatura evaporador
			}

			STM8_16_X = (teval*256) + tevaf;										 //  manuel_math_change//
 80076c4:	4b26      	ldr	r3, [pc, #152]	@ (8007760 <buildmode+0x124>)
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	021b      	lsls	r3, r3, #8
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	4a25      	ldr	r2, [pc, #148]	@ (8007764 <buildmode+0x128>)
 80076ce:	7812      	ldrb	r2, [r2, #0]
 80076d0:	189b      	adds	r3, r3, r2
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	4b21      	ldr	r3, [pc, #132]	@ (800775c <buildmode+0x120>)
 80076d6:	801a      	strh	r2, [r3, #0]
			foo = (Plantilla[limevach_H]*256) + Plantilla[limevach_L];	//  manuel_math_change// / Temperatura de evaporador para terminar deshielo
 80076d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007750 <buildmode+0x114>)
 80076da:	2221      	movs	r2, #33	@ 0x21
 80076dc:	5c9b      	ldrb	r3, [r3, r2]
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007750 <buildmode+0x114>)
 80076e4:	2122      	movs	r1, #34	@ 0x22
 80076e6:	5c52      	ldrb	r2, [r2, r1]
 80076e8:	189b      	adds	r3, r3, r2
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	1dbb      	adds	r3, r7, #6
 80076ee:	801a      	strh	r2, [r3, #0]
			if( (int16_t)STM8_16_X < (int16_t)foo ){
 80076f0:	4b1a      	ldr	r3, [pc, #104]	@ (800775c <buildmode+0x120>)
 80076f2:	881b      	ldrh	r3, [r3, #0]
 80076f4:	b21b      	sxth	r3, r3
 80076f6:	1dba      	adds	r2, r7, #6
 80076f8:	2100      	movs	r1, #0
 80076fa:	5e52      	ldrsh	r2, [r2, r1]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	dc09      	bgt.n	8007714 <buildmode+0xd8>
				goto build30;				//JRSLT		build30;		/ La temperatura del evaporador es menor que el lmite esperado?
			}
			BitSet(waux,4);						//bset 		waux,#4;0x10;		/ No, Indicalo
 8007700:	4b11      	ldr	r3, [pc, #68]	@ (8007748 <buildmode+0x10c>)
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	2210      	movs	r2, #16
 8007706:	4313      	orrs	r3, r2
 8007708:	b2da      	uxtb	r2, r3
 800770a:	4b0f      	ldr	r3, [pc, #60]	@ (8007748 <buildmode+0x10c>)
 800770c:	701a      	strb	r2, [r3, #0]
 800770e:	e002      	b.n	8007716 <buildmode+0xda>
				goto	build30;				//	jreq		build30; 				 / Si el nmero de sensores con el que trabaja es 1, no preguntes por temperatura evaporador
 8007710:	46c0      	nop			@ (mov r8, r8)
 8007712:	e000      	b.n	8007716 <buildmode+0xda>
				goto build30;				//JRSLT		build30;		/ La temperatura del evaporador es menor que el lmite esperado?
 8007714:	46c0      	nop			@ (mov r8, r8)

build30:
			if(!flagsa[arran]){//if(!GetRegFlagState(flagsa, arran)){
 8007716:	4b14      	ldr	r3, [pc, #80]	@ (8007768 <buildmode+0x12c>)
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	2201      	movs	r2, #1
 800771c:	4053      	eors	r3, r2
 800771e:	b2db      	uxtb	r3, r3
 8007720:	2b00      	cmp	r3, #0
 8007722:	d108      	bne.n	8007736 <buildmode+0xfa>
				goto	buildmode_j00;			//buildmode_j00;	/ Esta en perodo de arranque?
			}
			BitSet(waux,7);						//bset		waux,#7;0x80;		/ Si, indcalo
 8007724:	4b08      	ldr	r3, [pc, #32]	@ (8007748 <buildmode+0x10c>)
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	2280      	movs	r2, #128	@ 0x80
 800772a:	4252      	negs	r2, r2
 800772c:	4313      	orrs	r3, r2
 800772e:	b2da      	uxtb	r2, r3
 8007730:	4b05      	ldr	r3, [pc, #20]	@ (8007748 <buildmode+0x10c>)
 8007732:	701a      	strb	r2, [r3, #0]
 8007734:	e000      	b.n	8007738 <buildmode+0xfc>
				goto	buildmode_j00;			//buildmode_j00;	/ Esta en perodo de arranque?
 8007736:	46c0      	nop			@ (mov r8, r8)
buildmode_j00:
finbuild:	modo = waux;						//mov			modo,waux ;		/ Entrega el nuevo modo de cambio
 8007738:	4b03      	ldr	r3, [pc, #12]	@ (8007748 <buildmode+0x10c>)
 800773a:	781a      	ldrb	r2, [r3, #0]
 800773c:	4b0b      	ldr	r3, [pc, #44]	@ (800776c <buildmode+0x130>)
 800773e:	701a      	strb	r2, [r3, #0]

}
 8007740:	46c0      	nop			@ (mov r8, r8)
 8007742:	46bd      	mov	sp, r7
 8007744:	b002      	add	sp, #8
 8007746:	bd80      	pop	{r7, pc}
 8007748:	20000b6f 	.word	0x20000b6f
 800774c:	20000bd6 	.word	0x20000bd6
 8007750:	200000b8 	.word	0x200000b8
 8007754:	20000bcc 	.word	0x20000bcc
 8007758:	20000bcd 	.word	0x20000bcd
 800775c:	200008d6 	.word	0x200008d6
 8007760:	20000bce 	.word	0x20000bce
 8007764:	20000bcf 	.word	0x20000bcf
 8007768:	20000b94 	.word	0x20000b94
 800776c:	20000b6d 	.word	0x20000b6d

08007770 <memodriver>:
//;Rutina que carga los datos contanidos en la EEPROM hacia la RAM,  graba los datos de la RAM hacia
//;la EEPROM, dependiendo del registro de control cltmemo. Para mandar a grabar se hace ctlmemo=0xAA
//;Hace un movimiento cada 1/64 s
//;  ----- Manuel_Rev
//;..................................................
void memodriver  (){
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0

			uint8_t *point_Y = &Plantilla[dato_seg1];			// Apunta al inicio de la plantilla en RAM
 8007776:	4b26      	ldr	r3, [pc, #152]	@ (8007810 <memodriver+0xa0>)
 8007778:	607b      	str	r3, [r7, #4]
			uint8_t *point_X = &eePlantilla[eedato_seg1];		// Apunta al inicio de la  eeprom
 800777a:	4b26      	ldr	r3, [pc, #152]	@ (8007814 <memodriver+0xa4>)
 800777c:	603b      	str	r3, [r7, #0]

			if(ctlmemo != 0xAA){							// No, carga los datos de la EEPROM a la RAM
 800777e:	4b26      	ldr	r3, [pc, #152]	@ (8007818 <memodriver+0xa8>)
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	2baa      	cmp	r3, #170	@ 0xaa
 8007784:	d11f      	bne.n	80077c6 <memodriver+0x56>
				goto  loaddat;
			}
grabmemo:
 8007786:	46c0      	nop			@ (mov r8, r8)
			if(cntmemo==Plantilla[dato_seg1]){
 8007788:	4b21      	ldr	r3, [pc, #132]	@ (8007810 <memodriver+0xa0>)
 800778a:	781a      	ldrb	r2, [r3, #0]
 800778c:	4b23      	ldr	r3, [pc, #140]	@ (800781c <memodriver+0xac>)
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	429a      	cmp	r2, r3
 8007792:	d025      	beq.n	80077e0 <memodriver+0x70>
				goto nextdat;
			}
			wreeprom(copiaPlantilla[cntmemo],&eePlantilla[cntmemo]);
 8007794:	4b21      	ldr	r3, [pc, #132]	@ (800781c <memodriver+0xac>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	001a      	movs	r2, r3
 800779a:	4b21      	ldr	r3, [pc, #132]	@ (8007820 <memodriver+0xb0>)
 800779c:	5c9b      	ldrb	r3, [r3, r2]
 800779e:	0018      	movs	r0, r3
 80077a0:	4b1e      	ldr	r3, [pc, #120]	@ (800781c <memodriver+0xac>)
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	001a      	movs	r2, r3
 80077a6:	4b1b      	ldr	r3, [pc, #108]	@ (8007814 <memodriver+0xa4>)
 80077a8:	18d3      	adds	r3, r2, r3
 80077aa:	0019      	movs	r1, r3
 80077ac:	f000 f83c 	bl	8007828 <wreeprom>
			reePlantilla[cntmemo] = copiaPlantilla[cntmemo];
 80077b0:	4b1a      	ldr	r3, [pc, #104]	@ (800781c <memodriver+0xac>)
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	0019      	movs	r1, r3
 80077b6:	4b19      	ldr	r3, [pc, #100]	@ (800781c <memodriver+0xac>)
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	001a      	movs	r2, r3
 80077bc:	4b18      	ldr	r3, [pc, #96]	@ (8007820 <memodriver+0xb0>)
 80077be:	5c59      	ldrb	r1, [r3, r1]
 80077c0:	4b18      	ldr	r3, [pc, #96]	@ (8007824 <memodriver+0xb4>)
 80077c2:	5499      	strb	r1, [r3, r2]
			goto nextdat;
 80077c4:	e00d      	b.n	80077e2 <memodriver+0x72>
				goto  loaddat;
 80077c6:	46c0      	nop			@ (mov r8, r8)

loaddat:
			//call		rdeeprom;								// Toma el dato de la EEPROM
			//point_Y[cntmemo] = point_X[cntmemo]; 				// y cargalo a la RAM
			point_Y[cntmemo] = reePlantilla[cntmemo];
 80077c8:	4b14      	ldr	r3, [pc, #80]	@ (800781c <memodriver+0xac>)
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	0019      	movs	r1, r3
 80077ce:	4b13      	ldr	r3, [pc, #76]	@ (800781c <memodriver+0xac>)
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	001a      	movs	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	189b      	adds	r3, r3, r2
 80077d8:	4a12      	ldr	r2, [pc, #72]	@ (8007824 <memodriver+0xb4>)
 80077da:	5c52      	ldrb	r2, [r2, r1]
 80077dc:	701a      	strb	r2, [r3, #0]
 80077de:	e000      	b.n	80077e2 <memodriver+0x72>
				goto nextdat;
 80077e0:	46c0      	nop			@ (mov r8, r8)
nextdat:	cntmemo++;							// Para apuntar al siguiente dato
 80077e2:	4b0e      	ldr	r3, [pc, #56]	@ (800781c <memodriver+0xac>)
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	3301      	adds	r3, #1
 80077e8:	b2da      	uxtb	r2, r3
 80077ea:	4b0c      	ldr	r3, [pc, #48]	@ (800781c <memodriver+0xac>)
 80077ec:	701a      	strb	r2, [r3, #0]
			if(cntmemo < Fam_ID){
 80077ee:	4b0b      	ldr	r3, [pc, #44]	@ (800781c <memodriver+0xac>)
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	b25b      	sxtb	r3, r3
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	da06      	bge.n	8007806 <memodriver+0x96>
				goto finmemodr;
			}
			ctlmemo = 0;		//clr		 	ctlmemo ;		/ Deten la grabacin de datos
 80077f8:	4b07      	ldr	r3, [pc, #28]	@ (8007818 <memodriver+0xa8>)
 80077fa:	2200      	movs	r2, #0
 80077fc:	701a      	strb	r2, [r3, #0]
firstdat:	cntmemo = 0;			//clr		 	cntmemo;			/ Si, reinicia el contador
 80077fe:	4b07      	ldr	r3, [pc, #28]	@ (800781c <memodriver+0xac>)
 8007800:	2200      	movs	r2, #0
 8007802:	701a      	strb	r2, [r3, #0]

finmemodr:

}
 8007804:	e000      	b.n	8007808 <memodriver+0x98>
				goto finmemodr;
 8007806:	46c0      	nop			@ (mov r8, r8)
}
 8007808:	46c0      	nop			@ (mov r8, r8)
 800780a:	46bd      	mov	sp, r7
 800780c:	b002      	add	sp, #8
 800780e:	bd80      	pop	{r7, pc}
 8007810:	200000b8 	.word	0x200000b8
 8007814:	0803f000 	.word	0x0803f000
 8007818:	20000c83 	.word	0x20000c83
 800781c:	20000c84 	.word	0x20000c84
 8007820:	20000138 	.word	0x20000138
 8007824:	20000cb4 	.word	0x20000cb4

08007828 <wreeprom>:
//;LN 4822 --------------------------------------------------------------------------------------------------
//;Rutina para escritura de la memoria EEPROM
//;En wreg debe venir la direccin en donde se desea grabar y en waux el dato a grabar
//;  ----- _Rev STM32	CUBE IDE
void wreeprom (uint8_t Data8bit, uint32_t AddressDestination) {
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	0002      	movs	r2, r0
 8007830:	6039      	str	r1, [r7, #0]
 8007832:	1dfb      	adds	r3, r7, #7
 8007834:	701a      	strb	r2, [r3, #0]
	uint32_t Data;
	Data = (uint32_t) Data8bit;
 8007836:	1dfb      	adds	r3, r7, #7
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	60fb      	str	r3, [r7, #12]

//	while( HAL_FLASHEx_DATAEEPROM_Unlock() != HAL_OK);
//	while(HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_BYTE, AddressDestination, Data) != HAL_OK);
//	HAL_FLASHEx_DATAEEPROM_Lock();
	FlashManager((uint32_t)AddressDestination, (uint32_t)Data);
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	0011      	movs	r1, r2
 8007842:	0018      	movs	r0, r3
 8007844:	f7fb fc96 	bl	8003174 <FlashManager>
}
 8007848:	46c0      	nop			@ (mov r8, r8)
 800784a:	46bd      	mov	sp, r7
 800784c:	b004      	add	sp, #16
 800784e:	bd80      	pop	{r7, pc}

08007850 <op_menu>:

void op_menu (uint8_t dig1, uint8_t dig2)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0
 8007856:	0002      	movs	r2, r0
 8007858:	1dfb      	adds	r3, r7, #7
 800785a:	701a      	strb	r2, [r3, #0]
 800785c:	1dbb      	adds	r3, r7, #6
 800785e:	1c0a      	adds	r2, r1, #0
 8007860:	701a      	strb	r2, [r3, #0]
	datdig1 = dig1;
 8007862:	4b06      	ldr	r3, [pc, #24]	@ (800787c <op_menu+0x2c>)
 8007864:	1dfa      	adds	r2, r7, #7
 8007866:	7812      	ldrb	r2, [r2, #0]
 8007868:	701a      	strb	r2, [r3, #0]
	datdig2 = dig2;
 800786a:	4b05      	ldr	r3, [pc, #20]	@ (8007880 <op_menu+0x30>)
 800786c:	1dba      	adds	r2, r7, #6
 800786e:	7812      	ldrb	r2, [r2, #0]
 8007870:	701a      	strb	r2, [r3, #0]
}
 8007872:	46c0      	nop			@ (mov r8, r8)
 8007874:	46bd      	mov	sp, r7
 8007876:	b002      	add	sp, #8
 8007878:	bd80      	pop	{r7, pc}
 800787a:	46c0      	nop			@ (mov r8, r8)
 800787c:	20000b6c 	.word	0x20000b6c
 8007880:	20000b6b 	.word	0x20000b6b

08007884 <datled_clear>:

void datled_clear()
{
 8007884:	b580      	push	{r7, lr}
 8007886:	af00      	add	r7, sp, #0
	datled[0] = 0;//BitClear(datled,0);//bres datled,#0; / apaga el punto
 8007888:	4b04      	ldr	r3, [pc, #16]	@ (800789c <datled_clear+0x18>)
 800788a:	2200      	movs	r2, #0
 800788c:	701a      	strb	r2, [r3, #0]
	datled[1] = 0;//BitClear(datled,1);//bres datled,#1; / apaga el signo
 800788e:	4b03      	ldr	r3, [pc, #12]	@ (800789c <datled_clear+0x18>)
 8007890:	2200      	movs	r2, #0
 8007892:	705a      	strb	r2, [r3, #1]
}
 8007894:	46c0      	nop			@ (mov r8, r8)
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	46c0      	nop			@ (mov r8, r8)
 800789c:	20000bac 	.word	0x20000bac

080078a0 <opc_nv>:
		flagsBuzzer[0]=0;	// BitClear(flagsBuzzer,0);//bset flagsBuzzer,#0
}


void opc_nv (uint16_t p_dato, uint16_t s_dato, uint16_t t_dato, uint8_t c_dato, uint8_t q_dato)
{
 80078a0:	b5b0      	push	{r4, r5, r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	0005      	movs	r5, r0
 80078a8:	000c      	movs	r4, r1
 80078aa:	0010      	movs	r0, r2
 80078ac:	0019      	movs	r1, r3
 80078ae:	1dbb      	adds	r3, r7, #6
 80078b0:	1c2a      	adds	r2, r5, #0
 80078b2:	801a      	strh	r2, [r3, #0]
 80078b4:	1d3b      	adds	r3, r7, #4
 80078b6:	1c22      	adds	r2, r4, #0
 80078b8:	801a      	strh	r2, [r3, #0]
 80078ba:	1cbb      	adds	r3, r7, #2
 80078bc:	1c02      	adds	r2, r0, #0
 80078be:	801a      	strh	r2, [r3, #0]
 80078c0:	1c7b      	adds	r3, r7, #1
 80078c2:	1c0a      	adds	r2, r1, #0
 80078c4:	701a      	strb	r2, [r3, #0]

	lmt_up_w = p_dato;
 80078c6:	4b14      	ldr	r3, [pc, #80]	@ (8007918 <opc_nv+0x78>)
 80078c8:	1dba      	adds	r2, r7, #6
 80078ca:	8812      	ldrh	r2, [r2, #0]
 80078cc:	801a      	strh	r2, [r3, #0]
	//ldw X,crngmin_w
	//ldw lmt_dw_w,X
	lmt_dw_w = s_dato;
 80078ce:	4b13      	ldr	r3, [pc, #76]	@ (800791c <opc_nv+0x7c>)
 80078d0:	1d3a      	adds	r2, r7, #4
 80078d2:	8812      	ldrh	r2, [r2, #0]
 80078d4:	801a      	strh	r2, [r3, #0]

	STM8_16_X = t_dato;
 80078d6:	4b12      	ldr	r3, [pc, #72]	@ (8007920 <opc_nv+0x80>)
 80078d8:	1cba      	adds	r2, r7, #2
 80078da:	8812      	ldrh	r2, [r2, #0]
 80078dc:	801a      	strh	r2, [r3, #0]
	md_signfrac_math();		//call md_signfrac_math
 80078de:	f7fe fd83 	bl	80063e8 <md_signfrac_math>
	copiaPlantilla[c_dato] =	  highByte(STM8_16_X);
 80078e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007920 <opc_nv+0x80>)
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	0a1b      	lsrs	r3, r3, #8
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	1c7b      	adds	r3, r7, #1
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	b2d1      	uxtb	r1, r2
 80078f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007924 <opc_nv+0x84>)
 80078f2:	54d1      	strb	r1, [r2, r3]
	copiaPlantilla[q_dato] =      lowByte(STM8_16_X);
 80078f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007920 <opc_nv+0x80>)
 80078f6:	881a      	ldrh	r2, [r3, #0]
 80078f8:	2318      	movs	r3, #24
 80078fa:	18fb      	adds	r3, r7, r3
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	b2d1      	uxtb	r1, r2
 8007900:	4a08      	ldr	r2, [pc, #32]	@ (8007924 <opc_nv+0x84>)
 8007902:	54d1      	strb	r1, [r2, r3]
	convadec_math(STM8_16_X);		//call convadec_math
 8007904:	4b06      	ldr	r3, [pc, #24]	@ (8007920 <opc_nv+0x80>)
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	0018      	movs	r0, r3
 800790a:	f7fe ff69 	bl	80067e0 <convadec_math>

}
 800790e:	46c0      	nop			@ (mov r8, r8)
 8007910:	46bd      	mov	sp, r7
 8007912:	b002      	add	sp, #8
 8007914:	bdb0      	pop	{r4, r5, r7, pc}
 8007916:	46c0      	nop			@ (mov r8, r8)
 8007918:	20000c1e 	.word	0x20000c1e
 800791c:	20000c20 	.word	0x20000c20
 8007920:	200008d6 	.word	0x200008d6
 8007924:	20000138 	.word	0x20000138

08007928 <grabadoLoggerBloquesCompletos>:

void grabadoLoggerBloquesCompletos(uint64_t * pointX_, uint64_t * pointBuffer_){
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]

	uint64_t * pointInitPage_ = getAddressPage((uint32_t) pointX_); 		// Apuntador Inicio de Pagina
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	0018      	movs	r0, r3
 8007936:	f7fa fe5b 	bl	80025f0 <getAddressPage>
 800793a:	0002      	movs	r2, r0
 800793c:	000b      	movs	r3, r1
 800793e:	0013      	movs	r3, r2
 8007940:	61bb      	str	r3, [r7, #24]
	uint32_t sizeCopy = ( ((uint32_t) cntBlockFlash & 0xF)) << 4;			// Cantidad de Bloques de 128 Bytes Completos
 8007942:	4b1e      	ldr	r3, [pc, #120]	@ (80079bc <grabadoLoggerBloquesCompletos+0x94>)
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	011b      	lsls	r3, r3, #4
 8007948:	22ff      	movs	r2, #255	@ 0xff
 800794a:	4013      	ands	r3, r2
 800794c:	617b      	str	r3, [r7, #20]
	uint8_t * pointX_126 = (uint8_t *) pointX_;								// Puntero para direccin 126 del Bloque de 128 Bytes
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	613b      	str	r3, [r7, #16]

	if(pointX_126[126] != 0 && pointX_126[126] != 0xFF){// Revisa si existe un Bloque de 128 Bytes esta incompleto
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	337e      	adds	r3, #126	@ 0x7e
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d02b      	beq.n	80079b4 <grabadoLoggerBloquesCompletos+0x8c>
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	337e      	adds	r3, #126	@ 0x7e
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2bff      	cmp	r3, #255	@ 0xff
 8007964:	d026      	beq.n	80079b4 <grabadoLoggerBloquesCompletos+0x8c>
		// Lectura de la Pagina en FLASH, hasta los bloques que estan completos
		for(uint32_t i=0; i<sizeCopy; i++){
 8007966:	2300      	movs	r3, #0
 8007968:	61fb      	str	r3, [r7, #28]
 800796a:	e00e      	b.n	800798a <grabadoLoggerBloquesCompletos+0x62>
			pointBuffer_[i] = pointInitPage_[i];// Copia de los bloques de 128 bytes completos
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	18d3      	adds	r3, r2, r3
 8007974:	69fa      	ldr	r2, [r7, #28]
 8007976:	00d2      	lsls	r2, r2, #3
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	1889      	adds	r1, r1, r2
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	600a      	str	r2, [r1, #0]
 8007982:	604b      	str	r3, [r1, #4]
		for(uint32_t i=0; i<sizeCopy; i++){
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	3301      	adds	r3, #1
 8007988:	61fb      	str	r3, [r7, #28]
 800798a:	69fa      	ldr	r2, [r7, #28]
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	429a      	cmp	r2, r3
 8007990:	d3ec      	bcc.n	800796c <grabadoLoggerBloquesCompletos+0x44>
		}

		// Realiza El borrado de la Pagina en caso de encontrar un Bloque de 128 Bytes Incompleto
		uint32_t numberPage_ = getNumberPage((uint32_t) pointX_);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	0018      	movs	r0, r3
 8007996:	f7fa fe19 	bl	80025cc <getNumberPage>
 800799a:	0003      	movs	r3, r0
 800799c:	60fb      	str	r3, [r7, #12]
		erasePage(numberPage_);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	0018      	movs	r0, r3
 80079a2:	f7fa fe39 	bl	8002618 <erasePage>

		// Grabado de Bloques de 128 Bytes Completos
		writeFLASH(pointInitPage_, pointBuffer_,sizeCopy);
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	b2da      	uxtb	r2, r3
 80079aa:	6839      	ldr	r1, [r7, #0]
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	0018      	movs	r0, r3
 80079b0:	f7fa fe66 	bl	8002680 <writeFLASH>
	}

}
 80079b4:	46c0      	nop			@ (mov r8, r8)
 80079b6:	46bd      	mov	sp, r7
 80079b8:	b008      	add	sp, #32
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	20000e4e 	.word	0x20000e4e

080079c0 <comunicacion>:
void detecta(void);
void  doorDetect(_Bool boolSwitch_);		// Detecta si la puerta esta abierta o cerrad, el parametro enviado es para saber si es normalmente abierto o cerrado

// 26-Ago-2024		uint8_t ADCresult[] = {0x07,0x00,0x00,0xFF,0x00,0x00,0x08};
//*************************************************************************************************
void comunicacion(void){
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
comu_normal:
		/* Buffer used for transmission */
		//************************************************************************************************************

		// Prueba de trasnmision I2C
		Cnt_EspComu--;
 80079c6:	4b72      	ldr	r3, [pc, #456]	@ (8007b90 <comunicacion+0x1d0>)
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	3b01      	subs	r3, #1
 80079cc:	b2da      	uxtb	r2, r3
 80079ce:	4b70      	ldr	r3, [pc, #448]	@ (8007b90 <comunicacion+0x1d0>)
 80079d0:	701a      	strb	r2, [r3, #0]
		if(Cnt_EspComu == 0){
 80079d2:	4b6f      	ldr	r3, [pc, #444]	@ (8007b90 <comunicacion+0x1d0>)
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d000      	beq.n	80079dc <comunicacion+0x1c>
 80079da:	e0cf      	b.n	8007b7c <comunicacion+0x1bc>
			goto comu_01;
 80079dc:	46c0      	nop			@ (mov r8, r8)
		}
		goto fin_comu;

comu_01:
			//Cnt_EspComu = T_Espera;
			Cnt_EspComu = 10;
 80079de:	4b6c      	ldr	r3, [pc, #432]	@ (8007b90 <comunicacion+0x1d0>)
 80079e0:	220a      	movs	r2, #10
 80079e2:	701a      	strb	r2, [r3, #0]

			if(HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY){
 80079e4:	4b6b      	ldr	r3, [pc, #428]	@ (8007b94 <comunicacion+0x1d4>)
 80079e6:	0018      	movs	r0, r3
 80079e8:	f00c fae4 	bl	8013fb4 <HAL_I2C_GetState>
 80079ec:	0003      	movs	r3, r0
 80079ee:	2b20      	cmp	r3, #32
 80079f0:	d000      	beq.n	80079f4 <comunicacion+0x34>
 80079f2:	e0ad      	b.n	8007b50 <comunicacion+0x190>
				if(FlagTx){
 80079f4:	4b68      	ldr	r3, [pc, #416]	@ (8007b98 <comunicacion+0x1d8>)
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d031      	beq.n	8007a60 <comunicacion+0xa0>
					if (HAL_I2C_Master_Receive_DMA(&hi2c1,(uint16_t)I2C_ADDRESS, (uint8_t*)aRxBuffer, sizeRxBuffer)==HAL_OK){
 80079fc:	4a67      	ldr	r2, [pc, #412]	@ (8007b9c <comunicacion+0x1dc>)
 80079fe:	4865      	ldr	r0, [pc, #404]	@ (8007b94 <comunicacion+0x1d4>)
 8007a00:	2309      	movs	r3, #9
 8007a02:	2154      	movs	r1, #84	@ 0x54
 8007a04:	f00c f8fc 	bl	8013c00 <HAL_I2C_Master_Receive_DMA>
 8007a08:	1e03      	subs	r3, r0, #0
 8007a0a:	d120      	bne.n	8007a4e <comunicacion+0x8e>

						for(uint8_t k=0; k<8; k++)
 8007a0c:	1dfb      	adds	r3, r7, #7
 8007a0e:	2200      	movs	r2, #0
 8007a10:	701a      	strb	r2, [r3, #0]
 8007a12:	e014      	b.n	8007a3e <comunicacion+0x7e>
							Botones_T[k] = (_Bool) ((aRxBuffer[6] >> k) & 0x1);		// Recepcin de botones CGM 22//11/2024
 8007a14:	4b61      	ldr	r3, [pc, #388]	@ (8007b9c <comunicacion+0x1dc>)
 8007a16:	799b      	ldrb	r3, [r3, #6]
 8007a18:	001a      	movs	r2, r3
 8007a1a:	1dfb      	adds	r3, r7, #7
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	411a      	asrs	r2, r3
 8007a20:	0013      	movs	r3, r2
 8007a22:	2201      	movs	r2, #1
 8007a24:	401a      	ands	r2, r3
 8007a26:	1dfb      	adds	r3, r7, #7
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	1e51      	subs	r1, r2, #1
 8007a2c:	418a      	sbcs	r2, r1
 8007a2e:	b2d1      	uxtb	r1, r2
 8007a30:	4a5b      	ldr	r2, [pc, #364]	@ (8007ba0 <comunicacion+0x1e0>)
 8007a32:	54d1      	strb	r1, [r2, r3]
						for(uint8_t k=0; k<8; k++)
 8007a34:	1dfb      	adds	r3, r7, #7
 8007a36:	781a      	ldrb	r2, [r3, #0]
 8007a38:	1dfb      	adds	r3, r7, #7
 8007a3a:	3201      	adds	r2, #1
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	1dfb      	adds	r3, r7, #7
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b07      	cmp	r3, #7
 8007a44:	d9e6      	bls.n	8007a14 <comunicacion+0x54>
						FlagTx = 0;
 8007a46:	4b54      	ldr	r3, [pc, #336]	@ (8007b98 <comunicacion+0x1d8>)
 8007a48:	2200      	movs	r2, #0
 8007a4a:	701a      	strb	r2, [r3, #0]
 8007a4c:	e099      	b.n	8007b82 <comunicacion+0x1c2>
					}
					else{
						HAL_I2C_DeInit(&hi2c1);
 8007a4e:	4b51      	ldr	r3, [pc, #324]	@ (8007b94 <comunicacion+0x1d4>)
 8007a50:	0018      	movs	r0, r3
 8007a52:	f00b ff9f 	bl	8013994 <HAL_I2C_DeInit>
						HAL_I2C_Init(&hi2c1);
 8007a56:	4b4f      	ldr	r3, [pc, #316]	@ (8007b94 <comunicacion+0x1d4>)
 8007a58:	0018      	movs	r0, r3
 8007a5a:	f00b fef5 	bl	8013848 <HAL_I2C_Init>
 8007a5e:	e090      	b.n	8007b82 <comunicacion+0x1c2>
					}
				}
				else{
					countResetI2C = 0;
 8007a60:	4b50      	ldr	r3, [pc, #320]	@ (8007ba4 <comunicacion+0x1e4>)
 8007a62:	2200      	movs	r2, #0
 8007a64:	701a      	strb	r2, [r3, #0]
					// Se agrega una variable extra debido a que aun sigue en uso el chksum para el envio de Logger 08/01/2025 CGM
					uint32_t chksum_32_HW_LW_AUX = chksum_32_HW_LW;
 8007a66:	4b50      	ldr	r3, [pc, #320]	@ (8007ba8 <comunicacion+0x1e8>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	603b      	str	r3, [r7, #0]
					chksum_32_HW_LW = 0;					// limpia registros de checksum
 8007a6c:	4b4e      	ldr	r3, [pc, #312]	@ (8007ba8 <comunicacion+0x1e8>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]
					for(uint8_t i = 0; i < 7 ; i++ )
 8007a72:	1dbb      	adds	r3, r7, #6
 8007a74:	2200      	movs	r2, #0
 8007a76:	701a      	strb	r2, [r3, #0]
 8007a78:	e009      	b.n	8007a8e <comunicacion+0xce>
						aTxBuffer [i] = 0;
 8007a7a:	1dbb      	adds	r3, r7, #6
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	4a4b      	ldr	r2, [pc, #300]	@ (8007bac <comunicacion+0x1ec>)
 8007a80:	2100      	movs	r1, #0
 8007a82:	54d1      	strb	r1, [r2, r3]
					for(uint8_t i = 0; i < 7 ; i++ )
 8007a84:	1dbb      	adds	r3, r7, #6
 8007a86:	781a      	ldrb	r2, [r3, #0]
 8007a88:	1dbb      	adds	r3, r7, #6
 8007a8a:	3201      	adds	r2, #1
 8007a8c:	701a      	strb	r2, [r3, #0]
 8007a8e:	1dbb      	adds	r3, r7, #6
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	2b06      	cmp	r3, #6
 8007a94:	d9f1      	bls.n	8007a7a <comunicacion+0xba>

					aTxBuffer [0] = 0x07;
 8007a96:	4b45      	ldr	r3, [pc, #276]	@ (8007bac <comunicacion+0x1ec>)
 8007a98:	2207      	movs	r2, #7
 8007a9a:	701a      	strb	r2, [r3, #0]
				  	aTxBuffer [1] = sizeRxBuffer; // Para no solicitar datos 0x00
 8007a9c:	4b43      	ldr	r3, [pc, #268]	@ (8007bac <comunicacion+0x1ec>)
 8007a9e:	2209      	movs	r2, #9
 8007aa0:	705a      	strb	r2, [r3, #1]
				  	aTxBuffer [2] = Display_1;		//0XFF;
 8007aa2:	4b43      	ldr	r3, [pc, #268]	@ (8007bb0 <comunicacion+0x1f0>)
 8007aa4:	781a      	ldrb	r2, [r3, #0]
 8007aa6:	4b41      	ldr	r3, [pc, #260]	@ (8007bac <comunicacion+0x1ec>)
 8007aa8:	709a      	strb	r2, [r3, #2]
				  	aTxBuffer [3] = Display_2;		//0XFF;
 8007aaa:	4b42      	ldr	r3, [pc, #264]	@ (8007bb4 <comunicacion+0x1f4>)
 8007aac:	781a      	ldrb	r2, [r3, #0]
 8007aae:	4b3f      	ldr	r3, [pc, #252]	@ (8007bac <comunicacion+0x1ec>)
 8007ab0:	70da      	strb	r2, [r3, #3]

				  	for(uint8_t k=0; k<8; k++){
 8007ab2:	1d7b      	adds	r3, r7, #5
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	701a      	strb	r2, [r3, #0]
 8007ab8:	e024      	b.n	8007b04 <comunicacion+0x144>
				  		aTxBuffer [4] |= (uint8_t) (Ind_Par[k] << k);
 8007aba:	4b3c      	ldr	r3, [pc, #240]	@ (8007bac <comunicacion+0x1ec>)
 8007abc:	791a      	ldrb	r2, [r3, #4]
 8007abe:	1d7b      	adds	r3, r7, #5
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	493d      	ldr	r1, [pc, #244]	@ (8007bb8 <comunicacion+0x1f8>)
 8007ac4:	5ccb      	ldrb	r3, [r1, r3]
 8007ac6:	0019      	movs	r1, r3
 8007ac8:	1d7b      	adds	r3, r7, #5
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	4099      	lsls	r1, r3
 8007ace:	000b      	movs	r3, r1
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	4b35      	ldr	r3, [pc, #212]	@ (8007bac <comunicacion+0x1ec>)
 8007ad8:	711a      	strb	r2, [r3, #4]
				  		aTxBuffer [5] |= (uint8_t) (dms_extra[k] << k);
 8007ada:	4b34      	ldr	r3, [pc, #208]	@ (8007bac <comunicacion+0x1ec>)
 8007adc:	795a      	ldrb	r2, [r3, #5]
 8007ade:	1d7b      	adds	r3, r7, #5
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	4936      	ldr	r1, [pc, #216]	@ (8007bbc <comunicacion+0x1fc>)
 8007ae4:	5ccb      	ldrb	r3, [r1, r3]
 8007ae6:	0019      	movs	r1, r3
 8007ae8:	1d7b      	adds	r3, r7, #5
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	4099      	lsls	r1, r3
 8007aee:	000b      	movs	r3, r1
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	4313      	orrs	r3, r2
 8007af4:	b2da      	uxtb	r2, r3
 8007af6:	4b2d      	ldr	r3, [pc, #180]	@ (8007bac <comunicacion+0x1ec>)
 8007af8:	715a      	strb	r2, [r3, #5]
				  	for(uint8_t k=0; k<8; k++){
 8007afa:	1d7b      	adds	r3, r7, #5
 8007afc:	781a      	ldrb	r2, [r3, #0]
 8007afe:	1d7b      	adds	r3, r7, #5
 8007b00:	3201      	adds	r2, #1
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	1d7b      	adds	r3, r7, #5
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	2b07      	cmp	r3, #7
 8007b0a:	d9d6      	bls.n	8007aba <comunicacion+0xfa>
				  	}

				  	buildChksumBloq (&aTxBuffer[0], 6);			// tamao del bloque a calcular el chksum
 8007b0c:	4b27      	ldr	r3, [pc, #156]	@ (8007bac <comunicacion+0x1ec>)
 8007b0e:	2106      	movs	r1, #6
 8007b10:	0018      	movs	r0, r3
 8007b12:	f7ff fb53 	bl	80071bc <buildChksumBloq>
				  	aTxBuffer[6] = (uint8_t)(chksum_32_HW_LW);
 8007b16:	4b24      	ldr	r3, [pc, #144]	@ (8007ba8 <comunicacion+0x1e8>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	4b23      	ldr	r3, [pc, #140]	@ (8007bac <comunicacion+0x1ec>)
 8007b1e:	719a      	strb	r2, [r3, #6]

				  	chksum_32_HW_LW = chksum_32_HW_LW_AUX;// tambien se agrega esta lines para su recuperacin del dato 08/01/2025 CGM
 8007b20:	4b21      	ldr	r3, [pc, #132]	@ (8007ba8 <comunicacion+0x1e8>)
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	601a      	str	r2, [r3, #0]

				  	if(HAL_I2C_Master_Transmit_DMA(&hi2c1, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxBuffer, COUNTOF(aTxBuffer))==HAL_OK){
 8007b26:	4a21      	ldr	r2, [pc, #132]	@ (8007bac <comunicacion+0x1ec>)
 8007b28:	481a      	ldr	r0, [pc, #104]	@ (8007b94 <comunicacion+0x1d4>)
 8007b2a:	2307      	movs	r3, #7
 8007b2c:	2154      	movs	r1, #84	@ 0x54
 8007b2e:	f00b ff61 	bl	80139f4 <HAL_I2C_Master_Transmit_DMA>
 8007b32:	1e03      	subs	r3, r0, #0
 8007b34:	d103      	bne.n	8007b3e <comunicacion+0x17e>
				  		FlagTx= 1;
 8007b36:	4b18      	ldr	r3, [pc, #96]	@ (8007b98 <comunicacion+0x1d8>)
 8007b38:	2201      	movs	r2, #1
 8007b3a:	701a      	strb	r2, [r3, #0]
 8007b3c:	e021      	b.n	8007b82 <comunicacion+0x1c2>
				  	}
				  	else{
				  		HAL_I2C_DeInit(&hi2c1);
 8007b3e:	4b15      	ldr	r3, [pc, #84]	@ (8007b94 <comunicacion+0x1d4>)
 8007b40:	0018      	movs	r0, r3
 8007b42:	f00b ff27 	bl	8013994 <HAL_I2C_DeInit>
				  		HAL_I2C_Init(&hi2c1);
 8007b46:	4b13      	ldr	r3, [pc, #76]	@ (8007b94 <comunicacion+0x1d4>)
 8007b48:	0018      	movs	r0, r3
 8007b4a:	f00b fe7d 	bl	8013848 <HAL_I2C_Init>
 8007b4e:	e018      	b.n	8007b82 <comunicacion+0x1c2>
				  	}
				}
			}
			else{
				countResetI2C++;
 8007b50:	4b14      	ldr	r3, [pc, #80]	@ (8007ba4 <comunicacion+0x1e4>)
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	3301      	adds	r3, #1
 8007b56:	b2da      	uxtb	r2, r3
 8007b58:	4b12      	ldr	r3, [pc, #72]	@ (8007ba4 <comunicacion+0x1e4>)
 8007b5a:	701a      	strb	r2, [r3, #0]
				if(countResetI2C == 10){
 8007b5c:	4b11      	ldr	r3, [pc, #68]	@ (8007ba4 <comunicacion+0x1e4>)
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2b0a      	cmp	r3, #10
 8007b62:	d10d      	bne.n	8007b80 <comunicacion+0x1c0>
					countResetI2C = 0;
 8007b64:	4b0f      	ldr	r3, [pc, #60]	@ (8007ba4 <comunicacion+0x1e4>)
 8007b66:	2200      	movs	r2, #0
 8007b68:	701a      	strb	r2, [r3, #0]
					HAL_I2C_DeInit(&hi2c1);
 8007b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007b94 <comunicacion+0x1d4>)
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f00b ff11 	bl	8013994 <HAL_I2C_DeInit>
					HAL_I2C_Init(&hi2c1);
 8007b72:	4b08      	ldr	r3, [pc, #32]	@ (8007b94 <comunicacion+0x1d4>)
 8007b74:	0018      	movs	r0, r3
 8007b76:	f00b fe67 	bl	8013848 <HAL_I2C_Init>
 8007b7a:	e002      	b.n	8007b82 <comunicacion+0x1c2>
		goto fin_comu;
 8007b7c:	46c0      	nop			@ (mov r8, r8)
 8007b7e:	e000      	b.n	8007b82 <comunicacion+0x1c2>
				}
			}
fin_comu:
 8007b80:	46c0      	nop			@ (mov r8, r8)
	detecta();
 8007b82:	f000 f81d 	bl	8007bc0 <detecta>

}
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	b002      	add	sp, #8
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	46c0      	nop			@ (mov r8, r8)
 8007b90:	20000c98 	.word	0x20000c98
 8007b94:	200003f0 	.word	0x200003f0
 8007b98:	200003e2 	.word	0x200003e2
 8007b9c:	200003e4 	.word	0x200003e4
 8007ba0:	20000cac 	.word	0x20000cac
 8007ba4:	20002188 	.word	0x20002188
 8007ba8:	20001ef0 	.word	0x20001ef0
 8007bac:	20000004 	.word	0x20000004
 8007bb0:	20000c99 	.word	0x20000c99
 8007bb4:	20000c9a 	.word	0x20000c9a
 8007bb8:	20000c9c 	.word	0x20000c9c
 8007bbc:	20000ca4 	.word	0x20000ca4

08007bc0 <detecta>:

void detecta(void){
 8007bc0:	b590      	push	{r4, r7, lr}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0

	if(edorefri!=0x1){
 8007bc6:	4bb8      	ldr	r3, [pc, #736]	@ (8007ea8 <detecta+0x2e8>)
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d100      	bne.n	8007bd0 <detecta+0x10>
 8007bce:	e2a6      	b.n	800811e <detecta+0x55e>
		goto dete03;
 8007bd0:	46c0      	nop			@ (mov r8, r8)
	}
	goto findet;
dete03:
detecta_j00:
	if(!GetRegFlagState(Plantilla[logicos2],doorOFF)){
 8007bd2:	4bb6      	ldr	r3, [pc, #728]	@ (8007eac <detecta+0x2ec>)
 8007bd4:	225b      	movs	r2, #91	@ 0x5b
 8007bd6:	5c9b      	ldrb	r3, [r3, r2]
 8007bd8:	001a      	movs	r2, r3
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4013      	ands	r3, r2
 8007bde:	d004      	beq.n	8007bea <detecta+0x2a>
		goto detectaPuerta;
	}
	load_tiempoAhorro1();
 8007be0:	f7ff f9f2 	bl	8006fc8 <load_tiempoAhorro1>
	load_tiempoAhorro2();
 8007be4:	f7ff fa0c 	bl	8007000 <load_tiempoAhorro2>
	goto closedoor_b;
 8007be8:	e024      	b.n	8007c34 <detecta+0x74>
		goto detectaPuerta;
 8007bea:	46c0      	nop			@ (mov r8, r8)

detectaPuerta:
	if(GetRegFlagState(Plantilla[logicos],3)){
 8007bec:	4baf      	ldr	r3, [pc, #700]	@ (8007eac <detecta+0x2ec>)
 8007bee:	2253      	movs	r2, #83	@ 0x53
 8007bf0:	5c9b      	ldrb	r3, [r3, r2]
 8007bf2:	001a      	movs	r2, r3
 8007bf4:	2308      	movs	r3, #8
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	d009      	beq.n	8007c0e <detecta+0x4e>
		goto switch_nc;
 8007bfa:	46c0      	nop			@ (mov r8, r8)
	goto switch_no;


switch_nc:

	doorDetect(0);
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	f000 faf1 	bl	80081e4 <doorDetect>
	if(FlagPuertaX[9]){
 8007c02:	4bab      	ldr	r3, [pc, #684]	@ (8007eb0 <detecta+0x2f0>)
 8007c04:	7a5b      	ldrb	r3, [r3, #9]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d13f      	bne.n	8007c8a <detecta+0xca>
		goto opendoor;
	}
detecta_j02:
 8007c0a:	46c0      	nop			@ (mov r8, r8)
	goto closedoor;
 8007c0c:	e008      	b.n	8007c20 <detecta+0x60>
	goto switch_no;
 8007c0e:	46c0      	nop			@ (mov r8, r8)


switch_no:
	//goto closedoor;//  Eliminar cuando quieras ver la activacin de la puerta
	doorDetect(1);
 8007c10:	2001      	movs	r0, #1
 8007c12:	f000 fae7 	bl	80081e4 <doorDetect>

	if(FlagPuertaX[9]){
 8007c16:	4ba6      	ldr	r3, [pc, #664]	@ (8007eb0 <detecta+0x2f0>)
 8007c18:	7a5b      	ldrb	r3, [r3, #9]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d137      	bne.n	8007c8e <detecta+0xce>
		goto opendoor;
	}
	goto closedoor;
 8007c1e:	46c0      	nop			@ (mov r8, r8)

closedoor:
	decwreg(&debdoor);
 8007c20:	4ba4      	ldr	r3, [pc, #656]	@ (8007eb4 <detecta+0x2f4>)
 8007c22:	0018      	movs	r0, r3
 8007c24:	f7ff fcf7 	bl	8007616 <decwreg>
	if(debdoor == 0){
 8007c28:	4ba2      	ldr	r3, [pc, #648]	@ (8007eb4 <detecta+0x2f4>)
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d000      	beq.n	8007c32 <detecta+0x72>
 8007c30:	e098      	b.n	8007d64 <detecta+0x1a4>
		goto closedoor_b;
 8007c32:	46c0      	nop			@ (mov r8, r8)
	}
		goto revbotones;

closedoor_b:
	flagsC[f_doorOpen] = 0;// BitClear(flagsC,f_doorOpen); // Linea 441
 8007c34:	4ba0      	ldr	r3, [pc, #640]	@ (8007eb8 <detecta+0x2f8>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	701a      	strb	r2, [r3, #0]
	cnt_pta_fan = Plantilla[timepaf];
 8007c3a:	4b9c      	ldr	r3, [pc, #624]	@ (8007eac <detecta+0x2ec>)
 8007c3c:	2248      	movs	r2, #72	@ 0x48
 8007c3e:	5c9a      	ldrb	r2, [r3, r2]
 8007c40:	4b9e      	ldr	r3, [pc, #632]	@ (8007ebc <detecta+0x2fc>)
 8007c42:	701a      	strb	r2, [r3, #0]
	trefst[4]=0;//BitClear(trefst,4); // Linea 446
 8007c44:	4b9e      	ldr	r3, [pc, #632]	@ (8007ec0 <detecta+0x300>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	711a      	strb	r2, [r3, #4]
	Load_ret2();
 8007c4a:	f7fe fcb5 	bl	80065b8 <Load_ret2>
	if(flagsa[noctman]){//if(GetRegFlagState(flagsa,noctman)){
 8007c4e:	4b9d      	ldr	r3, [pc, #628]	@ (8007ec4 <detecta+0x304>)
 8007c50:	785b      	ldrb	r3, [r3, #1]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d100      	bne.n	8007c58 <detecta+0x98>
 8007c56:	e087      	b.n	8007d68 <detecta+0x1a8>
		goto detecta_j04;
 8007c58:	46c0      	nop			@ (mov r8, r8)
	}

	goto revbotones;

detecta_j04:
	flagsa[1] = 0;//BitClear(flagsa,1); // Linea 450
 8007c5a:	4b9a      	ldr	r3, [pc, #616]	@ (8007ec4 <detecta+0x304>)
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	705a      	strb	r2, [r3, #1]
	if(!flagsa[nocturno]){// if(!GetRegFlagState(flagsa,nocturno)){
 8007c60:	4b98      	ldr	r3, [pc, #608]	@ (8007ec4 <detecta+0x304>)
 8007c62:	78db      	ldrb	r3, [r3, #3]
 8007c64:	2201      	movs	r2, #1
 8007c66:	4053      	eors	r3, r2
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d031      	beq.n	8007cd2 <detecta+0x112>
		goto det_j04;
 8007c6e:	46c0      	nop			@ (mov r8, r8)
	}
	goto opendoor05;
	goto revbotones;

det_j04:
	load_timeNoct();
 8007c70:	f7ff f9e2 	bl	8007038 <load_timeNoct>
	durdhh=0;
 8007c74:	4b94      	ldr	r3, [pc, #592]	@ (8007ec8 <detecta+0x308>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	801a      	strh	r2, [r3, #0]
	//durdhl=0;
	flagsa[3] = 1;// BitSet(flagsa,3); // Revisa esta linea
 8007c7a:	4b92      	ldr	r3, [pc, #584]	@ (8007ec4 <detecta+0x304>)
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	70da      	strb	r2, [r3, #3]
	datled[4] = 1;// BitSet(datled,4);
 8007c80:	4b92      	ldr	r3, [pc, #584]	@ (8007ecc <detecta+0x30c>)
 8007c82:	2201      	movs	r2, #1
 8007c84:	711a      	strb	r2, [r3, #4]
	goto disp_new;
 8007c86:	46c0      	nop			@ (mov r8, r8)
	datled[4] = 0;//BitClear(datled,4);
	cntNoct_H=0;

disp_new:

	goto ahorro_off;
 8007c88:	e055      	b.n	8007d36 <detecta+0x176>
		goto opendoor;
 8007c8a:	46c0      	nop			@ (mov r8, r8)
 8007c8c:	e000      	b.n	8007c90 <detecta+0xd0>
		goto opendoor;
 8007c8e:	46c0      	nop			@ (mov r8, r8)
	if(debdoor>=0x80){
 8007c90:	4b88      	ldr	r3, [pc, #544]	@ (8007eb4 <detecta+0x2f4>)
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	b25b      	sxtb	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	db06      	blt.n	8007ca8 <detecta+0xe8>
	debdoor++;
 8007c9a:	4b86      	ldr	r3, [pc, #536]	@ (8007eb4 <detecta+0x2f4>)
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	b2da      	uxtb	r2, r3
 8007ca2:	4b84      	ldr	r3, [pc, #528]	@ (8007eb4 <detecta+0x2f4>)
 8007ca4:	701a      	strb	r2, [r3, #0]
 8007ca6:	e000      	b.n	8007caa <detecta+0xea>
		goto noinc;
 8007ca8:	46c0      	nop			@ (mov r8, r8)
	if((debdoor)<0x80){
 8007caa:	4b82      	ldr	r3, [pc, #520]	@ (8007eb4 <detecta+0x2f4>)
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	b25b      	sxtb	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	da23      	bge.n	8007cfc <detecta+0x13c>
	flagsC[f_doorOpen] = 1;// BitSet(flagsC,f_doorOpen);
 8007cb4:	4b80      	ldr	r3, [pc, #512]	@ (8007eb8 <detecta+0x2f8>)
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	701a      	strb	r2, [r3, #0]
	retvent= 0x05;
 8007cba:	4b85      	ldr	r3, [pc, #532]	@ (8007ed0 <detecta+0x310>)
 8007cbc:	2205      	movs	r2, #5
 8007cbe:	701a      	strb	r2, [r3, #0]
	if(reePlantilla[eetimepaf]!= 0){
 8007cc0:	4b84      	ldr	r3, [pc, #528]	@ (8007ed4 <detecta+0x314>)
 8007cc2:	2248      	movs	r2, #72	@ 0x48
 8007cc4:	5c9b      	ldrb	r3, [r3, r2]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d105      	bne.n	8007cd6 <detecta+0x116>
	cnt_pta_fan=99;
 8007cca:	4b7c      	ldr	r3, [pc, #496]	@ (8007ebc <detecta+0x2fc>)
 8007ccc:	2263      	movs	r2, #99	@ 0x63
 8007cce:	701a      	strb	r2, [r3, #0]
 8007cd0:	e002      	b.n	8007cd8 <detecta+0x118>
	goto opendoor05;
 8007cd2:	46c0      	nop			@ (mov r8, r8)
 8007cd4:	e000      	b.n	8007cd8 <detecta+0x118>
		goto no_ld_timepaf;
 8007cd6:	46c0      	nop			@ (mov r8, r8)
	if(flagsa[nocturno]){// if(GetRegFlagState(flagsa,nocturno)){
 8007cd8:	4b7a      	ldr	r3, [pc, #488]	@ (8007ec4 <detecta+0x304>)
 8007cda:	78db      	ldrb	r3, [r3, #3]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d00f      	beq.n	8007d00 <detecta+0x140>
		goto detecta_j05;
 8007ce0:	46c0      	nop			@ (mov r8, r8)
	flagsb[f_luzb] = 1;// BitSet(flagsb,f_luzb);
 8007ce2:	4b7d      	ldr	r3, [pc, #500]	@ (8007ed8 <detecta+0x318>)
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	701a      	strb	r2, [r3, #0]
	flagsa[3] = 0;// BitClear(flagsa,3);
 8007ce8:	4b76      	ldr	r3, [pc, #472]	@ (8007ec4 <detecta+0x304>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	70da      	strb	r2, [r3, #3]
	datled[4] = 0;//BitClear(datled,4);
 8007cee:	4b77      	ldr	r3, [pc, #476]	@ (8007ecc <detecta+0x30c>)
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	711a      	strb	r2, [r3, #4]
	cntNoct_H=0;
 8007cf4:	4b79      	ldr	r3, [pc, #484]	@ (8007edc <detecta+0x31c>)
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	801a      	strh	r2, [r3, #0]
	goto ahorro_off;
 8007cfa:	e01c      	b.n	8007d36 <detecta+0x176>
		goto revnocman;
 8007cfc:	46c0      	nop			@ (mov r8, r8)
 8007cfe:	e000      	b.n	8007d02 <detecta+0x142>
	goto revnocman;
 8007d00:	46c0      	nop			@ (mov r8, r8)
detecta_j06:


detecta_j07:
opendoor10:
	if(cntpah){
 8007d02:	4b77      	ldr	r3, [pc, #476]	@ (8007ee0 <detecta+0x320>)
 8007d04:	881b      	ldrh	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10c      	bne.n	8007d24 <detecta+0x164>
		//goto revbotones;
		goto ahorro_off;
	}
	if(cnt_pta_fan==0){
 8007d0a:	4b6c      	ldr	r3, [pc, #432]	@ (8007ebc <detecta+0x2fc>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00a      	beq.n	8007d28 <detecta+0x168>
		goto ahorro_off;
		//goto cancelAlarmPA;
	}

	if(Plantilla[timepa]==0){
 8007d12:	4b66      	ldr	r3, [pc, #408]	@ (8007eac <detecta+0x2ec>)
 8007d14:	2249      	movs	r2, #73	@ 0x49
 8007d16:	5c9b      	ldrb	r3, [r3, r2]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d007      	beq.n	8007d2c <detecta+0x16c>
		//goto revbotones;
		goto ahorro_off;
		//goto cancelAlarmPA;
	}

	trefst[4] = 1;// BitSet(trefst,4);
 8007d1c:	4b68      	ldr	r3, [pc, #416]	@ (8007ec0 <detecta+0x300>)
 8007d1e:	2201      	movs	r2, #1
 8007d20:	711a      	strb	r2, [r3, #4]
 8007d22:	e008      	b.n	8007d36 <detecta+0x176>
		goto ahorro_off;
 8007d24:	46c0      	nop			@ (mov r8, r8)
 8007d26:	e006      	b.n	8007d36 <detecta+0x176>
		goto ahorro_off;
 8007d28:	46c0      	nop			@ (mov r8, r8)
 8007d2a:	e004      	b.n	8007d36 <detecta+0x176>
		goto ahorro_off;
 8007d2c:	46c0      	nop			@ (mov r8, r8)
 8007d2e:	e002      	b.n	8007d36 <detecta+0x176>
	if(flagsC[f_ahorro1]){// if(GetRegFlagState(flagsC,f_ahorro1)){
		goto ask_time_ahorro;
	}
	//ld_tdev_to_wreg();
	if( (int16_t) (tdev_to_Word()) >= (int16_t) (TwoByteInArrayToWord(&Plantilla[pulldown_H])) ){
		goto ahorro_off;
 8007d30:	46c0      	nop			@ (mov r8, r8)
 8007d32:	e000      	b.n	8007d36 <detecta+0x176>
ask_ahorro:
	if(cntCiclosCmp==0){
		goto ask_time_ahorro;
	}

	goto ahorro_off;
 8007d34:	46c0      	nop			@ (mov r8, r8)
	if(!flagsC[f_ahorro1]){// if(!GetRegFlagState(flagsC,f_ahorro1)){
 8007d36:	4b60      	ldr	r3, [pc, #384]	@ (8007eb8 <detecta+0x2f8>)
 8007d38:	785b      	ldrb	r3, [r3, #1]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	4053      	eors	r3, r2
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d103      	bne.n	8007d4c <detecta+0x18c>
	cntdpysp=0xF0;
 8007d44:	4b67      	ldr	r3, [pc, #412]	@ (8007ee4 <detecta+0x324>)
 8007d46:	22f0      	movs	r2, #240	@ 0xf0
 8007d48:	701a      	strb	r2, [r3, #0]
 8007d4a:	e000      	b.n	8007d4e <detecta+0x18e>
		goto ahorro_off_00;
 8007d4c:	46c0      	nop			@ (mov r8, r8)
	flagsC[f_ahorro1] = 0;// BitClear(flagsC,f_ahorro1);
 8007d4e:	4b5a      	ldr	r3, [pc, #360]	@ (8007eb8 <detecta+0x2f8>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	705a      	strb	r2, [r3, #1]
	flagsC[f_ahorro2] = 0;// BitClear(flagsC,f_ahorro2);
 8007d54:	4b58      	ldr	r3, [pc, #352]	@ (8007eb8 <detecta+0x2f8>)
 8007d56:	2200      	movs	r2, #0
 8007d58:	709a      	strb	r2, [r3, #2]
	load_tiempoAhorro1();
 8007d5a:	f7ff f935 	bl	8006fc8 <load_tiempoAhorro1>
	load_tiempoAhorro2();
 8007d5e:	f7ff f94f 	bl	8007000 <load_tiempoAhorro2>
	goto fin_detecta;
 8007d62:	e09c      	b.n	8007e9e <detecta+0x2de>
		goto revbotones;
 8007d64:	46c0      	nop			@ (mov r8, r8)
 8007d66:	e000      	b.n	8007d6a <detecta+0x1aa>
	goto revbotones;
 8007d68:	46c0      	nop			@ (mov r8, r8)
	if(flagsC[f_ahorro1]){// if(GetRegFlagState(flagsC,f_ahorro1)){
 8007d6a:	4b53      	ldr	r3, [pc, #332]	@ (8007eb8 <detecta+0x2f8>)
 8007d6c:	785b      	ldrb	r3, [r3, #1]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d111      	bne.n	8007d96 <detecta+0x1d6>
	if( (int16_t) (tdev_to_Word()) >= (int16_t) (TwoByteInArrayToWord(&Plantilla[pulldown_H])) ){
 8007d72:	f7fe fbe5 	bl	8006540 <tdev_to_Word>
 8007d76:	0003      	movs	r3, r0
 8007d78:	b21c      	sxth	r4, r3
 8007d7a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ee8 <detecta+0x328>)
 8007d7c:	0018      	movs	r0, r3
 8007d7e:	f7fe fbf7 	bl	8006570 <TwoByteInArrayToWord>
 8007d82:	0003      	movs	r3, r0
 8007d84:	b21b      	sxth	r3, r3
 8007d86:	429c      	cmp	r4, r3
 8007d88:	dad2      	bge.n	8007d30 <detecta+0x170>
ask_ahorro:
 8007d8a:	46c0      	nop			@ (mov r8, r8)
	if(cntCiclosCmp==0){
 8007d8c:	4b57      	ldr	r3, [pc, #348]	@ (8007eec <detecta+0x32c>)
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1cf      	bne.n	8007d34 <detecta+0x174>
		goto ask_time_ahorro;
 8007d94:	e000      	b.n	8007d98 <detecta+0x1d8>
		goto ask_time_ahorro;
 8007d96:	46c0      	nop			@ (mov r8, r8)
	//CLRW    X
	//ld     A,RTC_TR3      ;HORAS
	//ld     XH,A
	//ld     A,RTC_TR2      ;MINUTOS
	//ld     XL,A
	HAL_RTC_GetTime (&hrtc, &hRtcTime, RTC_FORMAT_BCD);
 8007d98:	4955      	ldr	r1, [pc, #340]	@ (8007ef0 <detecta+0x330>)
 8007d9a:	4b56      	ldr	r3, [pc, #344]	@ (8007ef4 <detecta+0x334>)
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	0018      	movs	r0, r3
 8007da0:	f00f ffba 	bl	8017d18 <HAL_RTC_GetTime>
	uint16_t hRtcHourMint_W = (uint16_t) ((hRtcTime.Hours << 8) + hRtcTime.Minutes);
 8007da4:	4b52      	ldr	r3, [pc, #328]	@ (8007ef0 <detecta+0x330>)
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	021b      	lsls	r3, r3, #8
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	4b50      	ldr	r3, [pc, #320]	@ (8007ef0 <detecta+0x330>)
 8007dae:	785b      	ldrb	r3, [r3, #1]
 8007db0:	0019      	movs	r1, r3
 8007db2:	200a      	movs	r0, #10
 8007db4:	183b      	adds	r3, r7, r0
 8007db6:	1852      	adds	r2, r2, r1
 8007db8:	801a      	strh	r2, [r3, #0]
	uint16_t eehoraAhOn_W = (uint16_t) ((reePlantilla[eehoraAhOn_H] << 8) + reePlantilla[eehoraAhOn_L]);
 8007dba:	4b46      	ldr	r3, [pc, #280]	@ (8007ed4 <detecta+0x314>)
 8007dbc:	2225      	movs	r2, #37	@ 0x25
 8007dbe:	5c9b      	ldrb	r3, [r3, r2]
 8007dc0:	021b      	lsls	r3, r3, #8
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	4b43      	ldr	r3, [pc, #268]	@ (8007ed4 <detecta+0x314>)
 8007dc6:	2126      	movs	r1, #38	@ 0x26
 8007dc8:	5c5b      	ldrb	r3, [r3, r1]
 8007dca:	0019      	movs	r1, r3
 8007dcc:	2408      	movs	r4, #8
 8007dce:	193b      	adds	r3, r7, r4
 8007dd0:	1852      	adds	r2, r2, r1
 8007dd2:	801a      	strh	r2, [r3, #0]
	//CPW    X,eehoraAhOn      ;
	if(eehoraAhOn_W != hRtcHourMint_W)//jrne   CompareEntradaAhorro
 8007dd4:	193a      	adds	r2, r7, r4
 8007dd6:	183b      	adds	r3, r7, r0
 8007dd8:	8812      	ldrh	r2, [r2, #0]
 8007dda:	881b      	ldrh	r3, [r3, #0]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d106      	bne.n	8007dee <detecta+0x22e>
		goto CompareEntradaAhorro;
	//; Provoca una entrada fozosa al modo de ahorro
	t_ahorro1_H = 0;		//clr		t_ahorro1_H
 8007de0:	4b45      	ldr	r3, [pc, #276]	@ (8007ef8 <detecta+0x338>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	801a      	strh	r2, [r3, #0]
	//clr		t_ahorro1_L
	t_ahorro2_H = 0;		//clr		t_ahorro2_H
 8007de6:	4b45      	ldr	r3, [pc, #276]	@ (8007efc <detecta+0x33c>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	e000      	b.n	8007df0 <detecta+0x230>
		goto CompareEntradaAhorro;
 8007dee:	46c0      	nop			@ (mov r8, r8)
	//clr		t_ahorro2_L

CompareEntradaAhorro:
	//CPW    X,eehoraAhOff      ;
	uint16_t eehoraAhOff_W = (uint16_t) ((reePlantilla[eehoraAhOff_H] << 8) + reePlantilla[eehoraAhOff_L]);
 8007df0:	4b38      	ldr	r3, [pc, #224]	@ (8007ed4 <detecta+0x314>)
 8007df2:	2227      	movs	r2, #39	@ 0x27
 8007df4:	5c9b      	ldrb	r3, [r3, r2]
 8007df6:	021b      	lsls	r3, r3, #8
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	4b36      	ldr	r3, [pc, #216]	@ (8007ed4 <detecta+0x314>)
 8007dfc:	2128      	movs	r1, #40	@ 0x28
 8007dfe:	5c5b      	ldrb	r3, [r3, r1]
 8007e00:	0019      	movs	r1, r3
 8007e02:	1dbb      	adds	r3, r7, #6
 8007e04:	1852      	adds	r2, r2, r1
 8007e06:	801a      	strh	r2, [r3, #0]
	if(eehoraAhOff_W != hRtcHourMint_W)		//jrne   OutCompareAhorro
 8007e08:	1dba      	adds	r2, r7, #6
 8007e0a:	230a      	movs	r3, #10
 8007e0c:	18fb      	adds	r3, r7, r3
 8007e0e:	8812      	ldrh	r2, [r2, #0]
 8007e10:	881b      	ldrh	r3, [r3, #0]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d116      	bne.n	8007e44 <detecta+0x284>
		goto OutCompareAhorro;

	// ; provoca una salida forzosa del modo de ahorro
	if(!flagsC[f_ahorro1])	//btjf		flagsC,#f_ahorro1,ahorro_off_01
 8007e16:	4b28      	ldr	r3, [pc, #160]	@ (8007eb8 <detecta+0x2f8>)
 8007e18:	785b      	ldrb	r3, [r3, #1]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	4053      	eors	r3, r2
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d103      	bne.n	8007e2c <detecta+0x26c>
		goto ahorro_off_01;

	cntdpysp = 0xF0;		//mov			cntdpysp,#$F0;		/ Despliega Set Point y el diferencial
 8007e24:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee4 <detecta+0x324>)
 8007e26:	22f0      	movs	r2, #240	@ 0xf0
 8007e28:	701a      	strb	r2, [r3, #0]
 8007e2a:	e000      	b.n	8007e2e <detecta+0x26e>
		goto ahorro_off_01;
 8007e2c:	46c0      	nop			@ (mov r8, r8)

ahorro_off_01:
	flagsC[f_ahorro1] = 0;		//	bres	flagsC,#f_ahorro1
 8007e2e:	4b22      	ldr	r3, [pc, #136]	@ (8007eb8 <detecta+0x2f8>)
 8007e30:	2200      	movs	r2, #0
 8007e32:	705a      	strb	r2, [r3, #1]
	flagsC[f_ahorro2] = 0;		//	bres	flagsC,#f_ahorro2
 8007e34:	4b20      	ldr	r3, [pc, #128]	@ (8007eb8 <detecta+0x2f8>)
 8007e36:	2200      	movs	r2, #0
 8007e38:	709a      	strb	r2, [r3, #2]
	load_tiempoAhorro1();		//	call	load_tiempoAhorro1;			/ cada que se abre puerta vuelve a cargar tiempos de ahorro
 8007e3a:	f7ff f8c5 	bl	8006fc8 <load_tiempoAhorro1>
	load_tiempoAhorro2();		//	call	load_tiempoAhorro2;
 8007e3e:	f7ff f8df 	bl	8007000 <load_tiempoAhorro2>
 8007e42:	e000      	b.n	8007e46 <detecta+0x286>
		goto OutCompareAhorro;
 8007e44:	46c0      	nop			@ (mov r8, r8)

OutCompareAhorro:
	//	ld			A,t_ahorro1_L;
	//	or			A,t_ahorro1_H;
	if(t_ahorro1_H == 0)//	jreq		modoAhorro1_ON;					/ ya se completo el tiempo para entrar a Ahorro 1? s activa ahorro 1
 8007e46:	4b2c      	ldr	r3, [pc, #176]	@ (8007ef8 <detecta+0x338>)
 8007e48:	881b      	ldrh	r3, [r3, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d008      	beq.n	8007e60 <detecta+0x2a0>
		goto modoAhorro1_ON;
	load_tiempoAhorro2();	//	call		load_tiempoAhorro2;			/ no, manten cargado el tiempo para Ahorro2
 8007e4e:	f7ff f8d7 	bl	8007000 <load_tiempoAhorro2>
	flagsC[f_ahorro1] = 0;	//	bres    flagsC,#f_ahorro1;			/ desactiva bandera de ahorro1
 8007e52:	4b19      	ldr	r3, [pc, #100]	@ (8007eb8 <detecta+0x2f8>)
 8007e54:	2200      	movs	r2, #0
 8007e56:	705a      	strb	r2, [r3, #1]
	flagsC[f_ahorro2] = 0;	//	bres    flagsC,#f_ahorro2;			/ desactiva bandera de ahorro2
 8007e58:	4b17      	ldr	r3, [pc, #92]	@ (8007eb8 <detecta+0x2f8>)
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	709a      	strb	r2, [r3, #2]

	goto fin_detecta;		//	jra			fin_detecta
 8007e5e:	e01e      	b.n	8007e9e <detecta+0x2de>
		goto modoAhorro1_ON;
 8007e60:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON:
	if(flagsC[f_ahorro1]){//if(GetRegFlagState(flagsC,f_ahorro1)){
 8007e62:	4b15      	ldr	r3, [pc, #84]	@ (8007eb8 <detecta+0x2f8>)
 8007e64:	785b      	ldrb	r3, [r3, #1]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d103      	bne.n	8007e72 <detecta+0x2b2>
		goto modoAhorro1_ON_2;
	}
	//BitSet(datled,luzN);
	cntdpysp= 0xF0;
 8007e6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ee4 <detecta+0x324>)
 8007e6c:	22f0      	movs	r2, #240	@ 0xf0
 8007e6e:	701a      	strb	r2, [r3, #0]
 8007e70:	e000      	b.n	8007e74 <detecta+0x2b4>
		goto modoAhorro1_ON_2;
 8007e72:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON_2:
	flagsC[f_ahorro1]= 1; // BitSet(flagsC,f_ahorro1);
 8007e74:	4b10      	ldr	r3, [pc, #64]	@ (8007eb8 <detecta+0x2f8>)
 8007e76:	2201      	movs	r2, #1
 8007e78:	705a      	strb	r2, [r3, #1]
	if(t_ahorro2_H){ // Linea 504
 8007e7a:	4b20      	ldr	r3, [pc, #128]	@ (8007efc <detecta+0x33c>)
 8007e7c:	881b      	ldrh	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10c      	bne.n	8007e9c <detecta+0x2dc>
		goto fin_detecta;
	}

	if(flagsC[f_ahorro2]){//if(GetRegFlagState(flagsC,f_ahorro2)){
 8007e82:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb8 <detecta+0x2f8>)
 8007e84:	789b      	ldrb	r3, [r3, #2]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d103      	bne.n	8007e92 <detecta+0x2d2>
		goto modoAhorro1_ON_3;
	}
	cntdpysp=0xF0;
 8007e8a:	4b16      	ldr	r3, [pc, #88]	@ (8007ee4 <detecta+0x324>)
 8007e8c:	22f0      	movs	r2, #240	@ 0xf0
 8007e8e:	701a      	strb	r2, [r3, #0]
 8007e90:	e000      	b.n	8007e94 <detecta+0x2d4>
		goto modoAhorro1_ON_3;
 8007e92:	46c0      	nop			@ (mov r8, r8)

modoAhorro1_ON_3:
	flagsC[f_ahorro2] = 1;// BitSet(flagsC,f_ahorro2);
 8007e94:	4b08      	ldr	r3, [pc, #32]	@ (8007eb8 <detecta+0x2f8>)
 8007e96:	2201      	movs	r2, #1
 8007e98:	709a      	strb	r2, [r3, #2]
 8007e9a:	e000      	b.n	8007e9e <detecta+0x2de>
		goto fin_detecta;
 8007e9c:	46c0      	nop			@ (mov r8, r8)

revbotones_2:
	//botonst = 0;

	// btn_pr = 0;
	for(uint8_t k=0; k<8; k++){
 8007e9e:	230f      	movs	r3, #15
 8007ea0:	18fb      	adds	r3, r7, r3
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	701a      	strb	r2, [r3, #0]
 8007ea6:	e040      	b.n	8007f2a <detecta+0x36a>
 8007ea8:	20000bb4 	.word	0x20000bb4
 8007eac:	200000b8 	.word	0x200000b8
 8007eb0:	2000218c 	.word	0x2000218c
 8007eb4:	20000bdd 	.word	0x20000bdd
 8007eb8:	20000c58 	.word	0x20000c58
 8007ebc:	20000c43 	.word	0x20000c43
 8007ec0:	20000ba4 	.word	0x20000ba4
 8007ec4:	20000b94 	.word	0x20000b94
 8007ec8:	20000bd4 	.word	0x20000bd4
 8007ecc:	20000bac 	.word	0x20000bac
 8007ed0:	20000b86 	.word	0x20000b86
 8007ed4:	20000cb4 	.word	0x20000cb4
 8007ed8:	20000c04 	.word	0x20000c04
 8007edc:	20000c60 	.word	0x20000c60
 8007ee0:	20000b82 	.word	0x20000b82
 8007ee4:	20000bde 	.word	0x20000bde
 8007ee8:	200000e1 	.word	0x200000e1
 8007eec:	20000c80 	.word	0x20000c80
 8007ef0:	20002130 	.word	0x20002130
 8007ef4:	20000518 	.word	0x20000518
 8007ef8:	20000c4c 	.word	0x20000c4c
 8007efc:	20000c4e 	.word	0x20000c4e
		btn_pr[k] = 0;
 8007f00:	200f      	movs	r0, #15
 8007f02:	183b      	adds	r3, r7, r0
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	4aab      	ldr	r2, [pc, #684]	@ (80081b4 <detecta+0x5f4>)
 8007f08:	2100      	movs	r1, #0
 8007f0a:	54d1      	strb	r1, [r2, r3]
		botonst[k] = 0;
 8007f0c:	183b      	adds	r3, r7, r0
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	4aa9      	ldr	r2, [pc, #676]	@ (80081b8 <detecta+0x5f8>)
 8007f12:	2100      	movs	r1, #0
 8007f14:	54d1      	strb	r1, [r2, r3]
		botonst2[k] = 0;
 8007f16:	183b      	adds	r3, r7, r0
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	4aa8      	ldr	r2, [pc, #672]	@ (80081bc <detecta+0x5fc>)
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++){
 8007f20:	183b      	adds	r3, r7, r0
 8007f22:	781a      	ldrb	r2, [r3, #0]
 8007f24:	183b      	adds	r3, r7, r0
 8007f26:	3201      	adds	r2, #1
 8007f28:	701a      	strb	r2, [r3, #0]
 8007f2a:	230f      	movs	r3, #15
 8007f2c:	18fb      	adds	r3, r7, r3
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	2b07      	cmp	r3, #7
 8007f32:	d9e5      	bls.n	8007f00 <detecta+0x340>
	}
	// Botones_T &= 0x0F;// Linea 617-619

	if(flagsb[f_prog]){
 8007f34:	4ba2      	ldr	r3, [pc, #648]	@ (80081c0 <detecta+0x600>)
 8007f36:	785b      	ldrb	r3, [r3, #1]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d117      	bne.n	8007f6c <detecta+0x3ac>
		goto no2btn;
	}
	if(!Botones_T[btn_1]){//if(!GetRegFlagState(Botones_T,btn_1)){ // No esta presionado el Boton 1 (entra al IF)
 8007f3c:	4ba1      	ldr	r3, [pc, #644]	@ (80081c4 <detecta+0x604>)
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	2201      	movs	r2, #1
 8007f42:	4053      	eors	r3, r2
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d112      	bne.n	8007f70 <detecta+0x3b0>
		goto no2btn;
	}
	if(!Botones_T[btn_3]){ // No esta presionado el Boton 3 (entra al IF)
 8007f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80081c4 <detecta+0x604>)
 8007f4c:	789b      	ldrb	r3, [r3, #2]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	4053      	eors	r3, r2
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d10d      	bne.n	8007f74 <detecta+0x3b4>
		goto no2btn;
	}
	if(deb_2btn!=0){
 8007f58:	4b9b      	ldr	r3, [pc, #620]	@ (80081c8 <detecta+0x608>)
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d103      	bne.n	8007f68 <detecta+0x3a8>
		goto findet_jp;
	}
	botonst2[1] = 1;//BitSet(botonst2,1);
 8007f60:	4b96      	ldr	r3, [pc, #600]	@ (80081bc <detecta+0x5fc>)
 8007f62:	2201      	movs	r2, #1
 8007f64:	705a      	strb	r2, [r3, #1]

findet_jp:
	goto findet;
 8007f66:	e0e3      	b.n	8008130 <detecta+0x570>
		goto findet_jp;
 8007f68:	46c0      	nop			@ (mov r8, r8)
	goto findet;
 8007f6a:	e0e1      	b.n	8008130 <detecta+0x570>
		goto no2btn;
 8007f6c:	46c0      	nop			@ (mov r8, r8)
 8007f6e:	e002      	b.n	8007f76 <detecta+0x3b6>
		goto no2btn;
 8007f70:	46c0      	nop			@ (mov r8, r8)
 8007f72:	e000      	b.n	8007f76 <detecta+0x3b6>
		goto no2btn;
 8007f74:	46c0      	nop			@ (mov r8, r8)

no2btn:
	if(deb_2btn >= 150 ){
 8007f76:	4b94      	ldr	r3, [pc, #592]	@ (80081c8 <detecta+0x608>)
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	2b95      	cmp	r3, #149	@ 0x95
 8007f7c:	d806      	bhi.n	8007f8c <detecta+0x3cc>
		goto ask_btn1;
		//goto ask_btn2_f3;
	}
	deb_2btn += 3;
 8007f7e:	4b92      	ldr	r3, [pc, #584]	@ (80081c8 <detecta+0x608>)
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	3303      	adds	r3, #3
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	4b90      	ldr	r3, [pc, #576]	@ (80081c8 <detecta+0x608>)
 8007f88:	701a      	strb	r2, [r3, #0]
 8007f8a:	e000      	b.n	8007f8e <detecta+0x3ce>
		goto ask_btn1;
 8007f8c:	46c0      	nop			@ (mov r8, r8)

ask_btn1:
	if(!Botones_T[btn_1]){
 8007f8e:	4b8d      	ldr	r3, [pc, #564]	@ (80081c4 <detecta+0x604>)
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	2201      	movs	r2, #1
 8007f94:	4053      	eors	r3, r2
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d12a      	bne.n	8007ff2 <detecta+0x432>
		goto no_btn1;
	}
	if(Botones_COPY[btn_1]){
 8007f9c:	4b8b      	ldr	r3, [pc, #556]	@ (80081cc <detecta+0x60c>)
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d106      	bne.n	8007fb2 <detecta+0x3f2>
		goto ask_btn1_sec;
	}
	botonst[b1_f1] = 1; // BitSet(botonst,b1_f1);
 8007fa4:	4b84      	ldr	r3, [pc, #528]	@ (80081b8 <detecta+0x5f8>)
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	701a      	strb	r2, [r3, #0]
	timeBuzzOn=20;
 8007faa:	4b89      	ldr	r3, [pc, #548]	@ (80081d0 <detecta+0x610>)
 8007fac:	2214      	movs	r2, #20
 8007fae:	701a      	strb	r2, [r3, #0]
 8007fb0:	e000      	b.n	8007fb4 <detecta+0x3f4>
		goto ask_btn1_sec;
 8007fb2:	46c0      	nop			@ (mov r8, r8)

ask_btn1_sec:
	if(!flagsb[f_prog]){
 8007fb4:	4b82      	ldr	r3, [pc, #520]	@ (80081c0 <detecta+0x600>)
 8007fb6:	785b      	ldrb	r3, [r3, #1]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	4053      	eors	r3, r2
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d107      	bne.n	8007fd2 <detecta+0x412>
		goto func_sec_norm_btn1;
	}
	if(deb2_btn1>110){
 8007fc2:	4b84      	ldr	r3, [pc, #528]	@ (80081d4 <detecta+0x614>)
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	2b6e      	cmp	r3, #110	@ 0x6e
 8007fc8:	d822      	bhi.n	8008010 <detecta+0x450>
		goto ask_btn2;
	}
	botonst[b1_f2] = 1; // BitSet(botonst,b1_f2);
 8007fca:	4b7b      	ldr	r3, [pc, #492]	@ (80081b8 <detecta+0x5f8>)
 8007fcc:	2201      	movs	r2, #1
 8007fce:	705a      	strb	r2, [r3, #1]
	goto findet;
 8007fd0:	e0ae      	b.n	8008130 <detecta+0x570>
		goto func_sec_norm_btn1;
 8007fd2:	46c0      	nop			@ (mov r8, r8)

func_sec_norm_btn1:
	if(fbtn_deb[b1_ow]){//if(GetRegFlagState(fbtn_deb,b1_ow)){
 8007fd4:	4b80      	ldr	r3, [pc, #512]	@ (80081d8 <detecta+0x618>)
 8007fd6:	781b      	ldrb	r3, [r3, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d11b      	bne.n	8008014 <detecta+0x454>
		goto ask_btn2;
	}
	if(deb2_btn1!=0){
 8007fdc:	4b7d      	ldr	r3, [pc, #500]	@ (80081d4 <detecta+0x614>)
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d119      	bne.n	8008018 <detecta+0x458>
		goto ask_btn2;
	}
	botonst[b1_f2] = 1;// BitSet(botonst,b1_f2);
 8007fe4:	4b74      	ldr	r3, [pc, #464]	@ (80081b8 <detecta+0x5f8>)
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	705a      	strb	r2, [r3, #1]
	fbtn_deb[b1_ow] = 1;// BitSet(fbtn_deb,b1_ow);
 8007fea:	4b7b      	ldr	r3, [pc, #492]	@ (80081d8 <detecta+0x618>)
 8007fec:	2201      	movs	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
	//timeBuzzOn=20;
	goto findet;
 8007ff0:	e09e      	b.n	8008130 <detecta+0x570>
		goto no_btn1;
 8007ff2:	46c0      	nop			@ (mov r8, r8)

no_btn1:
	fbtn_deb[b1_ow] = 0;//BitClear(fbtn_deb,b1_ow);
 8007ff4:	4b78      	ldr	r3, [pc, #480]	@ (80081d8 <detecta+0x618>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	701a      	strb	r2, [r3, #0]
		goto ask_deb2_btn1;
	}
	BitSet(botonst,b1_f1);*/

ask_deb2_btn1:
	if(deb2_btn1>=150){ // JRUGE
 8007ffa:	4b76      	ldr	r3, [pc, #472]	@ (80081d4 <detecta+0x614>)
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	2b95      	cmp	r3, #149	@ 0x95
 8008000:	d80c      	bhi.n	800801c <detecta+0x45c>
		goto ask_btn2;
	}
	deb2_btn1+=3;
 8008002:	4b74      	ldr	r3, [pc, #464]	@ (80081d4 <detecta+0x614>)
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	3303      	adds	r3, #3
 8008008:	b2da      	uxtb	r2, r3
 800800a:	4b72      	ldr	r3, [pc, #456]	@ (80081d4 <detecta+0x614>)
 800800c:	701a      	strb	r2, [r3, #0]
 800800e:	e006      	b.n	800801e <detecta+0x45e>
		goto ask_btn2;
 8008010:	46c0      	nop			@ (mov r8, r8)
 8008012:	e004      	b.n	800801e <detecta+0x45e>
		goto ask_btn2;
 8008014:	46c0      	nop			@ (mov r8, r8)
 8008016:	e002      	b.n	800801e <detecta+0x45e>
		goto ask_btn2;
 8008018:	46c0      	nop			@ (mov r8, r8)
 800801a:	e000      	b.n	800801e <detecta+0x45e>
		goto ask_btn2;
 800801c:	46c0      	nop			@ (mov r8, r8)
	//goto ask_btn2;

ask_btn2:
	if(!Botones_T[btn_2]){
 800801e:	4b69      	ldr	r3, [pc, #420]	@ (80081c4 <detecta+0x604>)
 8008020:	785b      	ldrb	r3, [r3, #1]
 8008022:	2201      	movs	r2, #1
 8008024:	4053      	eors	r3, r2
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10e      	bne.n	800804a <detecta+0x48a>
		goto no_btn2;
	}
	if(fbtn_deb[b2_ow])
 800802c:	4b6a      	ldr	r3, [pc, #424]	@ (80081d8 <detecta+0x618>)
 800802e:	789b      	ldrb	r3, [r3, #2]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d12e      	bne.n	8008092 <detecta+0x4d2>
		goto ask_btn3;

	if(deb2_btn2 != 0)
 8008034:	4b69      	ldr	r3, [pc, #420]	@ (80081dc <detecta+0x61c>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d12c      	bne.n	8008096 <detecta+0x4d6>
		goto ask_btn3;

	botonst[b2_f2] = 1;
 800803c:	4b5e      	ldr	r3, [pc, #376]	@ (80081b8 <detecta+0x5f8>)
 800803e:	2201      	movs	r2, #1
 8008040:	70da      	strb	r2, [r3, #3]
	fbtn_deb[b2_ow] = 1;
 8008042:	4b65      	ldr	r3, [pc, #404]	@ (80081d8 <detecta+0x618>)
 8008044:	2201      	movs	r2, #1
 8008046:	709a      	strb	r2, [r3, #2]

	goto findet;
 8008048:	e072      	b.n	8008130 <detecta+0x570>
		goto no_btn2;
 800804a:	46c0      	nop			@ (mov r8, r8)


no_btn2:
	fbtn_deb[b2_ow] = 0;//BitClear(fbtn_deb,b2_ow);
 800804c:	4b62      	ldr	r3, [pc, #392]	@ (80081d8 <detecta+0x618>)
 800804e:	2200      	movs	r2, #0
 8008050:	709a      	strb	r2, [r3, #2]
	if(!Botones_COPY[btn_2]){ // Linea 714 - 719
 8008052:	4b5e      	ldr	r3, [pc, #376]	@ (80081cc <detecta+0x60c>)
 8008054:	785b      	ldrb	r3, [r3, #1]
 8008056:	2201      	movs	r2, #1
 8008058:	4053      	eors	r3, r2
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10a      	bne.n	8008076 <detecta+0x4b6>
		goto ask_deb2_btn2;
	}
	if(deb2_btn2<125){// jrult
 8008060:	4b5e      	ldr	r3, [pc, #376]	@ (80081dc <detecta+0x61c>)
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	2b7c      	cmp	r3, #124	@ 0x7c
 8008066:	d908      	bls.n	800807a <detecta+0x4ba>
		goto ask_deb2_btn2;
	}
	botonst[b2_f1] = 1;
 8008068:	4b53      	ldr	r3, [pc, #332]	@ (80081b8 <detecta+0x5f8>)
 800806a:	2201      	movs	r2, #1
 800806c:	709a      	strb	r2, [r3, #2]
	timeBuzzOn = 20;
 800806e:	4b58      	ldr	r3, [pc, #352]	@ (80081d0 <detecta+0x610>)
 8008070:	2214      	movs	r2, #20
 8008072:	701a      	strb	r2, [r3, #0]
 8008074:	e002      	b.n	800807c <detecta+0x4bc>
		goto ask_deb2_btn2;
 8008076:	46c0      	nop			@ (mov r8, r8)
 8008078:	e000      	b.n	800807c <detecta+0x4bc>
		goto ask_deb2_btn2;
 800807a:	46c0      	nop			@ (mov r8, r8)

ask_deb2_btn2:
	if(deb2_btn2>=150){// JRUGE
 800807c:	4b57      	ldr	r3, [pc, #348]	@ (80081dc <detecta+0x61c>)
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	2b95      	cmp	r3, #149	@ 0x95
 8008082:	d80a      	bhi.n	800809a <detecta+0x4da>
		goto ask_btn3;
	}
	deb2_btn2 += 3;
 8008084:	4b55      	ldr	r3, [pc, #340]	@ (80081dc <detecta+0x61c>)
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	3303      	adds	r3, #3
 800808a:	b2da      	uxtb	r2, r3
 800808c:	4b53      	ldr	r3, [pc, #332]	@ (80081dc <detecta+0x61c>)
 800808e:	701a      	strb	r2, [r3, #0]
 8008090:	e004      	b.n	800809c <detecta+0x4dc>
		goto ask_btn3;
 8008092:	46c0      	nop			@ (mov r8, r8)
 8008094:	e002      	b.n	800809c <detecta+0x4dc>
		goto ask_btn3;
 8008096:	46c0      	nop			@ (mov r8, r8)
 8008098:	e000      	b.n	800809c <detecta+0x4dc>
		goto ask_btn3;
 800809a:	46c0      	nop			@ (mov r8, r8)
	//goto ask_btn3;

ask_btn3:
	if(!Botones_T[btn_3]){
 800809c:	4b49      	ldr	r3, [pc, #292]	@ (80081c4 <detecta+0x604>)
 800809e:	789b      	ldrb	r3, [r3, #2]
 80080a0:	2201      	movs	r2, #1
 80080a2:	4053      	eors	r3, r2
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d12a      	bne.n	8008100 <detecta+0x540>
		goto no_btn3;
	}
	if(Botones_COPY[btn_3]){
 80080aa:	4b48      	ldr	r3, [pc, #288]	@ (80081cc <detecta+0x60c>)
 80080ac:	789b      	ldrb	r3, [r3, #2]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d106      	bne.n	80080c0 <detecta+0x500>
		goto ask_btn3_sec;
	}
	botonst[b3_f1] = 1;// BitSet(botonst,b3_f1);
 80080b2:	4b41      	ldr	r3, [pc, #260]	@ (80081b8 <detecta+0x5f8>)
 80080b4:	2201      	movs	r2, #1
 80080b6:	711a      	strb	r2, [r3, #4]
	timeBuzzOn=20;
 80080b8:	4b45      	ldr	r3, [pc, #276]	@ (80081d0 <detecta+0x610>)
 80080ba:	2214      	movs	r2, #20
 80080bc:	701a      	strb	r2, [r3, #0]
 80080be:	e000      	b.n	80080c2 <detecta+0x502>
		goto ask_btn3_sec;
 80080c0:	46c0      	nop			@ (mov r8, r8)

ask_btn3_sec:
	if(!flagsb[f_prog]){
 80080c2:	4b3f      	ldr	r3, [pc, #252]	@ (80081c0 <detecta+0x600>)
 80080c4:	785b      	ldrb	r3, [r3, #1]
 80080c6:	2201      	movs	r2, #1
 80080c8:	4053      	eors	r3, r2
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d107      	bne.n	80080e0 <detecta+0x520>
		goto func_sec_norm_btn3;
	}
	if(deb2_btn3>110){ //jrugt
 80080d0:	4b43      	ldr	r3, [pc, #268]	@ (80081e0 <detecta+0x620>)
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80080d6:	d824      	bhi.n	8008122 <detecta+0x562>
		goto ask_btn4;
	}
	botonst[b3_f2] = 1;//BitSet(botonst,b3_f2);
 80080d8:	4b37      	ldr	r3, [pc, #220]	@ (80081b8 <detecta+0x5f8>)
 80080da:	2201      	movs	r2, #1
 80080dc:	715a      	strb	r2, [r3, #5]
	goto findet;
 80080de:	e027      	b.n	8008130 <detecta+0x570>
		goto func_sec_norm_btn3;
 80080e0:	46c0      	nop			@ (mov r8, r8)

func_sec_norm_btn3:
	if(fbtn_deb[b3_ow]){// if(GetRegFlagState(fbtn_deb,b3_ow)){
 80080e2:	4b3d      	ldr	r3, [pc, #244]	@ (80081d8 <detecta+0x618>)
 80080e4:	791b      	ldrb	r3, [r3, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d11d      	bne.n	8008126 <detecta+0x566>
		goto ask_btn4;
	}
	if(deb2_btn3!=0){
 80080ea:	4b3d      	ldr	r3, [pc, #244]	@ (80081e0 <detecta+0x620>)
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d11b      	bne.n	800812a <detecta+0x56a>
		goto ask_btn4;
	}
	botonst[b3_f2] = 1;// BitSet(botonst,b3_f2);
 80080f2:	4b31      	ldr	r3, [pc, #196]	@ (80081b8 <detecta+0x5f8>)
 80080f4:	2201      	movs	r2, #1
 80080f6:	715a      	strb	r2, [r3, #5]
	fbtn_deb[b3_ow] = 1;//BitSet(fbtn_deb,b3_ow);
 80080f8:	4b37      	ldr	r3, [pc, #220]	@ (80081d8 <detecta+0x618>)
 80080fa:	2201      	movs	r2, #1
 80080fc:	711a      	strb	r2, [r3, #4]
	// timeBuzzOn=20;
	goto findet;
 80080fe:	e017      	b.n	8008130 <detecta+0x570>
		goto no_btn3;
 8008100:	46c0      	nop			@ (mov r8, r8)

no_btn3:
	fbtn_deb[b3_ow] = 0; // BitClear(fbtn_deb,b3_ow);
 8008102:	4b35      	ldr	r3, [pc, #212]	@ (80081d8 <detecta+0x618>)
 8008104:	2200      	movs	r2, #0
 8008106:	711a      	strb	r2, [r3, #4]
	}
	BitSet(botonst,b3_f1);
	*/

ask_deb2_btn3:
	if(deb2_btn3>=150){
 8008108:	4b35      	ldr	r3, [pc, #212]	@ (80081e0 <detecta+0x620>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	2b95      	cmp	r3, #149	@ 0x95
 800810e:	d80e      	bhi.n	800812e <detecta+0x56e>
		goto ask_btn4;
	}
	deb2_btn3 += 3;
 8008110:	4b33      	ldr	r3, [pc, #204]	@ (80081e0 <detecta+0x620>)
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	3303      	adds	r3, #3
 8008116:	b2da      	uxtb	r2, r3
 8008118:	4b31      	ldr	r3, [pc, #196]	@ (80081e0 <detecta+0x620>)
 800811a:	701a      	strb	r2, [r3, #0]
 800811c:	e008      	b.n	8008130 <detecta+0x570>
	goto findet;
 800811e:	46c0      	nop			@ (mov r8, r8)
 8008120:	e006      	b.n	8008130 <detecta+0x570>
		goto ask_btn4;
 8008122:	46c0      	nop			@ (mov r8, r8)
 8008124:	e004      	b.n	8008130 <detecta+0x570>
		goto ask_btn4;
 8008126:	46c0      	nop			@ (mov r8, r8)
 8008128:	e002      	b.n	8008130 <detecta+0x570>
		goto ask_btn4;
 800812a:	46c0      	nop			@ (mov r8, r8)
 800812c:	e000      	b.n	8008130 <detecta+0x570>
		goto ask_btn4;
 800812e:	46c0      	nop			@ (mov r8, r8)
 *
 */

findet:
	//Botones_COPY = Botones_T;
	for(uint8_t k = 0; k<8; k++)
 8008130:	230e      	movs	r3, #14
 8008132:	18fb      	adds	r3, r7, r3
 8008134:	2200      	movs	r2, #0
 8008136:	701a      	strb	r2, [r3, #0]
 8008138:	e00d      	b.n	8008156 <detecta+0x596>
		Botones_COPY[k] = Botones_T[k];
 800813a:	200e      	movs	r0, #14
 800813c:	183b      	adds	r3, r7, r0
 800813e:	781a      	ldrb	r2, [r3, #0]
 8008140:	183b      	adds	r3, r7, r0
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	491f      	ldr	r1, [pc, #124]	@ (80081c4 <detecta+0x604>)
 8008146:	5c89      	ldrb	r1, [r1, r2]
 8008148:	4a20      	ldr	r2, [pc, #128]	@ (80081cc <detecta+0x60c>)
 800814a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k = 0; k<8; k++)
 800814c:	183b      	adds	r3, r7, r0
 800814e:	781a      	ldrb	r2, [r3, #0]
 8008150:	183b      	adds	r3, r7, r0
 8008152:	3201      	adds	r2, #1
 8008154:	701a      	strb	r2, [r3, #0]
 8008156:	230e      	movs	r3, #14
 8008158:	18fb      	adds	r3, r7, r3
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	2b07      	cmp	r3, #7
 800815e:	d9ec      	bls.n	800813a <detecta+0x57a>
	if(!flagsb[f_prog]){
 8008160:	4b17      	ldr	r3, [pc, #92]	@ (80081c0 <detecta+0x600>)
 8008162:	785b      	ldrb	r3, [r3, #1]
 8008164:	2201      	movs	r2, #1
 8008166:	4053      	eors	r3, r2
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d11d      	bne.n	80081aa <detecta+0x5ea>
		goto det_j18;
	}
	//btn_pr=botonst;
	for(uint8_t k=0; k<8; k++){
 800816e:	230d      	movs	r3, #13
 8008170:	18fb      	adds	r3, r7, r3
 8008172:	2200      	movs	r2, #0
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	e012      	b.n	800819e <detecta+0x5de>
		btn_pr[k] = botonst[k];
 8008178:	200d      	movs	r0, #13
 800817a:	183b      	adds	r3, r7, r0
 800817c:	781a      	ldrb	r2, [r3, #0]
 800817e:	183b      	adds	r3, r7, r0
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	490d      	ldr	r1, [pc, #52]	@ (80081b8 <detecta+0x5f8>)
 8008184:	5c89      	ldrb	r1, [r1, r2]
 8008186:	4a0b      	ldr	r2, [pc, #44]	@ (80081b4 <detecta+0x5f4>)
 8008188:	54d1      	strb	r1, [r2, r3]
		botonst[k] = 0;
 800818a:	183b      	adds	r3, r7, r0
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	4a0a      	ldr	r2, [pc, #40]	@ (80081b8 <detecta+0x5f8>)
 8008190:	2100      	movs	r1, #0
 8008192:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++){
 8008194:	183b      	adds	r3, r7, r0
 8008196:	781a      	ldrb	r2, [r3, #0]
 8008198:	183b      	adds	r3, r7, r0
 800819a:	3201      	adds	r2, #1
 800819c:	701a      	strb	r2, [r3, #0]
 800819e:	230d      	movs	r3, #13
 80081a0:	18fb      	adds	r3, r7, r3
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	2b07      	cmp	r3, #7
 80081a6:	d9e7      	bls.n	8008178 <detecta+0x5b8>
	}

det_j18:
 80081a8:	e000      	b.n	80081ac <detecta+0x5ec>
		goto det_j18;
 80081aa:	46c0      	nop			@ (mov r8, r8)
	return;
 80081ac:	46c0      	nop			@ (mov r8, r8)

}
 80081ae:	46bd      	mov	sp, r7
 80081b0:	b005      	add	sp, #20
 80081b2:	bd90      	pop	{r4, r7, pc}
 80081b4:	20000c0c 	.word	0x20000c0c
 80081b8:	20000bb8 	.word	0x20000bb8
 80081bc:	20000c34 	.word	0x20000c34
 80081c0:	20000c04 	.word	0x20000c04
 80081c4:	20000cac 	.word	0x20000cac
 80081c8:	20000c32 	.word	0x20000c32
 80081cc:	20000c24 	.word	0x20000c24
 80081d0:	20002159 	.word	0x20002159
 80081d4:	20000c2c 	.word	0x20000c2c
 80081d8:	20000bec 	.word	0x20000bec
 80081dc:	20000c2d 	.word	0x20000c2d
 80081e0:	20000c2e 	.word	0x20000c2e

080081e4 <doorDetect>:

void doorDetect(_Bool boolSwitch_){
 80081e4:	b590      	push	{r4, r7, lr}
 80081e6:	b089      	sub	sp, #36	@ 0x24
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	0002      	movs	r2, r0
 80081ec:	1dfb      	adds	r3, r7, #7
 80081ee:	701a      	strb	r2, [r3, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081f0:	2308      	movs	r3, #8
 80081f2:	18fb      	adds	r3, r7, r3
 80081f4:	0018      	movs	r0, r3
 80081f6:	2314      	movs	r3, #20
 80081f8:	001a      	movs	r2, r3
 80081fa:	2100      	movs	r1, #0
 80081fc:	f012 fed2 	bl	801afa4 <memset>
	//HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
	//HAL_GPIO_TogglePin(PFULLDEF_MPx_PORT[1],PFULLDEF_MPx_PIN[1]);


	// Procesa el MUX de las salidas
	countWaitPuerta++;
 8008200:	4b77      	ldr	r3, [pc, #476]	@ (80083e0 <doorDetect+0x1fc>)
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	3301      	adds	r3, #1
 8008206:	b2da      	uxtb	r2, r3
 8008208:	4b75      	ldr	r3, [pc, #468]	@ (80083e0 <doorDetect+0x1fc>)
 800820a:	701a      	strb	r2, [r3, #0]
	if(countWaitPuerta > 4){	// Ya pasaron 8 Milisegundos?
 800820c:	4b74      	ldr	r3, [pc, #464]	@ (80083e0 <doorDetect+0x1fc>)
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	2b04      	cmp	r3, #4
 8008212:	d800      	bhi.n	8008216 <doorDetect+0x32>
 8008214:	e0df      	b.n	80083d6 <doorDetect+0x1f2>
		countWaitPuerta = 0;
 8008216:	4b72      	ldr	r3, [pc, #456]	@ (80083e0 <doorDetect+0x1fc>)
 8008218:	2200      	movs	r2, #0
 800821a:	701a      	strb	r2, [r3, #0]
		for(uint8_t Px = 0; Px < sizePx; Px++){
 800821c:	231f      	movs	r3, #31
 800821e:	18fb      	adds	r3, r7, r3
 8008220:	2200      	movs	r2, #0
 8008222:	701a      	strb	r2, [r3, #0]
 8008224:	e078      	b.n	8008318 <doorDetect+0x134>
			//
			if( !(HAL_GPIO_ReadPin(PFULLDEF_Px_PORT[Px],PFULLDEF_Px_PIN[Px]) ^ boolSwitch_) ){
 8008226:	241f      	movs	r4, #31
 8008228:	193b      	adds	r3, r7, r4
 800822a:	781a      	ldrb	r2, [r3, #0]
 800822c:	4b6d      	ldr	r3, [pc, #436]	@ (80083e4 <doorDetect+0x200>)
 800822e:	0092      	lsls	r2, r2, #2
 8008230:	58d0      	ldr	r0, [r2, r3]
 8008232:	193b      	adds	r3, r7, r4
 8008234:	781a      	ldrb	r2, [r3, #0]
 8008236:	4b6c      	ldr	r3, [pc, #432]	@ (80083e8 <doorDetect+0x204>)
 8008238:	0052      	lsls	r2, r2, #1
 800823a:	5ad3      	ldrh	r3, [r2, r3]
 800823c:	0019      	movs	r1, r3
 800823e:	f00b fa6f 	bl	8013720 <HAL_GPIO_ReadPin>
 8008242:	0003      	movs	r3, r0
 8008244:	001a      	movs	r2, r3
 8008246:	1dfb      	adds	r3, r7, #7
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	429a      	cmp	r2, r3
 800824c:	d145      	bne.n	80082da <doorDetect+0xf6>
				if(FlagPuerta10Times[sizePx*countMPx+Px] <4)
 800824e:	4b67      	ldr	r3, [pc, #412]	@ (80083ec <doorDetect+0x208>)
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	001a      	movs	r2, r3
 8008254:	0013      	movs	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	189a      	adds	r2, r3, r2
 800825a:	193b      	adds	r3, r7, r4
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	18d3      	adds	r3, r2, r3
 8008260:	4a63      	ldr	r2, [pc, #396]	@ (80083f0 <doorDetect+0x20c>)
 8008262:	5cd3      	ldrb	r3, [r2, r3]
 8008264:	2b03      	cmp	r3, #3
 8008266:	d80e      	bhi.n	8008286 <doorDetect+0xa2>
					FlagPuerta10Times [sizePx*countMPx+Px]++;
 8008268:	4b60      	ldr	r3, [pc, #384]	@ (80083ec <doorDetect+0x208>)
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	001a      	movs	r2, r3
 800826e:	0013      	movs	r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	189a      	adds	r2, r3, r2
 8008274:	193b      	adds	r3, r7, r4
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	18d3      	adds	r3, r2, r3
 800827a:	4a5d      	ldr	r2, [pc, #372]	@ (80083f0 <doorDetect+0x20c>)
 800827c:	5cd2      	ldrb	r2, [r2, r3]
 800827e:	3201      	adds	r2, #1
 8008280:	b2d1      	uxtb	r1, r2
 8008282:	4a5b      	ldr	r2, [pc, #364]	@ (80083f0 <doorDetect+0x20c>)
 8008284:	54d1      	strb	r1, [r2, r3]
				if(FlagPuerta10Times[sizePx*countMPx+Px] == 4){
 8008286:	4b59      	ldr	r3, [pc, #356]	@ (80083ec <doorDetect+0x208>)
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	001a      	movs	r2, r3
 800828c:	0013      	movs	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	189a      	adds	r2, r3, r2
 8008292:	201f      	movs	r0, #31
 8008294:	183b      	adds	r3, r7, r0
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	18d3      	adds	r3, r2, r3
 800829a:	4a55      	ldr	r2, [pc, #340]	@ (80083f0 <doorDetect+0x20c>)
 800829c:	5cd3      	ldrb	r3, [r2, r3]
 800829e:	2b04      	cmp	r3, #4
 80082a0:	d134      	bne.n	800830c <doorDetect+0x128>
					FlagPuertaX[sizePx * countMPx + Px] = 1;
 80082a2:	4b52      	ldr	r3, [pc, #328]	@ (80083ec <doorDetect+0x208>)
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	001a      	movs	r2, r3
 80082a8:	0013      	movs	r3, r2
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	189a      	adds	r2, r3, r2
 80082ae:	183b      	adds	r3, r7, r0
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	18d3      	adds	r3, r2, r3
 80082b4:	4a4f      	ldr	r2, [pc, #316]	@ (80083f4 <doorDetect+0x210>)
 80082b6:	2101      	movs	r1, #1
 80082b8:	54d1      	strb	r1, [r2, r3]
					FlagPuerta10Times [sizePx*countMPx+Px]++;
 80082ba:	4b4c      	ldr	r3, [pc, #304]	@ (80083ec <doorDetect+0x208>)
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	001a      	movs	r2, r3
 80082c0:	0013      	movs	r3, r2
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	189a      	adds	r2, r3, r2
 80082c6:	183b      	adds	r3, r7, r0
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	18d3      	adds	r3, r2, r3
 80082cc:	4a48      	ldr	r2, [pc, #288]	@ (80083f0 <doorDetect+0x20c>)
 80082ce:	5cd2      	ldrb	r2, [r2, r3]
 80082d0:	3201      	adds	r2, #1
 80082d2:	b2d1      	uxtb	r1, r2
 80082d4:	4a46      	ldr	r2, [pc, #280]	@ (80083f0 <doorDetect+0x20c>)
 80082d6:	54d1      	strb	r1, [r2, r3]
 80082d8:	e018      	b.n	800830c <doorDetect+0x128>
				}
			}
			else{
				FlagPuerta10Times [sizePx*countMPx+Px] = 0;
 80082da:	4b44      	ldr	r3, [pc, #272]	@ (80083ec <doorDetect+0x208>)
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	001a      	movs	r2, r3
 80082e0:	0013      	movs	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	189a      	adds	r2, r3, r2
 80082e6:	201f      	movs	r0, #31
 80082e8:	183b      	adds	r3, r7, r0
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	18d3      	adds	r3, r2, r3
 80082ee:	4a40      	ldr	r2, [pc, #256]	@ (80083f0 <doorDetect+0x20c>)
 80082f0:	2100      	movs	r1, #0
 80082f2:	54d1      	strb	r1, [r2, r3]
				FlagPuertaX[sizePx * countMPx + Px] = 0;
 80082f4:	4b3d      	ldr	r3, [pc, #244]	@ (80083ec <doorDetect+0x208>)
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	001a      	movs	r2, r3
 80082fa:	0013      	movs	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	189a      	adds	r2, r3, r2
 8008300:	183b      	adds	r3, r7, r0
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	18d3      	adds	r3, r2, r3
 8008306:	4a3b      	ldr	r2, [pc, #236]	@ (80083f4 <doorDetect+0x210>)
 8008308:	2100      	movs	r1, #0
 800830a:	54d1      	strb	r1, [r2, r3]
		for(uint8_t Px = 0; Px < sizePx; Px++){
 800830c:	211f      	movs	r1, #31
 800830e:	187b      	adds	r3, r7, r1
 8008310:	781a      	ldrb	r2, [r3, #0]
 8008312:	187b      	adds	r3, r7, r1
 8008314:	3201      	adds	r2, #1
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	231f      	movs	r3, #31
 800831a:	18fb      	adds	r3, r7, r3
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	2b04      	cmp	r3, #4
 8008320:	d981      	bls.n	8008226 <doorDetect+0x42>
			}
		}
		for(uint8_t MPx = 0; MPx < sizeMPx; MPx++){
 8008322:	231e      	movs	r3, #30
 8008324:	18fb      	adds	r3, r7, r3
 8008326:	2200      	movs	r2, #0
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	e013      	b.n	8008354 <doorDetect+0x170>
			 HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[MPx], PFULLDEF_MPx_PIN[MPx], GPIO_PIN_RESET);
 800832c:	241e      	movs	r4, #30
 800832e:	193b      	adds	r3, r7, r4
 8008330:	781a      	ldrb	r2, [r3, #0]
 8008332:	4b31      	ldr	r3, [pc, #196]	@ (80083f8 <doorDetect+0x214>)
 8008334:	0092      	lsls	r2, r2, #2
 8008336:	58d0      	ldr	r0, [r2, r3]
 8008338:	193b      	adds	r3, r7, r4
 800833a:	781a      	ldrb	r2, [r3, #0]
 800833c:	4b2f      	ldr	r3, [pc, #188]	@ (80083fc <doorDetect+0x218>)
 800833e:	0052      	lsls	r2, r2, #1
 8008340:	5ad3      	ldrh	r3, [r2, r3]
 8008342:	2200      	movs	r2, #0
 8008344:	0019      	movs	r1, r3
 8008346:	f00b fa08 	bl	801375a <HAL_GPIO_WritePin>
		for(uint8_t MPx = 0; MPx < sizeMPx; MPx++){
 800834a:	193b      	adds	r3, r7, r4
 800834c:	781a      	ldrb	r2, [r3, #0]
 800834e:	193b      	adds	r3, r7, r4
 8008350:	3201      	adds	r2, #1
 8008352:	701a      	strb	r2, [r3, #0]
 8008354:	231e      	movs	r3, #30
 8008356:	18fb      	adds	r3, r7, r3
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	2b03      	cmp	r3, #3
 800835c:	d9e6      	bls.n	800832c <doorDetect+0x148>
//			  GPIO_InitStruct.Pin = PFULLDEF_MPx_PIN[MPx];
//			  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
//			  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
//			  HAL_GPIO_Init(PFULLDEF_MPx_PORT[MPx], &GPIO_InitStruct);
		}
		countMPx++;
 800835e:	4b23      	ldr	r3, [pc, #140]	@ (80083ec <doorDetect+0x208>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	3301      	adds	r3, #1
 8008364:	b2da      	uxtb	r2, r3
 8008366:	4b21      	ldr	r3, [pc, #132]	@ (80083ec <doorDetect+0x208>)
 8008368:	701a      	strb	r2, [r3, #0]
		if(countMPx >= sizeMPx)
 800836a:	4b20      	ldr	r3, [pc, #128]	@ (80083ec <doorDetect+0x208>)
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	2b03      	cmp	r3, #3
 8008370:	d902      	bls.n	8008378 <doorDetect+0x194>
			countMPx = 0;
 8008372:	4b1e      	ldr	r3, [pc, #120]	@ (80083ec <doorDetect+0x208>)
 8008374:	2200      	movs	r2, #0
 8008376:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[countMPx],PFULLDEF_MPx_PIN[countMPx], GPIO_PIN_SET);
 8008378:	4b1c      	ldr	r3, [pc, #112]	@ (80083ec <doorDetect+0x208>)
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	001a      	movs	r2, r3
 800837e:	4b1e      	ldr	r3, [pc, #120]	@ (80083f8 <doorDetect+0x214>)
 8008380:	0092      	lsls	r2, r2, #2
 8008382:	58d0      	ldr	r0, [r2, r3]
 8008384:	4b19      	ldr	r3, [pc, #100]	@ (80083ec <doorDetect+0x208>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	001a      	movs	r2, r3
 800838a:	4b1c      	ldr	r3, [pc, #112]	@ (80083fc <doorDetect+0x218>)
 800838c:	0052      	lsls	r2, r2, #1
 800838e:	5ad3      	ldrh	r3, [r2, r3]
 8008390:	2201      	movs	r2, #1
 8008392:	0019      	movs	r1, r3
 8008394:	f00b f9e1 	bl	801375a <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pin = PFULLDEF_MPx_PIN[countMPx];
 8008398:	4b14      	ldr	r3, [pc, #80]	@ (80083ec <doorDetect+0x208>)
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	001a      	movs	r2, r3
 800839e:	4b17      	ldr	r3, [pc, #92]	@ (80083fc <doorDetect+0x218>)
 80083a0:	0052      	lsls	r2, r2, #1
 80083a2:	5ad3      	ldrh	r3, [r2, r3]
 80083a4:	001a      	movs	r2, r3
 80083a6:	2108      	movs	r1, #8
 80083a8:	187b      	adds	r3, r7, r1
 80083aa:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80083ac:	187b      	adds	r3, r7, r1
 80083ae:	2201      	movs	r2, #1
 80083b0:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083b2:	187b      	adds	r3, r7, r1
 80083b4:	2200      	movs	r2, #0
 80083b6:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80083b8:	187b      	adds	r3, r7, r1
 80083ba:	2200      	movs	r2, #0
 80083bc:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(PFULLDEF_MPx_PORT[countMPx], &GPIO_InitStruct);
 80083be:	4b0b      	ldr	r3, [pc, #44]	@ (80083ec <doorDetect+0x208>)
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	001a      	movs	r2, r3
 80083c4:	4b0c      	ldr	r3, [pc, #48]	@ (80083f8 <doorDetect+0x214>)
 80083c6:	0092      	lsls	r2, r2, #2
 80083c8:	58d3      	ldr	r3, [r2, r3]
 80083ca:	187a      	adds	r2, r7, r1
 80083cc:	0011      	movs	r1, r2
 80083ce:	0018      	movs	r0, r3
 80083d0:	f00a ff52 	bl	8013278 <HAL_GPIO_Init>
		//HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[MPx],PFULLDEF_MPx_PIN[MPx], GPIO_PIN_RESET);
		//HAL_GPIO_WritePin(PFULLDEF_MPx_PORT[countMPx],PFULLDEF_MPx_PIN[countMPx], GPIO_PIN_SET);

	}
	return;
 80083d4:	46c0      	nop			@ (mov r8, r8)
 80083d6:	46c0      	nop			@ (mov r8, r8)
//				}
//
//			}
//		}
//	}
}
 80083d8:	46bd      	mov	sp, r7
 80083da:	b009      	add	sp, #36	@ 0x24
 80083dc:	bd90      	pop	{r4, r7, pc}
 80083de:	46c0      	nop			@ (mov r8, r8)
 80083e0:	200021b4 	.word	0x200021b4
 80083e4:	200001f8 	.word	0x200001f8
 80083e8:	2000020c 	.word	0x2000020c
 80083ec:	200021b5 	.word	0x200021b5
 80083f0:	200021a0 	.word	0x200021a0
 80083f4:	2000218c 	.word	0x2000218c
 80083f8:	20000218 	.word	0x20000218
 80083fc:	20000228 	.word	0x20000228

08008400 <display>:
_Bool trefst2_aux = 0;




void display (void){
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
    asm ("nop");
 8008406:	46c0      	nop			@ (mov r8, r8)

	if(edorefri == 0x00){
 8008408:	4bc5      	ldr	r3, [pc, #788]	@ (8008720 <display+0x320>)
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d100      	bne.n	8008412 <display+0x12>
 8008410:	e0aa      	b.n	8008568 <display+0x168>

	//;================= INICIO RM_20231106 Agrega mensaje de despliegue bL fijo
	//;Despliega el mensaje bL si esta conectado un dispositivo bL
	//;tiene prioridad sobre el mensaje de nocturno.

	if(flagsBattery[batON]){
 8008412:	4bc4      	ldr	r3, [pc, #784]	@ (8008724 <display+0x324>)
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d114      	bne.n	8008444 <display+0x44>
	//	goto display_00;
	//}

	//btjf    flagsTxControl,#f_statBLE,display_00   ;Esta conectado un dispositivo BLE?
	//btjf		flagsTX2,#2,display_00; Se ha respondido el token BLE alguna vez ?
	if((!flagsTxControl[f_statBLE]) || (!flagsTX2[2]))
 800841a:	4bc3      	ldr	r3, [pc, #780]	@ (8008728 <display+0x328>)
 800841c:	785b      	ldrb	r3, [r3, #1]
 800841e:	2201      	movs	r2, #1
 8008420:	4053      	eors	r3, r2
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	d10f      	bne.n	8008448 <display+0x48>
 8008428:	4bc0      	ldr	r3, [pc, #768]	@ (800872c <display+0x32c>)
 800842a:	789b      	ldrb	r3, [r3, #2]
 800842c:	2201      	movs	r2, #1
 800842e:	4053      	eors	r3, r2
 8008430:	b2db      	uxtb	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	d108      	bne.n	8008448 <display+0x48>
		goto display_00;


	op_menu (0x0B, 0x11);
 8008436:	2111      	movs	r1, #17
 8008438:	200b      	movs	r0, #11
 800843a:	f7ff fa09 	bl	8007850 <op_menu>
	//datdig1 = 0x0B;			//	mov			datdig1,#$0B         ;Despliega bL
	//datdig2 = 0x11;			//	mov			datdig2,#$11         ;/
	datled_clear();
 800843e:	f7ff fa21 	bl	8007884 <datled_clear>
	//BitClear(datled,0);			// bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);			// bres		datled,#1

	goto display_01;
 8008442:	e01f      	b.n	8008484 <display+0x84>
		goto display_00;
 8008444:	46c0      	nop			@ (mov r8, r8)
 8008446:	e000      	b.n	800844a <display+0x4a>
		goto display_00;
 8008448:	46c0      	nop			@ (mov r8, r8)

display_00:
//;================= FIN RM_20231106 Agrega mensaje de despliegue bL fijo
	if (GetRegFlagState(reeEstado1, est1Refri)){									//btjt   eeEstado1,#est1Refri,display_00b   ;Bandera on/off activada? O, no despliegues nada
 800844a:	4bb9      	ldr	r3, [pc, #740]	@ (8008730 <display+0x330>)
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	001a      	movs	r2, r3
 8008450:	2301      	movs	r3, #1
 8008452:	4013      	ands	r3, r2
 8008454:	d106      	bne.n	8008464 <display+0x64>
		goto display_00b;
	}
	op_menu (0x11, 0x10);
 8008456:	2110      	movs	r1, #16
 8008458:	2011      	movs	r0, #17
 800845a:	f7ff f9f9 	bl	8007850 <op_menu>
	//datdig1 = 0x11;		// 	mov			datdig1,#$11         ;Despliega Lo = Off
	//datdig2 = 0x10;		//  mov			datdig2,#$10         ;/
	datled_clear();
 800845e:	f7ff fa11 	bl	8007884 <datled_clear>
 8008462:	e000      	b.n	8008466 <display+0x66>
		goto display_00b;
 8008464:	46c0      	nop			@ (mov r8, r8)
	//BitClear(datled,0);		//	bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);		//	bres		datled,#1

display_00b:
	if (!flagsa[3]){				//btjf    flagsa,#3,display_01   ;Bandera de NOCTURNO activada?
 8008466:	4bb3      	ldr	r3, [pc, #716]	@ (8008734 <display+0x334>)
 8008468:	78db      	ldrb	r3, [r3, #3]
 800846a:	2201      	movs	r2, #1
 800846c:	4053      	eors	r3, r2
 800846e:	b2db      	uxtb	r3, r3
 8008470:	2b00      	cmp	r3, #0
 8008472:	d106      	bne.n	8008482 <display+0x82>
		goto display_01;
	}
	op_menu (0x1F, 0x1D);
 8008474:	211d      	movs	r1, #29
 8008476:	201f      	movs	r0, #31
 8008478:	f7ff f9ea 	bl	8007850 <op_menu>
	//datdig1 = 0x1F;		// mov			datdig1,#$1F         ;Despliega n
	//datdig2 = 0x1D;		// mov			datdig2,#$1D         ;/
	datled_clear();
 800847c:	f7ff fa02 	bl	8007884 <datled_clear>
 8008480:	e000      	b.n	8008484 <display+0x84>
		goto display_01;
 8008482:	46c0      	nop			@ (mov r8, r8)
//;										 Muestra temperatura sensor 3
//;-----------------------------------------------------------------------------------------------
dpys3:

	//ldw			X,timeDpyS3
	if(timeDpyS3 == 0)		//tnzw		X
 8008484:	4bac      	ldr	r3, [pc, #688]	@ (8008738 <display+0x338>)
 8008486:	881b      	ldrh	r3, [r3, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d024      	beq.n	80084d6 <display+0xd6>
		goto finDpys3;	//jreq		finDpys3
	//
	//;los primeros segundos muestra la leyenda SH
	if(timeDpyS3 < 1150) 		//cpw			X,#1150
 800848c:	4baa      	ldr	r3, [pc, #680]	@ (8008738 <display+0x338>)
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	4aaa      	ldr	r2, [pc, #680]	@ (800873c <display+0x33c>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d908      	bls.n	80084a8 <display+0xa8>
		goto dpys3_01;			//jrult		dpys3_01
	datdig1 = 0x5;				//mov			datdig1,#$05         ;Despliega S
 8008496:	4baa      	ldr	r3, [pc, #680]	@ (8008740 <display+0x340>)
 8008498:	2205      	movs	r2, #5
 800849a:	701a      	strb	r2, [r3, #0]
	datdig2 = 0x13;				//mov			datdig2,#$13         ;Despliega H
 800849c:	4ba9      	ldr	r3, [pc, #676]	@ (8008744 <display+0x344>)
 800849e:	2213      	movs	r2, #19
 80084a0:	701a      	strb	r2, [r3, #0]
	//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//bres		datled,#1
	datled_clear();
 80084a2:	f7ff f9ef 	bl	8007884 <datled_clear>
 80084a6:	e000      	b.n	80084aa <display+0xaa>
		goto dpys3_01;			//jrult		dpys3_01
 80084a8:	46c0      	nop			@ (mov r8, r8)

dpys3_01:
	//;los ultimos segundos muestra la leyenda tr
	if(timeDpyS3 > 200)			//cpw			X,#200
 80084aa:	4ba3      	ldr	r3, [pc, #652]	@ (8008738 <display+0x338>)
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80084b0:	d808      	bhi.n	80084c4 <display+0xc4>
		goto dpys3_02;			//jrugt		dpys3_02
	datdig1 = 0x20;				//mov			datdig1,#$20         ;Despliega t
 80084b2:	4ba3      	ldr	r3, [pc, #652]	@ (8008740 <display+0x340>)
 80084b4:	2220      	movs	r2, #32
 80084b6:	701a      	strb	r2, [r3, #0]
	datdig2 = 0x28;				//mov			datdig2,#$28         ;Despliega r
 80084b8:	4ba2      	ldr	r3, [pc, #648]	@ (8008744 <display+0x344>)
 80084ba:	2228      	movs	r2, #40	@ 0x28
 80084bc:	701a      	strb	r2, [r3, #0]
	//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//bres		datled,#1
	datled_clear();
 80084be:	f7ff f9e1 	bl	8007884 <datled_clear>
 80084c2:	e000      	b.n	80084c6 <display+0xc6>
		goto dpys3_02;			//jrugt		dpys3_02
 80084c4:	46c0      	nop			@ (mov r8, r8)
dpys3_02:
//
//;apaga el display aprox cada 640ms
	//ld			a,xl
	//ld			wreg,a
	if(!GetRegFlagState(timeDpyS3, 6))//btjf		wreg,#6,finDpys3
 80084c6:	4b9c      	ldr	r3, [pc, #624]	@ (8008738 <display+0x338>)
 80084c8:	881b      	ldrh	r3, [r3, #0]
 80084ca:	001a      	movs	r2, r3
 80084cc:	2340      	movs	r3, #64	@ 0x40
 80084ce:	4013      	ands	r3, r2
 80084d0:	d000      	beq.n	80084d4 <display+0xd4>
 80084d2:	e095      	b.n	8008600 <display+0x200>
		goto finDpys3;
 80084d4:	e000      	b.n	80084d8 <display+0xd8>
		goto finDpys3;	//jreq		finDpys3
 80084d6:	46c0      	nop			@ (mov r8, r8)
//;-----------------------------------------------------------------------------------------------

	//;salto solo para pruebas
	//;jra			display_02

	if(cntMsgCmd == 0 ){  //ld	A,cntMsgCmd;//cp A,#$00 ------ if(cntMsgCmd ==  0 )******???
 80084d8:	4b9b      	ldr	r3, [pc, #620]	@ (8008748 <display+0x348>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d045      	beq.n	800856c <display+0x16c>
		goto display_02;//jreq		display_02;
	}
	if(cntMsgCmd >= 200){//cp			A,#200; jruge		dpy03; cp	A,#50;---- if(cntMsgCmd <= 200)
 80084e0:	4b99      	ldr	r3, [pc, #612]	@ (8008748 <display+0x348>)
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	2bc7      	cmp	r3, #199	@ 0xc7
 80084e6:	d900      	bls.n	80084ea <display+0xea>
 80084e8:	e08c      	b.n	8008604 <display+0x204>
		goto dpy03; //************** ?
	}
	if(cntMsgCmd < 50){   //cp	A,#50; //jrult dpy03;
 80084ea:	4b97      	ldr	r3, [pc, #604]	@ (8008748 <display+0x348>)
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	2b31      	cmp	r3, #49	@ 0x31
 80084f0:	d800      	bhi.n	80084f4 <display+0xf4>
 80084f2:	e089      	b.n	8008608 <display+0x208>
		goto dpy03;
	}

	//; Mensajes a mostrar
	datled_clear();
 80084f4:	f7ff f9c6 	bl	8007884 <datled_clear>
	//BitClear(datled,0);			//bres		datled,#0						;	/ Apaga el signo y punto decimal
	//BitClear(datled,1);			//bres		datled,#1


	if (numMsg != 1){  //cp numMsg,#1
 80084f8:	4b94      	ldr	r3, [pc, #592]	@ (800874c <display+0x34c>)
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d110      	bne.n	8008522 <display+0x122>
		goto askMsg2; //jrne		askMsg2
	}

msg1:
 8008500:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x11, 0x10);
 8008502:	2110      	movs	r1, #16
 8008504:	2011      	movs	r0, #17
 8008506:	f7ff f9a3 	bl	8007850 <op_menu>
	//datdig1 = 0x11;//mov			datdig1,#$11
	//datdig2 = 0x10;//mov			datdig2,#$10         ;/
	if(!GetRegFlagState(reeEstado1, est1Refri)){//btjf		eeEstado1,#est1Refri,msg1_01 ***********
 800850a:	4b89      	ldr	r3, [pc, #548]	@ (8008730 <display+0x330>)
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	001a      	movs	r2, r3
 8008510:	2301      	movs	r3, #1
 8008512:	4013      	ands	r3, r2
 8008514:	d003      	beq.n	800851e <display+0x11e>
		goto msg1_01;
	}
	datled[sign] = 1;		   //datled = sign; //bset		datled,#sign;
 8008516:	4b8e      	ldr	r3, [pc, #568]	@ (8008750 <display+0x350>)
 8008518:	2201      	movs	r2, #1
 800851a:	705a      	strb	r2, [r3, #1]

msg1_01:
	goto dpy07; //jra			dpy07
 800851c:	e08d      	b.n	800863a <display+0x23a>
		goto msg1_01;
 800851e:	46c0      	nop			@ (mov r8, r8)
	goto dpy07; //jra			dpy07
 8008520:	e08b      	b.n	800863a <display+0x23a>
		goto askMsg2; //jrne		askMsg2
 8008522:	46c0      	nop			@ (mov r8, r8)

askMsg2:
	if(numMsg != 2){ //cp  a,#2 *******************?
 8008524:	4b89      	ldr	r3, [pc, #548]	@ (800874c <display+0x34c>)
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	2b02      	cmp	r3, #2
 800852a:	d110      	bne.n	800854e <display+0x14e>
		goto askMsg3; //jrne		askMsg3
	}

msg2:
 800852c:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x11, 0x0A);		// Se modifica CTOFF
 800852e:	210a      	movs	r1, #10
 8008530:	2011      	movs	r0, #17
 8008532:	f7ff f98d 	bl	8007850 <op_menu>
	//datdig1 = 0x11; //mov  datdig1,#$11
	//datdig2 = 0x0A;//mov			datdig2,#$01
	if(GetRegFlagState(reeEstado1, est1Lamp)){//btjf		eeEstado1,#est1Lamp,msg2_01
 8008536:	4b7e      	ldr	r3, [pc, #504]	@ (8008730 <display+0x330>)
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	001a      	movs	r2, r3
 800853c:	2304      	movs	r3, #4
 800853e:	4013      	ands	r3, r2
 8008540:	d103      	bne.n	800854a <display+0x14a>
		goto	msg2_01;
	}
	//datdig2 = 0x02;//mov datdig2,#$02
	//Modificacion CTOFF
	//BitSet(datdig2 , sign); // bset		datled,#sign;					enciende signo
	datled[sign] = 1;
 8008542:	4b83      	ldr	r3, [pc, #524]	@ (8008750 <display+0x350>)
 8008544:	2201      	movs	r2, #1
 8008546:	705a      	strb	r2, [r3, #1]

msg2_01:
	goto dpy07;		// jra dpy07
 8008548:	e077      	b.n	800863a <display+0x23a>
		goto	msg2_01;
 800854a:	46c0      	nop			@ (mov r8, r8)
	goto dpy07;		// jra dpy07
 800854c:	e075      	b.n	800863a <display+0x23a>
		goto askMsg3; //jrne		askMsg3
 800854e:	46c0      	nop			@ (mov r8, r8)

askMsg4:
	/*
	 * Se Modifica CTOFF
	 */
	if(numMsg  != 4){//a,#3
 8008550:	4b7e      	ldr	r3, [pc, #504]	@ (800874c <display+0x34c>)
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	2b04      	cmp	r3, #4
 8008556:	d105      	bne.n	8008564 <display+0x164>
		goto askMsg5;  //jrne askMsg4
	}

msg4:
 8008558:	46c0      	nop			@ (mov r8, r8)
	op_menu (0x1F, 0x1D);
 800855a:	211d      	movs	r1, #29
 800855c:	201f      	movs	r0, #31
 800855e:	f7ff f977 	bl	8007850 <op_menu>
	//datdig1 = 0x11;//mov			datdig1,#$11
	//datdig2 = 0x00;//mov			datdig2,#$00

//msg4_01:
	goto dpy07;//jra dpy07
 8008562:	e06a      	b.n	800863a <display+0x23a>
		goto askMsg5;  //jrne askMsg4
 8008564:	46c0      	nop			@ (mov r8, r8)

askMsg5:
	goto dpy07;
 8008566:	e068      	b.n	800863a <display+0x23a>
		goto display_02;
 8008568:	46c0      	nop			@ (mov r8, r8)
 800856a:	e000      	b.n	800856e <display+0x16e>
		goto display_02;//jreq		display_02;
 800856c:	46c0      	nop			@ (mov r8, r8)


display_02:
//-------------------------------------------------------------------------------------------------

	prog_param();
 800856e:	f7fd fa89 	bl	8005a84 <prog_param>

//-----------------------------*************
    if(edorefri == 1){
 8008572:	4b6b      	ldr	r3, [pc, #428]	@ (8008720 <display+0x320>)
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b01      	cmp	r3, #1
 8008578:	d017      	beq.n	80085aa <display+0x1aa>
    	goto display_norm3; //jreq		display_norm3;
    }
    if(fauto[7] == 0 ){//btjf		fauto,#7,display_norm3 ********************
 800857a:	4b76      	ldr	r3, [pc, #472]	@ (8008754 <display+0x354>)
 800857c:	79db      	ldrb	r3, [r3, #7]
 800857e:	2201      	movs	r2, #1
 8008580:	4053      	eors	r3, r2
 8008582:	b2db      	uxtb	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	d112      	bne.n	80085ae <display+0x1ae>
    	goto display_norm3;
    }
    op_menu (0x0A, 0x0A);
 8008588:	210a      	movs	r1, #10
 800858a:	200a      	movs	r0, #10
 800858c:	f7ff f960 	bl	8007850 <op_menu>
    //datdig1 = 0x0A;		//mov			datdig1,#$0A
    //datdig2 = 0x0A;		//mov			datdig2,#$0A
    if (cntblkh & 0x40){//btjt		cntblkl,#6,blk_aa;  ******************
 8008590:	4b71      	ldr	r3, [pc, #452]	@ (8008758 <display+0x358>)
 8008592:	881b      	ldrh	r3, [r3, #0]
 8008594:	001a      	movs	r2, r3
 8008596:	2340      	movs	r3, #64	@ 0x40
 8008598:	4013      	ands	r3, r2
 800859a:	d104      	bne.n	80085a6 <display+0x1a6>
    	goto blk_aa;
    }
    op_menu (0x1F, 0x1F);
 800859c:	211f      	movs	r1, #31
 800859e:	201f      	movs	r0, #31
 80085a0:	f7ff f956 	bl	8007850 <op_menu>
    //datdig1 = 0x1F; //mov			datdig1,#$1F;
    //datdig2 = 0x1F;  //mov			datdig2,#$1F;

blk_aa:
   goto dpy07; //jra dpy07
 80085a4:	e049      	b.n	800863a <display+0x23a>
    	goto blk_aa;
 80085a6:	46c0      	nop			@ (mov r8, r8)
   goto dpy07; //jra dpy07
 80085a8:	e047      	b.n	800863a <display+0x23a>
    	goto display_norm3; //jreq		display_norm3;
 80085aa:	46c0      	nop			@ (mov r8, r8)
 80085ac:	e000      	b.n	80085b0 <display+0x1b0>
    	goto display_norm3;
 80085ae:	46c0      	nop			@ (mov r8, r8)

display_norm3:

      if(!flagsa[arran]){ //btjf		flagsa,#arran,display_j00 ***************************
 80085b0:	4b60      	ldr	r3, [pc, #384]	@ (8008734 <display+0x334>)
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	2201      	movs	r2, #1
 80085b6:	4053      	eors	r3, r2
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d02e      	beq.n	800861c <display+0x21c>
    	  goto display_j00;
 80085be:	46c0      	nop			@ (mov r8, r8)
      }//
      goto dpy06;//jra dpy06;

display_j00:

      if(cntdpysp == 0){//A,cntdpysp; cp A,#$00;
 80085c0:	4b66      	ldr	r3, [pc, #408]	@ (800875c <display+0x35c>)
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d019      	beq.n	80085fc <display+0x1fc>
    	  goto dpy02;//jreq		dpy02;
      }
      if(cntdpysp >= 200){//cp			A,#200;
 80085c8:	4b64      	ldr	r3, [pc, #400]	@ (800875c <display+0x35c>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80085ce:	d81d      	bhi.n	800860c <display+0x20c>
    	  goto dpy03;//jruge		dpy03;
      }
      if(cntdpysp < 150){//cp			A,#150;
 80085d0:	4b62      	ldr	r3, [pc, #392]	@ (800875c <display+0x35c>)
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	2b95      	cmp	r3, #149	@ 0x95
 80085d6:	d902      	bls.n	80085de <display+0x1de>
    	  goto dpydif;//jrult dpydif
      }
          sp_dpy();				//	call sp_dpy;     ************CAAAAALLLLLLL**************************
 80085d8:	f7fe f84c 	bl	8006674 <sp_dpy>
      	  goto dpy07;
 80085dc:	e02d      	b.n	800863a <display+0x23a>
    	  goto dpydif;//jrult dpydif
 80085de:	46c0      	nop			@ (mov r8, r8)
dpydif:
     if(cntdpysp >= 100){//A,#100;
 80085e0:	4b5e      	ldr	r3, [pc, #376]	@ (800875c <display+0x35c>)
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b63      	cmp	r3, #99	@ 0x63
 80085e6:	d813      	bhi.n	8008610 <display+0x210>
    	 goto dpy03;//jruge		dpy03;
     }
     if(cntdpysp < 50 ){
 80085e8:	4b5c      	ldr	r3, [pc, #368]	@ (800875c <display+0x35c>)
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	2b31      	cmp	r3, #49	@ 0x31
 80085ee:	d911      	bls.n	8008614 <display+0x214>
    	 goto dpy03;//jrult		dpy03;
     }
     dif_dpy();	 		/// Despliega el Diferencial que este operando
 80085f0:	f7fe f84c 	bl	800668c <dif_dpy>
     datled[1] = 0;		//bres		datled,#1
 80085f4:	4b56      	ldr	r3, [pc, #344]	@ (8008750 <display+0x350>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	705a      	strb	r2, [r3, #1]
     goto dpy07;//jra			dpy07;
 80085fa:	e01e      	b.n	800863a <display+0x23a>
    	  goto dpy02;//jreq		dpy02;
 80085fc:	46c0      	nop			@ (mov r8, r8)

dpy02:
	goto dpy06;//jra dpy06
 80085fe:	e00e      	b.n	800861e <display+0x21e>
	goto dpy03;	//jra			dpy03
 8008600:	46c0      	nop			@ (mov r8, r8)
 8008602:	e008      	b.n	8008616 <display+0x216>
		goto dpy03; //************** ?
 8008604:	46c0      	nop			@ (mov r8, r8)
 8008606:	e006      	b.n	8008616 <display+0x216>
		goto dpy03;
 8008608:	46c0      	nop			@ (mov r8, r8)
 800860a:	e004      	b.n	8008616 <display+0x216>
    	  goto dpy03;//jruge		dpy03;
 800860c:	46c0      	nop			@ (mov r8, r8)
 800860e:	e002      	b.n	8008616 <display+0x216>
    	 goto dpy03;//jruge		dpy03;
 8008610:	46c0      	nop			@ (mov r8, r8)
 8008612:	e000      	b.n	8008616 <display+0x216>
    	 goto dpy03;//jrult		dpy03;
 8008614:	46c0      	nop			@ (mov r8, r8)



dpy03:

	offdpy();		//call offdpy ********CAAAAALLLLLL****************************
 8008616:	f7fe fc6b 	bl	8006ef0 <offdpy>

display_j02:
    goto dpy07;//jra dpy07
 800861a:	e00e      	b.n	800863a <display+0x23a>
      goto dpy06;//jra dpy06;
 800861c:	46c0      	nop			@ (mov r8, r8)

dpy06:
   if(fauto[3]){//btjt		fauto,#3,dpy07  *******************************
 800861e:	4b4d      	ldr	r3, [pc, #308]	@ (8008754 <display+0x354>)
 8008620:	78db      	ldrb	r3, [r3, #3]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d106      	bne.n	8008634 <display+0x234>
	   goto dpy07;
   }
   if(flagsb[f_prog]){//btjt		flagsb,#f_prog,dpy07; *******************************
 8008626:	4b4e      	ldr	r3, [pc, #312]	@ (8008760 <display+0x360>)
 8008628:	785b      	ldrb	r3, [r3, #1]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d104      	bne.n	8008638 <display+0x238>
	   goto dpy07;
   }

   fallas();	/// *** Revisa si hay que indicar fallas
 800862e:	f7fe fa4d 	bl	8006acc <fallas>
 8008632:	e002      	b.n	800863a <display+0x23a>
	   goto dpy07;
 8008634:	46c0      	nop			@ (mov r8, r8)
 8008636:	e000      	b.n	800863a <display+0x23a>
	   goto dpy07;
 8008638:	46c0      	nop			@ (mov r8, r8)

dpy07:


		Display_1 = dpytab[datdig1];		// Apunta al dato correspondiente
 800863a:	4b41      	ldr	r3, [pc, #260]	@ (8008740 <display+0x340>)
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	001a      	movs	r2, r3
 8008640:	4b48      	ldr	r3, [pc, #288]	@ (8008764 <display+0x364>)
 8008642:	5c9a      	ldrb	r2, [r3, r2]
 8008644:	4b48      	ldr	r3, [pc, #288]	@ (8008768 <display+0x368>)
 8008646:	701a      	strb	r2, [r3, #0]
		Display_2 = dpytab[datdig2];		// Apunta al dato correspondiente
 8008648:	4b3e      	ldr	r3, [pc, #248]	@ (8008744 <display+0x344>)
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	001a      	movs	r2, r3
 800864e:	4b45      	ldr	r3, [pc, #276]	@ (8008764 <display+0x364>)
 8008650:	5c9a      	ldrb	r2, [r3, r2]
 8008652:	4b46      	ldr	r3, [pc, #280]	@ (800876c <display+0x36c>)
 8008654:	701a      	strb	r2, [r3, #0]

//;-------------------------------------------------------------------------------
//;--------------------------------  Acciones a realizar con el BUZZER
buzzer:
		//++++++++++++++++++++++++++++++++++++++++++++++
		trefst_aux = 0;
 8008656:	4b46      	ldr	r3, [pc, #280]	@ (8008770 <display+0x370>)
 8008658:	2200      	movs	r2, #0
 800865a:	701a      	strb	r2, [r3, #0]
		trefst2_aux = 0;
 800865c:	4b45      	ldr	r3, [pc, #276]	@ (8008774 <display+0x374>)
 800865e:	2200      	movs	r2, #0
 8008660:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 8008662:	230f      	movs	r3, #15
 8008664:	18fb      	adds	r3, r7, r3
 8008666:	2200      	movs	r2, #0
 8008668:	701a      	strb	r2, [r3, #0]
 800866a:	e01f      	b.n	80086ac <display+0x2ac>
			trefst_aux |= trefst[k];
 800866c:	210f      	movs	r1, #15
 800866e:	187b      	adds	r3, r7, r1
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	4a41      	ldr	r2, [pc, #260]	@ (8008778 <display+0x378>)
 8008674:	5cd2      	ldrb	r2, [r2, r3]
 8008676:	4b3e      	ldr	r3, [pc, #248]	@ (8008770 <display+0x370>)
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	4313      	orrs	r3, r2
 800867c:	b2db      	uxtb	r3, r3
 800867e:	1e5a      	subs	r2, r3, #1
 8008680:	4193      	sbcs	r3, r2
 8008682:	b2da      	uxtb	r2, r3
 8008684:	4b3a      	ldr	r3, [pc, #232]	@ (8008770 <display+0x370>)
 8008686:	701a      	strb	r2, [r3, #0]
			trefst2_aux |= trefst2[k];
 8008688:	187b      	adds	r3, r7, r1
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	4a3b      	ldr	r2, [pc, #236]	@ (800877c <display+0x37c>)
 800868e:	5cd2      	ldrb	r2, [r2, r3]
 8008690:	4b38      	ldr	r3, [pc, #224]	@ (8008774 <display+0x374>)
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	4313      	orrs	r3, r2
 8008696:	b2db      	uxtb	r3, r3
 8008698:	1e5a      	subs	r2, r3, #1
 800869a:	4193      	sbcs	r3, r2
 800869c:	b2da      	uxtb	r2, r3
 800869e:	4b35      	ldr	r3, [pc, #212]	@ (8008774 <display+0x374>)
 80086a0:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 80086a2:	187b      	adds	r3, r7, r1
 80086a4:	781a      	ldrb	r2, [r3, #0]
 80086a6:	187b      	adds	r3, r7, r1
 80086a8:	3201      	adds	r2, #1
 80086aa:	701a      	strb	r2, [r3, #0]
 80086ac:	230f      	movs	r3, #15
 80086ae:	18fb      	adds	r3, r7, r3
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2b07      	cmp	r3, #7
 80086b4:	d9da      	bls.n	800866c <display+0x26c>
		}

		if(trefst_aux)
 80086b6:	4b2e      	ldr	r3, [pc, #184]	@ (8008770 <display+0x370>)
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d107      	bne.n	80086ce <display+0x2ce>
			goto ask_snooze;
		if(trefst2_aux)
 80086be:	4b2d      	ldr	r3, [pc, #180]	@ (8008774 <display+0x374>)
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d105      	bne.n	80086d2 <display+0x2d2>
			goto ask_snooze;

        // silencioAlarmL = 0;//clr	silencioAlarmL
        silencioAlarmH = 0;//clr	silencioAlarmH
 80086c6:	4b2e      	ldr	r3, [pc, #184]	@ (8008780 <display+0x380>)
 80086c8:	2200      	movs	r2, #0
 80086ca:	801a      	strh	r2, [r3, #0]
        goto noLoadSnooze;//jra	noLoadSnooze
 80086cc:	e00d      	b.n	80086ea <display+0x2ea>
			goto ask_snooze;
 80086ce:	46c0      	nop			@ (mov r8, r8)
 80086d0:	e000      	b.n	80086d4 <display+0x2d4>
			goto ask_snooze;
 80086d2:	46c0      	nop			@ (mov r8, r8)

ask_snooze:
		if(!botonst[b1_f1]) { //btjf botonst,#b1_f1,noLoadSnooze ///???????????
 80086d4:	4b2b      	ldr	r3, [pc, #172]	@ (8008784 <display+0x384>)
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	2201      	movs	r2, #1
 80086da:	4053      	eors	r3, r2
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d102      	bne.n	80086e8 <display+0x2e8>
			goto noLoadSnooze;
		}
		ld_alarmDelay();	  //call  ld_alarmDelay  ************************CAAAAAALLLLL**********************
 80086e2:	f7fe fd8f 	bl	8007204 <ld_alarmDelay>
 80086e6:	e000      	b.n	80086ea <display+0x2ea>
			goto noLoadSnooze;
 80086e8:	46c0      	nop			@ (mov r8, r8)

noLoadSnooze:
		if(silencioAlarmH == 0){      // Ya termin el tiempo de snooze?
 80086ea:	4b25      	ldr	r3, [pc, #148]	@ (8008780 <display+0x380>)
 80086ec:	881b      	ldrh	r3, [r3, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d003      	beq.n	80086fa <display+0x2fa>
			goto no_snooze;//jreq no_snooze
		}
		flagsBuzzer[0] = 1; 	 //bres	flagsBuzzer,#0;
 80086f2:	4b25      	ldr	r3, [pc, #148]	@ (8008788 <display+0x388>)
 80086f4:	2201      	movs	r2, #1
 80086f6:	701a      	strb	r2, [r3, #0]
 80086f8:	e000      	b.n	80086fc <display+0x2fc>
			goto no_snooze;//jreq no_snooze
 80086fa:	46c0      	nop			@ (mov r8, r8)

no_snooze:

		if(timeBuzzOn == 0){  //tnz timeBuzzOn*******************************
 80086fc:	4b23      	ldr	r3, [pc, #140]	@ (800878c <display+0x38c>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d049      	beq.n	8008798 <display+0x398>
			goto noBtnBuzz; //jreq noBtnBuzz
		}
		if( flagsBuzzer[1] ){//btjt flagsBuzzer,#1,jp_termina_buzzer  ******?
 8008704:	4b20      	ldr	r3, [pc, #128]	@ (8008788 <display+0x388>)
 8008706:	785b      	ldrb	r3, [r3, #1]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d143      	bne.n	8008794 <display+0x394>
			goto jp_termina_buzzer;
		}
		// waux = 227;//mov     waux,#%11100011
		//mov     BEEP_CSR2,waux *****************************************BEEP_CSR2 no esta********
		HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM
 800870c:	4b20      	ldr	r3, [pc, #128]	@ (8008790 <display+0x390>)
 800870e:	2104      	movs	r1, #4
 8008710:	0018      	movs	r0, r3
 8008712:	f00f fdd3 	bl	80182bc <HAL_TIM_PWM_Start>
		flagsBuzzer[1] = 1;		//bset		flagsBuzzer,#1
 8008716:	4b1c      	ldr	r3, [pc, #112]	@ (8008788 <display+0x388>)
 8008718:	2201      	movs	r2, #1
 800871a:	705a      	strb	r2, [r3, #1]
jp_termina_buzzer:
		goto termina_buzzer;//jra termina_buzzer
 800871c:	e15e      	b.n	80089dc <display+0x5dc>
 800871e:	46c0      	nop			@ (mov r8, r8)
 8008720:	20000bb4 	.word	0x20000bb4
 8008724:	20002170 	.word	0x20002170
 8008728:	200021c4 	.word	0x200021c4
 800872c:	20002000 	.word	0x20002000
 8008730:	200001ba 	.word	0x200001ba
 8008734:	20000b94 	.word	0x20000b94
 8008738:	200021c0 	.word	0x200021c0
 800873c:	0000047d 	.word	0x0000047d
 8008740:	20000b6c 	.word	0x20000b6c
 8008744:	20000b6b 	.word	0x20000b6b
 8008748:	2000211c 	.word	0x2000211c
 800874c:	2000211d 	.word	0x2000211d
 8008750:	20000bac 	.word	0x20000bac
 8008754:	20000bf4 	.word	0x20000bf4
 8008758:	20000b68 	.word	0x20000b68
 800875c:	20000bde 	.word	0x20000bde
 8008760:	20000c04 	.word	0x20000c04
 8008764:	2000000c 	.word	0x2000000c
 8008768:	20000c99 	.word	0x20000c99
 800876c:	20000c9a 	.word	0x20000c9a
 8008770:	200003ed 	.word	0x200003ed
 8008774:	200003ee 	.word	0x200003ee
 8008778:	20000ba4 	.word	0x20000ba4
 800877c:	20000b9c 	.word	0x20000b9c
 8008780:	2000205c 	.word	0x2000205c
 8008784:	20000bb8 	.word	0x20000bb8
 8008788:	20002054 	.word	0x20002054
 800878c:	20002159 	.word	0x20002159
 8008790:	20000594 	.word	0x20000594
			goto jp_termina_buzzer;
 8008794:	46c0      	nop			@ (mov r8, r8)
		goto termina_buzzer;//jra termina_buzzer
 8008796:	e121      	b.n	80089dc <display+0x5dc>
			goto noBtnBuzz; //jreq noBtnBuzz
 8008798:	46c0      	nop			@ (mov r8, r8)

noBtnBuzz:
		if(!flagsBuzzer[1]){//btjf flagsBuzzer,#1,noBtnBuzz_01
 800879a:	4bcb      	ldr	r3, [pc, #812]	@ (8008ac8 <display+0x6c8>)
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	2201      	movs	r2, #1
 80087a0:	4053      	eors	r3, r2
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d116      	bne.n	80087d6 <display+0x3d6>
			goto noBtnBuzz_01;
		}
		ban_buzzer[0] = 0; //bres    ban_buzzer,#0
 80087a8:	4bc8      	ldr	r3, [pc, #800]	@ (8008acc <display+0x6cc>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	701a      	strb	r2, [r3, #0]
		edo_buzzer = 0;//mov     edo_buzzer,#0
 80087ae:	4bc8      	ldr	r3, [pc, #800]	@ (8008ad0 <display+0x6d0>)
 80087b0:	2200      	movs	r2, #0
 80087b2:	701a      	strb	r2, [r3, #0]
		//mov   	BEEP_CSR2,#%00000011	;BEEP Control/Status Register DESACTIVADO
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 80087b4:	4bc7      	ldr	r3, [pc, #796]	@ (8008ad4 <display+0x6d4>)
 80087b6:	2104      	movs	r1, #4
 80087b8:	0018      	movs	r0, r3
 80087ba:	f00f fe61 	bl	8018480 <HAL_TIM_PWM_Stop>
		dms_extra[f_buzzDpy] = 0;
 80087be:	4bc6      	ldr	r3, [pc, #792]	@ (8008ad8 <display+0x6d8>)
 80087c0:	2200      	movs	r2, #0
 80087c2:	701a      	strb	r2, [r3, #0]
		//ldw     X,cnt_gen_ms
		//addw    X,#5000
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 5000;
 80087c4:	4bc5      	ldr	r3, [pc, #788]	@ (8008adc <display+0x6dc>)
 80087c6:	881b      	ldrh	r3, [r3, #0]
 80087c8:	4ac5      	ldr	r2, [pc, #788]	@ (8008ae0 <display+0x6e0>)
 80087ca:	4694      	mov	ip, r2
 80087cc:	4463      	add	r3, ip
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	4bc4      	ldr	r3, [pc, #784]	@ (8008ae4 <display+0x6e4>)
 80087d2:	801a      	strh	r2, [r3, #0]
 80087d4:	e000      	b.n	80087d8 <display+0x3d8>
			goto noBtnBuzz_01;
 80087d6:	46c0      	nop			@ (mov r8, r8)

noBtnBuzz_01:
		flagsBuzzer[1] = 0;//bres flagsBuzzer,#1
 80087d8:	4bbb      	ldr	r3, [pc, #748]	@ (8008ac8 <display+0x6c8>)
 80087da:	2200      	movs	r2, #0
 80087dc:	705a      	strb	r2, [r3, #1]

		if(flagsBuzzer[0]){//btjt flagsBuzzer,#0,buzzer_0
 80087de:	4bba      	ldr	r3, [pc, #744]	@ (8008ac8 <display+0x6c8>)
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d114      	bne.n	8008810 <display+0x410>
			goto buzzer_0;
		}
		ban_buzzer[0] = 0;//bres    ban_buzzer,#0
 80087e6:	4bb9      	ldr	r3, [pc, #740]	@ (8008acc <display+0x6cc>)
 80087e8:	2200      	movs	r2, #0
 80087ea:	701a      	strb	r2, [r3, #0]
		edo_buzzer = 0;//mov     edo_buzzer,#0
 80087ec:	4bb8      	ldr	r3, [pc, #736]	@ (8008ad0 <display+0x6d0>)
 80087ee:	2200      	movs	r2, #0
 80087f0:	701a      	strb	r2, [r3, #0]
		//mov   	BEEP_CSR2,#%00000011 ****************************BEEP_CSR2 no esta******
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 80087f2:	4bb8      	ldr	r3, [pc, #736]	@ (8008ad4 <display+0x6d4>)
 80087f4:	2104      	movs	r1, #4
 80087f6:	0018      	movs	r0, r3
 80087f8:	f00f fe42 	bl	8018480 <HAL_TIM_PWM_Stop>
		dms_extra[f_buzzDpy] = 0;
 80087fc:	4bb6      	ldr	r3, [pc, #728]	@ (8008ad8 <display+0x6d8>)
 80087fe:	2200      	movs	r2, #0
 8008800:	701a      	strb	r2, [r3, #0]
		//ldw     X,cnt_gen_ms
		//addw    X,#100
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 100;
 8008802:	4bb6      	ldr	r3, [pc, #728]	@ (8008adc <display+0x6dc>)
 8008804:	881b      	ldrh	r3, [r3, #0]
 8008806:	3364      	adds	r3, #100	@ 0x64
 8008808:	b29a      	uxth	r2, r3
 800880a:	4bb6      	ldr	r3, [pc, #728]	@ (8008ae4 <display+0x6e4>)
 800880c:	801a      	strh	r2, [r3, #0]

		goto realiza_multiplexeo;//jp      realiza_multiplexeo
 800880e:	e0e5      	b.n	80089dc <display+0x5dc>
			goto buzzer_0;
 8008810:	46c0      	nop			@ (mov r8, r8)

//                	 goto buzzer_0;
buzzer_0:
		edo_buzzer = 1;//edo_buzzer = 1;
 8008812:	4baf      	ldr	r3, [pc, #700]	@ (8008ad0 <display+0x6d0>)
 8008814:	2201      	movs	r2, #1
 8008816:	701a      	strb	r2, [r3, #0]

		if(!trefst[f_hv]){// btjf		trefst,#f_hv,buzzer_activado_04
 8008818:	4bb3      	ldr	r3, [pc, #716]	@ (8008ae8 <display+0x6e8>)
 800881a:	79db      	ldrb	r3, [r3, #7]
 800881c:	2201      	movs	r2, #1
 800881e:	4053      	eors	r3, r2
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d103      	bne.n	800882e <display+0x42e>
			goto buzzer_activado_04;
		}
		edo_buzzer = 2;//mov     edo_buzzer,#2
 8008826:	4baa      	ldr	r3, [pc, #680]	@ (8008ad0 <display+0x6d0>)
 8008828:	2202      	movs	r2, #2
 800882a:	701a      	strb	r2, [r3, #0]
 800882c:	e000      	b.n	8008830 <display+0x430>
			goto buzzer_activado_04;
 800882e:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_04:
		if(!trefst[f_lv]){//btjf		trefst,#f_lv,buzzer_activado_05
 8008830:	4bad      	ldr	r3, [pc, #692]	@ (8008ae8 <display+0x6e8>)
 8008832:	799b      	ldrb	r3, [r3, #6]
 8008834:	2201      	movs	r2, #1
 8008836:	4053      	eors	r3, r2
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d103      	bne.n	8008846 <display+0x446>
			goto buzzer_activado_05;
		}
		edo_buzzer = 2;//mov     edo_buzzer,#2
 800883e:	4ba4      	ldr	r3, [pc, #656]	@ (8008ad0 <display+0x6d0>)
 8008840:	2202      	movs	r2, #2
 8008842:	701a      	strb	r2, [r3, #0]
 8008844:	e000      	b.n	8008848 <display+0x448>
			goto buzzer_activado_05;
 8008846:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_05:
		//ld			A,trefst
		//and			A,#%00111111
		//cp			A,#0
		uint8_t trefst_aux_ = 0;
 8008848:	230e      	movs	r3, #14
 800884a:	18fb      	adds	r3, r7, r3
 800884c:	2200      	movs	r2, #0
 800884e:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 8008850:	230d      	movs	r3, #13
 8008852:	18fb      	adds	r3, r7, r3
 8008854:	2200      	movs	r2, #0
 8008856:	701a      	strb	r2, [r3, #0]
 8008858:	e015      	b.n	8008886 <display+0x486>
			trefst_aux_ |= (uint8_t) (trefst[k]<<k);
 800885a:	200d      	movs	r0, #13
 800885c:	183b      	adds	r3, r7, r0
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	4aa1      	ldr	r2, [pc, #644]	@ (8008ae8 <display+0x6e8>)
 8008862:	5cd3      	ldrb	r3, [r2, r3]
 8008864:	001a      	movs	r2, r3
 8008866:	183b      	adds	r3, r7, r0
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	409a      	lsls	r2, r3
 800886c:	0013      	movs	r3, r2
 800886e:	b2d9      	uxtb	r1, r3
 8008870:	220e      	movs	r2, #14
 8008872:	18bb      	adds	r3, r7, r2
 8008874:	18ba      	adds	r2, r7, r2
 8008876:	7812      	ldrb	r2, [r2, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	701a      	strb	r2, [r3, #0]
		for(uint8_t k=0; k<8; k++){
 800887c:	183b      	adds	r3, r7, r0
 800887e:	781a      	ldrb	r2, [r3, #0]
 8008880:	183b      	adds	r3, r7, r0
 8008882:	3201      	adds	r2, #1
 8008884:	701a      	strb	r2, [r3, #0]
 8008886:	230d      	movs	r3, #13
 8008888:	18fb      	adds	r3, r7, r3
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	2b07      	cmp	r3, #7
 800888e:	d9e4      	bls.n	800885a <display+0x45a>
		}

		if((trefst_aux_ & 0x3F) == 0x00){//jreq buzzer_activado_06  **********************?comparacion con and
 8008890:	230e      	movs	r3, #14
 8008892:	18fb      	adds	r3, r7, r3
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	223f      	movs	r2, #63	@ 0x3f
 8008898:	4013      	ands	r3, r2
 800889a:	d003      	beq.n	80088a4 <display+0x4a4>
			goto buzzer_activado_06;
		}
		edo_buzzer = 1;//mov     edo_buzzer,#1
 800889c:	4b8c      	ldr	r3, [pc, #560]	@ (8008ad0 <display+0x6d0>)
 800889e:	2201      	movs	r2, #1
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	e000      	b.n	80088a6 <display+0x4a6>
			goto buzzer_activado_06;
 80088a4:	46c0      	nop			@ (mov r8, r8)

buzzer_activado_06:
		//ld			A,trefst2
		trefst_aux_ = 0;
 80088a6:	230e      	movs	r3, #14
 80088a8:	18fb      	adds	r3, r7, r3
 80088aa:	2200      	movs	r2, #0
 80088ac:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 80088ae:	2300      	movs	r3, #0
 80088b0:	60bb      	str	r3, [r7, #8]
 80088b2:	e013      	b.n	80088dc <display+0x4dc>
			trefst_aux_ |= trefst2[k]<<k;
 80088b4:	4a8d      	ldr	r2, [pc, #564]	@ (8008aec <display+0x6ec>)
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	18d3      	adds	r3, r2, r3
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	001a      	movs	r2, r3
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	409a      	lsls	r2, r3
 80088c2:	0013      	movs	r3, r2
 80088c4:	b25a      	sxtb	r2, r3
 80088c6:	210e      	movs	r1, #14
 80088c8:	187b      	adds	r3, r7, r1
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	b25b      	sxtb	r3, r3
 80088ce:	4313      	orrs	r3, r2
 80088d0:	b25a      	sxtb	r2, r3
 80088d2:	187b      	adds	r3, r7, r1
 80088d4:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	3301      	adds	r3, #1
 80088da:	60bb      	str	r3, [r7, #8]
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b07      	cmp	r3, #7
 80088e0:	dde8      	ble.n	80088b4 <display+0x4b4>
		}
		if((trefst_aux_ & 0xFB)== 0x00){//cp A,#0 // //jreq		buzzer_activado_07
 80088e2:	230e      	movs	r3, #14
 80088e4:	18fb      	adds	r3, r7, r3
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	22fb      	movs	r2, #251	@ 0xfb
 80088ea:	4013      	ands	r3, r2
 80088ec:	d003      	beq.n	80088f6 <display+0x4f6>
			goto buzzer_activado_07;
		}
		edo_buzzer = 1;//mov     edo_buzzer,#1
 80088ee:	4b78      	ldr	r3, [pc, #480]	@ (8008ad0 <display+0x6d0>)
 80088f0:	2201      	movs	r2, #1
 80088f2:	701a      	strb	r2, [r3, #0]
 80088f4:	e000      	b.n	80088f8 <display+0x4f8>
			goto buzzer_activado_07;
 80088f6:	46c0      	nop			@ (mov r8, r8)
buzzer_activado_07:

		//ld			A,edo_buzzer
		//cp			A,#0

		switch(edo_buzzer)
 80088f8:	4b75      	ldr	r3, [pc, #468]	@ (8008ad0 <display+0x6d0>)
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	2b05      	cmp	r3, #5
 80088fe:	d86a      	bhi.n	80089d6 <display+0x5d6>
 8008900:	009a      	lsls	r2, r3, #2
 8008902:	4b7b      	ldr	r3, [pc, #492]	@ (8008af0 <display+0x6f0>)
 8008904:	18d3      	adds	r3, r2, r3
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	469f      	mov	pc, r3
		{
			case 0: goto buzzer_activado;
 800890a:	46c0      	nop			@ (mov r8, r8)
inicializa_tiempo_bz:

		//ldw     X,cnt_gen_ms
		//addw    X,#100
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + 100;
 800890c:	4b73      	ldr	r3, [pc, #460]	@ (8008adc <display+0x6dc>)
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	3364      	adds	r3, #100	@ 0x64
 8008912:	b29a      	uxth	r2, r3
 8008914:	4b73      	ldr	r3, [pc, #460]	@ (8008ae4 <display+0x6e4>)
 8008916:	801a      	strh	r2, [r3, #0]

		goto realiza_multiplexeo; 		//jp      realiza_multiplexeo
 8008918:	e060      	b.n	80089dc <display+0x5dc>
			case 1: goto buzzer_etapa_1;
 800891a:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_1:
		//ldw			X,#500
		buzzer_ton = 500;//ldw buzzer_ton,X
 800891c:	4b75      	ldr	r3, [pc, #468]	@ (8008af4 <display+0x6f4>)
 800891e:	22fa      	movs	r2, #250	@ 0xfa
 8008920:	0052      	lsls	r2, r2, #1
 8008922:	801a      	strh	r2, [r3, #0]
		//ldw			X,#500
		buzzer_toff = 500;  //ldw	buzzer_toff,X
 8008924:	4b74      	ldr	r3, [pc, #464]	@ (8008af8 <display+0x6f8>)
 8008926:	22fa      	movs	r2, #250	@ 0xfa
 8008928:	0052      	lsls	r2, r2, #1
 800892a:	801a      	strh	r2, [r3, #0]
		//waux = 0xE3;                 //mov waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 800892c:	e01b      	b.n	8008966 <display+0x566>
			case 2: goto buzzer_etapa_2;
 800892e:	46c0      	nop			@ (mov r8, r8)


buzzer_etapa_2:
		//ldw			X,#500
		buzzer_ton = 500;//ldw			buzzer_ton,X
 8008930:	4b70      	ldr	r3, [pc, #448]	@ (8008af4 <display+0x6f4>)
 8008932:	22fa      	movs	r2, #250	@ 0xfa
 8008934:	0052      	lsls	r2, r2, #1
 8008936:	801a      	strh	r2, [r3, #0]
		//ldw X,#30000
		buzzer_toff =  30000; //ldw			buzzer_toff,X
 8008938:	4b6f      	ldr	r3, [pc, #444]	@ (8008af8 <display+0x6f8>)
 800893a:	4a70      	ldr	r2, [pc, #448]	@ (8008afc <display+0x6fc>)
 800893c:	801a      	strh	r2, [r3, #0]
		//waux =  0xE3;   //mov     waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 800893e:	e012      	b.n	8008966 <display+0x566>
			case 3: goto buzzer_etapa_3;
 8008940:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_3:

		//ldw			X,#500
		buzzer_ton = 500;//ldw			buzzer_ton,X
 8008942:	4b6c      	ldr	r3, [pc, #432]	@ (8008af4 <display+0x6f4>)
 8008944:	22fa      	movs	r2, #250	@ 0xfa
 8008946:	0052      	lsls	r2, r2, #1
 8008948:	801a      	strh	r2, [r3, #0]
		//ldw			X,#15000
		buzzer_toff = 15000;//ldw			buzzer_toff,X
 800894a:	4b6b      	ldr	r3, [pc, #428]	@ (8008af8 <display+0x6f8>)
 800894c:	4a6c      	ldr	r2, [pc, #432]	@ (8008b00 <display+0x700>)
 800894e:	801a      	strh	r2, [r3, #0]
		//waux = 0xE3;//mov     waux,#%11100011
		goto activa_buzzer;//jp      activa_buzzer
 8008950:	e009      	b.n	8008966 <display+0x566>
			case 4: goto buzzer_etapa_4;
 8008952:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_4:
		// waux = 0xE3;//mov waux,#%11100011

		goto activa_buzzer;	// jp      activa_buzzer
 8008954:	e007      	b.n	8008966 <display+0x566>
			case 5: goto buzzer_etapa_5;
 8008956:	46c0      	nop			@ (mov r8, r8)

buzzer_etapa_5:
//	;/ tiempos para poder sincornizar buzzer con mensajes en display.
		//ldw			X,#500
		buzzer_ton = 500; 		//ldw			buzzer_ton,X
 8008958:	4b66      	ldr	r3, [pc, #408]	@ (8008af4 <display+0x6f4>)
 800895a:	22fa      	movs	r2, #250	@ 0xfa
 800895c:	0052      	lsls	r2, r2, #1
 800895e:	801a      	strh	r2, [r3, #0]
		//ldw			X,#2060
		buzzer_toff = 2060;		//ldw			buzzer_toff,X
 8008960:	4b65      	ldr	r3, [pc, #404]	@ (8008af8 <display+0x6f8>)
 8008962:	4a68      	ldr	r2, [pc, #416]	@ (8008b04 <display+0x704>)
 8008964:	801a      	strh	r2, [r3, #0]
		//mov     waux,#%11100011		   ;BEEP Control/Status Register @4 KHz
		//jp      activa_buzzer

activa_buzzer:
		//ldw     X,cnt_gen_ms
		if(cnt_gen_ms != t_buzzer){//cpw     X,t_buzzer
 8008966:	4b5d      	ldr	r3, [pc, #372]	@ (8008adc <display+0x6dc>)
 8008968:	881a      	ldrh	r2, [r3, #0]
 800896a:	4b5e      	ldr	r3, [pc, #376]	@ (8008ae4 <display+0x6e4>)
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	429a      	cmp	r2, r3
 8008970:	d133      	bne.n	80089da <display+0x5da>
			goto termina_buzzer;//jrne    termina_buzzer
		}
		ban_buzzer[0] ^= 1;// BitComplement(ban_buzzer,0);		//ban_buzzer	^= 	(1 << 0);					///ban_buzzer[0] = //bcpl    ban_buzzer,#0 ******************************************BCPL
 8008972:	4b56      	ldr	r3, [pc, #344]	@ (8008acc <display+0x6cc>)
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	2201      	movs	r2, #1
 8008978:	4053      	eors	r3, r2
 800897a:	b2db      	uxtb	r3, r3
 800897c:	1e5a      	subs	r2, r3, #1
 800897e:	4193      	sbcs	r3, r2
 8008980:	b2da      	uxtb	r2, r3
 8008982:	4b52      	ldr	r3, [pc, #328]	@ (8008acc <display+0x6cc>)
 8008984:	701a      	strb	r2, [r3, #0]
		if(ban_buzzer[0]){//btjt    ban_buzzer,#0,buzzer_on
 8008986:	4b51      	ldr	r3, [pc, #324]	@ (8008acc <display+0x6cc>)
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d111      	bne.n	80089b2 <display+0x5b2>
			goto buzzer_on;
		}
buzzer_off:
 800898e:	46c0      	nop			@ (mov r8, r8)
		//BEEP_CSR2 //mov       BEEP_CSR2,#%00000011 *************BEEP_CSR2  no esta****************
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);					// Apaga Sonido de Buzzer por Pruebas
 8008990:	4b50      	ldr	r3, [pc, #320]	@ (8008ad4 <display+0x6d4>)
 8008992:	2104      	movs	r1, #4
 8008994:	0018      	movs	r0, r3
 8008996:	f00f fd73 	bl	8018480 <HAL_TIM_PWM_Stop>
		dms_extra[f_buzzDpy] = 0;
 800899a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad8 <display+0x6d8>)
 800899c:	2200      	movs	r2, #0
 800899e:	701a      	strb	r2, [r3, #0]
		//ldw     X,cnt_gen_ms
		//addw    X,buzzer_toff
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + buzzer_toff;
 80089a0:	4b4e      	ldr	r3, [pc, #312]	@ (8008adc <display+0x6dc>)
 80089a2:	881a      	ldrh	r2, [r3, #0]
 80089a4:	4b54      	ldr	r3, [pc, #336]	@ (8008af8 <display+0x6f8>)
 80089a6:	881b      	ldrh	r3, [r3, #0]
 80089a8:	18d3      	adds	r3, r2, r3
 80089aa:	b29a      	uxth	r2, r3
 80089ac:	4b4d      	ldr	r3, [pc, #308]	@ (8008ae4 <display+0x6e4>)
 80089ae:	801a      	strh	r2, [r3, #0]
		goto termina_buzzer; //jra     termina_buzzer
 80089b0:	e014      	b.n	80089dc <display+0x5dc>
			goto buzzer_on;
 80089b2:	46c0      	nop			@ (mov r8, r8)

buzzer_on:
		//mov     BEEP_CSR2,waux ******************BEEP_CSR2 no esta*****
		HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM
 80089b4:	4b47      	ldr	r3, [pc, #284]	@ (8008ad4 <display+0x6d4>)
 80089b6:	2104      	movs	r1, #4
 80089b8:	0018      	movs	r0, r3
 80089ba:	f00f fc7f 	bl	80182bc <HAL_TIM_PWM_Start>
		dms_extra[f_buzzDpy] = 1;
 80089be:	4b46      	ldr	r3, [pc, #280]	@ (8008ad8 <display+0x6d8>)
 80089c0:	2201      	movs	r2, #1
 80089c2:	701a      	strb	r2, [r3, #0]
		//ldw     X,cnt_gen_ms
		//addw    X,buzzer_ton
		//ldw     t_buzzer,X
		t_buzzer = cnt_gen_ms + buzzer_ton;
 80089c4:	4b45      	ldr	r3, [pc, #276]	@ (8008adc <display+0x6dc>)
 80089c6:	881a      	ldrh	r2, [r3, #0]
 80089c8:	4b4a      	ldr	r3, [pc, #296]	@ (8008af4 <display+0x6f4>)
 80089ca:	881b      	ldrh	r3, [r3, #0]
 80089cc:	18d3      	adds	r3, r2, r3
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	4b44      	ldr	r3, [pc, #272]	@ (8008ae4 <display+0x6e4>)
 80089d2:	801a      	strh	r2, [r3, #0]
 80089d4:	e002      	b.n	80089dc <display+0x5dc>
			default: goto buzzer_disponible;//jra			buzzer_disponible
 80089d6:	46c0      	nop			@ (mov r8, r8)
 80089d8:	e000      	b.n	80089dc <display+0x5dc>
			goto termina_buzzer;//jrne    termina_buzzer
 80089da:	46c0      	nop			@ (mov r8, r8)
realiza_multiplexeo:
//;-------------------------------------------------------------------------------
	/*
	 * Se modifica CTOFF
	 */
	for(uint8_t k=0;k<8;k++){
 80089dc:	1dfb      	adds	r3, r7, #7
 80089de:	2200      	movs	r2, #0
 80089e0:	701a      	strb	r2, [r3, #0]
 80089e2:	e009      	b.n	80089f8 <display+0x5f8>
		Ind_Par[k] = 1;//	mov			Ind_Par,#$FF
 80089e4:	1dfb      	adds	r3, r7, #7
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	4a47      	ldr	r2, [pc, #284]	@ (8008b08 <display+0x708>)
 80089ea:	2101      	movs	r1, #1
 80089ec:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0;k<8;k++){
 80089ee:	1dfb      	adds	r3, r7, #7
 80089f0:	781a      	ldrb	r2, [r3, #0]
 80089f2:	1dfb      	adds	r3, r7, #7
 80089f4:	3201      	adds	r2, #1
 80089f6:	701a      	strb	r2, [r3, #0]
 80089f8:	1dfb      	adds	r3, r7, #7
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	2b07      	cmp	r3, #7
 80089fe:	d9f1      	bls.n	80089e4 <display+0x5e4>
	}

	if(!datled[dp])				//	btjt		datled,#dp,display_j05;		/ Debe encenderse el punto decimal?
 8008a00:	4b42      	ldr	r3, [pc, #264]	@ (8008b0c <display+0x70c>)
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	2201      	movs	r2, #1
 8008a06:	4053      	eors	r3, r2
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d002      	beq.n	8008a14 <display+0x614>
		Ind_Par[1] = 0;		//	bres		Ind_Par,#1;/ No, apagalo.
 8008a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8008b08 <display+0x708>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	705a      	strb	r2, [r3, #1]
	if(!datled[sign])			//	btjt		datled,#sign,display_j07;	/ Debe encenderse el signo menos?
 8008a14:	4b3d      	ldr	r3, [pc, #244]	@ (8008b0c <display+0x70c>)
 8008a16:	785b      	ldrb	r3, [r3, #1]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	4053      	eors	r3, r2
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d002      	beq.n	8008a28 <display+0x628>
		Ind_Par[0] = 0;		//	bres		Ind_Par,#0;/ No, apagalo.
 8008a22:	4b39      	ldr	r3, [pc, #228]	@ (8008b08 <display+0x708>)
 8008a24:	2200      	movs	r2, #0
 8008a26:	701a      	strb	r2, [r3, #0]
	if(!datled[luzC])			//	btjt		datled,#luzC,trefD_01;		/ Debe encenderse el punto decimal?
 8008a28:	4b38      	ldr	r3, [pc, #224]	@ (8008b0c <display+0x70c>)
 8008a2a:	789b      	ldrb	r3, [r3, #2]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	4053      	eors	r3, r2
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d002      	beq.n	8008a3c <display+0x63c>
		Ind_Par[4] = 0;		//	bres		Ind_Par,#4;/ No, apagalo.
 8008a36:	4b34      	ldr	r3, [pc, #208]	@ (8008b08 <display+0x708>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	711a      	strb	r2, [r3, #4]
	if(!datled[luzD])			//	btjt		datled,#luzD,trefD_02;	/ Debe encenderse el signo menos?
 8008a3c:	4b33      	ldr	r3, [pc, #204]	@ (8008b0c <display+0x70c>)
 8008a3e:	78db      	ldrb	r3, [r3, #3]
 8008a40:	2201      	movs	r2, #1
 8008a42:	4053      	eors	r3, r2
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d002      	beq.n	8008a50 <display+0x650>
		Ind_Par[5] = 0;		//	bres		Ind_Par,#5;/ No, apagalo.
 8008a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008b08 <display+0x708>)
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	715a      	strb	r2, [r3, #5]
	if(!datled[luzF])			//	btjt		datled,#luzF,trefD_03;		/ Debe encenderse el punto decimal?
 8008a50:	4b2e      	ldr	r3, [pc, #184]	@ (8008b0c <display+0x70c>)
 8008a52:	79db      	ldrb	r3, [r3, #7]
 8008a54:	2201      	movs	r2, #1
 8008a56:	4053      	eors	r3, r2
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d002      	beq.n	8008a64 <display+0x664>
		Ind_Par[6] = 0;		//	bres		Ind_Par,#6;/ No, apagalo.
 8008a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8008b08 <display+0x708>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	719a      	strb	r2, [r3, #6]
	if(!datled[luzN])			//	btjt		datled,#luzN,trefD_04;	/ Debe encenderse el signo menos?
 8008a64:	4b29      	ldr	r3, [pc, #164]	@ (8008b0c <display+0x70c>)
 8008a66:	791b      	ldrb	r3, [r3, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	4053      	eors	r3, r2
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d002      	beq.n	8008a78 <display+0x678>
		Ind_Par[7] = 0;		//	bres		Ind_Par,#7;/ No, apagalo.
 8008a72:	4b25      	ldr	r3, [pc, #148]	@ (8008b08 <display+0x708>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	71da      	strb	r2, [r3, #7]


	Ind_Par[2] = 0;		//	bres		Ind_Par,#2
 8008a78:	4b23      	ldr	r3, [pc, #140]	@ (8008b08 <display+0x708>)
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	709a      	strb	r2, [r3, #2]

	if(datled[luzD])	//	btjt		datled,#luzD,blink_dia
 8008a7e:	4b23      	ldr	r3, [pc, #140]	@ (8008b0c <display+0x70c>)
 8008a80:	78db      	ldrb	r3, [r3, #3]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d110      	bne.n	8008aa8 <display+0x6a8>
		goto blink_dia;
		//
	if(!flagsC[f_doorOpen])	//	btjf		flagsC,#f_doorOpen,no_blk
 8008a86:	4b22      	ldr	r3, [pc, #136]	@ (8008b10 <display+0x710>)
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	4053      	eors	r3, r2
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d114      	bne.n	8008abe <display+0x6be>
		goto no_blk;
		//
	if(cntblkh & 0x20)	//	btjt		cntblkl,#5,display_j11;		/ Parpadea cada 320 ms
 8008a94:	4b1f      	ldr	r3, [pc, #124]	@ (8008b14 <display+0x714>)
 8008a96:	881b      	ldrh	r3, [r3, #0]
 8008a98:	001a      	movs	r2, r3
 8008a9a:	2320      	movs	r3, #32
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	d110      	bne.n	8008ac2 <display+0x6c2>
		goto display_j11;

	Ind_Par[2] = 1;	//	bset		Ind_Par,#2
 8008aa0:	4b19      	ldr	r3, [pc, #100]	@ (8008b08 <display+0x708>)
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	709a      	strb	r2, [r3, #2]

	goto no_blk;	//	jra			no_blk;			/ continua
 8008aa6:	e038      	b.n	8008b1a <display+0x71a>
		goto blink_dia;
 8008aa8:	46c0      	nop			@ (mov r8, r8)


blink_dia:
	if(cntblkh & 0x80){			  // cntblkl,#7,display_j11; 		Parpadea cada 1280 ms
 8008aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8008b14 <display+0x714>)
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	001a      	movs	r2, r3
 8008ab0:	2380      	movs	r3, #128	@ 0x80
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	d130      	bne.n	8008b18 <display+0x718>
		goto	display_j11;
	}
	Ind_Par[2] = 1;
 8008ab6:	4b14      	ldr	r3, [pc, #80]	@ (8008b08 <display+0x708>)
 8008ab8:	2201      	movs	r2, #1
 8008aba:	709a      	strb	r2, [r3, #2]
no_blk:


findpy:

		goto	main_display;	//jp			main_display			;Manuel 16-FEB-2022:jp			main;
 8008abc:	e02d      	b.n	8008b1a <display+0x71a>
		goto no_blk;
 8008abe:	46c0      	nop			@ (mov r8, r8)
 8008ac0:	e02b      	b.n	8008b1a <display+0x71a>
		goto display_j11;
 8008ac2:	46c0      	nop			@ (mov r8, r8)
 8008ac4:	e029      	b.n	8008b1a <display+0x71a>
 8008ac6:	46c0      	nop			@ (mov r8, r8)
 8008ac8:	20002054 	.word	0x20002054
 8008acc:	2000204c 	.word	0x2000204c
 8008ad0:	20002044 	.word	0x20002044
 8008ad4:	20000594 	.word	0x20000594
 8008ad8:	20000ca4 	.word	0x20000ca4
 8008adc:	20002040 	.word	0x20002040
 8008ae0:	00001388 	.word	0x00001388
 8008ae4:	20002042 	.word	0x20002042
 8008ae8:	20000ba4 	.word	0x20000ba4
 8008aec:	20000b9c 	.word	0x20000b9c
 8008af0:	0801b4d4 	.word	0x0801b4d4
 8008af4:	20002046 	.word	0x20002046
 8008af8:	20002048 	.word	0x20002048
 8008afc:	00007530 	.word	0x00007530
 8008b00:	00003a98 	.word	0x00003a98
 8008b04:	0000080c 	.word	0x0000080c
 8008b08:	20000c9c 	.word	0x20000c9c
 8008b0c:	20000bac 	.word	0x20000bac
 8008b10:	20000c58 	.word	0x20000c58
 8008b14:	20000b68 	.word	0x20000b68
		goto	display_j11;
 8008b18:	46c0      	nop			@ (mov r8, r8)
		goto	main_display;	//jp			main_display			;Manuel 16-FEB-2022:jp			main;
 8008b1a:	46c0      	nop			@ (mov r8, r8)
main_display:


}
 8008b1c:	46c0      	nop			@ (mov r8, r8)
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	b004      	add	sp, #16
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <inicio>:
uint8_t BCDtoByte(uint8_t wreg_);
void chk_var(void);
void param2eeprom(void);


void inicio (void){
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
	//call	mcuset1;			/ Refresca los valores de los registros IO que no deben cambiar
	//call	mcuset;			/ Refresca los valores de los registros IO que no deben cambiar
	//;call	mcuset1;			/ Refresca los valores de los registros IO que no deben cambiar
	//call   config_RTC      ;RM_20230724 Configura el RTC

	flagsa[7] = 1;				//	mov		flagsa,#$81;	/ Indica que esta en perodo de arranque
 8008b2a:	4b61      	ldr	r3, [pc, #388]	@ (8008cb0 <inicio+0x18c>)
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	71da      	strb	r2, [r3, #7]
	flagsa[0] = 1;
 8008b30:	4b5f      	ldr	r3, [pc, #380]	@ (8008cb0 <inicio+0x18c>)
 8008b32:	2201      	movs	r2, #1
 8008b34:	701a      	strb	r2, [r3, #0]

	cntseg =time_auto - time_ini;					//	mov		cntseg,#0;
 8008b36:	4b5f      	ldr	r3, [pc, #380]	@ (8008cb4 <inicio+0x190>)
 8008b38:	2202      	movs	r2, #2
 8008b3a:	701a      	strb	r2, [r3, #0]

	luminos = 0x81;				//	mov		luminos,wreg;
 8008b3c:	4b5e      	ldr	r3, [pc, #376]	@ (8008cb8 <inicio+0x194>)
 8008b3e:	2281      	movs	r2, #129	@ 0x81
 8008b40:	701a      	strb	r2, [r3, #0]

	cnthitemp = time_ht;		//mov		cnthitemp,#time_ht;;	/ Inicia el tiempo de temperatura alta
 8008b42:	4b5e      	ldr	r3, [pc, #376]	@ (8008cbc <inicio+0x198>)
 8008b44:	2278      	movs	r2, #120	@ 0x78
 8008b46:	701a      	strb	r2, [r3, #0]
		/* 01-AGO-2024
		 * Falta Codigo de inicializacion I2C
		 */


	retzc_ms_deshielo = tms_retcz_deshielo;			// mov     retzc_ms_deshielo,#tms_retcz_deshielo       ;Carga retardo para encendido de deshielo
 8008b48:	4b5d      	ldr	r3, [pc, #372]	@ (8008cc0 <inicio+0x19c>)
 8008b4a:	2204      	movs	r2, #4
 8008b4c:	701a      	strb	r2, [r3, #0]
	retzc_ms_ventilador = tms_retcz_ventilador;		// mov     retzc_ms_ventilador,#tms_retcz_ventilador       ;Carga retardo para encendido de ventilador
 8008b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8008cc4 <inicio+0x1a0>)
 8008b50:	22c5      	movs	r2, #197	@ 0xc5
 8008b52:	701a      	strb	r2, [r3, #0]
	retzc_ms_compresor = tms_retcz_compresor;		// mov     retzc_ms_compresor,#tms_retcz_compresor       ;Carga retardo para encendido de compresor
 8008b54:	4b5c      	ldr	r3, [pc, #368]	@ (8008cc8 <inicio+0x1a4>)
 8008b56:	22a4      	movs	r2, #164	@ 0xa4
 8008b58:	701a      	strb	r2, [r3, #0]
	retzc_ms_lampara = tms_retcz_lampara;			// mov     retzc_ms_lampara,#tms_retcz_lampara       ;Carga retardo para encendido de lampara
 8008b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8008ccc <inicio+0x1a8>)
 8008b5c:	220f      	movs	r2, #15
 8008b5e:	701a      	strb	r2, [r3, #0]
	for(uint8_t k=0;k<5; k++){								// clr     cruze_por_cero
 8008b60:	1dfb      	adds	r3, r7, #7
 8008b62:	2200      	movs	r2, #0
 8008b64:	701a      	strb	r2, [r3, #0]
 8008b66:	e009      	b.n	8008b7c <inicio+0x58>
		cruze_por_cero[k] = 0;
 8008b68:	1dfb      	adds	r3, r7, #7
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	4a58      	ldr	r2, [pc, #352]	@ (8008cd0 <inicio+0x1ac>)
 8008b6e:	2100      	movs	r1, #0
 8008b70:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0;k<5; k++){								// clr     cruze_por_cero
 8008b72:	1dfb      	adds	r3, r7, #7
 8008b74:	781a      	ldrb	r2, [r3, #0]
 8008b76:	1dfb      	adds	r3, r7, #7
 8008b78:	3201      	adds	r2, #1
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	1dfb      	adds	r3, r7, #7
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	2b04      	cmp	r3, #4
 8008b82:	d9f1      	bls.n	8008b68 <inicio+0x44>
	}
	cntCiclosCmp = 1;		// CGM 16/06/2025 Se agrega para que no se activen los tiempos de ahorro 1 y 2
 8008b84:	4b53      	ldr	r3, [pc, #332]	@ (8008cd4 <inicio+0x1b0>)
 8008b86:	2201      	movs	r2, #1
 8008b88:	701a      	strb	r2, [r3, #0]
	muestras_cal_volt = 0;							// clr     muestras_cal_volt         ;RM_20230908 Variables para mejorar la calibracin de voltaje
 8008b8a:	4b53      	ldr	r3, [pc, #332]	@ (8008cd8 <inicio+0x1b4>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	701a      	strb	r2, [r3, #0]
	voltaje_ant_cal = 0;							// clr     voltaje_ant_cal           ;RM_20230908 Variables para mejorar la calibracin de voltaje
 8008b90:	4b52      	ldr	r3, [pc, #328]	@ (8008cdc <inicio+0x1b8>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	701a      	strb	r2, [r3, #0]

														//	ldw		X,#eeprotype				;// manuel_ apuntador para la eeprom
														//	call	rdeeprom
	//Plantilla[protype] = eePlantilla[eeprotype];		//	mov    	protype,waux
	Plantilla[protype] = reePlantilla[eeprotype];
 8008b96:	4b52      	ldr	r3, [pc, #328]	@ (8008ce0 <inicio+0x1bc>)
 8008b98:	2257      	movs	r2, #87	@ 0x57
 8008b9a:	5c99      	ldrb	r1, [r3, r2]
 8008b9c:	4b51      	ldr	r3, [pc, #324]	@ (8008ce4 <inicio+0x1c0>)
 8008b9e:	2257      	movs	r2, #87	@ 0x57
 8008ba0:	5499      	strb	r1, [r3, r2]
	voltl = 110;
 8008ba2:	4b51      	ldr	r3, [pc, #324]	@ (8008ce8 <inicio+0x1c4>)
 8008ba4:	226e      	movs	r2, #110	@ 0x6e
 8008ba6:	701a      	strb	r2, [r3, #0]
	if(Plantilla[protype] != 0x02){					// Proteccin de voltaje 220v?
 8008ba8:	4b4e      	ldr	r3, [pc, #312]	@ (8008ce4 <inicio+0x1c0>)
 8008baa:	2257      	movs	r2, #87	@ 0x57
 8008bac:	5c9b      	ldrb	r3, [r3, r2]
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d103      	bne.n	8008bba <inicio+0x96>
		goto no_ini_210;
	}
	voltl = 210;							//  Carga el promedio de muestras con 210
 8008bb2:	4b4d      	ldr	r3, [pc, #308]	@ (8008ce8 <inicio+0x1c4>)
 8008bb4:	22d2      	movs	r2, #210	@ 0xd2
 8008bb6:	701a      	strb	r2, [r3, #0]
 8008bb8:	e000      	b.n	8008bbc <inicio+0x98>
		goto no_ini_210;
 8008bba:	46c0      	nop			@ (mov r8, r8)
no_ini_210:

	flagsb[f_luzb]= 1;					//bset		flagsb,#f_luzb
 8008bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8008cec <inicio+0x1c8>)
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	701a      	strb	r2, [r3, #0]
	flagsb[f_prog]= 0;					//bres		flagsb,#f_prog
 8008bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8008cec <inicio+0x1c8>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	705a      	strb	r2, [r3, #1]
	flagsb[f_sprm]= 0;					//bres		flagsb,#f_sprm;								/ cancela bandera de programacion
 8008bc8:	4b48      	ldr	r3, [pc, #288]	@ (8008cec <inicio+0x1c8>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	70da      	strb	r2, [r3, #3]
	//;bres		flagsb,#f_sgpo;								/ cancela bandera de programacion

	deb2_btn1 = 150;		//mov			deb2_btn1,#150;#175
 8008bce:	4b48      	ldr	r3, [pc, #288]	@ (8008cf0 <inicio+0x1cc>)
 8008bd0:	2296      	movs	r2, #150	@ 0x96
 8008bd2:	701a      	strb	r2, [r3, #0]
	deb2_btn2 = 150;		//mov			deb2_btn2,#150;#175
 8008bd4:	4b47      	ldr	r3, [pc, #284]	@ (8008cf4 <inicio+0x1d0>)
 8008bd6:	2296      	movs	r2, #150	@ 0x96
 8008bd8:	701a      	strb	r2, [r3, #0]
	deb2_btn3 = 150;		//mov			deb2_btn3,#150;#175
 8008bda:	4b47      	ldr	r3, [pc, #284]	@ (8008cf8 <inicio+0x1d4>)
 8008bdc:	2296      	movs	r2, #150	@ 0x96
 8008bde:	701a      	strb	r2, [r3, #0]
	deb2_btn4 = 150;		//mov			deb2_btn4,#150;#175
 8008be0:	4b46      	ldr	r3, [pc, #280]	@ (8008cfc <inicio+0x1d8>)
 8008be2:	2296      	movs	r2, #150	@ 0x96
 8008be4:	701a      	strb	r2, [r3, #0]

	Plantilla[dato_seg1] = 0xAA;		//mov			dato_seg1,#$AA
 8008be6:	4b3f      	ldr	r3, [pc, #252]	@ (8008ce4 <inicio+0x1c0>)
 8008be8:	22aa      	movs	r2, #170	@ 0xaa
 8008bea:	701a      	strb	r2, [r3, #0]
	Plantilla[dato_seg2] = 0x66;		//mov			dato_seg2,#$66
 8008bec:	4b3d      	ldr	r3, [pc, #244]	@ (8008ce4 <inicio+0x1c0>)
 8008bee:	2241      	movs	r2, #65	@ 0x41
 8008bf0:	2166      	movs	r1, #102	@ 0x66
 8008bf2:	5499      	strb	r1, [r3, r2]
	Plantilla[dato_seg3] = 0xCC;		//mov			dato_seg3,#$CC
 8008bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8008ce4 <inicio+0x1c0>)
 8008bf6:	227f      	movs	r2, #127	@ 0x7f
 8008bf8:	21cc      	movs	r1, #204	@ 0xcc
 8008bfa:	5499      	strb	r1, [r3, r2]

	//cnt_pta_fan = eePlantilla[eetimepaf];			//mov			cnt_pta_fan,eetimepaf
	cnt_pta_fan = reePlantilla[eetimepaf];
 8008bfc:	4b38      	ldr	r3, [pc, #224]	@ (8008ce0 <inicio+0x1bc>)
 8008bfe:	2248      	movs	r2, #72	@ 0x48
 8008c00:	5c9a      	ldrb	r2, [r3, r2]
 8008c02:	4b3f      	ldr	r3, [pc, #252]	@ (8008d00 <inicio+0x1dc>)
 8008c04:	701a      	strb	r2, [r3, #0]

	load_tiempoAhorro1();		//call	load_tiempoAhorro1;				/ cada que se abre puerta vuelve a cargar tiempos de ahorro
 8008c06:	f7fe f9df 	bl	8006fc8 <load_tiempoAhorro1>
	load_tiempoAhorro2();		//call	load_tiempoAhorro2;
 8008c0a:	f7fe f9f9 	bl	8007000 <load_tiempoAhorro2>
	//timeSeconds_HW = (uint16_t)(findLastValue((uint32_t) &eeTimeUnix1) * 256) + (uint16_t)(findLastValue((uint32_t) &eeTimeUnix2));		//	ldw		X,eeTimeUnix1
																									//	ldw		timeSeconds_HW,X
	//timeSeconds_LW = (uint16_t)(eeTimeUnix3 * 256) + (uint16_t)(eeTimeUnix4);		//	ldw		X,eeTimeUnix3
	//timeSeconds_LW = (uint16_t)(findLastValue((uint32_t) &eeTimeUnix3) * 256) + (uint16_t)(findLastValue((uint32_t) &eeTimeUnix4));		//	ldw		X,eeTimeUnix3
																										//	ldw		timeSeconds_LW,X
	cntLogger_H	= 0;			//	clr		cntLogger_H				;
 8008c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8008d04 <inicio+0x1e0>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	801a      	strh	r2, [r3, #0]
	//	clr		cntLogger_L				;	contador en segundos para loggear datos
	cntBlockFlash =	0;			//	clr		cntBlockFlash			;	contador de bloques de Flash grabados (con bloques de 128bytes se pueden grabar hasta 32k de memoria)
 8008c14:	4b3c      	ldr	r3, [pc, #240]	@ (8008d08 <inicio+0x1e4>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	701a      	strb	r2, [r3, #0]
	cntByteBlock = 0;			//	clr		cntByteBlock			; contador de bytes grabados en buffer de datos
 8008c1a:	4b3c      	ldr	r3, [pc, #240]	@ (8008d0c <inicio+0x1e8>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	701a      	strb	r2, [r3, #0]
	cntByteLogg = 0;			//	clr		cntByteLogg				; contador de bytes grabados en cada loggeo
 8008c20:	4b3b      	ldr	r3, [pc, #236]	@ (8008d10 <inicio+0x1ec>)
 8008c22:	2200      	movs	r2, #0
 8008c24:	701a      	strb	r2, [r3, #0]

	flagsEvent[3] = 1;			// bset 	flagsEvent,#3			; Indica inicio de evento power-on
 8008c26:	4b3b      	ldr	r3, [pc, #236]	@ (8008d14 <inicio+0x1f0>)
 8008c28:	2201      	movs	r2, #1
 8008c2a:	70da      	strb	r2, [r3, #3]


	//timeTxTWF = 15;			//	mov		timeTxTWF,#15;					/ carga tiempo de envio de token Wifi
							//	ldw		X,#300;
	timeTxTWF = 20;
 8008c2c:	4b3a      	ldr	r3, [pc, #232]	@ (8008d18 <inicio+0x1f4>)
 8008c2e:	2214      	movs	r2, #20
 8008c30:	701a      	strb	r2, [r3, #0]
	timeoutTWF = 300;		//	ldw		timeoutTWF,X
 8008c32:	4b3a      	ldr	r3, [pc, #232]	@ (8008d1c <inicio+0x1f8>)
 8008c34:	2296      	movs	r2, #150	@ 0x96
 8008c36:	0052      	lsls	r2, r2, #1
 8008c38:	801a      	strh	r2, [r3, #0]
	// carga tiempo de envio de token BLE
	//	mov		timeTxTBLE,#10;
	//	ldw		X,#300;
	//	ldw		timeoutTBLE,X
	timeTxTBLE = 10;
 8008c3a:	4b39      	ldr	r3, [pc, #228]	@ (8008d20 <inicio+0x1fc>)
 8008c3c:	220a      	movs	r2, #10
 8008c3e:	701a      	strb	r2, [r3, #0]
	timeoutTBLE = 300;
 8008c40:	4b38      	ldr	r3, [pc, #224]	@ (8008d24 <inicio+0x200>)
 8008c42:	2296      	movs	r2, #150	@ 0x96
 8008c44:	0052      	lsls	r2, r2, #1
 8008c46:	801a      	strh	r2, [r3, #0]

	/*
	 * Codigo comentado para Optimizacin
	 * CGM 23/04/2025
	 */
	findPointLogger(&dataLogger[0], &dataLoggerFin); // Obtenemos el Bloque que estamos y el Byte de tal bloque
 8008c48:	4a37      	ldr	r2, [pc, #220]	@ (8008d28 <inicio+0x204>)
 8008c4a:	4b38      	ldr	r3, [pc, #224]	@ (8008d2c <inicio+0x208>)
 8008c4c:	0011      	movs	r1, r2
 8008c4e:	0018      	movs	r0, r3
 8008c50:	f000 f986 	bl	8008f60 <findPointLogger>

	// Valores obtenidos de la funcion "findPointLogger"
	cntBlockDATA = cntBlockFlash;
 8008c54:	4b2c      	ldr	r3, [pc, #176]	@ (8008d08 <inicio+0x1e4>)
 8008c56:	781a      	ldrb	r2, [r3, #0]
 8008c58:	4b35      	ldr	r3, [pc, #212]	@ (8008d30 <inicio+0x20c>)
 8008c5a:	701a      	strb	r2, [r3, #0]
	cntByteBlockDATA = cntByteBlock;
 8008c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8008d0c <inicio+0x1e8>)
 8008c5e:	781a      	ldrb	r2, [r3, #0]
 8008c60:	4b34      	ldr	r3, [pc, #208]	@ (8008d34 <inicio+0x210>)
 8008c62:	701a      	strb	r2, [r3, #0]
//
//	cntByteBlockDATA = (*point_X);						//; inicializa el contador de bytes grabados en el bloque
//	//cntByteBlockDATA = 0;


	dirBuffer = &data_buffer[0];
 8008c64:	4b34      	ldr	r3, [pc, #208]	@ (8008d38 <inicio+0x214>)
 8008c66:	4a35      	ldr	r2, [pc, #212]	@ (8008d3c <inicio+0x218>)
 8008c68:	601a      	str	r2, [r3, #0]
	dirLogger = &dataLogger[0];
 8008c6a:	4b35      	ldr	r3, [pc, #212]	@ (8008d40 <inicio+0x21c>)
 8008c6c:	4a2f      	ldr	r2, [pc, #188]	@ (8008d2c <inicio+0x208>)
 8008c6e:	601a      	str	r2, [r3, #0]
	//cntBlockFlash = cntBlockDATA;			// Con la optimizacin anterior, no es necesario esta instruccin CGM 23/04/2025
	load_next_buffer();						//call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 8008c70:	f7fe f9f4 	bl	800705c <load_next_buffer>

	/*
	 * Codigo comentado para Optimizacin
	 * CGM 23/04/2025
	 */
	findPointLogger(&eventLogger[0], &eventLoggerFin); // Obtenemos el Bloque que estamos y el Byte de tal bloque
 8008c74:	4a33      	ldr	r2, [pc, #204]	@ (8008d44 <inicio+0x220>)
 8008c76:	4b34      	ldr	r3, [pc, #208]	@ (8008d48 <inicio+0x224>)
 8008c78:	0011      	movs	r1, r2
 8008c7a:	0018      	movs	r0, r3
 8008c7c:	f000 f970 	bl	8008f60 <findPointLogger>

	// Valores obtenidos de la funcion "findPointLogger"
	cntBlockEVENT= cntBlockFlash;
 8008c80:	4b21      	ldr	r3, [pc, #132]	@ (8008d08 <inicio+0x1e4>)
 8008c82:	781a      	ldrb	r2, [r3, #0]
 8008c84:	4b31      	ldr	r3, [pc, #196]	@ (8008d4c <inicio+0x228>)
 8008c86:	701a      	strb	r2, [r3, #0]
	cntByteBlockEVENT = cntByteBlock;
 8008c88:	4b20      	ldr	r3, [pc, #128]	@ (8008d0c <inicio+0x1e8>)
 8008c8a:	781a      	ldrb	r2, [r3, #0]
 8008c8c:	4b30      	ldr	r3, [pc, #192]	@ (8008d50 <inicio+0x22c>)
 8008c8e:	701a      	strb	r2, [r3, #0]
//		point_X = (cntBlockEVENT * 128) + &eventLogger[0];	//;	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
//		point_X += 126; 									//; apunta al penltimo byte de ese bloque
//
//		cntByteBlockEVENT = (*point_X);						//; inicializa el contador de bytes grabados en el bloque
//		//cntByteBlockEVENT = 0;
		dirBuffer = &event_buffer[0];
 8008c90:	4b29      	ldr	r3, [pc, #164]	@ (8008d38 <inicio+0x214>)
 8008c92:	4a30      	ldr	r2, [pc, #192]	@ (8008d54 <inicio+0x230>)
 8008c94:	601a      	str	r2, [r3, #0]
		dirLogger = &eventLogger[0];
 8008c96:	4b2a      	ldr	r3, [pc, #168]	@ (8008d40 <inicio+0x21c>)
 8008c98:	4a2b      	ldr	r2, [pc, #172]	@ (8008d48 <inicio+0x224>)
 8008c9a:	601a      	str	r2, [r3, #0]
		//cntBlockFlash = cntBlockEVENT;			// Con la optimizacin anterior, no es necesario esta instruccin CGM 23/04/2025
		load_next_buffer();						//; carga buffer de RAM con el bloque de datos
 8008c9c:	f7fe f9de 	bl	800705c <load_next_buffer>

initLampOFF:
		cntSetName = 90;
 8008ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8008d58 <inicio+0x234>)
 8008ca2:	225a      	movs	r2, #90	@ 0x5a
 8008ca4:	801a      	strh	r2, [r3, #0]
}
 8008ca6:	46c0      	nop			@ (mov r8, r8)
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	b002      	add	sp, #8
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	46c0      	nop			@ (mov r8, r8)
 8008cb0:	20000b94 	.word	0x20000b94
 8008cb4:	20000b66 	.word	0x20000b66
 8008cb8:	20000be6 	.word	0x20000be6
 8008cbc:	20000be7 	.word	0x20000be7
 8008cc0:	20000c73 	.word	0x20000c73
 8008cc4:	20000c74 	.word	0x20000c74
 8008cc8:	20000c72 	.word	0x20000c72
 8008ccc:	20000c75 	.word	0x20000c75
 8008cd0:	20000c78 	.word	0x20000c78
 8008cd4:	20000c80 	.word	0x20000c80
 8008cd8:	20000c81 	.word	0x20000c81
 8008cdc:	20000c82 	.word	0x20000c82
 8008ce0:	20000cb4 	.word	0x20000cb4
 8008ce4:	200000b8 	.word	0x200000b8
 8008ce8:	20000bea 	.word	0x20000bea
 8008cec:	20000c04 	.word	0x20000c04
 8008cf0:	20000c2c 	.word	0x20000c2c
 8008cf4:	20000c2d 	.word	0x20000c2d
 8008cf8:	20000c2e 	.word	0x20000c2e
 8008cfc:	20000c2f 	.word	0x20000c2f
 8008d00:	20000c43 	.word	0x20000c43
 8008d04:	20000e4c 	.word	0x20000e4c
 8008d08:	20000e4e 	.word	0x20000e4e
 8008d0c:	20000e4f 	.word	0x20000e4f
 8008d10:	20000e50 	.word	0x20000e50
 8008d14:	20001f84 	.word	0x20001f84
 8008d18:	20001ff6 	.word	0x20001ff6
 8008d1c:	20002008 	.word	0x20002008
 8008d20:	200021d2 	.word	0x200021d2
 8008d24:	200021d4 	.word	0x200021d4
 8008d28:	0803efff 	.word	0x0803efff
 8008d2c:	0803c000 	.word	0x0803c000
 8008d30:	20000e61 	.word	0x20000e61
 8008d34:	20000e60 	.word	0x20000e60
 8008d38:	20000e58 	.word	0x20000e58
 8008d3c:	20000d40 	.word	0x20000d40
 8008d40:	20000e54 	.word	0x20000e54
 8008d44:	0803bfff 	.word	0x0803bfff
 8008d48:	08037000 	.word	0x08037000
 8008d4c:	20000e63 	.word	0x20000e63
 8008d50:	20000e62 	.word	0x20000e62
 8008d54:	20000dc0 	.word	0x20000dc0
 8008d58:	200021d0 	.word	0x200021d0

08008d5c <timeBCD_to_UNIX>:

void timeBCD_to_UNIX(void){
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	af00      	add	r7, sp, #0
	// mov			wreg,timeBCD_year
	// call		BCDtoByte
	// ld			A,waux
	// ld			xl,A
	// addw		X,#2000
	time_year = (uint16_t) (2000 + BCDtoByte(timeBCD_year));// ldw			time_year,X
 8008d60:	4b1f      	ldr	r3, [pc, #124]	@ (8008de0 <timeBCD_to_UNIX+0x84>)
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	0018      	movs	r0, r3
 8008d66:	f000 f853 	bl	8008e10 <BCDtoByte>
 8008d6a:	0003      	movs	r3, r0
 8008d6c:	22fa      	movs	r2, #250	@ 0xfa
 8008d6e:	00d2      	lsls	r2, r2, #3
 8008d70:	4694      	mov	ip, r2
 8008d72:	4463      	add	r3, ip
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	4b1b      	ldr	r3, [pc, #108]	@ (8008de4 <timeBCD_to_UNIX+0x88>)
 8008d78:	801a      	strh	r2, [r3, #0]
	// ld			A,timeBCD_month
	// and			A,#$1F
	// ld			wreg,A
	// call		BCDtoByte
	// mov			time_month,waux
	time_month = BCDtoByte(timeBCD_month & 0x1F);
 8008d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008de8 <timeBCD_to_UNIX+0x8c>)
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	221f      	movs	r2, #31
 8008d80:	4013      	ands	r3, r2
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	0018      	movs	r0, r3
 8008d86:	f000 f843 	bl	8008e10 <BCDtoByte>
 8008d8a:	0003      	movs	r3, r0
 8008d8c:	001a      	movs	r2, r3
 8008d8e:	4b17      	ldr	r3, [pc, #92]	@ (8008dec <timeBCD_to_UNIX+0x90>)
 8008d90:	701a      	strb	r2, [r3, #0]

	// ; convierte el da bcd
	// mov			wreg,timeBCD_day
	// call		BCDtoByte
	// mov			time_day,waux
	time_day = BCDtoByte(timeBCD_day);
 8008d92:	4b17      	ldr	r3, [pc, #92]	@ (8008df0 <timeBCD_to_UNIX+0x94>)
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	0018      	movs	r0, r3
 8008d98:	f000 f83a 	bl	8008e10 <BCDtoByte>
 8008d9c:	0003      	movs	r3, r0
 8008d9e:	001a      	movs	r2, r3
 8008da0:	4b14      	ldr	r3, [pc, #80]	@ (8008df4 <timeBCD_to_UNIX+0x98>)
 8008da2:	701a      	strb	r2, [r3, #0]

	// ; convierte las horas bcd
	// mov			wreg,timeBCD_hour
	// call		BCDtoByte
	// mov			time_hour,waux
	time_hour = BCDtoByte(timeBCD_hour);
 8008da4:	4b14      	ldr	r3, [pc, #80]	@ (8008df8 <timeBCD_to_UNIX+0x9c>)
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	0018      	movs	r0, r3
 8008daa:	f000 f831 	bl	8008e10 <BCDtoByte>
 8008dae:	0003      	movs	r3, r0
 8008db0:	001a      	movs	r2, r3
 8008db2:	4b12      	ldr	r3, [pc, #72]	@ (8008dfc <timeBCD_to_UNIX+0xa0>)
 8008db4:	701a      	strb	r2, [r3, #0]

	// ; convierte los minutos bcd
	// mov			wreg,timeBCD_min
	// mov			time_min,waux
	time_min=BCDtoByte(timeBCD_min);
 8008db6:	4b12      	ldr	r3, [pc, #72]	@ (8008e00 <timeBCD_to_UNIX+0xa4>)
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	0018      	movs	r0, r3
 8008dbc:	f000 f828 	bl	8008e10 <BCDtoByte>
 8008dc0:	0003      	movs	r3, r0
 8008dc2:	001a      	movs	r2, r3
 8008dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e04 <timeBCD_to_UNIX+0xa8>)
 8008dc6:	701a      	strb	r2, [r3, #0]

	// ; convierte los segundos bcd
	//mov			wreg,timeBCD_sec
	//call		BCDtoByte
	//mov			time_sec,waux
	time_sec=BCDtoByte(timeBCD_sec);
 8008dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8008e08 <timeBCD_to_UNIX+0xac>)
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	0018      	movs	r0, r3
 8008dce:	f000 f81f 	bl	8008e10 <BCDtoByte>
 8008dd2:	0003      	movs	r3, r0
 8008dd4:	001a      	movs	r2, r3
 8008dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8008e0c <timeBCD_to_UNIX+0xb0>)
 8008dd8:	701a      	strb	r2, [r3, #0]
}
 8008dda:	46c0      	nop			@ (mov r8, r8)
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	20002128 	.word	0x20002128
 8008de4:	20002148 	.word	0x20002148
 8008de8:	20002129 	.word	0x20002129
 8008dec:	2000214a 	.word	0x2000214a
 8008df0:	2000212a 	.word	0x2000212a
 8008df4:	2000214b 	.word	0x2000214b
 8008df8:	2000212b 	.word	0x2000212b
 8008dfc:	2000214c 	.word	0x2000214c
 8008e00:	2000212c 	.word	0x2000212c
 8008e04:	2000214d 	.word	0x2000214d
 8008e08:	2000212d 	.word	0x2000212d
 8008e0c:	2000214e 	.word	0x2000214e

08008e10 <BCDtoByte>:

uint8_t BCDtoByte(uint8_t wreg_){
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	0002      	movs	r2, r0
 8008e18:	1dfb      	adds	r3, r7, #7
 8008e1a:	701a      	strb	r2, [r3, #0]
	// and		A,#$0F;							/ deja solo el nibble alto original
	// ldw		X,#10
	// mul		X,A;								/ multiplica por 10
	// ld		A,xl
	// add		A,waux;							/ suma el byte de salida
	return (uint8_t)( (wreg_ & 0x0F)+ ((wreg_ & 0xF0)>>4)*10 );// ld		waux,A;							/ guarda byte de salida
 8008e1c:	1dfb      	adds	r3, r7, #7
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	220f      	movs	r2, #15
 8008e22:	4013      	ands	r3, r2
 8008e24:	b2da      	uxtb	r2, r3
 8008e26:	1dfb      	adds	r3, r7, #7
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	091b      	lsrs	r3, r3, #4
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	1c19      	adds	r1, r3, #0
 8008e30:	0089      	lsls	r1, r1, #2
 8008e32:	18cb      	adds	r3, r1, r3
 8008e34:	18db      	adds	r3, r3, r3
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	18d3      	adds	r3, r2, r3
 8008e3a:	b2db      	uxtb	r3, r3

}
 8008e3c:	0018      	movs	r0, r3
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	b002      	add	sp, #8
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <chk_var>:

//	LN 6704 ------------------------------------------------------------------------------------------
void chk_var(void){
 8008e44:	b580      	push	{r7, lr}
 8008e46:	af00      	add	r7, sp, #0
	//;Verifica que la duracin de deshielo este dentro de rango
	//ld			A,durdhh
	//and			A,#%11100000
	//tnz			A
	if(durdhh & 0xE000)	//jrne		error_loop2
 8008e48:	4b24      	ldr	r3, [pc, #144]	@ (8008edc <chk_var+0x98>)
 8008e4a:	881b      	ldrh	r3, [r3, #0]
 8008e4c:	001a      	movs	r2, r3
 8008e4e:	23e0      	movs	r3, #224	@ 0xe0
 8008e50:	021b      	lsls	r3, r3, #8
 8008e52:	4013      	ands	r3, r2
 8008e54:	d130      	bne.n	8008eb8 <chk_var+0x74>
		goto error_loop;			// CGM 06/06/2025 es un mismo loop

	//ld			A,tminstoph
	//and			A,#%11111000
	//tnz			A
	if(tminstoph & 0xF800)//jrne		error_loop
 8008e56:	4b22      	ldr	r3, [pc, #136]	@ (8008ee0 <chk_var+0x9c>)
 8008e58:	881b      	ldrh	r3, [r3, #0]
 8008e5a:	001a      	movs	r2, r3
 8008e5c:	23f8      	movs	r3, #248	@ 0xf8
 8008e5e:	021b      	lsls	r3, r3, #8
 8008e60:	4013      	ands	r3, r2
 8008e62:	d12b      	bne.n	8008ebc <chk_var+0x78>
		goto error_loop;

	//	ld			A,retproth
	//	and			A,#%11111000
	//	tnz			A
	if(retproth & 0xF800)//jrne		error_loop
 8008e64:	4b1f      	ldr	r3, [pc, #124]	@ (8008ee4 <chk_var+0xa0>)
 8008e66:	881b      	ldrh	r3, [r3, #0]
 8008e68:	001a      	movs	r2, r3
 8008e6a:	23f8      	movs	r3, #248	@ 0xf8
 8008e6c:	021b      	lsls	r3, r3, #8
 8008e6e:	4013      	ands	r3, r2
 8008e70:	d126      	bne.n	8008ec0 <chk_var+0x7c>
		goto error_loop;

	//	ld			A,drp_comph
	//	and			A,#%11111100
	//	tnz			A
	if(drp_comph & 0xFC00)//jrne		error_loop
 8008e72:	4b1d      	ldr	r3, [pc, #116]	@ (8008ee8 <chk_var+0xa4>)
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	001a      	movs	r2, r3
 8008e78:	23fc      	movs	r3, #252	@ 0xfc
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	d121      	bne.n	8008ec4 <chk_var+0x80>
		goto error_loop;	//
	//	ld			A,drp_fanh
	//	and			A,#%11111100
	//	tnz			A
	if(drp_fanh & 0xFC00)//jrne		error_loop
 8008e80:	4b1a      	ldr	r3, [pc, #104]	@ (8008eec <chk_var+0xa8>)
 8008e82:	881b      	ldrh	r3, [r3, #0]
 8008e84:	001a      	movs	r2, r3
 8008e86:	23fc      	movs	r3, #252	@ 0xfc
 8008e88:	021b      	lsls	r3, r3, #8
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	d11c      	bne.n	8008ec8 <chk_var+0x84>
		goto error_loop;

	//	ldw			X,limsup_w
	//	cpw			X,liminf_w
	//	jrslt		error_loop
	if( ( (int16_t) limsup_w ) < ( (int16_t) liminf_w ) )
 8008e8e:	4b18      	ldr	r3, [pc, #96]	@ (8008ef0 <chk_var+0xac>)
 8008e90:	881b      	ldrh	r3, [r3, #0]
 8008e92:	b21a      	sxth	r2, r3
 8008e94:	4b17      	ldr	r3, [pc, #92]	@ (8008ef4 <chk_var+0xb0>)
 8008e96:	881b      	ldrh	r3, [r3, #0]
 8008e98:	b21b      	sxth	r3, r3
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	db16      	blt.n	8008ecc <chk_var+0x88>
	// CGM 06/06/2025		revisar este seccion es necesario de adaptar?
//	ld			A,TIM4_PSCR
//	sub			A,#$04		 ;Manuel 03-MAr-2022:	#$03
//	tnz			A
//	jrne		error_loop
	if(hiwdg.Instance->PR != IWDG_PRESCALER_4)
 8008e9e:	4b16      	ldr	r3, [pc, #88]	@ (8008ef8 <chk_var+0xb4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d113      	bne.n	8008ed0 <chk_var+0x8c>
//
//	ld			A,TIM4_ARR
//	sub			A,#250
//	tnz			A
//	jrne		error_loop
	if(hiwdg.Instance->RLR != 800)
 8008ea8:	4b13      	ldr	r3, [pc, #76]	@ (8008ef8 <chk_var+0xb4>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	689a      	ldr	r2, [r3, #8]
 8008eae:	23c8      	movs	r3, #200	@ 0xc8
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d00f      	beq.n	8008ed6 <chk_var+0x92>
		goto error_loop;
 8008eb6:	e00d      	b.n	8008ed4 <chk_var+0x90>
		goto error_loop;			// CGM 06/06/2025 es un mismo loop
 8008eb8:	46c0      	nop			@ (mov r8, r8)
 8008eba:	e00a      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;
 8008ebc:	46c0      	nop			@ (mov r8, r8)
 8008ebe:	e008      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;
 8008ec0:	46c0      	nop			@ (mov r8, r8)
 8008ec2:	e006      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;	//
 8008ec4:	46c0      	nop			@ (mov r8, r8)
 8008ec6:	e004      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;
 8008ec8:	46c0      	nop			@ (mov r8, r8)
 8008eca:	e002      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;
 8008ecc:	46c0      	nop			@ (mov r8, r8)
 8008ece:	e000      	b.n	8008ed2 <chk_var+0x8e>
		goto error_loop;
 8008ed0:	46c0      	nop			@ (mov r8, r8)
 8008ed2:	e7ff      	b.n	8008ed4 <chk_var+0x90>

	return;

error_loop:
	goto error_loop;
 8008ed4:	e7fe      	b.n	8008ed4 <chk_var+0x90>
	return;
 8008ed6:	46c0      	nop			@ (mov r8, r8)

}
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	20000bd4 	.word	0x20000bd4
 8008ee0:	20000b7e 	.word	0x20000b7e
 8008ee4:	20000b84 	.word	0x20000b84
 8008ee8:	20000c16 	.word	0x20000c16
 8008eec:	20000c18 	.word	0x20000c18
 8008ef0:	20000bca 	.word	0x20000bca
 8008ef4:	20000bc8 	.word	0x20000bc8
 8008ef8:	20000504 	.word	0x20000504

08008efc <param2eeprom>:

// ;LN 6306 ============================================================
void param2eeprom(void){
 8008efc:	b580      	push	{r7, lr}
 8008efe:	af00      	add	r7, sp, #0
	if(fcom[f_pprog])	// btjt		fcom,#f_pprog,ask_4com
 8008f00:	4b14      	ldr	r3, [pc, #80]	@ (8008f54 <param2eeprom+0x58>)
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d01c      	beq.n	8008f42 <param2eeprom+0x46>
		goto ask_4com;
 8008f08:	46c0      	nop			@ (mov r8, r8)
	//;//manuel reduc...     jp 			no_prog_param
	goto no_prog_param;//jra 			no_prog_param
ask_4com:
	if(fcom[f_ecom])// btjt		fcom,#f_ecom,do_prog_param
 8008f0a:	4b12      	ldr	r3, [pc, #72]	@ (8008f54 <param2eeprom+0x58>)
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d019      	beq.n	8008f46 <param2eeprom+0x4a>
		goto do_prog_param;
 8008f12:	46c0      	nop			@ (mov r8, r8)
	//;//manuel reduc...     jp 			no_prog_param
	goto no_prog_param;		//jra 			no_prog_param
do_prog_param:
	if(fcom[f_doprog])//btjt		fcom,#f_doprog,ask_prog_ok
 8008f14:	4b0f      	ldr	r3, [pc, #60]	@ (8008f54 <param2eeprom+0x58>)
 8008f16:	78db      	ldrb	r3, [r3, #3]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d109      	bne.n	8008f30 <param2eeprom+0x34>
		goto ask_prog_ok;

	cntmemo = 0;			//mov			cntmemo,#$00;		/ Para grabar desde la primera localidad de EEPROM
 8008f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f58 <param2eeprom+0x5c>)
 8008f1e:	2200      	movs	r2, #0
 8008f20:	701a      	strb	r2, [r3, #0]
	ctlmemo = 0xAA;			//mov			ctlmemo,#$AA;		/ Graba los datos en EEPROM
 8008f22:	4b0e      	ldr	r3, [pc, #56]	@ (8008f5c <param2eeprom+0x60>)
 8008f24:	22aa      	movs	r2, #170	@ 0xaa
 8008f26:	701a      	strb	r2, [r3, #0]
	fcom[f_doprog] = 1;		// bset		fcom,#f_doprog
 8008f28:	4b0a      	ldr	r3, [pc, #40]	@ (8008f54 <param2eeprom+0x58>)
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	70da      	strb	r2, [r3, #3]
	//;//manuel reduc...     jp			no_prog_param
	goto no_prog_param;					//jra			no_prog_param
 8008f2e:	e00d      	b.n	8008f4c <param2eeprom+0x50>
		goto ask_prog_ok;
 8008f30:	46c0      	nop			@ (mov r8, r8)
ask_prog_ok:
	//tnz			ctlmemo
	if(ctlmemo)					//jrne		no_prog_param
 8008f32:	4b0a      	ldr	r3, [pc, #40]	@ (8008f5c <param2eeprom+0x60>)
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d107      	bne.n	8008f4a <param2eeprom+0x4e>
		goto no_prog_param;
	fcom[f_progr] = 1;			// bset		fcom,#f_progr
 8008f3a:	4b06      	ldr	r3, [pc, #24]	@ (8008f54 <param2eeprom+0x58>)
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	709a      	strb	r2, [r3, #2]

no_prog_param:
	return;
 8008f40:	e004      	b.n	8008f4c <param2eeprom+0x50>
	goto no_prog_param;//jra 			no_prog_param
 8008f42:	46c0      	nop			@ (mov r8, r8)
 8008f44:	e002      	b.n	8008f4c <param2eeprom+0x50>
	goto no_prog_param;		//jra 			no_prog_param
 8008f46:	46c0      	nop			@ (mov r8, r8)
 8008f48:	e000      	b.n	8008f4c <param2eeprom+0x50>
		goto no_prog_param;
 8008f4a:	46c0      	nop			@ (mov r8, r8)
	return;
 8008f4c:	46c0      	nop			@ (mov r8, r8)
}
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	46c0      	nop			@ (mov r8, r8)
 8008f54:	2000217c 	.word	0x2000217c
 8008f58:	20000c84 	.word	0x20000c84
 8008f5c:	20000c83 	.word	0x20000c83

08008f60 <findPointLogger>:

/*
 * Funcion para encontrar en donde se debe comenzar a escribir el logger en la FLASH, tanto para el Logger de Tiempos (Datos) y el Logger de Eventos
 * CGM 23/04/2025
 */
void findPointLogger(uint8_t * pointLogger_, uint8_t * pointLoggerFin_){
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
	uint16_t * pointFirstProgram =(uint16_t *) &pointLogger_[126]; // Apuntador utilizado para comenzar a llenar el logger apartir del inicio; Este apuntador abacar tanto el elemento 126 como el 127
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	337e      	adds	r3, #126	@ 0x7e
 8008f6e:	60fb      	str	r3, [r7, #12]
	uint8_t * pointLoggerX_ = pointLogger_;							// Apuntador que recorre todo el Logger almacenado en FLASH
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	617b      	str	r3, [r7, #20]
	uint8_t	cntBloques128 = 0;										// Contador de Bloques de 128 bytes;
 8008f74:	2313      	movs	r3, #19
 8008f76:	18fb      	adds	r3, r7, r3
 8008f78:	2200      	movs	r2, #0
 8008f7a:	701a      	strb	r2, [r3, #0]

	// El logger se llena desde el inicio
	if(*pointFirstProgram == 0){		// Verifica si el elemento 126 (posicin del elemento del bloque de 128) es igual a 0 y
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	881b      	ldrh	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d121      	bne.n	8008fc8 <findPointLogger+0x68>
		cntBlockFlash = 0; 	// Inicia en el Bloque 0 de 128 bytes (FLASH)
 8008f84:	4b1f      	ldr	r3, [pc, #124]	@ (8009004 <findPointLogger+0xa4>)
 8008f86:	2200      	movs	r2, #0
 8008f88:	701a      	strb	r2, [r3, #0]
		cntByteBlock = 0;	// Inicia en la posicin 0 del Buffer de 128 Bytes (RAM)
 8008f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8009008 <findPointLogger+0xa8>)
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	701a      	strb	r2, [r3, #0]
		return ;
 8008f90:	e034      	b.n	8008ffc <findPointLogger+0x9c>
	}

	// Se busca a partir de donde se comenzara la escritura del Logger
	while(pointLoggerX_[126] == 0){ 			// Se revisa elemento 126, ya que este almacena la posicin de cual fue la ultima escritura del bloque de 128 bytes.
		if(pointLoggerX_[127] != pointLogger_[127]){ // Revisamos que estemos en el mismo ciclo del grabado de FLASH, esto representa el byte no. 127
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	337f      	adds	r3, #127	@ 0x7f
 8008f96:	781a      	ldrb	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	337f      	adds	r3, #127	@ 0x7f
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d118      	bne.n	8008fd4 <findPointLogger+0x74>
			break;
		}
		pointLoggerX_ += 128;		// Apunta al siguiente bloque 128 bytes de su elemento 126
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	3380      	adds	r3, #128	@ 0x80
 8008fa6:	617b      	str	r3, [r7, #20]
		cntBloques128++;
 8008fa8:	2113      	movs	r1, #19
 8008faa:	187b      	adds	r3, r7, r1
 8008fac:	781a      	ldrb	r2, [r3, #0]
 8008fae:	187b      	adds	r3, r7, r1
 8008fb0:	3201      	adds	r2, #1
 8008fb2:	701a      	strb	r2, [r3, #0]
		if(pointLoggerX_ > pointLoggerFin_){
 8008fb4:	697a      	ldr	r2, [r7, #20]
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d905      	bls.n	8008fc8 <findPointLogger+0x68>
			// El llenado comenzar desde el inicio del Logger, es decir desde el primer bloque.
			pointLoggerX_ = pointLogger_;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	617b      	str	r3, [r7, #20]
			cntBloques128 = 0;
 8008fc0:	187b      	adds	r3, r7, r1
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	701a      	strb	r2, [r3, #0]
			break;
 8008fc6:	e006      	b.n	8008fd6 <findPointLogger+0x76>
	while(pointLoggerX_[126] == 0){ 			// Se revisa elemento 126, ya que este almacena la posicin de cual fue la ultima escritura del bloque de 128 bytes.
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	337e      	adds	r3, #126	@ 0x7e
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d0df      	beq.n	8008f92 <findPointLogger+0x32>
 8008fd2:	e000      	b.n	8008fd6 <findPointLogger+0x76>
			break;
 8008fd4:	46c0      	nop			@ (mov r8, r8)
		}
	}

	// Determinacin de la posicin de buffer, en caso de que tengamos todos los bloques completos
	if(pointLoggerX_[126] == 0xFF)
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	337e      	adds	r3, #126	@ 0x7e
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	2bff      	cmp	r3, #255	@ 0xff
 8008fde:	d103      	bne.n	8008fe8 <findPointLogger+0x88>
		cntByteBlock = 0;						// Posicin del Buffer de 128 Bytes que estamos ubicados
 8008fe0:	4b09      	ldr	r3, [pc, #36]	@ (8009008 <findPointLogger+0xa8>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	701a      	strb	r2, [r3, #0]
 8008fe6:	e004      	b.n	8008ff2 <findPointLogger+0x92>
	else
		cntByteBlock = pointLoggerX_[126];		// Posicin del Buffer de 128 Bytes que estamos ubicados
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	227e      	movs	r2, #126	@ 0x7e
 8008fec:	5c9a      	ldrb	r2, [r3, r2]
 8008fee:	4b06      	ldr	r3, [pc, #24]	@ (8009008 <findPointLogger+0xa8>)
 8008ff0:	701a      	strb	r2, [r3, #0]

	cntBlockFlash = cntBloques128;				// Bloque en el que estamos ubicados dentro de la memoria Flash
 8008ff2:	4b04      	ldr	r3, [pc, #16]	@ (8009004 <findPointLogger+0xa4>)
 8008ff4:	2213      	movs	r2, #19
 8008ff6:	18ba      	adds	r2, r7, r2
 8008ff8:	7812      	ldrb	r2, [r2, #0]
 8008ffa:	701a      	strb	r2, [r3, #0]

}
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	b006      	add	sp, #24
 8009000:	bd80      	pop	{r7, pc}
 8009002:	46c0      	nop			@ (mov r8, r8)
 8009004:	20000e4e 	.word	0x20000e4e
 8009008:	20000e4f 	.word	0x20000e4f

0800900c <logger>:

#include "main.h"
#include "customMain.h"
#include "ELTEC_EmulatedEEPROM.h"

void logger (void){
 800900c:	b580      	push	{r7, lr}
 800900e:	af00      	add	r7, sp, #0
		uint8_t *point_X;
		uint8_t *point_Y;

		//ld A,edorefri;
		//cp A,#2;
		if(edorefri >= 2 && flagsRxFirm[0] == 0){  //Parche, inhibicion de logger mientras se actualiza el fw
 8009010:	4bc8      	ldr	r3, [pc, #800]	@ (8009334 <logger+0x328>)
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d800      	bhi.n	800901a <logger+0xe>
 8009018:	e340      	b.n	800969c <logger+0x690>
 800901a:	4bc7      	ldr	r3, [pc, #796]	@ (8009338 <logger+0x32c>)
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	2201      	movs	r2, #1
 8009020:	4053      	eors	r3, r2
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b00      	cmp	r3, #0
 8009026:	d100      	bne.n	800902a <logger+0x1e>
 8009028:	e338      	b.n	800969c <logger+0x690>
			goto logger_01;//jruge	logger_01;
 800902a:	46c0      	nop			@ (mov r8, r8)
		//;*********** solo para pruebas
		//;jra		voltFlagOK
		//;*********** solo para pruebas
		//
		//; pregunta si hay un voltaje correcto al arranque para comenzar a loggear
		if(flagsLogger[7]){ //btjt flagsLogger,#7,voltFlagOK
 800902c:	4bc3      	ldr	r3, [pc, #780]	@ (800933c <logger+0x330>)
 800902e:	79db      	ldrb	r3, [r3, #7]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d118      	bne.n	8009066 <logger+0x5a>
			goto voltFlagOK;
		}
		//ld A,protype;
		if(Plantilla[protype] == 0x02){//cp A,#$02; Proteccin de voltaje 220v?
 8009034:	4bc2      	ldr	r3, [pc, #776]	@ (8009340 <logger+0x334>)
 8009036:	2257      	movs	r2, #87	@ 0x57
 8009038:	5c9b      	ldrb	r3, [r3, r2]
 800903a:	2b02      	cmp	r3, #2
 800903c:	d005      	beq.n	800904a <logger+0x3e>
			goto chk_220;//jreq	chk_220
		}
chk_120:
 800903e:	46c0      	nop			@ (mov r8, r8)
		//ld A,voltl
		if(voltl >= 70){//cp A,#70; / el voltaje es superior al minimo medible ?
 8009040:	4bc0      	ldr	r3, [pc, #768]	@ (8009344 <logger+0x338>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	2b45      	cmp	r3, #69	@ 0x45
 8009046:	d90a      	bls.n	800905e <logger+0x52>
			goto voltArranOK;//jruge voltArranOK
 8009048:	e005      	b.n	8009056 <logger+0x4a>
			goto chk_220;//jreq	chk_220
 800904a:	46c0      	nop			@ (mov r8, r8)
		}
		goto voltArranFAIL;//jra	voltArranFAIL
chk_220:
		//ld A,voltl
		if(voltl >= 170){//cp A,#170;	/ el voltaje es superior al minimo medible ?
 800904c:	4bbd      	ldr	r3, [pc, #756]	@ (8009344 <logger+0x338>)
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	2ba9      	cmp	r3, #169	@ 0xa9
 8009052:	d906      	bls.n	8009062 <logger+0x56>
			goto voltArranOK;//jruge voltArranOK
 8009054:	46c0      	nop			@ (mov r8, r8)
		}
		goto voltArranFAIL;//jra voltArranFAIL

voltArranOK:
		flagsLogger[7] = 1;//bset	flagsLogger,#7
 8009056:	4bb9      	ldr	r3, [pc, #740]	@ (800933c <logger+0x330>)
 8009058:	2201      	movs	r2, #1
 800905a:	71da      	strb	r2, [r3, #7]
voltArranFAIL:
        goto fin_logger; //jp fin_logger
 800905c:	e31f      	b.n	800969e <logger+0x692>
		goto voltArranFAIL;//jra	voltArranFAIL
 800905e:	46c0      	nop			@ (mov r8, r8)
 8009060:	e31d      	b.n	800969e <logger+0x692>
		goto voltArranFAIL;//jra voltArranFAIL
 8009062:	46c0      	nop			@ (mov r8, r8)
        goto fin_logger; //jp fin_logger
 8009064:	e31b      	b.n	800969e <logger+0x692>
			goto voltFlagOK;
 8009066:	46c0      	nop			@ (mov r8, r8)
//;===========================================================
//;					LOGGER DE EVENTOS
//;===========================================================
//				+++++	EVENTO PUERTA	++++++
event_logg:
		if(flagsWIFI[f_eventLoggerSend])	//btjt		flagsWIFI,#f_eventLoggerSend,event_logg_01; No loggear hasta terminar Tx
 8009068:	4bb7      	ldr	r3, [pc, #732]	@ (8009348 <logger+0x33c>)
 800906a:	789b      	ldrb	r3, [r3, #2]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d107      	bne.n	8009080 <logger+0x74>
			goto event_logg_01;
		if(!flagsLogger[4]){//btjf	flagsLogger,#4,door_event; No loggear hasta terminar Tx
 8009070:	4bb2      	ldr	r3, [pc, #712]	@ (800933c <logger+0x330>)
 8009072:	791b      	ldrb	r3, [r3, #4]
 8009074:	2201      	movs	r2, #1
 8009076:	4053      	eors	r3, r2
 8009078:	b2db      	uxtb	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d102      	bne.n	8009084 <logger+0x78>
			goto door_event;
		}
event_logg_01:
 800907e:	e000      	b.n	8009082 <logger+0x76>
			goto event_logg_01;
 8009080:	46c0      	nop			@ (mov r8, r8)
		goto fin_logger; // jp fin_logger
 8009082:	e30c      	b.n	800969e <logger+0x692>
			goto door_event;
 8009084:	46c0      	nop			@ (mov r8, r8)
		//+++++++++++++++++++++++++++++++++++++++
		// goto	data_logg;
		//+++++++++++++++++++++++++++++++++++++++
		//Salto para probar logeo de DATOS tiempo

		if(flagsEvent[0]){//btjt	flagsEvent,#0,ask_DE_end;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
 8009086:	4bb1      	ldr	r3, [pc, #708]	@ (800934c <logger+0x340>)
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d136      	bne.n	80090fc <logger+0xf0>
			goto ask_DE_end;
		}
ask_DE_start:
 800908e:	46c0      	nop			@ (mov r8, r8)
		if(flagsC[0]){//btjt	flagsC,#0,ask_DE_start_01; / hay puerta abierta ? S, captura inicio de evento
 8009090:	4baf      	ldr	r3, [pc, #700]	@ (8009350 <logger+0x344>)
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d068      	beq.n	800916a <logger+0x15e>
			goto ask_DE_start_01;
 8009098:	46c0      	nop			@ (mov r8, r8)
		}
		goto comp_event;//jp comp_event;/ No, checa el evento de compresor
ask_DE_start_01:
		BloqEventPuerta[EP_timeInit_4] = highByte(timeSeconds_HW);		//ldw	X,timeSeconds_HW
 800909a:	4bae      	ldr	r3, [pc, #696]	@ (8009354 <logger+0x348>)
 800909c:	881b      	ldrh	r3, [r3, #0]
 800909e:	0a1b      	lsrs	r3, r3, #8
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	b2da      	uxtb	r2, r3
 80090a4:	4bac      	ldr	r3, [pc, #688]	@ (8009358 <logger+0x34c>)
 80090a6:	711a      	strb	r2, [r3, #4]
		BloqEventPuerta[EP_timeInit_3] = lowByte(timeSeconds_HW);		//ldw	EP_timeInit_HW,X
 80090a8:	4baa      	ldr	r3, [pc, #680]	@ (8009354 <logger+0x348>)
 80090aa:	881b      	ldrh	r3, [r3, #0]
 80090ac:	b2da      	uxtb	r2, r3
 80090ae:	4baa      	ldr	r3, [pc, #680]	@ (8009358 <logger+0x34c>)
 80090b0:	715a      	strb	r2, [r3, #5]
		BloqEventPuerta[EP_timeInit_2] = highByte(timeSeconds_LW);		//ldw	X,timeSeconds_LW
 80090b2:	4baa      	ldr	r3, [pc, #680]	@ (800935c <logger+0x350>)
 80090b4:	881b      	ldrh	r3, [r3, #0]
 80090b6:	0a1b      	lsrs	r3, r3, #8
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	4ba6      	ldr	r3, [pc, #664]	@ (8009358 <logger+0x34c>)
 80090be:	719a      	strb	r2, [r3, #6]
		BloqEventPuerta[EP_timeInit_1] = lowByte(timeSeconds_LW);		//ldw	EP_timeInit_LW,X;				/ guarda el tiempo de inicio
 80090c0:	4ba6      	ldr	r3, [pc, #664]	@ (800935c <logger+0x350>)
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	4ba4      	ldr	r3, [pc, #656]	@ (8009358 <logger+0x34c>)
 80090c8:	71da      	strb	r2, [r3, #7]
		BloqEventPuerta[EP_eventType] = 1;		// mov	EP_eventType,#1;/ carga el tipo de evento (1 para puerta)
 80090ca:	4ba3      	ldr	r3, [pc, #652]	@ (8009358 <logger+0x34c>)
 80090cc:	2201      	movs	r2, #1
 80090ce:	731a      	strb	r2, [r3, #12]
		BloqEventPuerta[EP_tempAmbInit_H] = tdevl;				// ldw	X,tdevl
 80090d0:	4ba3      	ldr	r3, [pc, #652]	@ (8009360 <logger+0x354>)
 80090d2:	781a      	ldrb	r2, [r3, #0]
 80090d4:	4ba0      	ldr	r3, [pc, #640]	@ (8009358 <logger+0x34c>)
 80090d6:	735a      	strb	r2, [r3, #13]
		BloqEventPuerta[EP_tempAmbInit_L] = tdevf;				// ldw	EP_tempAmbInit,x; / carga temperatura ambiente
 80090d8:	4ba2      	ldr	r3, [pc, #648]	@ (8009364 <logger+0x358>)
 80090da:	781a      	ldrb	r2, [r3, #0]
 80090dc:	4b9e      	ldr	r3, [pc, #632]	@ (8009358 <logger+0x34c>)
 80090de:	739a      	strb	r2, [r3, #14]
		BloqEventPuerta[EP_voltInit] = voltl;					//mov	EP_voltInit,voltl; /carga voltaje
 80090e0:	4b98      	ldr	r3, [pc, #608]	@ (8009344 <logger+0x338>)
 80090e2:	781a      	ldrb	r2, [r3, #0]
 80090e4:	4b9c      	ldr	r3, [pc, #624]	@ (8009358 <logger+0x34c>)
 80090e6:	745a      	strb	r2, [r3, #17]
		flagsEvent[0] = 1;//bset	flagsEvent,#0;					/ indica quie el evento puerta ya inici
 80090e8:	4b98      	ldr	r3, [pc, #608]	@ (800934c <logger+0x340>)
 80090ea:	2201      	movs	r2, #1
 80090ec:	701a      	strb	r2, [r3, #0]
		//ld	A,#0;
		//ld	xh,A
		//ld	A,tmDoorEvent;					/ carga el tiempo de puerta abierta necesario para considerarlo evento
		//ld	xl,A
		//ldw	temp_doorEvent,X;				/ carga tiempo de duracin minima de evento puerta abierta
		temp_doorEvent = (0*256) + Plantilla[tmDoorEvent];
 80090ee:	4b94      	ldr	r3, [pc, #592]	@ (8009340 <logger+0x334>)
 80090f0:	2250      	movs	r2, #80	@ 0x50
 80090f2:	5c9b      	ldrb	r3, [r3, r2]
 80090f4:	001a      	movs	r2, r3
 80090f6:	4b9c      	ldr	r3, [pc, #624]	@ (8009368 <logger+0x35c>)
 80090f8:	801a      	strh	r2, [r3, #0]
 	    goto comp_event;//jp	comp_event;
 80090fa:	e039      	b.n	8009170 <logger+0x164>
			goto ask_DE_end;
 80090fc:	46c0      	nop			@ (mov r8, r8)

ask_DE_end:
		if(flagsC[0]){//btjt	flagsC,#0,comp_event;	 	/ ya se cerr la puerta ?
 80090fe:	4b94      	ldr	r3, [pc, #592]	@ (8009350 <logger+0x344>)
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d133      	bne.n	800916e <logger+0x162>
			goto comp_event;
		}
		//ldw X,temp_doorEvent
		if(temp_doorEvent == 0){//tnzw	X; / se cumpli el tiempo minimo de puerta abierta ?
 8009106:	4b98      	ldr	r3, [pc, #608]	@ (8009368 <logger+0x35c>)
 8009108:	881b      	ldrh	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d003      	beq.n	8009116 <logger+0x10a>
			goto door_event_end;//jreq	door_event_end;	/ s, ve a finalizar el evento
		}
		flagsEvent[0] = 0;//bres	flagsEvent,#0;	/ borra inicio de evento puerta
 800910e:	4b8f      	ldr	r3, [pc, #572]	@ (800934c <logger+0x340>)
 8009110:	2200      	movs	r2, #0
 8009112:	701a      	strb	r2, [r3, #0]
		goto comp_event;//jra comp_event; / contina sin grabar evento
 8009114:	e02c      	b.n	8009170 <logger+0x164>
			goto door_event_end;//jreq	door_event_end;	/ s, ve a finalizar el evento
 8009116:	46c0      	nop			@ (mov r8, r8)
door_event_end:
		BloqEventPuerta[EP_timeEnd_4] = highByte(timeSeconds_HW);			//ldw	X,timeSeconds_HW
 8009118:	4b8e      	ldr	r3, [pc, #568]	@ (8009354 <logger+0x348>)
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	0a1b      	lsrs	r3, r3, #8
 800911e:	b29b      	uxth	r3, r3
 8009120:	b2da      	uxtb	r2, r3
 8009122:	4b8d      	ldr	r3, [pc, #564]	@ (8009358 <logger+0x34c>)
 8009124:	721a      	strb	r2, [r3, #8]
		BloqEventPuerta[EP_timeEnd_3] = lowByte(timeSeconds_HW);			//ldw	EP_timeEnd_HW,X
 8009126:	4b8b      	ldr	r3, [pc, #556]	@ (8009354 <logger+0x348>)
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b2da      	uxtb	r2, r3
 800912c:	4b8a      	ldr	r3, [pc, #552]	@ (8009358 <logger+0x34c>)
 800912e:	725a      	strb	r2, [r3, #9]
		BloqEventPuerta[EP_timeEnd_2] = highByte(timeSeconds_LW);			//ldw		X,timeSeconds_LW
 8009130:	4b8a      	ldr	r3, [pc, #552]	@ (800935c <logger+0x350>)
 8009132:	881b      	ldrh	r3, [r3, #0]
 8009134:	0a1b      	lsrs	r3, r3, #8
 8009136:	b29b      	uxth	r3, r3
 8009138:	b2da      	uxtb	r2, r3
 800913a:	4b87      	ldr	r3, [pc, #540]	@ (8009358 <logger+0x34c>)
 800913c:	729a      	strb	r2, [r3, #10]
		BloqEventPuerta[EP_timeEnd_1] = lowByte(timeSeconds_LW);			//ldw		EP_timeEnd_LW,X;				/ guarda el tiempo final
 800913e:	4b87      	ldr	r3, [pc, #540]	@ (800935c <logger+0x350>)
 8009140:	881b      	ldrh	r3, [r3, #0]
 8009142:	b2da      	uxtb	r2, r3
 8009144:	4b84      	ldr	r3, [pc, #528]	@ (8009358 <logger+0x34c>)
 8009146:	72da      	strb	r2, [r3, #11]
		BloqEventPuerta[EP_tempEvaEnd_H] = teval;				//ldw	X,teval
 8009148:	4b88      	ldr	r3, [pc, #544]	@ (800936c <logger+0x360>)
 800914a:	781a      	ldrb	r2, [r3, #0]
 800914c:	4b82      	ldr	r3, [pc, #520]	@ (8009358 <logger+0x34c>)
 800914e:	73da      	strb	r2, [r3, #15]
		BloqEventPuerta[EP_tempEvaEnd_L] = tevaf;				//ldw	EP_tempEvaEnd,x;	/ copia el dato de temperatura evaporador
 8009150:	4b87      	ldr	r3, [pc, #540]	@ (8009370 <logger+0x364>)
 8009152:	781a      	ldrb	r2, [r3, #0]
 8009154:	4b80      	ldr	r3, [pc, #512]	@ (8009358 <logger+0x34c>)
 8009156:	741a      	strb	r2, [r3, #16]
//									;or		A,cntLogger_L;					/ Ya es tiempo de tomar datos?
//									;jrne	comp_event;							/ s, continua
//		;prueba


		dirDataLoad = &BloqEventPuerta[EP_timeInit_4];	//ldw	X,#EP_timeInit_HW
 8009158:	4b86      	ldr	r3, [pc, #536]	@ (8009374 <logger+0x368>)
 800915a:	4a87      	ldr	r2, [pc, #540]	@ (8009378 <logger+0x36c>)
 800915c:	601a      	str	r2, [r3, #0]
		//ldw dirDataLoad,X;	/ indica el inicio del bloque de datos a cargar (evento puerta)
		load_event();			//call	load_event
 800915e:	f000 fafd 	bl	800975c <load_event>

		flagsEvent[0] = 0;		//bres flagsEvent,#0;	/ borra inicio de evento puerta
 8009162:	4b7a      	ldr	r3, [pc, #488]	@ (800934c <logger+0x340>)
 8009164:	2200      	movs	r2, #0
 8009166:	701a      	strb	r2, [r3, #0]
		goto comp_event;		//jra	comp_event;			/ contina
 8009168:	e002      	b.n	8009170 <logger+0x164>
		goto comp_event;//jp comp_event;/ No, checa el evento de compresor
 800916a:	46c0      	nop			@ (mov r8, r8)
 800916c:	e000      	b.n	8009170 <logger+0x164>
			goto comp_event;
 800916e:	46c0      	nop			@ (mov r8, r8)

//;										Evento de encendido de compresor
//;----------------------------------------------------------
comp_event:
		if(flagsEvent[1]){//  btjt flagsEvent,#1,ask_CE_end;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
 8009170:	4b76      	ldr	r3, [pc, #472]	@ (800934c <logger+0x340>)
 8009172:	785b      	ldrb	r3, [r3, #1]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d130      	bne.n	80091da <logger+0x1ce>
			goto ask_CE_end;
		}
ask_CE_start:
 8009178:	46c0      	nop			@ (mov r8, r8)
		if(GPIOR0[0]){//btjt GPIOR0,#0,ask_CE_start_01; / compresor encendido ? S, captura inicio de evento
 800917a:	4b80      	ldr	r3, [pc, #512]	@ (800937c <logger+0x370>)
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d06f      	beq.n	8009262 <logger+0x256>
			goto ask_CE_start_01;
 8009182:	46c0      	nop			@ (mov r8, r8)
		}
		goto desh_event;//jp desh_event;			/ No, checa el evento de deshielo
ask_CE_start_01:
		BloqEventComp[EC_timeInit_4] = highByte(timeSeconds_HW);		//ldw		X,timeSeconds_HW
 8009184:	4b73      	ldr	r3, [pc, #460]	@ (8009354 <logger+0x348>)
 8009186:	881b      	ldrh	r3, [r3, #0]
 8009188:	0a1b      	lsrs	r3, r3, #8
 800918a:	b29b      	uxth	r3, r3
 800918c:	b2da      	uxtb	r2, r3
 800918e:	4b7c      	ldr	r3, [pc, #496]	@ (8009380 <logger+0x374>)
 8009190:	711a      	strb	r2, [r3, #4]
		BloqEventComp[EC_timeInit_3] = lowByte(timeSeconds_HW);		//ldw		EC_timeInit_HW,X
 8009192:	4b70      	ldr	r3, [pc, #448]	@ (8009354 <logger+0x348>)
 8009194:	881b      	ldrh	r3, [r3, #0]
 8009196:	b2da      	uxtb	r2, r3
 8009198:	4b79      	ldr	r3, [pc, #484]	@ (8009380 <logger+0x374>)
 800919a:	715a      	strb	r2, [r3, #5]
		BloqEventComp[EC_timeInit_2] = highByte(timeSeconds_LW);		//ldw		X,timeSeconds_LW
 800919c:	4b6f      	ldr	r3, [pc, #444]	@ (800935c <logger+0x350>)
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	0a1b      	lsrs	r3, r3, #8
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	b2da      	uxtb	r2, r3
 80091a6:	4b76      	ldr	r3, [pc, #472]	@ (8009380 <logger+0x374>)
 80091a8:	719a      	strb	r2, [r3, #6]
		BloqEventComp[EC_timeInit_1] = lowByte(timeSeconds_LW);		//ldw		EC_timeInit_LW,X;	/ guarda el tiempo de inicio
 80091aa:	4b6c      	ldr	r3, [pc, #432]	@ (800935c <logger+0x350>)
 80091ac:	881b      	ldrh	r3, [r3, #0]
 80091ae:	b2da      	uxtb	r2, r3
 80091b0:	4b73      	ldr	r3, [pc, #460]	@ (8009380 <logger+0x374>)
 80091b2:	71da      	strb	r2, [r3, #7]
		BloqEventComp[EC_eventType] = 2;				//mov		EC_eventType,#2;	/ carga el tipo de evento (2 para compresor)
 80091b4:	4b72      	ldr	r3, [pc, #456]	@ (8009380 <logger+0x374>)
 80091b6:	2202      	movs	r2, #2
 80091b8:	731a      	strb	r2, [r3, #12]
		BloqEventComp[EC_tempAmbInit_H] = tdevl;		//ldw		X,tdevl
 80091ba:	4b69      	ldr	r3, [pc, #420]	@ (8009360 <logger+0x354>)
 80091bc:	781a      	ldrb	r2, [r3, #0]
 80091be:	4b70      	ldr	r3, [pc, #448]	@ (8009380 <logger+0x374>)
 80091c0:	735a      	strb	r2, [r3, #13]
		BloqEventComp[EC_tempAmbInit_L] = tdevf;		//ldw		EC_tempAmbInit,x;				/ carga temperatura ambiente
 80091c2:	4b68      	ldr	r3, [pc, #416]	@ (8009364 <logger+0x358>)
 80091c4:	781a      	ldrb	r2, [r3, #0]
 80091c6:	4b6e      	ldr	r3, [pc, #440]	@ (8009380 <logger+0x374>)
 80091c8:	739a      	strb	r2, [r3, #14]
		BloqEventComp[EC_voltInit] = voltl;	//mov EC_voltInit,voltl; /carga voltaje
 80091ca:	4b5e      	ldr	r3, [pc, #376]	@ (8009344 <logger+0x338>)
 80091cc:	781a      	ldrb	r2, [r3, #0]
 80091ce:	4b6c      	ldr	r3, [pc, #432]	@ (8009380 <logger+0x374>)
 80091d0:	745a      	strb	r2, [r3, #17]
        flagsEvent[1] = 1;						//bset	flagsEvent,#1;	/ indica que el evento compresor ya inici
 80091d2:	4b5e      	ldr	r3, [pc, #376]	@ (800934c <logger+0x340>)
 80091d4:	2201      	movs	r2, #1
 80091d6:	705a      	strb	r2, [r3, #1]
		goto desh_event;						//jp desh_event;	/ contina
 80091d8:	e046      	b.n	8009268 <logger+0x25c>
			goto ask_CE_end;
 80091da:	46c0      	nop			@ (mov r8, r8)
ask_CE_end:
		if(GPIOR0[0]){//btjt	GPIOR0,#0,desh_event;	 	/ ya se apag el compresor ?
 80091dc:	4b67      	ldr	r3, [pc, #412]	@ (800937c <logger+0x370>)
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d140      	bne.n	8009266 <logger+0x25a>
			goto desh_event;
		}
comp_event_end:
 80091e4:	46c0      	nop			@ (mov r8, r8)
		BloqEventComp[EC_timeEnd_4] = highByte(timeSeconds_HW);			//ldw		X,timeSeconds_HW
 80091e6:	4b5b      	ldr	r3, [pc, #364]	@ (8009354 <logger+0x348>)
 80091e8:	881b      	ldrh	r3, [r3, #0]
 80091ea:	0a1b      	lsrs	r3, r3, #8
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	4b63      	ldr	r3, [pc, #396]	@ (8009380 <logger+0x374>)
 80091f2:	721a      	strb	r2, [r3, #8]
		BloqEventComp[EC_timeEnd_3] = lowByte(timeSeconds_HW);			//ldw		EC_timeEnd_HW,X
 80091f4:	4b57      	ldr	r3, [pc, #348]	@ (8009354 <logger+0x348>)
 80091f6:	881b      	ldrh	r3, [r3, #0]
 80091f8:	b2da      	uxtb	r2, r3
 80091fa:	4b61      	ldr	r3, [pc, #388]	@ (8009380 <logger+0x374>)
 80091fc:	725a      	strb	r2, [r3, #9]
		BloqEventComp[EC_timeEnd_2] = highByte(timeSeconds_LW);			//ldw		X,timeSeconds_LW
 80091fe:	4b57      	ldr	r3, [pc, #348]	@ (800935c <logger+0x350>)
 8009200:	881b      	ldrh	r3, [r3, #0]
 8009202:	0a1b      	lsrs	r3, r3, #8
 8009204:	b29b      	uxth	r3, r3
 8009206:	b2da      	uxtb	r2, r3
 8009208:	4b5d      	ldr	r3, [pc, #372]	@ (8009380 <logger+0x374>)
 800920a:	729a      	strb	r2, [r3, #10]
		BloqEventComp[EC_timeEnd_1] = lowByte(timeSeconds_LW);			//ldw		EC_timeEnd_LW,X;/ guarda el tiempo final
 800920c:	4b53      	ldr	r3, [pc, #332]	@ (800935c <logger+0x350>)
 800920e:	881b      	ldrh	r3, [r3, #0]
 8009210:	b2da      	uxtb	r2, r3
 8009212:	4b5b      	ldr	r3, [pc, #364]	@ (8009380 <logger+0x374>)
 8009214:	72da      	strb	r2, [r3, #11]
		BloqEventComp[EC_tempEvaEnd_H] = teval;							//ldw		X,teval
 8009216:	4b55      	ldr	r3, [pc, #340]	@ (800936c <logger+0x360>)
 8009218:	781a      	ldrb	r2, [r3, #0]
 800921a:	4b59      	ldr	r3, [pc, #356]	@ (8009380 <logger+0x374>)
 800921c:	73da      	strb	r2, [r3, #15]
		BloqEventComp[EC_tempEvaEnd_L] = tevaf;							//ldw		EC_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 800921e:	4b54      	ldr	r3, [pc, #336]	@ (8009370 <logger+0x364>)
 8009220:	781a      	ldrb	r2, [r3, #0]
 8009222:	4b57      	ldr	r3, [pc, #348]	@ (8009380 <logger+0x374>)
 8009224:	741a      	strb	r2, [r3, #16]
		 */

		//		ldw		X,potencia
		//		ld		A,XL
		//		ld		EC_voltInit,A
		BloqEventComp[EC_voltInit] = (uint8_t) potencia;
 8009226:	4b57      	ldr	r3, [pc, #348]	@ (8009384 <logger+0x378>)
 8009228:	881b      	ldrh	r3, [r3, #0]
 800922a:	b2da      	uxtb	r2, r3
 800922c:	4b54      	ldr	r3, [pc, #336]	@ (8009380 <logger+0x374>)
 800922e:	745a      	strb	r2, [r3, #17]
//		and		A,#%11100000
//		or		A,EC_eventType
//		ld		EC_eventType,A


		BloqEventComp[EC_eventType] |= (uint8_t)((potencia >> 3) & 0xE0);
 8009230:	4b53      	ldr	r3, [pc, #332]	@ (8009380 <logger+0x374>)
 8009232:	7b1b      	ldrb	r3, [r3, #12]
 8009234:	b25a      	sxtb	r2, r3
 8009236:	4b53      	ldr	r3, [pc, #332]	@ (8009384 <logger+0x378>)
 8009238:	881b      	ldrh	r3, [r3, #0]
 800923a:	08db      	lsrs	r3, r3, #3
 800923c:	b29b      	uxth	r3, r3
 800923e:	b25b      	sxtb	r3, r3
 8009240:	211f      	movs	r1, #31
 8009242:	438b      	bics	r3, r1
 8009244:	b25b      	sxtb	r3, r3
 8009246:	4313      	orrs	r3, r2
 8009248:	b25b      	sxtb	r3, r3
 800924a:	b2da      	uxtb	r2, r3
 800924c:	4b4c      	ldr	r3, [pc, #304]	@ (8009380 <logger+0x374>)
 800924e:	731a      	strb	r2, [r3, #12]

		dirDataLoad = &BloqEventComp[EC_timeInit_4];					//ldw X,#EC_timeInit_HW
 8009250:	4b48      	ldr	r3, [pc, #288]	@ (8009374 <logger+0x368>)
 8009252:	4a4d      	ldr	r2, [pc, #308]	@ (8009388 <logger+0x37c>)
 8009254:	601a      	str	r2, [r3, #0]
		//ldw	dirDataLoad,X;/ indica el inicio del bloque de datos a cargar (evento compresor)
		load_event();			//call	load_event
 8009256:	f000 fa81 	bl	800975c <load_event>

		flagsEvent[1] = 0;//bres flagsEvent,#1;	/ borra inicio de evento compresor
 800925a:	4b3c      	ldr	r3, [pc, #240]	@ (800934c <logger+0x340>)
 800925c:	2200      	movs	r2, #0
 800925e:	705a      	strb	r2, [r3, #1]
		goto desh_event;//jra	desh_event;		/ contina
 8009260:	e002      	b.n	8009268 <logger+0x25c>
		goto desh_event;//jp desh_event;			/ No, checa el evento de deshielo
 8009262:	46c0      	nop			@ (mov r8, r8)
 8009264:	e000      	b.n	8009268 <logger+0x25c>
			goto desh_event;
 8009266:	46c0      	nop			@ (mov r8, r8)

//;				Evento de deshielo
//;----------------------------------------------------------
desh_event:
		if(flagsEvent[2]){//  btjt	flagsEvent,#2,ask_DhE_end;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
 8009268:	4b38      	ldr	r3, [pc, #224]	@ (800934c <logger+0x340>)
 800926a:	789b      	ldrb	r3, [r3, #2]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d12f      	bne.n	80092d0 <logger+0x2c4>
			goto ask_DhE_end;
		}
ask_DhE_start:
 8009270:	46c0      	nop			@ (mov r8, r8)
		//ld A,edorefri;	/ Carga el estado del refrigerador
		if(edorefri != 3){//cp	A,#3;/ est en estado de deshielo ?
 8009272:	4b30      	ldr	r3, [pc, #192]	@ (8009334 <logger+0x328>)
 8009274:	781b      	ldrb	r3, [r3, #0]
 8009276:	2b03      	cmp	r3, #3
 8009278:	d159      	bne.n	800932e <logger+0x322>
			goto power_event;//jrne	power_event;/ No, contina sin revisar evento deshielo
		}
		BloqEventDesh[ED_timeInit_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 800927a:	4b36      	ldr	r3, [pc, #216]	@ (8009354 <logger+0x348>)
 800927c:	881b      	ldrh	r3, [r3, #0]
 800927e:	0a1b      	lsrs	r3, r3, #8
 8009280:	b29b      	uxth	r3, r3
 8009282:	b2da      	uxtb	r2, r3
 8009284:	4b41      	ldr	r3, [pc, #260]	@ (800938c <logger+0x380>)
 8009286:	711a      	strb	r2, [r3, #4]
		BloqEventDesh[ED_timeInit_3] = lowByte(timeSeconds_HW);		//ldw		ED_timeInit_HW,X
 8009288:	4b32      	ldr	r3, [pc, #200]	@ (8009354 <logger+0x348>)
 800928a:	881b      	ldrh	r3, [r3, #0]
 800928c:	b2da      	uxtb	r2, r3
 800928e:	4b3f      	ldr	r3, [pc, #252]	@ (800938c <logger+0x380>)
 8009290:	715a      	strb	r2, [r3, #5]
		BloqEventDesh[ED_timeInit_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 8009292:	4b32      	ldr	r3, [pc, #200]	@ (800935c <logger+0x350>)
 8009294:	881b      	ldrh	r3, [r3, #0]
 8009296:	0a1b      	lsrs	r3, r3, #8
 8009298:	b29b      	uxth	r3, r3
 800929a:	b2da      	uxtb	r2, r3
 800929c:	4b3b      	ldr	r3, [pc, #236]	@ (800938c <logger+0x380>)
 800929e:	719a      	strb	r2, [r3, #6]
		BloqEventDesh[ED_timeInit_1] = lowByte(timeSeconds_LW);		//ldw		ED_timeInit_LW,X;	/ guarda el tiempo de inicio
 80092a0:	4b2e      	ldr	r3, [pc, #184]	@ (800935c <logger+0x350>)
 80092a2:	881b      	ldrh	r3, [r3, #0]
 80092a4:	b2da      	uxtb	r2, r3
 80092a6:	4b39      	ldr	r3, [pc, #228]	@ (800938c <logger+0x380>)
 80092a8:	71da      	strb	r2, [r3, #7]
		BloqEventDesh[ED_eventType] = 3;//mov	ED_eventType,#3;	/ carga el tipo de evento (3 para deshielo)
 80092aa:	4b38      	ldr	r3, [pc, #224]	@ (800938c <logger+0x380>)
 80092ac:	2203      	movs	r2, #3
 80092ae:	731a      	strb	r2, [r3, #12]
		BloqEventDesh[ED_tempAmbInit_H] = tdevl;		//ldw	X,tdevl
 80092b0:	4b2b      	ldr	r3, [pc, #172]	@ (8009360 <logger+0x354>)
 80092b2:	781a      	ldrb	r2, [r3, #0]
 80092b4:	4b35      	ldr	r3, [pc, #212]	@ (800938c <logger+0x380>)
 80092b6:	735a      	strb	r2, [r3, #13]
		BloqEventDesh[ED_tempAmbInit_L] = tdevf;		 //ldw	ED_tempAmbInit,x;	/ carga temperatura ambiente
 80092b8:	4b2a      	ldr	r3, [pc, #168]	@ (8009364 <logger+0x358>)
 80092ba:	781a      	ldrb	r2, [r3, #0]
 80092bc:	4b33      	ldr	r3, [pc, #204]	@ (800938c <logger+0x380>)
 80092be:	739a      	strb	r2, [r3, #14]
		BloqEventDesh[ED_voltInit] = voltl;//mov	ED_voltInit,voltl; /carga voltaje
 80092c0:	4b20      	ldr	r3, [pc, #128]	@ (8009344 <logger+0x338>)
 80092c2:	781a      	ldrb	r2, [r3, #0]
 80092c4:	4b31      	ldr	r3, [pc, #196]	@ (800938c <logger+0x380>)
 80092c6:	745a      	strb	r2, [r3, #17]
        flagsEvent[2] = 1;//bset flagsEvent,#2;	/ indica que el evento deshielo ya inici
 80092c8:	4b20      	ldr	r3, [pc, #128]	@ (800934c <logger+0x340>)
 80092ca:	2201      	movs	r2, #1
 80092cc:	709a      	strb	r2, [r3, #2]
        goto power_event;//jp power_event;	/ contina
 80092ce:	e062      	b.n	8009396 <logger+0x38a>
			goto ask_DhE_end;
 80092d0:	46c0      	nop			@ (mov r8, r8)
ask_DhE_end:
		//ld A,edorefri;	/ Carga el estado del refrigerador
		if(edorefri == 3){//cp A,#3; / sigue en estado de deshielo ?
 80092d2:	4b18      	ldr	r3, [pc, #96]	@ (8009334 <logger+0x328>)
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d05c      	beq.n	8009394 <logger+0x388>
			goto power_event;//jreq	power_event	/ S, contina sin terminar evento
		}
desh_event_end:
 80092da:	46c0      	nop			@ (mov r8, r8)
		BloqEventDesh[ED_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 80092dc:	4b1d      	ldr	r3, [pc, #116]	@ (8009354 <logger+0x348>)
 80092de:	881b      	ldrh	r3, [r3, #0]
 80092e0:	0a1b      	lsrs	r3, r3, #8
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	b2da      	uxtb	r2, r3
 80092e6:	4b29      	ldr	r3, [pc, #164]	@ (800938c <logger+0x380>)
 80092e8:	721a      	strb	r2, [r3, #8]
		BloqEventDesh[ED_timeEnd_3] = lowByte(timeSeconds_HW);	//ldw		ED_timeEnd_HW,X
 80092ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009354 <logger+0x348>)
 80092ec:	881b      	ldrh	r3, [r3, #0]
 80092ee:	b2da      	uxtb	r2, r3
 80092f0:	4b26      	ldr	r3, [pc, #152]	@ (800938c <logger+0x380>)
 80092f2:	725a      	strb	r2, [r3, #9]
		BloqEventDesh[ED_timeEnd_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 80092f4:	4b19      	ldr	r3, [pc, #100]	@ (800935c <logger+0x350>)
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	0a1b      	lsrs	r3, r3, #8
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	4b23      	ldr	r3, [pc, #140]	@ (800938c <logger+0x380>)
 8009300:	729a      	strb	r2, [r3, #10]
		BloqEventDesh[ED_timeEnd_1] = lowByte(timeSeconds_LW);	//ldw		ED_timeEnd_LW,X;	/ guarda el tiempo final
 8009302:	4b16      	ldr	r3, [pc, #88]	@ (800935c <logger+0x350>)
 8009304:	881b      	ldrh	r3, [r3, #0]
 8009306:	b2da      	uxtb	r2, r3
 8009308:	4b20      	ldr	r3, [pc, #128]	@ (800938c <logger+0x380>)
 800930a:	72da      	strb	r2, [r3, #11]
		BloqEventDesh[ED_tempEvaEnd_H] = teval;		//ldw		X,teval
 800930c:	4b17      	ldr	r3, [pc, #92]	@ (800936c <logger+0x360>)
 800930e:	781a      	ldrb	r2, [r3, #0]
 8009310:	4b1e      	ldr	r3, [pc, #120]	@ (800938c <logger+0x380>)
 8009312:	73da      	strb	r2, [r3, #15]
		BloqEventDesh[ED_tempEvaEnd_L] = tevaf;		//ldw		ED_tempEvaEnd,x;	/ copia el dato de temperatura evaporador
 8009314:	4b16      	ldr	r3, [pc, #88]	@ (8009370 <logger+0x364>)
 8009316:	781a      	ldrb	r2, [r3, #0]
 8009318:	4b1c      	ldr	r3, [pc, #112]	@ (800938c <logger+0x380>)
 800931a:	741a      	strb	r2, [r3, #16]

		dirDataLoad = &BloqEventDesh[ED_timeInit_4];//ldw	X,#ED_timeInit_HW
 800931c:	4b15      	ldr	r3, [pc, #84]	@ (8009374 <logger+0x368>)
 800931e:	4a1c      	ldr	r2, [pc, #112]	@ (8009390 <logger+0x384>)
 8009320:	601a      	str	r2, [r3, #0]
		//ldw dirDataLoad,X;		/ indica el inicio del bloque de datos a cargar (evento deshielo)
		load_event();			//call	load_event
 8009322:	f000 fa1b 	bl	800975c <load_event>

		flagsEvent[2] = 0;//bres flagsEvent,#2;		/ borra inicio de evento deshielo
 8009326:	4b09      	ldr	r3, [pc, #36]	@ (800934c <logger+0x340>)
 8009328:	2200      	movs	r2, #0
 800932a:	709a      	strb	r2, [r3, #2]
		goto power_event;//jra	power_event;	/ contina
 800932c:	e033      	b.n	8009396 <logger+0x38a>
			goto power_event;//jrne	power_event;/ No, contina sin revisar evento deshielo
 800932e:	46c0      	nop			@ (mov r8, r8)
 8009330:	e031      	b.n	8009396 <logger+0x38a>
 8009332:	46c0      	nop			@ (mov r8, r8)
 8009334:	20000bb4 	.word	0x20000bb4
 8009338:	20001f98 	.word	0x20001f98
 800933c:	20001ec0 	.word	0x20001ec0
 8009340:	200000b8 	.word	0x200000b8
 8009344:	20000bea 	.word	0x20000bea
 8009348:	2000200c 	.word	0x2000200c
 800934c:	20001f84 	.word	0x20001f84
 8009350:	20000c58 	.word	0x20000c58
 8009354:	20001e6c 	.word	0x20001e6c
 8009358:	20001fa8 	.word	0x20001fa8
 800935c:	20001e6e 	.word	0x20001e6e
 8009360:	20000bcc 	.word	0x20000bcc
 8009364:	20000bcd 	.word	0x20000bcd
 8009368:	20001f94 	.word	0x20001f94
 800936c:	20000bce 	.word	0x20000bce
 8009370:	20000bcf 	.word	0x20000bcf
 8009374:	20000e5c 	.word	0x20000e5c
 8009378:	20001fac 	.word	0x20001fac
 800937c:	20000bc0 	.word	0x20000bc0
 8009380:	20001fbc 	.word	0x20001fbc
 8009384:	2000215c 	.word	0x2000215c
 8009388:	20001fc0 	.word	0x20001fc0
 800938c:	20001fd0 	.word	0x20001fd0
 8009390:	20001fd4 	.word	0x20001fd4
			goto power_event;//jreq	power_event	/ S, contina sin terminar evento
 8009394:	46c0      	nop			@ (mov r8, r8)

//;		Evento de falla de energa (power-on reset)
//;----------------------------------------------------------
power_event:
		if(retPowerOn != 0 ){//	tnz		retPowerOn
 8009396:	4bc3      	ldr	r3, [pc, #780]	@ (80096a4 <logger+0x698>)
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d14c      	bne.n	8009438 <logger+0x42c>
			//goto alarm_event;//	jrne	alarm_event
			goto wifi_event;
		}
		if(flagsEvent[3]){//	btjt flagsEvent,#3,power_event_end; Ya inici evento de power-on ?
 800939e:	4bc2      	ldr	r3, [pc, #776]	@ (80096a8 <logger+0x69c>)
 80093a0:	78db      	ldrb	r3, [r3, #3]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d04a      	beq.n	800943c <logger+0x430>
			goto power_event_end;
 80093a6:	46c0      	nop			@ (mov r8, r8)
//		BloqEventPwrOn[EPo_timeInit_4] = eeTimeUnix1;		//ldw	X,eeTimeUnix1
//		BloqEventPwrOn[EPo_timeInit_3] = eeTimeUnix2;		//ldw	EPo_timeInit_HW,X
//		BloqEventPwrOn[EPo_timeInit_2] = eeTimeUnix3;		//ldw	X,eeTimeUnix3
//		BloqEventPwrOn[EPo_timeInit_1] = eeTimeUnix4;		//ldw	EPo_timeInit_LW,X;	/ guarda el tiempo de inicio

		BloqEventPwrOn[EPo_timeInit_4] = reeTimeUnix1;		//ldw	X,eeTimeUnix1
 80093a8:	4bc0      	ldr	r3, [pc, #768]	@ (80096ac <logger+0x6a0>)
 80093aa:	781a      	ldrb	r2, [r3, #0]
 80093ac:	4bc0      	ldr	r3, [pc, #768]	@ (80096b0 <logger+0x6a4>)
 80093ae:	711a      	strb	r2, [r3, #4]
		BloqEventPwrOn[EPo_timeInit_3] = reeTimeUnix2;		//ldw	EPo_timeInit_HW,X
 80093b0:	4bc0      	ldr	r3, [pc, #768]	@ (80096b4 <logger+0x6a8>)
 80093b2:	781a      	ldrb	r2, [r3, #0]
 80093b4:	4bbe      	ldr	r3, [pc, #760]	@ (80096b0 <logger+0x6a4>)
 80093b6:	715a      	strb	r2, [r3, #5]
		BloqEventPwrOn[EPo_timeInit_2] = reeTimeUnix3;		//ldw	X,eeTimeUnix3
 80093b8:	4bbf      	ldr	r3, [pc, #764]	@ (80096b8 <logger+0x6ac>)
 80093ba:	781a      	ldrb	r2, [r3, #0]
 80093bc:	4bbc      	ldr	r3, [pc, #752]	@ (80096b0 <logger+0x6a4>)
 80093be:	719a      	strb	r2, [r3, #6]
		BloqEventPwrOn[EPo_timeInit_1] = reeTimeUnix4;		//ldw	EPo_timeInit_LW,X;	/ guarda el tiempo de inicio
 80093c0:	4bbe      	ldr	r3, [pc, #760]	@ (80096bc <logger+0x6b0>)
 80093c2:	781a      	ldrb	r2, [r3, #0]
 80093c4:	4bba      	ldr	r3, [pc, #744]	@ (80096b0 <logger+0x6a4>)
 80093c6:	71da      	strb	r2, [r3, #7]

		BloqEventPwrOn[EPo_eventType] = 4;//mov	EPo_eventType,#4;	/ carga el tipo de evento (3 para falla de energa)
 80093c8:	4bb9      	ldr	r3, [pc, #740]	@ (80096b0 <logger+0x6a4>)
 80093ca:	2204      	movs	r2, #4
 80093cc:	731a      	strb	r2, [r3, #12]
		BloqEventPwrOn[EPo_tempAmbInit_H] = tdevl;	//ldw		X,tdevl
 80093ce:	4bbc      	ldr	r3, [pc, #752]	@ (80096c0 <logger+0x6b4>)
 80093d0:	781a      	ldrb	r2, [r3, #0]
 80093d2:	4bb7      	ldr	r3, [pc, #732]	@ (80096b0 <logger+0x6a4>)
 80093d4:	735a      	strb	r2, [r3, #13]
		BloqEventPwrOn[EPo_tempAmbInit_L] = tdevf;	//ldw	EPo_tempAmbInit,x;	/ carga temperatura ambiente
 80093d6:	4bbb      	ldr	r3, [pc, #748]	@ (80096c4 <logger+0x6b8>)
 80093d8:	781a      	ldrb	r2, [r3, #0]
 80093da:	4bb5      	ldr	r3, [pc, #724]	@ (80096b0 <logger+0x6a4>)
 80093dc:	739a      	strb	r2, [r3, #14]
		BloqEventPwrOn[EPo_voltInit] = voltl;//mov	EPo_voltInit,voltl; /carga voltaje
 80093de:	4bba      	ldr	r3, [pc, #744]	@ (80096c8 <logger+0x6bc>)
 80093e0:	781a      	ldrb	r2, [r3, #0]
 80093e2:	4bb3      	ldr	r3, [pc, #716]	@ (80096b0 <logger+0x6a4>)
 80093e4:	745a      	strb	r2, [r3, #17]


		BloqEventPwrOn[EPo_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		X,timeSeconds_HW
 80093e6:	4bb9      	ldr	r3, [pc, #740]	@ (80096cc <logger+0x6c0>)
 80093e8:	881b      	ldrh	r3, [r3, #0]
 80093ea:	0a1b      	lsrs	r3, r3, #8
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	b2da      	uxtb	r2, r3
 80093f0:	4baf      	ldr	r3, [pc, #700]	@ (80096b0 <logger+0x6a4>)
 80093f2:	721a      	strb	r2, [r3, #8]
		BloqEventPwrOn[EPo_timeEnd_3] = lowByte(timeSeconds_HW);	//ldw		EPo_timeEnd_HW,X
 80093f4:	4bb5      	ldr	r3, [pc, #724]	@ (80096cc <logger+0x6c0>)
 80093f6:	881b      	ldrh	r3, [r3, #0]
 80093f8:	b2da      	uxtb	r2, r3
 80093fa:	4bad      	ldr	r3, [pc, #692]	@ (80096b0 <logger+0x6a4>)
 80093fc:	725a      	strb	r2, [r3, #9]
		BloqEventPwrOn[EPo_timeEnd_2] = highByte(timeSeconds_LW);	//ldw		X,timeSeconds_LW
 80093fe:	4bb4      	ldr	r3, [pc, #720]	@ (80096d0 <logger+0x6c4>)
 8009400:	881b      	ldrh	r3, [r3, #0]
 8009402:	0a1b      	lsrs	r3, r3, #8
 8009404:	b29b      	uxth	r3, r3
 8009406:	b2da      	uxtb	r2, r3
 8009408:	4ba9      	ldr	r3, [pc, #676]	@ (80096b0 <logger+0x6a4>)
 800940a:	729a      	strb	r2, [r3, #10]
		BloqEventPwrOn[EPo_timeEnd_1] = lowByte(timeSeconds_LW);	//ldw		EPo_timeEnd_LW,X;				/ guarda el tiempo final
 800940c:	4bb0      	ldr	r3, [pc, #704]	@ (80096d0 <logger+0x6c4>)
 800940e:	881b      	ldrh	r3, [r3, #0]
 8009410:	b2da      	uxtb	r2, r3
 8009412:	4ba7      	ldr	r3, [pc, #668]	@ (80096b0 <logger+0x6a4>)
 8009414:	72da      	strb	r2, [r3, #11]
		BloqEventPwrOn[EPo_tempEvaEnd_H] = teval;		//ldw X,teval
 8009416:	4baf      	ldr	r3, [pc, #700]	@ (80096d4 <logger+0x6c8>)
 8009418:	781a      	ldrb	r2, [r3, #0]
 800941a:	4ba5      	ldr	r3, [pc, #660]	@ (80096b0 <logger+0x6a4>)
 800941c:	73da      	strb	r2, [r3, #15]
		BloqEventPwrOn[EPo_tempEvaEnd_L] = tevaf;		//ldw		EPo_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 800941e:	4bae      	ldr	r3, [pc, #696]	@ (80096d8 <logger+0x6cc>)
 8009420:	781a      	ldrb	r2, [r3, #0]
 8009422:	4ba3      	ldr	r3, [pc, #652]	@ (80096b0 <logger+0x6a4>)
 8009424:	741a      	strb	r2, [r3, #16]


		dirDataLoad = &BloqEventPwrOn[EPo_timeInit_4];	//ldw X,#EPo_timeInit_HW
 8009426:	4bad      	ldr	r3, [pc, #692]	@ (80096dc <logger+0x6d0>)
 8009428:	4aad      	ldr	r2, [pc, #692]	@ (80096e0 <logger+0x6d4>)
 800942a:	601a      	str	r2, [r3, #0]
		//ldw	dirDataLoad,X;		/ indica el inicio del bloque de datos a cargar (evento deshielo)
		load_event();				//call	load_event
 800942c:	f000 f996 	bl	800975c <load_event>

		flagsEvent[3] = 0;//bres flagsEvent,#3;	/ borra inicio de evento power-on
 8009430:	4b9d      	ldr	r3, [pc, #628]	@ (80096a8 <logger+0x69c>)
 8009432:	2200      	movs	r2, #0
 8009434:	70da      	strb	r2, [r3, #3]
		goto wifi_event;		//jra		wifi_event;
 8009436:	e002      	b.n	800943e <logger+0x432>
			goto wifi_event;
 8009438:	46c0      	nop			@ (mov r8, r8)
 800943a:	e000      	b.n	800943e <logger+0x432>
		goto wifi_event;
 800943c:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------
//;										Evento de wifi
//;----------------------------------------------------------
wifi_event:
		if(flagsEvent[4])		// btjt	flagsEvent,#4,ask_wfE_end;	/ ya haba iniciado evento wifi? S, checa si ya se termina evento
 800943e:	4b9a      	ldr	r3, [pc, #616]	@ (80096a8 <logger+0x69c>)
 8009440:	791b      	ldrb	r3, [r3, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d137      	bne.n	80094b6 <logger+0x4aa>
			goto ask_wfE_end;
ask_wfE_start:
 8009446:	46c0      	nop			@ (mov r8, r8)
		if(!flagsTxControl[f_statWIFI])// btjf	flagsTxControl,#f_statWIFI,wifi_event_start; Hubo desconexin con servidor Wifi ? Si, inicia evento falla wifi
 8009448:	4ba6      	ldr	r3, [pc, #664]	@ (80096e4 <logger+0x6d8>)
 800944a:	789b      	ldrb	r3, [r3, #2]
 800944c:	2201      	movs	r2, #1
 800944e:	4053      	eors	r3, r2
 8009450:	b2db      	uxtb	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d100      	bne.n	8009458 <logger+0x44c>
 8009456:	e071      	b.n	800953c <logger+0x530>
			goto wifi_event_start;
 8009458:	46c0      	nop			@ (mov r8, r8)
		goto alarm_event;			// jra		alarm_event;						/ No, contina sin revisar evento wifi

wifi_event_start:
		//ldw		X,timeSeconds_HW
		BloqEventWiFiEx[WF_timeInit_4] = highByte(timeSeconds_HW);	//ldw		WF_timeInit_HW,X
 800945a:	4b9c      	ldr	r3, [pc, #624]	@ (80096cc <logger+0x6c0>)
 800945c:	881b      	ldrh	r3, [r3, #0]
 800945e:	0a1b      	lsrs	r3, r3, #8
 8009460:	b29b      	uxth	r3, r3
 8009462:	b2da      	uxtb	r2, r3
 8009464:	4ba0      	ldr	r3, [pc, #640]	@ (80096e8 <logger+0x6dc>)
 8009466:	711a      	strb	r2, [r3, #4]
		BloqEventWiFiEx[WF_timeInit_3] = lowByte(timeSeconds_HW);
 8009468:	4b98      	ldr	r3, [pc, #608]	@ (80096cc <logger+0x6c0>)
 800946a:	881b      	ldrh	r3, [r3, #0]
 800946c:	b2da      	uxtb	r2, r3
 800946e:	4b9e      	ldr	r3, [pc, #632]	@ (80096e8 <logger+0x6dc>)
 8009470:	715a      	strb	r2, [r3, #5]
		//ldw		X,timeSeconds_LW
		BloqEventWiFiEx[WF_timeInit_2] = highByte(timeSeconds_LW);//ldw		WF_timeInit_LW,X;				/ guarda el tiempo de inicio
 8009472:	4b97      	ldr	r3, [pc, #604]	@ (80096d0 <logger+0x6c4>)
 8009474:	881b      	ldrh	r3, [r3, #0]
 8009476:	0a1b      	lsrs	r3, r3, #8
 8009478:	b29b      	uxth	r3, r3
 800947a:	b2da      	uxtb	r2, r3
 800947c:	4b9a      	ldr	r3, [pc, #616]	@ (80096e8 <logger+0x6dc>)
 800947e:	719a      	strb	r2, [r3, #6]
		BloqEventWiFiEx[WF_timeInit_1] = lowByte(timeSeconds_LW);
 8009480:	4b93      	ldr	r3, [pc, #588]	@ (80096d0 <logger+0x6c4>)
 8009482:	881b      	ldrh	r3, [r3, #0]
 8009484:	b2da      	uxtb	r2, r3
 8009486:	4b98      	ldr	r3, [pc, #608]	@ (80096e8 <logger+0x6dc>)
 8009488:	71da      	strb	r2, [r3, #7]

		BloqEventWiFiEx[WF_eventType] = 5;//mov		WF_eventType,#5;				/ carga el tipo de evento (5 para wifi)
 800948a:	4b97      	ldr	r3, [pc, #604]	@ (80096e8 <logger+0x6dc>)
 800948c:	2205      	movs	r2, #5
 800948e:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		BloqEventWiFiEx[WF_tempAmbInit_H] = tdevl;		//ldw		WF_tempAmbInit,x;				/ carga temperatura ambiente
 8009490:	4b8b      	ldr	r3, [pc, #556]	@ (80096c0 <logger+0x6b4>)
 8009492:	781a      	ldrb	r2, [r3, #0]
 8009494:	4b94      	ldr	r3, [pc, #592]	@ (80096e8 <logger+0x6dc>)
 8009496:	735a      	strb	r2, [r3, #13]
		BloqEventWiFiEx[WF_tempAmbInit_L] = tdevf;
 8009498:	4b8a      	ldr	r3, [pc, #552]	@ (80096c4 <logger+0x6b8>)
 800949a:	781a      	ldrb	r2, [r3, #0]
 800949c:	4b92      	ldr	r3, [pc, #584]	@ (80096e8 <logger+0x6dc>)
 800949e:	739a      	strb	r2, [r3, #14]
		BloqEventWiFiEx[WF_voltInit] = voltl;		//mov		WF_voltInit,voltl; /carga voltaje
 80094a0:	4b89      	ldr	r3, [pc, #548]	@ (80096c8 <logger+0x6bc>)
 80094a2:	781a      	ldrb	r2, [r3, #0]
 80094a4:	4b90      	ldr	r3, [pc, #576]	@ (80096e8 <logger+0x6dc>)
 80094a6:	745a      	strb	r2, [r3, #17]
		flagsEvent[4] = 1;			//bset	flagsEvent,#4;					/ indica que el evento wifi ya inici
 80094a8:	4b7f      	ldr	r3, [pc, #508]	@ (80096a8 <logger+0x69c>)
 80094aa:	2201      	movs	r2, #1
 80094ac:	711a      	strb	r2, [r3, #4]
		/* Se Agrega Sentencia del CTOFF
		 * CGM 27/05/2025
		 */
		temp_wifiEvent = 60;
 80094ae:	4b8f      	ldr	r3, [pc, #572]	@ (80096ec <logger+0x6e0>)
 80094b0:	223c      	movs	r2, #60	@ 0x3c
 80094b2:	701a      	strb	r2, [r3, #0]

		goto alarm_event;			//jp		alarm_event;						/ contina
 80094b4:	e045      	b.n	8009542 <logger+0x536>
			goto ask_wfE_end;
 80094b6:	46c0      	nop			@ (mov r8, r8)
//			goto wifi_event_end;

		/* Se Agrega Rutina del CTOFF
		 * CGM 27/05/2025
		 */
		if(!flagsTxControl[f_statWIFI])
 80094b8:	4b8a      	ldr	r3, [pc, #552]	@ (80096e4 <logger+0x6d8>)
 80094ba:	789b      	ldrb	r3, [r3, #2]
 80094bc:	2201      	movs	r2, #1
 80094be:	4053      	eors	r3, r2
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d13c      	bne.n	8009540 <logger+0x534>
			goto alarm_event;				//		btjf	flagsTxControl,#f_statWIFI,alarm_event; Volvi la conexin wifi ? S, termina evento falla de wifi
		if(flagsTxControl[f_auxEventWIFI])
 80094c6:	4b87      	ldr	r3, [pc, #540]	@ (80096e4 <logger+0x6d8>)
 80094c8:	79db      	ldrb	r3, [r3, #7]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d107      	bne.n	80094de <logger+0x4d2>
			goto wifi_event_end;			//		btjt	flagsTxControl,#f_auxEventWIFI,wifi_event_end;  Si viene con bandera auxiliara arriba ignora tirmpo minimo de fallas (viene de un reset)
		if(temp_wifiEvent == 0)				//		tnz		temp_wifiEvent;					/ la duracin minima se cumpli ?
 80094ce:	4b87      	ldr	r3, [pc, #540]	@ (80096ec <logger+0x6e0>)
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d005      	beq.n	80094e2 <logger+0x4d6>
			goto wifi_event_end;			//		jreq	wifi_event_end;					/ S, cierra evento
		flagsEvent[1] = 0;					//		bres	flagsEvent,#4;					/ NO, borra inicio de evento wifi
 80094d6:	4b74      	ldr	r3, [pc, #464]	@ (80096a8 <logger+0x69c>)
 80094d8:	2200      	movs	r2, #0
 80094da:	705a      	strb	r2, [r3, #1]
		goto alarm_event;					//		jra		alarm_event;						/ contina sin grabar evento
 80094dc:	e031      	b.n	8009542 <logger+0x536>
			goto wifi_event_end;			//		btjt	flagsTxControl,#f_auxEventWIFI,wifi_event_end;  Si viene con bandera auxiliara arriba ignora tirmpo minimo de fallas (viene de un reset)
 80094de:	46c0      	nop			@ (mov r8, r8)
 80094e0:	e000      	b.n	80094e4 <logger+0x4d8>
			goto wifi_event_end;			//		jreq	wifi_event_end;					/ S, cierra evento
 80094e2:	46c0      	nop			@ (mov r8, r8)

wifi_event_end:
		/* Se Agrega Sentencia del CTOFF
		 * CGM 27/05/2025
		 */
		flagsTxControl[f_auxEventWIFI] = 0;		//bres	flagsTxControl,#f_auxEventWIFI ; borra bandera auxiliar
 80094e4:	4b7f      	ldr	r3, [pc, #508]	@ (80096e4 <logger+0x6d8>)
 80094e6:	2200      	movs	r2, #0
 80094e8:	71da      	strb	r2, [r3, #7]

		//ldw		X,timeSeconds_HW
		BloqEventWiFiEx[WF_timeEnd_4] = highByte(timeSeconds_HW);	//ldw		WF_timeEnd_HW,X
 80094ea:	4b78      	ldr	r3, [pc, #480]	@ (80096cc <logger+0x6c0>)
 80094ec:	881b      	ldrh	r3, [r3, #0]
 80094ee:	0a1b      	lsrs	r3, r3, #8
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	b2da      	uxtb	r2, r3
 80094f4:	4b7c      	ldr	r3, [pc, #496]	@ (80096e8 <logger+0x6dc>)
 80094f6:	721a      	strb	r2, [r3, #8]
		BloqEventWiFiEx[WF_timeEnd_3] = lowByte(timeSeconds_HW);
 80094f8:	4b74      	ldr	r3, [pc, #464]	@ (80096cc <logger+0x6c0>)
 80094fa:	881b      	ldrh	r3, [r3, #0]
 80094fc:	b2da      	uxtb	r2, r3
 80094fe:	4b7a      	ldr	r3, [pc, #488]	@ (80096e8 <logger+0x6dc>)
 8009500:	725a      	strb	r2, [r3, #9]
		//ldw		X,timeSeconds_LW
		BloqEventWiFiEx[WF_timeEnd_2] = highByte(timeSeconds_LW);//ldw		WF_timeEnd_LW,X;				/ guarda el tiempo final
 8009502:	4b73      	ldr	r3, [pc, #460]	@ (80096d0 <logger+0x6c4>)
 8009504:	881b      	ldrh	r3, [r3, #0]
 8009506:	0a1b      	lsrs	r3, r3, #8
 8009508:	b29b      	uxth	r3, r3
 800950a:	b2da      	uxtb	r2, r3
 800950c:	4b76      	ldr	r3, [pc, #472]	@ (80096e8 <logger+0x6dc>)
 800950e:	729a      	strb	r2, [r3, #10]
		BloqEventWiFiEx[WF_timeEnd_1] = lowByte(timeSeconds_LW);
 8009510:	4b6f      	ldr	r3, [pc, #444]	@ (80096d0 <logger+0x6c4>)
 8009512:	881b      	ldrh	r3, [r3, #0]
 8009514:	b2da      	uxtb	r2, r3
 8009516:	4b74      	ldr	r3, [pc, #464]	@ (80096e8 <logger+0x6dc>)
 8009518:	72da      	strb	r2, [r3, #11]
		//ldw		X,teval
		BloqEventWiFiEx[WF_tempEvaEnd_H] = teval;//ldw		WF_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 800951a:	4b6e      	ldr	r3, [pc, #440]	@ (80096d4 <logger+0x6c8>)
 800951c:	781a      	ldrb	r2, [r3, #0]
 800951e:	4b72      	ldr	r3, [pc, #456]	@ (80096e8 <logger+0x6dc>)
 8009520:	73da      	strb	r2, [r3, #15]
		BloqEventWiFiEx[WF_tempEvaEnd_L] = tevaf;
 8009522:	4b6d      	ldr	r3, [pc, #436]	@ (80096d8 <logger+0x6cc>)
 8009524:	781a      	ldrb	r2, [r3, #0]
 8009526:	4b70      	ldr	r3, [pc, #448]	@ (80096e8 <logger+0x6dc>)
 8009528:	741a      	strb	r2, [r3, #16]
		//ldw		X,#WF_timeInit_HW
		dirDataLoad = &BloqEventWiFiEx[WF_timeInit_4];//ldw		dirDataLoad,X;					/ indica el inicio del bloque de datos a cargar (evento wifi)
 800952a:	4b6c      	ldr	r3, [pc, #432]	@ (80096dc <logger+0x6d0>)
 800952c:	4a70      	ldr	r2, [pc, #448]	@ (80096f0 <logger+0x6e4>)
 800952e:	601a      	str	r2, [r3, #0]
		load_event();//call	load_event
 8009530:	f000 f914 	bl	800975c <load_event>

		flagsEvent[4] = 0;//bres	flagsEvent,#4;
 8009534:	4b5c      	ldr	r3, [pc, #368]	@ (80096a8 <logger+0x69c>)
 8009536:	2200      	movs	r2, #0
 8009538:	711a      	strb	r2, [r3, #4]

		goto alarm_event;//jra alarm_event;	/contina
 800953a:	e002      	b.n	8009542 <logger+0x536>
		goto alarm_event;			// jra		alarm_event;						/ No, contina sin revisar evento wifi
 800953c:	46c0      	nop			@ (mov r8, r8)
 800953e:	e000      	b.n	8009542 <logger+0x536>
			goto alarm_event;				//		btjf	flagsTxControl,#f_statWIFI,alarm_event; Volvi la conexin wifi ? S, termina evento falla de wifi
 8009540:	46c0      	nop			@ (mov r8, r8)


//;		Evento de alarma
//;----------------------------------------------------------
alarm_event:
		goto data_logg; //jp data_logg
 8009542:	46c0      	nop			@ (mov r8, r8)

//;===========================================================
//;										LOGGER DE DATOS
//;===========================================================
data_logg:
		if(flagsWIFI[f_timeLoggerSend])//btjt		flagsWIFI,#f_timeLoggerSend,jmp_fin_logger; No loggear hasta terminar Tx
 8009544:	4b6b      	ldr	r3, [pc, #428]	@ (80096f4 <logger+0x6e8>)
 8009546:	785b      	ldrb	r3, [r3, #1]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d108      	bne.n	800955e <logger+0x552>
			goto jmp_fin_logger;
		if(flagsLogger[5]){//btjt	flagsLogger,#5,jmp_fin_logger; No loggear hasta terminar Tx
 800954c:	4b6a      	ldr	r3, [pc, #424]	@ (80096f8 <logger+0x6ec>)
 800954e:	795b      	ldrb	r3, [r3, #5]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d106      	bne.n	8009562 <logger+0x556>
			goto jmp_fin_logger;
		}
		//ld A,cntLogger_H;
		//or A,cntLogger_L;		/ Ya es tiempo de tomar datos?
		if(cntLogger_H  == 0){
 8009554:	4b69      	ldr	r3, [pc, #420]	@ (80096fc <logger+0x6f0>)
 8009556:	881b      	ldrh	r3, [r3, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d004      	beq.n	8009566 <logger+0x55a>
			goto logger_02; //jreq	logger_02;	/ s, continua
		}
jmp_fin_logger:
 800955c:	e002      	b.n	8009564 <logger+0x558>
			goto jmp_fin_logger;
 800955e:	46c0      	nop			@ (mov r8, r8)
 8009560:	e09d      	b.n	800969e <logger+0x692>
			goto jmp_fin_logger;
 8009562:	46c0      	nop			@ (mov r8, r8)
        goto fin_logger; //jp fin_logger
 8009564:	e09b      	b.n	800969e <logger+0x692>
			goto logger_02; //jreq	logger_02;	/ s, continua
 8009566:	46c0      	nop			@ (mov r8, r8)

		//mov wreg,loggerTime;	/ Toma el tiempo de loggeo en minutos
		//ldw Y,#60;	/ Nmero de segundos por minuto
		//call	mult1x2;	/ Multiplicalos
		//mov cntLogger_L,resull;
        cntLogger_H = Plantilla[loggerTime] * 60;//mov	cntLogger_H,resulh;		/ Carga el Tiempo total en segundos
 8009568:	4b65      	ldr	r3, [pc, #404]	@ (8009700 <logger+0x6f4>)
 800956a:	2251      	movs	r2, #81	@ 0x51
 800956c:	5c9b      	ldrb	r3, [r3, r2]
 800956e:	001a      	movs	r2, r3
 8009570:	233c      	movs	r3, #60	@ 0x3c
 8009572:	4353      	muls	r3, r2
 8009574:	b29a      	uxth	r2, r3
 8009576:	4b61      	ldr	r3, [pc, #388]	@ (80096fc <logger+0x6f0>)
 8009578:	801a      	strh	r2, [r3, #0]
        //DEBUG***********DEBUG---------DEBUG
        //cntLogger_H = 30;  // valor de prueba a cada 10 segundos tomar muestras
        //DEBUG***********DEBUG---------DEBUG


        BloqDatalooger[timeLogg_4] = highByte(timeSeconds_HW);
 800957a:	4b54      	ldr	r3, [pc, #336]	@ (80096cc <logger+0x6c0>)
 800957c:	881b      	ldrh	r3, [r3, #0]
 800957e:	0a1b      	lsrs	r3, r3, #8
 8009580:	b29b      	uxth	r3, r3
 8009582:	b2da      	uxtb	r2, r3
 8009584:	4b5f      	ldr	r3, [pc, #380]	@ (8009704 <logger+0x6f8>)
 8009586:	701a      	strb	r2, [r3, #0]
        BloqDatalooger[timeLogg_3] = lowByte(timeSeconds_HW);
 8009588:	4b50      	ldr	r3, [pc, #320]	@ (80096cc <logger+0x6c0>)
 800958a:	881b      	ldrh	r3, [r3, #0]
 800958c:	b2da      	uxtb	r2, r3
 800958e:	4b5d      	ldr	r3, [pc, #372]	@ (8009704 <logger+0x6f8>)
 8009590:	705a      	strb	r2, [r3, #1]
        BloqDatalooger[timeLogg_2] = highByte(timeSeconds_LW);
 8009592:	4b4f      	ldr	r3, [pc, #316]	@ (80096d0 <logger+0x6c4>)
 8009594:	881b      	ldrh	r3, [r3, #0]
 8009596:	0a1b      	lsrs	r3, r3, #8
 8009598:	b29b      	uxth	r3, r3
 800959a:	b2da      	uxtb	r2, r3
 800959c:	4b59      	ldr	r3, [pc, #356]	@ (8009704 <logger+0x6f8>)
 800959e:	709a      	strb	r2, [r3, #2]
        BloqDatalooger[timeLogg_1] = lowByte(timeSeconds_LW);
 80095a0:	4b4b      	ldr	r3, [pc, #300]	@ (80096d0 <logger+0x6c4>)
 80095a2:	881b      	ldrh	r3, [r3, #0]
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	4b57      	ldr	r3, [pc, #348]	@ (8009704 <logger+0x6f8>)
 80095a8:	70da      	strb	r2, [r3, #3]

        //;---- Prepara datos a loggear
        BloqDatalooger[tempAmbLogg_H] = tdevl;	//ldw	X,tdevl
 80095aa:	4b45      	ldr	r3, [pc, #276]	@ (80096c0 <logger+0x6b4>)
 80095ac:	781a      	ldrb	r2, [r3, #0]
 80095ae:	4b55      	ldr	r3, [pc, #340]	@ (8009704 <logger+0x6f8>)
 80095b0:	711a      	strb	r2, [r3, #4]
        BloqDatalooger[tempAmbLogg_L] = tdevf;	//ldw	tempAmbLogg,x;/ copia el dato de temperatura ambiente
 80095b2:	4b44      	ldr	r3, [pc, #272]	@ (80096c4 <logger+0x6b8>)
 80095b4:	781a      	ldrb	r2, [r3, #0]
 80095b6:	4b53      	ldr	r3, [pc, #332]	@ (8009704 <logger+0x6f8>)
 80095b8:	715a      	strb	r2, [r3, #5]
        BloqDatalooger[tempEvaLogg_H] = teval;//ldw	X,teval
 80095ba:	4b46      	ldr	r3, [pc, #280]	@ (80096d4 <logger+0x6c8>)
 80095bc:	781a      	ldrb	r2, [r3, #0]
 80095be:	4b51      	ldr	r3, [pc, #324]	@ (8009704 <logger+0x6f8>)
 80095c0:	719a      	strb	r2, [r3, #6]
        BloqDatalooger[tempEvaLogg_L] = tevaf;//ldw	tempEvaLogg,x;/ copia el dato de temperatura evaporador
 80095c2:	4b45      	ldr	r3, [pc, #276]	@ (80096d8 <logger+0x6cc>)
 80095c4:	781a      	ldrb	r2, [r3, #0]
 80095c6:	4b4f      	ldr	r3, [pc, #316]	@ (8009704 <logger+0x6f8>)
 80095c8:	71da      	strb	r2, [r3, #7]
        BloqDatalooger[voltLogg] = voltl;		//mov	voltLogg,voltl;	/ toma el volatje de la funcin de medicin rms
 80095ca:	4b3f      	ldr	r3, [pc, #252]	@ (80096c8 <logger+0x6bc>)
 80095cc:	781a      	ldrb	r2, [r3, #0]
 80095ce:	4b4d      	ldr	r3, [pc, #308]	@ (8009704 <logger+0x6f8>)
 80095d0:	721a      	strb	r2, [r3, #8]



         //;---- Pasa los datos necesarios a la subrutina
         //ldw		X,#data_buffer
         dirBuffer = &data_buffer[0];	//ldw		dirBuffer,X
 80095d2:	4b4d      	ldr	r3, [pc, #308]	@ (8009708 <logger+0x6fc>)
 80095d4:	4a4d      	ldr	r2, [pc, #308]	@ (800970c <logger+0x700>)
 80095d6:	601a      	str	r2, [r3, #0]
         //ldw	X,#timeSeconds_HW
         dirDataLoad = &BloqDatalooger[timeLogg_4];//ldw	dirDataLoad,X
 80095d8:	4b40      	ldr	r3, [pc, #256]	@ (80096dc <logger+0x6d0>)
 80095da:	4a4a      	ldr	r2, [pc, #296]	@ (8009704 <logger+0x6f8>)
 80095dc:	601a      	str	r2, [r3, #0]
         //ldw	X,#dataLogger
         dirLogger = &dataLogger[0];//ldw	dirLogger,X
 80095de:	4b4c      	ldr	r3, [pc, #304]	@ (8009710 <logger+0x704>)
 80095e0:	4a4c      	ldr	r2, [pc, #304]	@ (8009714 <logger+0x708>)
 80095e2:	601a      	str	r2, [r3, #0]

         // CGM 16/04/2025;  se agrega la direccion del buffer de la Pagina del logger de Datos.
         dirBufferPage = &bufferPageDATA[0];
 80095e4:	4b4c      	ldr	r3, [pc, #304]	@ (8009718 <logger+0x70c>)
 80095e6:	4a4d      	ldr	r2, [pc, #308]	@ (800971c <logger+0x710>)
 80095e8:	601a      	str	r2, [r3, #0]

         numBlock = 96;//mov numBlock,#96
 80095ea:	4b4d      	ldr	r3, [pc, #308]	@ (8009720 <logger+0x714>)
 80095ec:	2260      	movs	r2, #96	@ 0x60
 80095ee:	701a      	strb	r2, [r3, #0]
         numByte = 9;//mov	numByte,#9
 80095f0:	4b4c      	ldr	r3, [pc, #304]	@ (8009724 <logger+0x718>)
 80095f2:	2209      	movs	r2, #9
 80095f4:	701a      	strb	r2, [r3, #0]
         cntBlockFlash = cntBlockDATA;//mov	cntBlockFlash,cntBlockDATA
 80095f6:	4b4c      	ldr	r3, [pc, #304]	@ (8009728 <logger+0x71c>)
 80095f8:	781a      	ldrb	r2, [r3, #0]
 80095fa:	4b4c      	ldr	r3, [pc, #304]	@ (800972c <logger+0x720>)
 80095fc:	701a      	strb	r2, [r3, #0]
         cntByteBlock = cntByteBlockDATA;//mov	cntByteBlock,cntByteBlockDATA
 80095fe:	4b4c      	ldr	r3, [pc, #304]	@ (8009730 <logger+0x724>)
 8009600:	781a      	ldrb	r2, [r3, #0]
 8009602:	4b4c      	ldr	r3, [pc, #304]	@ (8009734 <logger+0x728>)
 8009604:	701a      	strb	r2, [r3, #0]
         //div X,A; / obtn el nmero de capturas enteras por bloque de flash
         //ld A,numByte;
         //mul X,A;	/	obten el numero de bytes a almacenar por bloque de flash
         //ld A,xl
         //ld wreg,A / wreg pasa como un dato ms para la siguiente subrutina
         STM8_A = (128 / numByte);		 // obtn el nmero de capturas enteras por bloque de flash
 8009606:	4b47      	ldr	r3, [pc, #284]	@ (8009724 <logger+0x718>)
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	0019      	movs	r1, r3
 800960c:	2080      	movs	r0, #128	@ 0x80
 800960e:	f7f6 fe0d 	bl	800022c <__divsi3>
 8009612:	0003      	movs	r3, r0
 8009614:	b2da      	uxtb	r2, r3
 8009616:	4b48      	ldr	r3, [pc, #288]	@ (8009738 <logger+0x72c>)
 8009618:	701a      	strb	r2, [r3, #0]
         wreg = STM8_A * numByte;
 800961a:	4b47      	ldr	r3, [pc, #284]	@ (8009738 <logger+0x72c>)
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	4a41      	ldr	r2, [pc, #260]	@ (8009724 <logger+0x718>)
 8009620:	7812      	ldrb	r2, [r2, #0]
 8009622:	4353      	muls	r3, r2
 8009624:	b2da      	uxtb	r2, r3
 8009626:	4b45      	ldr	r3, [pc, #276]	@ (800973c <logger+0x730>)
 8009628:	701a      	strb	r2, [r3, #0]

         //ldw		X,cntRegDATA
         if(cntRegDATA>0)
 800962a:	4b45      	ldr	r3, [pc, #276]	@ (8009740 <logger+0x734>)
 800962c:	881b      	ldrh	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d005      	beq.n	800963e <logger+0x632>
        	 cntRegDATA++;	//incw	X
 8009632:	4b43      	ldr	r3, [pc, #268]	@ (8009740 <logger+0x734>)
 8009634:	881b      	ldrh	r3, [r3, #0]
 8009636:	3301      	adds	r3, #1
 8009638:	b29a      	uxth	r2, r3
 800963a:	4b41      	ldr	r3, [pc, #260]	@ (8009740 <logger+0x734>)
 800963c:	801a      	strh	r2, [r3, #0]

		//;Se agrega un limite para el contador de registros de datos (1120 registros en 10k de memoria ) (14 registros por cada 128 bytes)
		//cpw		X,#1343
		if(cntRegDATA<1343)//jrult	no_clrREG_01
 800963e:	4b40      	ldr	r3, [pc, #256]	@ (8009740 <logger+0x734>)
 8009640:	881b      	ldrh	r3, [r3, #0]
 8009642:	4a40      	ldr	r2, [pc, #256]	@ (8009744 <logger+0x738>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d903      	bls.n	8009650 <logger+0x644>
			goto no_clrREG_01;
		cntRegDATA = 1343;// ldw		X,#1343
 8009648:	4b3d      	ldr	r3, [pc, #244]	@ (8009740 <logger+0x734>)
 800964a:	4a3f      	ldr	r2, [pc, #252]	@ (8009748 <logger+0x73c>)
 800964c:	801a      	strh	r2, [r3, #0]
 800964e:	e000      	b.n	8009652 <logger+0x646>
			goto no_clrREG_01;
 8009650:	46c0      	nop			@ (mov r8, r8)
no_clrREG_01:


         //ldw cntRegDATA,X
         cntReg = cntRegDATA;//ldw cntReg,X
 8009652:	4b3b      	ldr	r3, [pc, #236]	@ (8009740 <logger+0x734>)
 8009654:	881a      	ldrh	r2, [r3, #0]
 8009656:	4b3d      	ldr	r3, [pc, #244]	@ (800974c <logger+0x740>)
 8009658:	801a      	strh	r2, [r3, #0]
		 //ldw X,#eeCntRegDATA
 		 cntRegPNT = &eeCntRegDATA;	//ldw cntRegPNT,X
 800965a:	4b3d      	ldr	r3, [pc, #244]	@ (8009750 <logger+0x744>)
 800965c:	4a3d      	ldr	r2, [pc, #244]	@ (8009754 <logger+0x748>)
 800965e:	601a      	str	r2, [r3, #0]
 		 reeCntRegDATA = cntReg;
 8009660:	4b3a      	ldr	r3, [pc, #232]	@ (800974c <logger+0x740>)
 8009662:	881a      	ldrh	r2, [r3, #0]
 8009664:	4b3c      	ldr	r3, [pc, #240]	@ (8009758 <logger+0x74c>)
 8009666:	801a      	strh	r2, [r3, #0]

 		 load_buffer_logger();		//call	load_buffer_logger
 8009668:	f000 f906 	bl	8009878 <load_buffer_logger>

         //;---- Recupera datos de la subrutina
         cntBlockDATA = cntBlockFlash;//mov	cntBlockDATA,cntBlockFlash
 800966c:	4b2f      	ldr	r3, [pc, #188]	@ (800972c <logger+0x720>)
 800966e:	781a      	ldrb	r2, [r3, #0]
 8009670:	4b2d      	ldr	r3, [pc, #180]	@ (8009728 <logger+0x71c>)
 8009672:	701a      	strb	r2, [r3, #0]
         cntByteBlockDATA = cntByteBlock;//mov	cntByteBlockDATA,cntByteBlock
 8009674:	4b2f      	ldr	r3, [pc, #188]	@ (8009734 <logger+0x728>)
 8009676:	781a      	ldrb	r2, [r3, #0]
 8009678:	4b2d      	ldr	r3, [pc, #180]	@ (8009730 <logger+0x724>)
 800967a:	701a      	strb	r2, [r3, #0]
         if(!flagsLogger[0]){//btjf	flagsLogger,#0,noFullLoggerDATA; Se report que se alcanz el limite de logger ? (mximo nmero de bloques)
 800967c:	4b1e      	ldr	r3, [pc, #120]	@ (80096f8 <logger+0x6ec>)
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	2201      	movs	r2, #1
 8009682:	4053      	eors	r3, r2
 8009684:	b2db      	uxtb	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d106      	bne.n	8009698 <logger+0x68c>
        	 	 goto noFullLoggerDATA;
         }
		flagsLogger[0] = 0;//bres	flagsLogger,#0
 800968a:	4b1b      	ldr	r3, [pc, #108]	@ (80096f8 <logger+0x6ec>)
 800968c:	2200      	movs	r2, #0
 800968e:	701a      	strb	r2, [r3, #0]
		flagsLogger[1] = 1;//bset	flagsLogger,#1;					/ Indica que se llen el logger de dato al menos una vez
 8009690:	4b19      	ldr	r3, [pc, #100]	@ (80096f8 <logger+0x6ec>)
 8009692:	2201      	movs	r2, #1
 8009694:	705a      	strb	r2, [r3, #1]
noFullLoggerDATA:

		goto fin_logger; //jp fin_logger;
 8009696:	e002      	b.n	800969e <logger+0x692>
        	 	 goto noFullLoggerDATA;
 8009698:	46c0      	nop			@ (mov r8, r8)
		goto fin_logger; //jp fin_logger;
 800969a:	e000      	b.n	800969e <logger+0x692>
		goto fin_logger; //jp fin_logger
 800969c:	46c0      	nop			@ (mov r8, r8)


fin_logger:

}
 800969e:	46c0      	nop			@ (mov r8, r8)
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	2000215a 	.word	0x2000215a
 80096a8:	20001f84 	.word	0x20001f84
 80096ac:	20000d35 	.word	0x20000d35
 80096b0:	20001fe4 	.word	0x20001fe4
 80096b4:	20000d36 	.word	0x20000d36
 80096b8:	20000d37 	.word	0x20000d37
 80096bc:	20000d38 	.word	0x20000d38
 80096c0:	20000bcc 	.word	0x20000bcc
 80096c4:	20000bcd 	.word	0x20000bcd
 80096c8:	20000bea 	.word	0x20000bea
 80096cc:	20001e6c 	.word	0x20001e6c
 80096d0:	20001e6e 	.word	0x20001e6e
 80096d4:	20000bce 	.word	0x20000bce
 80096d8:	20000bcf 	.word	0x20000bcf
 80096dc:	20000e5c 	.word	0x20000e5c
 80096e0:	20001fe8 	.word	0x20001fe8
 80096e4:	200021c4 	.word	0x200021c4
 80096e8:	200021d8 	.word	0x200021d8
 80096ec:	200021ea 	.word	0x200021ea
 80096f0:	200021dc 	.word	0x200021dc
 80096f4:	2000200c 	.word	0x2000200c
 80096f8:	20001ec0 	.word	0x20001ec0
 80096fc:	20000e4c 	.word	0x20000e4c
 8009700:	200000b8 	.word	0x200000b8
 8009704:	20001e70 	.word	0x20001e70
 8009708:	20000e58 	.word	0x20000e58
 800970c:	20000d40 	.word	0x20000d40
 8009710:	20000e54 	.word	0x20000e54
 8009714:	0803c000 	.word	0x0803c000
 8009718:	20001e68 	.word	0x20001e68
 800971c:	20000e68 	.word	0x20000e68
 8009720:	20000e51 	.word	0x20000e51
 8009724:	20000e52 	.word	0x20000e52
 8009728:	20000e61 	.word	0x20000e61
 800972c:	20000e4e 	.word	0x20000e4e
 8009730:	20000e60 	.word	0x20000e60
 8009734:	20000e4f 	.word	0x20000e4f
 8009738:	200008d4 	.word	0x200008d4
 800973c:	20000b70 	.word	0x20000b70
 8009740:	200020f2 	.word	0x200020f2
 8009744:	0000053e 	.word	0x0000053e
 8009748:	0000053f 	.word	0x0000053f
 800974c:	200020f6 	.word	0x200020f6
 8009750:	200020f8 	.word	0x200020f8
 8009754:	0803f810 	.word	0x0803f810
 8009758:	20000d3a 	.word	0x20000d3a

0800975c <load_event>:
void load_event(){
 800975c:	b580      	push	{r7, lr}
 800975e:	af00      	add	r7, sp, #0
				//;---- Pasa los datos necesarios a la subrutina

		//ldw		X,#event_buffer
		dirBuffer = &event_buffer[0];//ldw		dirBuffer,X;/ indica la direccin del buffer a cargar
 8009760:	4b2f      	ldr	r3, [pc, #188]	@ (8009820 <load_event+0xc4>)
 8009762:	4a30      	ldr	r2, [pc, #192]	@ (8009824 <load_event+0xc8>)
 8009764:	601a      	str	r2, [r3, #0]
		//ldw		X,#eventLogger
		dirLogger = &eventLogger[0]; //ldw		dirLogger,X;	/ indica la direccin del logger a grabar
 8009766:	4b30      	ldr	r3, [pc, #192]	@ (8009828 <load_event+0xcc>)
 8009768:	4a30      	ldr	r2, [pc, #192]	@ (800982c <load_event+0xd0>)
 800976a:	601a      	str	r2, [r3, #0]

		// CGM 16/04/2025;  se agrega la direccion del buffer de la Pagina del logger de EVENTOS.
		dirBufferPage = &bufferPageEVENT[0];
 800976c:	4b30      	ldr	r3, [pc, #192]	@ (8009830 <load_event+0xd4>)
 800976e:	4a31      	ldr	r2, [pc, #196]	@ (8009834 <load_event+0xd8>)
 8009770:	601a      	str	r2, [r3, #0]

		numBlock = 160;//mov numBlock,#160;	/ nmero mximo de bloque a guardar del logger de eventos (96 bloques de  128 bytes = 12kb )
 8009772:	4b31      	ldr	r3, [pc, #196]	@ (8009838 <load_event+0xdc>)
 8009774:	22a0      	movs	r2, #160	@ 0xa0
 8009776:	701a      	strb	r2, [r3, #0]
		numByte = 14;//mov	numByte,#14;	/ nmero de bytes a cargar para logger de eventos = 14
 8009778:	4b30      	ldr	r3, [pc, #192]	@ (800983c <load_event+0xe0>)
 800977a:	220e      	movs	r2, #14
 800977c:	701a      	strb	r2, [r3, #0]
		cntBlockFlash = cntBlockEVENT;//mov	cntBlockFlash,cntBlockEVENT; / pasa el nmero de bloques de evento grabados al momento
 800977e:	4b30      	ldr	r3, [pc, #192]	@ (8009840 <load_event+0xe4>)
 8009780:	781a      	ldrb	r2, [r3, #0]
 8009782:	4b30      	ldr	r3, [pc, #192]	@ (8009844 <load_event+0xe8>)
 8009784:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;//mov	cntByteBlock,cntByteBlockEVENT; / pasa el nmero de bytes cargados al buffer de eventos al momento
 8009786:	4b30      	ldr	r3, [pc, #192]	@ (8009848 <load_event+0xec>)
 8009788:	781a      	ldrb	r2, [r3, #0]
 800978a:	4b30      	ldr	r3, [pc, #192]	@ (800984c <load_event+0xf0>)
 800978c:	701a      	strb	r2, [r3, #0]
		//div X,A;	/ obtn el nmero de capturas enteras por bloque de flash
		//ld A,numByte;	/
		//mul X,A;	/	obten el numero de bytes a almacenar por bloque de flash
		//ld A,xl
		//ld wreg,A; / wreg pasa como un dato ms para la siguiente subrutina
		STM8_A = (128/numByte);
 800978e:	4b2b      	ldr	r3, [pc, #172]	@ (800983c <load_event+0xe0>)
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	0019      	movs	r1, r3
 8009794:	2080      	movs	r0, #128	@ 0x80
 8009796:	f7f6 fd49 	bl	800022c <__divsi3>
 800979a:	0003      	movs	r3, r0
 800979c:	b2da      	uxtb	r2, r3
 800979e:	4b2c      	ldr	r3, [pc, #176]	@ (8009850 <load_event+0xf4>)
 80097a0:	701a      	strb	r2, [r3, #0]
		wreg = STM8_A * numByte;								/// wreg pasa como un dato ms para la siguiente subrutina
 80097a2:	4b2b      	ldr	r3, [pc, #172]	@ (8009850 <load_event+0xf4>)
 80097a4:	781b      	ldrb	r3, [r3, #0]
 80097a6:	4a25      	ldr	r2, [pc, #148]	@ (800983c <load_event+0xe0>)
 80097a8:	7812      	ldrb	r2, [r2, #0]
 80097aa:	4353      	muls	r3, r2
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	4b29      	ldr	r3, [pc, #164]	@ (8009854 <load_event+0xf8>)
 80097b0:	701a      	strb	r2, [r3, #0]


		//ldw	X,cntRegEVENT
		cntRegEVENT++;				//incw	X
 80097b2:	4b29      	ldr	r3, [pc, #164]	@ (8009858 <load_event+0xfc>)
 80097b4:	881b      	ldrh	r3, [r3, #0]
 80097b6:	3301      	adds	r3, #1
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	4b27      	ldr	r3, [pc, #156]	@ (8009858 <load_event+0xfc>)
 80097bc:	801a      	strh	r2, [r3, #0]
//		;Se agrega un limite para el contador de registros de datos (1120 registros en 10k de memoria ) (14 registros por cada 128 bytes)
//		cpw		X,#1439
//		jrult	no_clrREG_02
//		;clrw	X
//		ldw		X,#1439
		if(cntRegEVENT<1439)
 80097be:	4b26      	ldr	r3, [pc, #152]	@ (8009858 <load_event+0xfc>)
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	4a26      	ldr	r2, [pc, #152]	@ (800985c <load_event+0x100>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d903      	bls.n	80097d0 <load_event+0x74>
			goto no_clrREG_02;
		cntRegEVENT = 1439;
 80097c8:	4b23      	ldr	r3, [pc, #140]	@ (8009858 <load_event+0xfc>)
 80097ca:	4a25      	ldr	r2, [pc, #148]	@ (8009860 <load_event+0x104>)
 80097cc:	801a      	strh	r2, [r3, #0]
 80097ce:	e000      	b.n	80097d2 <load_event+0x76>
			goto no_clrREG_02;
 80097d0:	46c0      	nop			@ (mov r8, r8)
no_clrREG_02:

		//ldw	cntRegEVENT,X
		cntReg = cntRegEVENT;			//ldw	cntReg,X
 80097d2:	4b21      	ldr	r3, [pc, #132]	@ (8009858 <load_event+0xfc>)
 80097d4:	881a      	ldrh	r2, [r3, #0]
 80097d6:	4b23      	ldr	r3, [pc, #140]	@ (8009864 <load_event+0x108>)
 80097d8:	801a      	strh	r2, [r3, #0]
		//ldw	X,#eeCntRegEVENT
		cntRegPNT = &eeCntRegEVENT;		//ldw	cntRegPNT,X
 80097da:	4b23      	ldr	r3, [pc, #140]	@ (8009868 <load_event+0x10c>)
 80097dc:	4a23      	ldr	r2, [pc, #140]	@ (800986c <load_event+0x110>)
 80097de:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 80097e0:	4b20      	ldr	r3, [pc, #128]	@ (8009864 <load_event+0x108>)
 80097e2:	881a      	ldrh	r2, [r3, #0]
 80097e4:	4b22      	ldr	r3, [pc, #136]	@ (8009870 <load_event+0x114>)
 80097e6:	801a      	strh	r2, [r3, #0]

		load_buffer_logger();		//call	load_buffer_logger
 80097e8:	f000 f846 	bl	8009878 <load_buffer_logger>

		//;---- Recupera datos de la subrutina
		cntBlockEVENT = cntBlockFlash;//mov	cntBlockEVENT,cntBlockFlash
 80097ec:	4b15      	ldr	r3, [pc, #84]	@ (8009844 <load_event+0xe8>)
 80097ee:	781a      	ldrb	r2, [r3, #0]
 80097f0:	4b13      	ldr	r3, [pc, #76]	@ (8009840 <load_event+0xe4>)
 80097f2:	701a      	strb	r2, [r3, #0]
		cntByteBlockEVENT = cntByteBlock;//mov	cntByteBlockEVENT,cntByteBlock;	guarda los cambios realizados por la rutina
 80097f4:	4b15      	ldr	r3, [pc, #84]	@ (800984c <load_event+0xf0>)
 80097f6:	781a      	ldrb	r2, [r3, #0]
 80097f8:	4b13      	ldr	r3, [pc, #76]	@ (8009848 <load_event+0xec>)
 80097fa:	701a      	strb	r2, [r3, #0]
		if(!flagsLogger[0]){//btjf	flagsLogger,#0,noFullLoggerEVENT;	Se report que se alcanz el limite de logger ? (mximo nmero de bloques)
 80097fc:	4b1d      	ldr	r3, [pc, #116]	@ (8009874 <load_event+0x118>)
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	2201      	movs	r2, #1
 8009802:	4053      	eors	r3, r2
 8009804:	b2db      	uxtb	r3, r3
 8009806:	2b00      	cmp	r3, #0
 8009808:	d106      	bne.n	8009818 <load_event+0xbc>
			goto noFullLoggerEVENT;
		}
		flagsLogger [0] = 0;//bres	flagsLogger,#0
 800980a:	4b1a      	ldr	r3, [pc, #104]	@ (8009874 <load_event+0x118>)
 800980c:	2200      	movs	r2, #0
 800980e:	701a      	strb	r2, [r3, #0]
		flagsLogger[2] = 1;//bset	flagsLogger,#2;		/ Indica que se llen el logger de eventos al menos una vez
 8009810:	4b18      	ldr	r3, [pc, #96]	@ (8009874 <load_event+0x118>)
 8009812:	2201      	movs	r2, #1
 8009814:	709a      	strb	r2, [r3, #2]
noFullLoggerEVENT:
                 //return; //ret
}
 8009816:	e000      	b.n	800981a <load_event+0xbe>
			goto noFullLoggerEVENT;
 8009818:	46c0      	nop			@ (mov r8, r8)
}
 800981a:	46c0      	nop			@ (mov r8, r8)
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	20000e58 	.word	0x20000e58
 8009824:	20000dc0 	.word	0x20000dc0
 8009828:	20000e54 	.word	0x20000e54
 800982c:	08037000 	.word	0x08037000
 8009830:	20001e68 	.word	0x20001e68
 8009834:	20001668 	.word	0x20001668
 8009838:	20000e51 	.word	0x20000e51
 800983c:	20000e52 	.word	0x20000e52
 8009840:	20000e63 	.word	0x20000e63
 8009844:	20000e4e 	.word	0x20000e4e
 8009848:	20000e62 	.word	0x20000e62
 800984c:	20000e4f 	.word	0x20000e4f
 8009850:	200008d4 	.word	0x200008d4
 8009854:	20000b70 	.word	0x20000b70
 8009858:	200020f4 	.word	0x200020f4
 800985c:	0000059e 	.word	0x0000059e
 8009860:	0000059f 	.word	0x0000059f
 8009864:	200020f6 	.word	0x200020f6
 8009868:	200020f8 	.word	0x200020f8
 800986c:	0803f812 	.word	0x0803f812
 8009870:	20000d3c 	.word	0x20000d3c
 8009874:	20001ec0 	.word	0x20001ec0

08009878 <load_buffer_logger>:

void load_buffer_logger(){
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
		uint8_t *point_X;
		uint8_t *point_Y;
		uint8_t *tempo2;

		//;---- Carga datos a buffer de datos en RAM
		point_Y = dirDataLoad;//LDW	Y,dirDataLoad;		/ Apunta a los datos a loggear
 800987e:	4b52      	ldr	r3, [pc, #328]	@ (80099c8 <load_buffer_logger+0x150>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	60bb      	str	r3, [r7, #8]
		point_X = dirBuffer;//LDW	X,dirBuffer;	/ Apunta al buffer de datos en RAM
 8009884:	4b51      	ldr	r3, [pc, #324]	@ (80099cc <load_buffer_logger+0x154>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	60fb      	str	r3, [r7, #12]
		//clr	resulh
		//mov	resull,cntByteBlock
		//addw	X,resulh;	/	suma al apuntador el nmero de bytes que han sido grabados
		point_X = &point_X[cntByteBlock];
 800988a:	4b51      	ldr	r3, [pc, #324]	@ (80099d0 <load_buffer_logger+0x158>)
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	001a      	movs	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	189b      	adds	r3, r3, r2
 8009894:	60fb      	str	r3, [r7, #12]
		cntByteLogg = 0;//clr cntByteLogg;	/ limpia contrador de datos cargados
 8009896:	4b4f      	ldr	r3, [pc, #316]	@ (80099d4 <load_buffer_logger+0x15c>)
 8009898:	2200      	movs	r2, #0
 800989a:	701a      	strb	r2, [r3, #0]
load_buffer:
		//LD A,(Y) ;	/	Copia los datos al buffer en RAM
		//LD (X),A;
        *point_X = *point_Y;
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	781a      	ldrb	r2, [r3, #0]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	701a      	strb	r2, [r3, #0]
        point_X++;//INCW X;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	3301      	adds	r3, #1
 80098a8:	60fb      	str	r3, [r7, #12]
        point_Y++;//INCW Y; / Incrementa apuntadores
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	3301      	adds	r3, #1
 80098ae:	60bb      	str	r3, [r7, #8]
        cntByteLogg++;//INC cntByteLogg; /	Incrementa el numero de bytes cargados
 80098b0:	4b48      	ldr	r3, [pc, #288]	@ (80099d4 <load_buffer_logger+0x15c>)
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	3301      	adds	r3, #1
 80098b6:	b2da      	uxtb	r2, r3
 80098b8:	4b46      	ldr	r3, [pc, #280]	@ (80099d4 <load_buffer_logger+0x15c>)
 80098ba:	701a      	strb	r2, [r3, #0]
		cntByteBlock++;//INC	cntByteBlock; /	Incrementa el numero de bytes cargados al buffer
 80098bc:	4b44      	ldr	r3, [pc, #272]	@ (80099d0 <load_buffer_logger+0x158>)
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	3301      	adds	r3, #1
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	4b42      	ldr	r3, [pc, #264]	@ (80099d0 <load_buffer_logger+0x158>)
 80098c6:	701a      	strb	r2, [r3, #0]

		//ld A,cntByteBlock; / Ya se llen el buffer ?
		if(cntByteBlock < wreg){//cp A,wreg
 80098c8:	4b41      	ldr	r3, [pc, #260]	@ (80099d0 <load_buffer_logger+0x158>)
 80098ca:	781a      	ldrb	r2, [r3, #0]
 80098cc:	4b42      	ldr	r3, [pc, #264]	@ (80099d8 <load_buffer_logger+0x160>)
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d36c      	bcc.n	80099ae <load_buffer_logger+0x136>

		}
		//;---- Graba buffer en bloque de flash

									//LDW	X,dirBuffer; / Apunta al buffer de datos en RAM
		point_X = &dirBuffer[127];	//addw	X,#127;	/ Apunta al ltimo byte del buffer
 80098d4:	4b3d      	ldr	r3, [pc, #244]	@ (80099cc <load_buffer_logger+0x154>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	337f      	adds	r3, #127	@ 0x7f
 80098da:	60fb      	str	r3, [r7, #12]
		STM8_A = *point_X;			//ld A,(X)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	781a      	ldrb	r2, [r3, #0]
 80098e0:	4b3e      	ldr	r3, [pc, #248]	@ (80099dc <load_buffer_logger+0x164>)
 80098e2:	701a      	strb	r2, [r3, #0]
		   //inc	A;	/ incrementa el byte
		// Parche CGM 29/04/2025
		// Se realiza este cambio para saber el ciclo del grabado del logger, este ciclo va de un valor de 0x1 a 0xFF y se graba en el byte 127  de cada bloque
		if(cntBlockFlash == 0){
 80098e4:	4b3e      	ldr	r3, [pc, #248]	@ (80099e0 <load_buffer_logger+0x168>)
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d111      	bne.n	8009910 <load_buffer_logger+0x98>
			STM8_A++;
 80098ec:	4b3b      	ldr	r3, [pc, #236]	@ (80099dc <load_buffer_logger+0x164>)
 80098ee:	781b      	ldrb	r3, [r3, #0]
 80098f0:	3301      	adds	r3, #1
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	4b39      	ldr	r3, [pc, #228]	@ (80099dc <load_buffer_logger+0x164>)
 80098f6:	701a      	strb	r2, [r3, #0]
			if(STM8_A == 0){
 80098f8:	4b38      	ldr	r3, [pc, #224]	@ (80099dc <load_buffer_logger+0x164>)
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d102      	bne.n	8009906 <load_buffer_logger+0x8e>
				STM8_A = 1;
 8009900:	4b36      	ldr	r3, [pc, #216]	@ (80099dc <load_buffer_logger+0x164>)
 8009902:	2201      	movs	r2, #1
 8009904:	701a      	strb	r2, [r3, #0]
			}
			*point_X = STM8_A;	 //ld	(X),A;	/ devuelve el dato incrementado al buffer
 8009906:	4b35      	ldr	r3, [pc, #212]	@ (80099dc <load_buffer_logger+0x164>)
 8009908:	781a      	ldrb	r2, [r3, #0]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	701a      	strb	r2, [r3, #0]
 800990e:	e005      	b.n	800991c <load_buffer_logger+0xa4>
		}
		else{
			*point_X = dirLogger[127];
 8009910:	4b34      	ldr	r3, [pc, #208]	@ (80099e4 <load_buffer_logger+0x16c>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	227f      	movs	r2, #127	@ 0x7f
 8009916:	5c9a      	ldrb	r2, [r3, r2]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	701a      	strb	r2, [r3, #0]
		}
		//*point_X = 1;
		//;---- Borra penltimo byte de buffer
		point_X--;//decw	X
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	3b01      	subs	r3, #1
 8009920:	60fb      	str	r3, [r7, #12]
		*point_X = 0;//clr	(X)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2200      	movs	r2, #0
 8009926:	701a      	strb	r2, [r3, #0]

		ProgMemCode = 0xAA;//mov	ProgMemCode,#$AA;	/ Indica que se va a grabar bloque de Flash
 8009928:	4b2f      	ldr	r3, [pc, #188]	@ (80099e8 <load_buffer_logger+0x170>)
 800992a:	22aa      	movs	r2, #170	@ 0xaa
 800992c:	701a      	strb	r2, [r3, #0]
		//ld   A,cntBlockFlash;/ Toma el nmero de bloques grabados en Flash
		//ldw  X,#128;	/ Carga el tamao de los bloques (128 bytes)
		STM8_16_X= 	128 * cntBlockFlash;//mul X,A; / Multiplicalos
 800992e:	4b2c      	ldr	r3, [pc, #176]	@ (80099e0 <load_buffer_logger+0x168>)
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	01db      	lsls	r3, r3, #7
 8009934:	b29a      	uxth	r2, r3
 8009936:	4b2d      	ldr	r3, [pc, #180]	@ (80099ec <load_buffer_logger+0x174>)
 8009938:	801a      	strh	r2, [r3, #0]
		 //addw X,dirLogger;/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = &dirLogger[STM8_16_X];//LDW	dirPointer,X
 800993a:	4b2a      	ldr	r3, [pc, #168]	@ (80099e4 <load_buffer_logger+0x16c>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a2b      	ldr	r2, [pc, #172]	@ (80099ec <load_buffer_logger+0x174>)
 8009940:	8812      	ldrh	r2, [r2, #0]
 8009942:	189a      	adds	r2, r3, r2
 8009944:	4b2a      	ldr	r3, [pc, #168]	@ (80099f0 <load_buffer_logger+0x178>)
 8009946:	601a      	str	r2, [r3, #0]
		//LDW	X,dirBuffer;	/ apunta al buffer de datos en RAM
		//LDW	dataPointer,X
		dataPointer = dirBuffer;
 8009948:	4b20      	ldr	r3, [pc, #128]	@ (80099cc <load_buffer_logger+0x154>)
 800994a:	681a      	ldr	r2, [r3, #0]
 800994c:	4b29      	ldr	r3, [pc, #164]	@ (80099f4 <load_buffer_logger+0x17c>)
 800994e:	601a      	str	r2, [r3, #0]
		tempo2 = point_Y; // Y Aqui sigue EXISTIENDO, no necesita respaldarse   ------ //LDW	tempo2,Y;	/ almacena temporalmente el apuntador de RAM
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	607b      	str	r3, [r7, #4]

		/*
		 * CGM 16/04/2025
		 * Se realiza una copia de la pagina actual en RAM y si existe un grabado de un bloquq de 128 bytes incompletos, se realizar un borrado de pagina y solo se escribiran  los bloques de 128 bytes que estan completos
		 */
		grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 8009954:	4b26      	ldr	r3, [pc, #152]	@ (80099f0 <load_buffer_logger+0x178>)
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	4b27      	ldr	r3, [pc, #156]	@ (80099f8 <load_buffer_logger+0x180>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	0019      	movs	r1, r3
 800995e:	0010      	movs	r0, r2
 8009960:	f7fd ffe2 	bl	8007928 <grabadoLoggerBloquesCompletos>

		GRABA_BLOCK();		//call	GRABA_BLOCK
 8009964:	f7fd fe3e 	bl	80075e4 <GRABA_BLOCK>

		save_timeUNIX();	//call	save_timeUNIX
 8009968:	f7fd fbc4 	bl	80070f4 <save_timeUNIX>

		save_cntReg();		//call	save_cntReg
 800996c:	f7fd fbb0 	bl	80070d0 <save_cntReg>

		cntBlockFlash++;//inc cntBlockFlash
 8009970:	4b1b      	ldr	r3, [pc, #108]	@ (80099e0 <load_buffer_logger+0x168>)
 8009972:	781b      	ldrb	r3, [r3, #0]
 8009974:	3301      	adds	r3, #1
 8009976:	b2da      	uxtb	r2, r3
 8009978:	4b19      	ldr	r3, [pc, #100]	@ (80099e0 <load_buffer_logger+0x168>)
 800997a:	701a      	strb	r2, [r3, #0]
		//ld A,cntBlockFlash; / Ya se acabo la Flash reservada para datos ?
		if(cntBlockFlash < numBlock){//cp A,numBlock
 800997c:	4b18      	ldr	r3, [pc, #96]	@ (80099e0 <load_buffer_logger+0x168>)
 800997e:	781a      	ldrb	r2, [r3, #0]
 8009980:	4b1e      	ldr	r3, [pc, #120]	@ (80099fc <load_buffer_logger+0x184>)
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	429a      	cmp	r2, r3
 8009986:	d306      	bcc.n	8009996 <load_buffer_logger+0x11e>
			goto load_buffer_00;//jrult	load_buffer_00;	/ No, continua con la carga
		}
		cntBlockFlash = 0;//clr	cntBlockFlash;	/ limpia el contador de bloques de Flash grabados
 8009988:	4b15      	ldr	r3, [pc, #84]	@ (80099e0 <load_buffer_logger+0x168>)
 800998a:	2200      	movs	r2, #0
 800998c:	701a      	strb	r2, [r3, #0]

		flagsLogger[0] = 1;//bset	flagsLogger,#0;					/ indica que se lleg al limite del logger
 800998e:	4b1c      	ldr	r3, [pc, #112]	@ (8009a00 <load_buffer_logger+0x188>)
 8009990:	2201      	movs	r2, #1
 8009992:	701a      	strb	r2, [r3, #0]
 8009994:	e000      	b.n	8009998 <load_buffer_logger+0x120>
			goto load_buffer_00;//jrult	load_buffer_00;	/ No, continua con la carga
 8009996:	46c0      	nop			@ (mov r8, r8)
load_buffer_00:
		load_next_buffer();		//call	load_next_buffer; / Despus de grabar bloques de Flash, craga buffer de RAM con el siguiente bloque de datos
 8009998:	f7fd fb60 	bl	800705c <load_next_buffer>
		point_Y = tempo2;//LDW	Y,tempo2; / recupera el apuntador de RAM
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	60bb      	str	r3, [r7, #8]
		point_X = dirBuffer;//LDW	X,dirBuffer; / Reinicia el apuntador del buffer de datos en RAM
 80099a0:	4b0a      	ldr	r3, [pc, #40]	@ (80099cc <load_buffer_logger+0x154>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	60fb      	str	r3, [r7, #12]
		cntByteBlock = 0;//clr	cntByteBlock; /	limpia contador de bytes cargados al buffer
 80099a6:	4b0a      	ldr	r3, [pc, #40]	@ (80099d0 <load_buffer_logger+0x158>)
 80099a8:	2200      	movs	r2, #0
 80099aa:	701a      	strb	r2, [r3, #0]
 80099ac:	e000      	b.n	80099b0 <load_buffer_logger+0x138>
				goto load_buffer_01;//jrult	load_buffer_01;	/ No, continua con la carga
 80099ae:	46c0      	nop			@ (mov r8, r8)

load_buffer_01:
		//ld A,cntByteLogg;	/ Ya se cargaron los datos indicados?
		if(cntByteLogg < numByte){//cp A,numByte;
 80099b0:	4b08      	ldr	r3, [pc, #32]	@ (80099d4 <load_buffer_logger+0x15c>)
 80099b2:	781a      	ldrb	r2, [r3, #0]
 80099b4:	4b13      	ldr	r3, [pc, #76]	@ (8009a04 <load_buffer_logger+0x18c>)
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d200      	bcs.n	80099be <load_buffer_logger+0x146>
			goto load_buffer;//jrult load_buffer;/ No, continua cargadno
 80099bc:	e76e      	b.n	800989c <load_buffer_logger+0x24>
		}
					//ret
		asm ("nop");
 80099be:	46c0      	nop			@ (mov r8, r8)

}
 80099c0:	46c0      	nop			@ (mov r8, r8)
 80099c2:	46bd      	mov	sp, r7
 80099c4:	b004      	add	sp, #16
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	20000e5c 	.word	0x20000e5c
 80099cc:	20000e58 	.word	0x20000e58
 80099d0:	20000e4f 	.word	0x20000e4f
 80099d4:	20000e50 	.word	0x20000e50
 80099d8:	20000b70 	.word	0x20000b70
 80099dc:	200008d4 	.word	0x200008d4
 80099e0:	20000e4e 	.word	0x20000e4e
 80099e4:	20000e54 	.word	0x20000e54
 80099e8:	20000e40 	.word	0x20000e40
 80099ec:	200008d6 	.word	0x200008d6
 80099f0:	20000e44 	.word	0x20000e44
 80099f4:	20000e48 	.word	0x20000e48
 80099f8:	20001e68 	.word	0x20001e68
 80099fc:	20000e51 	.word	0x20000e51
 8009a00:	20001ec0 	.word	0x20001ec0
 8009a04:	20000e52 	.word	0x20000e52

08009a08 <millis>:
static void check_Tick_1ms(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
unsigned long millis(){
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	af00      	add	r7, sp, #0

    return timemilis;
 8009a0c:	4b02      	ldr	r3, [pc, #8]	@ (8009a18 <millis+0x10>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
}
 8009a10:	0018      	movs	r0, r3
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	46c0      	nop			@ (mov r8, r8)
 8009a18:	200008e0 	.word	0x200008e0

08009a1c <reconfigura_perif>:

void reconfigura_perif(void)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	af00      	add	r7, sp, #0
	HAL_Init();
 8009a20:	f008 fcb5 	bl	801238e <HAL_Init>
	SystemClock_Config();
 8009a24:	f000 fa56 	bl	8009ed4 <SystemClock_Config>

	configura_perif_2();
 8009a28:	f000 f80c 	bl	8009a44 <configura_perif_2>

	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8009a2c:	2007      	movs	r0, #7
 8009a2e:	f008 fe5a 	bl	80126e6 <HAL_NVIC_DisableIRQ>
	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8009a32:	4b03      	ldr	r3, [pc, #12]	@ (8009a40 <reconfigura_perif+0x24>)
 8009a34:	0018      	movs	r0, r3
 8009a36:	f00e fb5f 	bl	80180f8 <HAL_RTCEx_DeactivateWakeUpTimer>

}
 8009a3a:	46c0      	nop			@ (mov r8, r8)
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	20000518 	.word	0x20000518

08009a44 <configura_perif_2>:

void configura_perif_2(void)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	af00      	add	r7, sp, #0
	  MX_GPIO_Init();
 8009a48:	f001 f830 	bl	800aaac <MX_GPIO_Init>
	  MX_DMA_Init();
 8009a4c:	f001 f808 	bl	800aa60 <MX_DMA_Init>
	  MX_ADC1_Init();
 8009a50:	f000 faaa 	bl	8009fa8 <MX_ADC1_Init>
	  MX_I2C1_Init();
 8009a54:	f000 fd06 	bl	800a464 <MX_I2C1_Init>
	  MX_TIM3_Init();
 8009a58:	f000 fea2 	bl	800a7a0 <MX_TIM3_Init>
	  MX_TIM1_Init();
 8009a5c:	f000 fdd2 	bl	800a604 <MX_TIM1_Init>
	  MX_TIM6_Init();
 8009a60:	f000 ff20 	bl	800a8a4 <MX_TIM6_Init>
	  MX_USART2_UART_Init();
 8009a64:	f000 ff5e 	bl	800a924 <MX_USART2_UART_Init>
	  MX_USART4_UART_Init();
 8009a68:	f000 ffaa 	bl	800a9c0 <MX_USART4_UART_Init>


}
 8009a6c:	46c0      	nop			@ (mov r8, r8)
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <check_Tick_1ms>:


//**********************************************************************************************************************************************************
//**********************************************************************************************************************************************************
static void check_Tick_1ms(void)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	af00      	add	r7, sp, #0

				presc_tick_1ms++;
 8009a78:	4b21      	ldr	r3, [pc, #132]	@ (8009b00 <check_Tick_1ms+0x8c>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	4b20      	ldr	r3, [pc, #128]	@ (8009b00 <check_Tick_1ms+0x8c>)
 8009a80:	601a      	str	r2, [r3, #0]
				if(presc_tick_1ms >= 4)							// contador prescala 1ms =
 8009a82:	4b1f      	ldr	r3, [pc, #124]	@ (8009b00 <check_Tick_1ms+0x8c>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b03      	cmp	r3, #3
 8009a88:	dd0f      	ble.n	8009aaa <check_Tick_1ms+0x36>
					{
						presc_tick_1ms = 0;
 8009a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8009b00 <check_Tick_1ms+0x8c>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	601a      	str	r2, [r3, #0]
						tick_1ms = 1;							// Manuel, levanta flag 1ms
 8009a90:	4b1c      	ldr	r3, [pc, #112]	@ (8009b04 <check_Tick_1ms+0x90>)
 8009a92:	2201      	movs	r2, #1
 8009a94:	701a      	strb	r2, [r3, #0]
						presc_tick_10ms++;
 8009a96:	4b1c      	ldr	r3, [pc, #112]	@ (8009b08 <check_Tick_1ms+0x94>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	1c5a      	adds	r2, r3, #1
 8009a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8009b08 <check_Tick_1ms+0x94>)
 8009a9e:	601a      	str	r2, [r3, #0]
						timemilis++;							// variable contadora de milisegundos
 8009aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8009b0c <check_Tick_1ms+0x98>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	1c5a      	adds	r2, r3, #1
 8009aa6:	4b19      	ldr	r3, [pc, #100]	@ (8009b0c <check_Tick_1ms+0x98>)
 8009aa8:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_10ms >= 10)						// contador prescala 10ms
 8009aaa:	4b17      	ldr	r3, [pc, #92]	@ (8009b08 <check_Tick_1ms+0x94>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2b09      	cmp	r3, #9
 8009ab0:	dd0a      	ble.n	8009ac8 <check_Tick_1ms+0x54>
					{
						presc_tick_10ms = 0;
 8009ab2:	4b15      	ldr	r3, [pc, #84]	@ (8009b08 <check_Tick_1ms+0x94>)
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	601a      	str	r2, [r3, #0]
						tick_10ms =1;							// flag base de tiempo 10ms
 8009ab8:	4b15      	ldr	r3, [pc, #84]	@ (8009b10 <check_Tick_1ms+0x9c>)
 8009aba:	2201      	movs	r2, #1
 8009abc:	701a      	strb	r2, [r3, #0]
						presc_tick_100ms++;
 8009abe:	4b15      	ldr	r3, [pc, #84]	@ (8009b14 <check_Tick_1ms+0xa0>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	1c5a      	adds	r2, r3, #1
 8009ac4:	4b13      	ldr	r3, [pc, #76]	@ (8009b14 <check_Tick_1ms+0xa0>)
 8009ac6:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_100ms >= 10)						// contador prescala 100ms
 8009ac8:	4b12      	ldr	r3, [pc, #72]	@ (8009b14 <check_Tick_1ms+0xa0>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b09      	cmp	r3, #9
 8009ace:	dd0a      	ble.n	8009ae6 <check_Tick_1ms+0x72>
					{
						presc_tick_100ms = 0;
 8009ad0:	4b10      	ldr	r3, [pc, #64]	@ (8009b14 <check_Tick_1ms+0xa0>)
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	601a      	str	r2, [r3, #0]
						tick_100ms =1;							// flag base de tiempo 100ms
 8009ad6:	4b10      	ldr	r3, [pc, #64]	@ (8009b18 <check_Tick_1ms+0xa4>)
 8009ad8:	2201      	movs	r2, #1
 8009ada:	701a      	strb	r2, [r3, #0]
						presc_tick_1s++;
 8009adc:	4b0f      	ldr	r3, [pc, #60]	@ (8009b1c <check_Tick_1ms+0xa8>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	1c5a      	adds	r2, r3, #1
 8009ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8009b1c <check_Tick_1ms+0xa8>)
 8009ae4:	601a      	str	r2, [r3, #0]
					}
				if(presc_tick_1s >= 10)							// contador prescala 1s
 8009ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8009b1c <check_Tick_1ms+0xa8>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b09      	cmp	r3, #9
 8009aec:	dd05      	ble.n	8009afa <check_Tick_1ms+0x86>
					{
						presc_tick_1s = 0;
 8009aee:	4b0b      	ldr	r3, [pc, #44]	@ (8009b1c <check_Tick_1ms+0xa8>)
 8009af0:	2200      	movs	r2, #0
 8009af2:	601a      	str	r2, [r3, #0]
						tick_1s =1;								// flag base de tiempo 1s
 8009af4:	4b0a      	ldr	r3, [pc, #40]	@ (8009b20 <check_Tick_1ms+0xac>)
 8009af6:	2201      	movs	r2, #1
 8009af8:	701a      	strb	r2, [r3, #0]
					}
		//Manuel 19-FEB-2021:		}
}
 8009afa:	46c0      	nop			@ (mov r8, r8)
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}
 8009b00:	200008e4 	.word	0x200008e4
 8009b04:	200008d8 	.word	0x200008d8
 8009b08:	200008e8 	.word	0x200008e8
 8009b0c:	200008e0 	.word	0x200008e0
 8009b10:	200008d9 	.word	0x200008d9
 8009b14:	200008ec 	.word	0x200008ec
 8009b18:	200008da 	.word	0x200008da
 8009b1c:	200008f0 	.word	0x200008f0
 8009b20:	200008db 	.word	0x200008db

08009b24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b082      	sub	sp, #8
 8009b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	//initEEPROMEmulated(); // Init EEPROM Emulated

	timeRstBLE = 1;
 8009b2a:	4bc2      	ldr	r3, [pc, #776]	@ (8009e34 <main+0x310>)
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	701a      	strb	r2, [r3, #0]
	inicio ();
 8009b30:	f7fe fff8 	bl	8008b24 <inicio>
	ProcesosC = 6;
 8009b34:	4bc0      	ldr	r3, [pc, #768]	@ (8009e38 <main+0x314>)
 8009b36:	2206      	movs	r2, #6
 8009b38:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009b3a:	f008 fc28 	bl	801238e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009b3e:	f000 f9c9 	bl	8009ed4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  configura_perif_2();
 8009b42:	f7ff ff7f 	bl	8009a44 <configura_perif_2>
  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
//  MX_DMA_Init();
//  MX_ADC1_Init();
//  MX_I2C1_Init();
  MX_IWDG_Init();
 8009b46:	f000 fccf 	bl	800a4e8 <MX_IWDG_Init>
  MX_RTC_Init();
 8009b4a:	f000 fcef 	bl	800a52c <MX_RTC_Init>
//  MX_USART2_UART_Init();
//  MX_USART4_UART_Init();
//  MX_TIM1_Init();
  /* USER CODE BEGIN 2 */

  initEEPROMEmulated(); // Init EEPROM Emulated
 8009b4e:	f7f8 fdcf 	bl	80026f0 <initEEPROMEmulated>

  //Modbus_ModbusSalave ();
   //ModbusMaster_begin(eePlantilla[eeAddModBus]);		// Manuel 23-MAR-2022	ModbusMaster_begin(222);
  //ModbusMaster_begin(reePlantilla[eeAddModBus]);
  TR485_Trasnmiting = 0;														//17-DIC-2021		El dispositivo inicialmente escucha
 8009b52:	4bba      	ldr	r3, [pc, #744]	@ (8009e3c <main+0x318>)
 8009b54:	2200      	movs	r2, #0
 8009b56:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_RESET);      //17-DIC-2021 El Driver inicalmente Escucha
 8009b58:	4bb9      	ldr	r3, [pc, #740]	@ (8009e40 <main+0x31c>)
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	2104      	movs	r1, #4
 8009b5e:	0018      	movs	r0, r3
 8009b60:	f009 fdfb 	bl	801375a <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   BluetoothState = 3;			// Maquina de estados Bluetooth 1:Configuracion 2:Obtencion parametros 3:Tx/RX
 8009b64:	4bb7      	ldr	r3, [pc, #732]	@ (8009e44 <main+0x320>)
 8009b66:	2203      	movs	r2, #3
 8009b68:	701a      	strb	r2, [r3, #0]
   timeRstBLE = 8;
 8009b6a:	4bb2      	ldr	r3, [pc, #712]	@ (8009e34 <main+0x310>)
 8009b6c:	2208      	movs	r2, #8
 8009b6e:	701a      	strb	r2, [r3, #0]
   BluetoothState = 1;
 8009b70:	4bb4      	ldr	r3, [pc, #720]	@ (8009e44 <main+0x320>)
 8009b72:	2201      	movs	r2, #1
 8009b74:	701a      	strb	r2, [r3, #0]
   HAL_GPIO_WritePin(PFULLDEF_VSEN, GPIO_PIN_SET);      //02-Jul-2024:  Habilita VSEN
 8009b76:	4bb4      	ldr	r3, [pc, #720]	@ (8009e48 <main+0x324>)
 8009b78:	2201      	movs	r2, #1
 8009b7a:	2120      	movs	r1, #32
 8009b7c:	0018      	movs	r0, r3
 8009b7e:	f009 fdec 	bl	801375a <HAL_GPIO_WritePin>

   HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);  //Deshabilitacion de Inerrupcion para Bajo Consumo
 8009b82:	2007      	movs	r0, #7
 8009b84:	f008 fdaf 	bl	80126e6 <HAL_NVIC_DisableIRQ>


     HAL_TIM_PWM_Start (&htim3,TIM_CHANNEL_2);			// Enciende PWM   JTA eliminar buzer inicial
 8009b88:	4bb0      	ldr	r3, [pc, #704]	@ (8009e4c <main+0x328>)
 8009b8a:	2104      	movs	r1, #4
 8009b8c:	0018      	movs	r0, r3
 8009b8e:	f00e fb95 	bl	80182bc <HAL_TIM_PWM_Start>
     while(Count_Test2 < 260000)
 8009b92:	e012      	b.n	8009bba <main+0x96>
     {
    	 HAL_IWDG_Refresh(&hiwdg);
 8009b94:	4bae      	ldr	r3, [pc, #696]	@ (8009e50 <main+0x32c>)
 8009b96:	0018      	movs	r0, r3
 8009b98:	f00c f82a 	bl	8015bf0 <HAL_IWDG_Refresh>
   		Count_Test2++;//  eliminar JTA buzzer
 8009b9c:	4bad      	ldr	r3, [pc, #692]	@ (8009e54 <main+0x330>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	1c5a      	adds	r2, r3, #1
 8009ba2:	4bac      	ldr	r3, [pc, #688]	@ (8009e54 <main+0x330>)
 8009ba4:	601a      	str	r2, [r3, #0]
   		if(Count_Test2 == 259999 ) //eliminar JTA buzzer
 8009ba6:	4bab      	ldr	r3, [pc, #684]	@ (8009e54 <main+0x330>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4aab      	ldr	r2, [pc, #684]	@ (8009e58 <main+0x334>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d104      	bne.n	8009bba <main+0x96>
   		{
   			HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2); //eliminar JTA buzzer
 8009bb0:	4ba6      	ldr	r3, [pc, #664]	@ (8009e4c <main+0x328>)
 8009bb2:	2104      	movs	r1, #4
 8009bb4:	0018      	movs	r0, r3
 8009bb6:	f00e fc63 	bl	8018480 <HAL_TIM_PWM_Stop>
     while(Count_Test2 < 260000)
 8009bba:	4ba6      	ldr	r3, [pc, #664]	@ (8009e54 <main+0x330>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4aa6      	ldr	r2, [pc, #664]	@ (8009e58 <main+0x334>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d9e7      	bls.n	8009b94 <main+0x70>
   			//Count_Test2 = 255;//eliminar JTA buzzer
   		}
     }
     Count_Test2 = 0;
 8009bc4:	4ba3      	ldr	r3, [pc, #652]	@ (8009e54 <main+0x330>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	601a      	str	r2, [r3, #0]

     asm ("nop");
 8009bca:	46c0      	nop			@ (mov r8, r8)

     for (int i = 0; i < 1000; i++)
 8009bcc:	2300      	movs	r3, #0
 8009bce:	607b      	str	r3, [r7, #4]
 8009bd0:	e009      	b.n	8009be6 <main+0xc2>
     {
   	  HAL_Delay (1);
 8009bd2:	2001      	movs	r0, #1
 8009bd4:	f008 fc56 	bl	8012484 <HAL_Delay>
   	  HAL_IWDG_Refresh(&hiwdg);
 8009bd8:	4b9d      	ldr	r3, [pc, #628]	@ (8009e50 <main+0x32c>)
 8009bda:	0018      	movs	r0, r3
 8009bdc:	f00c f808 	bl	8015bf0 <HAL_IWDG_Refresh>
     for (int i = 0; i < 1000; i++)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	3301      	adds	r3, #1
 8009be4:	607b      	str	r3, [r7, #4]
 8009be6:	687a      	ldr	r2, [r7, #4]
 8009be8:	23fa      	movs	r3, #250	@ 0xfa
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	429a      	cmp	r2, r3
 8009bee:	dbf0      	blt.n	8009bd2 <main+0xae>


while (1)
{

   testTimmingProcess:
 8009bf0:	46c0      	nop			@ (mov r8, r8)
   	ProcesosC++;
 8009bf2:	4b91      	ldr	r3, [pc, #580]	@ (8009e38 <main+0x314>)
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	b2da      	uxtb	r2, r3
 8009bfa:	4b8f      	ldr	r3, [pc, #572]	@ (8009e38 <main+0x314>)
 8009bfc:	701a      	strb	r2, [r3, #0]
       while ( !(TIM6->SR & 0x0001) ){
 8009bfe:	e000      	b.n	8009c02 <main+0xde>
   		// Espera hasta que se cumpla el overflow del timer 6
   		// 125 us
   		asm ("nop");
 8009c00:	46c0      	nop			@ (mov r8, r8)
       while ( !(TIM6->SR & 0x0001) ){
 8009c02:	4b96      	ldr	r3, [pc, #600]	@ (8009e5c <main+0x338>)
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	2201      	movs	r2, #1
 8009c08:	4013      	ands	r3, r2
 8009c0a:	d0f9      	beq.n	8009c00 <main+0xdc>
   	}
   	// Borra bandera de overflow
   	TIM6->SR &= ~TIM_SR_UIF;
 8009c0c:	4b93      	ldr	r3, [pc, #588]	@ (8009e5c <main+0x338>)
 8009c0e:	691a      	ldr	r2, [r3, #16]
 8009c10:	4b92      	ldr	r3, [pc, #584]	@ (8009e5c <main+0x338>)
 8009c12:	2101      	movs	r1, #1
 8009c14:	438a      	bics	r2, r1
 8009c16:	611a      	str	r2, [r3, #16]
   	HAL_IWDG_Refresh( &hiwdg );
 8009c18:	4b8d      	ldr	r3, [pc, #564]	@ (8009e50 <main+0x32c>)
 8009c1a:	0018      	movs	r0, r3
 8009c1c:	f00b ffe8 	bl	8015bf0 <HAL_IWDG_Refresh>

   	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);	 //28-May-2024: Salida IO6 toogle test
     	RndNumber++;       //RM_20240304 Para agregar PASSWORD de seguridad BLE
 8009c20:	4b8f      	ldr	r3, [pc, #572]	@ (8009e60 <main+0x33c>)
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	3301      	adds	r3, #1
 8009c26:	b2da      	uxtb	r2, r3
 8009c28:	4b8d      	ldr	r3, [pc, #564]	@ (8009e60 <main+0x33c>)
 8009c2a:	701a      	strb	r2, [r3, #0]
         asm ("nop");
 8009c2c:	46c0      	nop			@ (mov r8, r8)


       main10();					// ASM: <<<-- TRADUCCION COMPLETA -->>>
 8009c2e:	f7fb fcc9 	bl	80055c4 <main10>

       muestreo();
 8009c32:	f001 f881 	bl	800ad38 <muestreo>

     	if(StateSleep == 0x55){
 8009c36:	4b8b      	ldr	r3, [pc, #556]	@ (8009e64 <main+0x340>)
 8009c38:	781b      	ldrb	r3, [r3, #0]
 8009c3a:	2b55      	cmp	r3, #85	@ 0x55
 8009c3c:	d101      	bne.n	8009c42 <main+0x11e>
     		// C: Pendiente a Adaptar
     		//;Restablece el Tiempo RTC
     		asm ("nop");
 8009c3e:	46c0      	nop			@ (mov r8, r8)
     		asm ("nop");
 8009c40:	46c0      	nop			@ (mov r8, r8)
     	}

     	retardoDeActuadores();		// ASM: <<<-- TRADUCCION COMPLETA -->>>
 8009c42:	f7fb fd8d 	bl	8005760 <retardoDeActuadores>

     	asm ("nop");
 8009c46:	46c0      	nop			@ (mov r8, r8)
     	// procesa la base de tiempo para C y modbus
     	check_Tick_1ms();
 8009c48:	f7ff ff14 	bl	8009a74 <check_Tick_1ms>

     	/*
     	Falta parte por insertar
     	 */
     	if(timeRstBLE){
 8009c4c:	4b79      	ldr	r3, [pc, #484]	@ (8009e34 <main+0x310>)
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d009      	beq.n	8009c68 <main+0x144>
     		/* USART Disable */
     		// USART_Cmd(USART2, DISABLE);
           HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_SET);      //28-May-2024:  Enciende Modulo WIFI
 8009c54:	4b7a      	ldr	r3, [pc, #488]	@ (8009e40 <main+0x31c>)
 8009c56:	2201      	movs	r2, #1
 8009c58:	2140      	movs	r1, #64	@ 0x40
 8009c5a:	0018      	movs	r0, r3
 8009c5c:	f009 fd7d 	bl	801375a <HAL_GPIO_WritePin>
           //GPIOC->BSRR = GPIO_BSRR_BS_6;
     		BluetoothState = 1;
 8009c60:	4b78      	ldr	r3, [pc, #480]	@ (8009e44 <main+0x320>)
 8009c62:	2201      	movs	r2, #1
 8009c64:	701a      	strb	r2, [r3, #0]
 8009c66:	e018      	b.n	8009c9a <main+0x176>
     	}
     	else{
     		/* USART Enable */
     		// USART_Cmd(USART2, ENABLE);
     		HAL_GPIO_WritePin(GPIOC, PFULLDEF_FET_ON_OFF_WIFI, GPIO_PIN_RESET);      //28-May-2024:  Apaga Modulo WIFI
 8009c68:	4b75      	ldr	r3, [pc, #468]	@ (8009e40 <main+0x31c>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	2140      	movs	r1, #64	@ 0x40
 8009c6e:	0018      	movs	r0, r3
 8009c70:	f009 fd73 	bl	801375a <HAL_GPIO_WritePin>
     		//GPIOC->BSRR = GPIO_BSRR_BR_6;

     		// State Machine Bluetooth    10-MAR-2022
     		switch(BluetoothState){
 8009c74:	4b73      	ldr	r3, [pc, #460]	@ (8009e44 <main+0x320>)
 8009c76:	781b      	ldrb	r3, [r3, #0]
 8009c78:	2b03      	cmp	r3, #3
 8009c7a:	d00b      	beq.n	8009c94 <main+0x170>
 8009c7c:	dc0d      	bgt.n	8009c9a <main+0x176>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d002      	beq.n	8009c88 <main+0x164>
 8009c82:	2b02      	cmp	r3, #2
 8009c84:	d003      	beq.n	8009c8e <main+0x16a>
 8009c86:	e008      	b.n	8009c9a <main+0x176>
     			case 1:
     				SetUpBluetooth_Ble();		break;		// 1:Configuracion  .... (( Adaptando ))
 8009c88:	f7fb f8c4 	bl	8004e14 <SetUpBluetooth_Ble>
 8009c8c:	e005      	b.n	8009c9a <main+0x176>
     			case 2:
     				GetParamBluetooth_Ble();	break;		// 2:Obtencion parametros
 8009c8e:	f7fb f929 	bl	8004ee4 <GetParamBluetooth_Ble>
 8009c92:	e002      	b.n	8009c9a <main+0x176>
     			case 3:
     				TransmitReceive_Ble();		break;		// 3:transmision-recepcion
 8009c94:	f7fb f986 	bl	8004fa4 <TransmitReceive_Ble>
 8009c98:	46c0      	nop			@ (mov r8, r8)
     		}
     	}

     	Read_Inpunts_ble();				// 14-Mar-2022
 8009c9a:	f7fb fbe7 	bl	800546c <Read_Inpunts_ble>
   //  			flagsLogger [5] = 0;				// permite loggeo de datos
   //  		}
   //  		flagsTX [7] = 0;				// borra bandera de dispositivo conectado
   //  	}

     	if(tick_1s){
 8009c9e:	4b72      	ldr	r3, [pc, #456]	@ (8009e68 <main+0x344>)
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d006      	beq.n	8009cb4 <main+0x190>
     	  asm ("nop");
 8009ca6:	46c0      	nop			@ (mov r8, r8)
     	  Count_Test++;
 8009ca8:	4b70      	ldr	r3, [pc, #448]	@ (8009e6c <main+0x348>)
 8009caa:	881b      	ldrh	r3, [r3, #0]
 8009cac:	3301      	adds	r3, #1
 8009cae:	b29a      	uxth	r2, r3
 8009cb0:	4b6e      	ldr	r3, [pc, #440]	@ (8009e6c <main+0x348>)
 8009cb2:	801a      	strh	r2, [r3, #0]
     	    //  *** Prueba de activacion de rele compresor
     	    //portX[rel_co] =  portX[rel_co] 1;
     	    //  *** Prueba de activacion de rele compresor
     	}

     	if(tick_1ms == 1){
 8009cb4:	4b6e      	ldr	r3, [pc, #440]	@ (8009e70 <main+0x34c>)
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d024      	beq.n	8009d06 <main+0x1e2>
     		// tiempo para rutina buzzer
     		// #pragma asm
     		cnt_gen_ms++;//Incrementa el contador general de ms cada 1ms
 8009cbc:	4b6d      	ldr	r3, [pc, #436]	@ (8009e74 <main+0x350>)
 8009cbe:	881b      	ldrh	r3, [r3, #0]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	b29a      	uxth	r2, r3
 8009cc4:	4b6b      	ldr	r3, [pc, #428]	@ (8009e74 <main+0x350>)
 8009cc6:	801a      	strh	r2, [r3, #0]

       		if(flagsRxFirm[0] == 1)
 8009cc8:	4b6b      	ldr	r3, [pc, #428]	@ (8009e78 <main+0x354>)
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d005      	beq.n	8009cdc <main+0x1b8>
         		timeoutRXFw++;
 8009cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8009e7c <main+0x358>)
 8009cd2:	881b      	ldrh	r3, [r3, #0]
 8009cd4:	3301      	adds	r3, #1
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	4b68      	ldr	r3, [pc, #416]	@ (8009e7c <main+0x358>)
 8009cda:	801a      	strh	r2, [r3, #0]

       		if(timeoutRXFw > 3000)
 8009cdc:	4b67      	ldr	r3, [pc, #412]	@ (8009e7c <main+0x358>)
 8009cde:	881b      	ldrh	r3, [r3, #0]
 8009ce0:	4a67      	ldr	r2, [pc, #412]	@ (8009e80 <main+0x35c>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d90f      	bls.n	8009d06 <main+0x1e2>
         	{
       			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	603b      	str	r3, [r7, #0]
 8009cea:	e007      	b.n	8009cfc <main+0x1d8>
       				flagsRxFirm[i]=0;
 8009cec:	4a62      	ldr	r2, [pc, #392]	@ (8009e78 <main+0x354>)
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	18d3      	adds	r3, r2, r3
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	701a      	strb	r2, [r3, #0]
       			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	603b      	str	r3, [r7, #0]
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	2b07      	cmp	r3, #7
 8009d00:	ddf4      	ble.n	8009cec <main+0x1c8>
         			reinicio_valores_act_fw();
 8009d02:	f007 fe49 	bl	8011998 <reinicio_valores_act_fw>
         	}


         		// prescalaI2c++;
     	}
   			    HAL_RTC_GetTime (&hrtc, &hRtcTime, RTC_FORMAT_BCD);
 8009d06:	495f      	ldr	r1, [pc, #380]	@ (8009e84 <main+0x360>)
 8009d08:	4b5f      	ldr	r3, [pc, #380]	@ (8009e88 <main+0x364>)
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f00e f803 	bl	8017d18 <HAL_RTC_GetTime>
   			    HAL_RTC_GetDate (&hrtc, &hRtcDate, RTC_FORMAT_BCD);
 8009d12:	495e      	ldr	r1, [pc, #376]	@ (8009e8c <main+0x368>)
 8009d14:	4b5c      	ldr	r3, [pc, #368]	@ (8009e88 <main+0x364>)
 8009d16:	2201      	movs	r2, #1
 8009d18:	0018      	movs	r0, r3
 8009d1a:	f00e f907 	bl	8017f2c <HAL_RTC_GetDate>
   			    timeBCD_year = hRtcDate.Year;
 8009d1e:	4b5b      	ldr	r3, [pc, #364]	@ (8009e8c <main+0x368>)
 8009d20:	78da      	ldrb	r2, [r3, #3]
 8009d22:	4b5b      	ldr	r3, [pc, #364]	@ (8009e90 <main+0x36c>)
 8009d24:	701a      	strb	r2, [r3, #0]
   		 	    timeBCD_month = hRtcDate.Month;
 8009d26:	4b59      	ldr	r3, [pc, #356]	@ (8009e8c <main+0x368>)
 8009d28:	785a      	ldrb	r2, [r3, #1]
 8009d2a:	4b5a      	ldr	r3, [pc, #360]	@ (8009e94 <main+0x370>)
 8009d2c:	701a      	strb	r2, [r3, #0]
   			    timeBCD_day = hRtcDate.Date;														////  HAL RTC
 8009d2e:	4b57      	ldr	r3, [pc, #348]	@ (8009e8c <main+0x368>)
 8009d30:	789a      	ldrb	r2, [r3, #2]
 8009d32:	4b59      	ldr	r3, [pc, #356]	@ (8009e98 <main+0x374>)
 8009d34:	701a      	strb	r2, [r3, #0]
   			    timeBCD_hour = hRtcTime.Hours;
 8009d36:	4b53      	ldr	r3, [pc, #332]	@ (8009e84 <main+0x360>)
 8009d38:	781a      	ldrb	r2, [r3, #0]
 8009d3a:	4b58      	ldr	r3, [pc, #352]	@ (8009e9c <main+0x378>)
 8009d3c:	701a      	strb	r2, [r3, #0]
   			    timeBCD_min = hRtcTime.Minutes;
 8009d3e:	4b51      	ldr	r3, [pc, #324]	@ (8009e84 <main+0x360>)
 8009d40:	785a      	ldrb	r2, [r3, #1]
 8009d42:	4b57      	ldr	r3, [pc, #348]	@ (8009ea0 <main+0x37c>)
 8009d44:	701a      	strb	r2, [r3, #0]
   			    timeBCD_sec = hRtcTime.Seconds;
 8009d46:	4b4f      	ldr	r3, [pc, #316]	@ (8009e84 <main+0x360>)
 8009d48:	789a      	ldrb	r2, [r3, #2]
 8009d4a:	4b56      	ldr	r3, [pc, #344]	@ (8009ea4 <main+0x380>)
 8009d4c:	701a      	strb	r2, [r3, #0]
//     		  	timeBCD_day = (uint8_t)((datetmpreg1 & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
//     		  	timeBCD_hour = (uint8_t)((tmpreg1 & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
//       	    timeBCD_min = (uint8_t)((tmpreg1 & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
//     		  	timeBCD_sec = (uint8_t)((tmpreg1 & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);

     		  	timeBCD_to_UNIX();
 8009d4e:	f7ff f805 	bl	8008d5c <timeBCD_to_UNIX>
     		  	//------------------------------------------------------------------------------------------
     		  	calculando_tiempo_UNIX ();
 8009d52:	f7fb fda3 	bl	800589c <calculando_tiempo_UNIX>
   //------------------------------------------------------------------------------------------
//     		  		if(!flagsTime[f_timeConfigRTC]){
//     		  			goto noActTime;
//     		  		}

     		  		timeSeconds_HW = (uint16_t) ((timeUNIX)>>16);
 8009d56:	4b54      	ldr	r3, [pc, #336]	@ (8009ea8 <main+0x384>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	0c1b      	lsrs	r3, r3, #16
 8009d5c:	b29a      	uxth	r2, r3
 8009d5e:	4b53      	ldr	r3, [pc, #332]	@ (8009eac <main+0x388>)
 8009d60:	801a      	strh	r2, [r3, #0]
     		  		timeSeconds_LW = (uint16_t) (timeUNIX&0xFFFF);
 8009d62:	4b51      	ldr	r3, [pc, #324]	@ (8009ea8 <main+0x384>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	4b51      	ldr	r3, [pc, #324]	@ (8009eb0 <main+0x38c>)
 8009d6a:	801a      	strh	r2, [r3, #0]

     		  		if(timeBCD_sec_ANT == timeBCD_sec){
 8009d6c:	4b51      	ldr	r3, [pc, #324]	@ (8009eb4 <main+0x390>)
 8009d6e:	781a      	ldrb	r2, [r3, #0]
 8009d70:	4b4c      	ldr	r3, [pc, #304]	@ (8009ea4 <main+0x380>)
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d008      	beq.n	8009d8a <main+0x266>
     		  			goto no_inc_cnt_sec;
     		  		}
     		  		timeBCD_sec_ANT = timeBCD_sec;
 8009d78:	4b4a      	ldr	r3, [pc, #296]	@ (8009ea4 <main+0x380>)
 8009d7a:	781a      	ldrb	r2, [r3, #0]
 8009d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8009eb4 <main+0x390>)
 8009d7e:	701a      	strb	r2, [r3, #0]
     		  		decword(&cntLogger_H);
 8009d80:	4b4d      	ldr	r3, [pc, #308]	@ (8009eb8 <main+0x394>)
 8009d82:	0018      	movs	r0, r3
 8009d84:	f7fd fc35 	bl	80075f2 <decword>
 8009d88:	e000      	b.n	8009d8c <main+0x268>
     		  			goto no_inc_cnt_sec;
 8009d8a:	46c0      	nop			@ (mov r8, r8)
     		  no_inc_cnt_sec:
     		  noActTime:
   		  asm ("nop");
 8009d8c:	46c0      	nop			@ (mov r8, r8)

     	  	switch(ProcesosC)
 8009d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8009e38 <main+0x314>)
 8009d90:	781b      	ldrb	r3, [r3, #0]
 8009d92:	2b07      	cmp	r3, #7
 8009d94:	d83c      	bhi.n	8009e10 <main+0x2ec>
 8009d96:	009a      	lsls	r2, r3, #2
 8009d98:	4b48      	ldr	r3, [pc, #288]	@ (8009ebc <main+0x398>)
 8009d9a:	18d3      	adds	r3, r2, r3
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	469f      	mov	pc, r3
     	  	{
     	  		case 0:
     	  			comunicacion();
 8009da0:	f7fd fe0e 	bl	80079c0 <comunicacion>
     	  			break;		// ASM: Pendiente a traducir
 8009da4:	e038      	b.n	8009e18 <main+0x2f4>
     	  		case 1:
     	  			voltmetro();
 8009da6:	f007 fe4f 	bl	8011a48 <voltmetro>
     	  			break;		// ASM: Pendiente a traducir
 8009daa:	e035      	b.n	8009e18 <main+0x2f4>
     	  		case 2:
     	  			temper();
 8009dac:	f002 ff32 	bl	800cc14 <temper>
     	  			break;		// ASM: Pendiente a traducir ..... Julio Torres
 8009db0:	e032      	b.n	8009e18 <main+0x2f4>
     	  		case 3:
     	  //			if(__HAL_UART_GET_FLAG(&huart4,UART_FLAG_TC)){
     	  //				 asm ("nop");
     	  //			}
     	  			if(USART4->ISR & USART_ISR_TC){
 8009db2:	4b43      	ldr	r3, [pc, #268]	@ (8009ec0 <main+0x39c>)
 8009db4:	69db      	ldr	r3, [r3, #28]
 8009db6:	2240      	movs	r2, #64	@ 0x40
 8009db8:	4013      	ands	r3, r2
 8009dba:	d005      	beq.n	8009dc8 <main+0x2a4>
     	  			      HAL_GPIO_WritePin(GPIOC, PFULLDEF_MAX485_DE_AND_RE_NEG, GPIO_PIN_RESET);      //17-DIC-2021 El Driver inicalmente Escucha
 8009dbc:	4b20      	ldr	r3, [pc, #128]	@ (8009e40 <main+0x31c>)
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2104      	movs	r1, #4
 8009dc2:	0018      	movs	r0, r3
 8009dc4:	f009 fcc9 	bl	801375a <HAL_GPIO_WritePin>
     	  				 //GPIOC->BSRR = GPIO_BSRR_BR_2;
     	  			}
     	  			ModbusMap ();
 8009dc8:	f7f9 fc02 	bl	80035d0 <ModbusMap>
     	  			noctar ();
 8009dcc:	f001 fba0 	bl	800b510 <noctar>
     	  			break;		// ASM: Pendiente a traducir
 8009dd0:	e022      	b.n	8009e18 <main+0x2f4>
     	  		case 4:
     	  			refrigera();
 8009dd2:	f001 fbd9 	bl	800b588 <refrigera>
     	  			break;		// ASM: Pendiente a traducir
 8009dd6:	e01f      	b.n	8009e18 <main+0x2f4>
     	  		case 5:
     	  			display();
 8009dd8:	f7fe fb12 	bl	8008400 <display>
     	  			break;		// ASM: Pendiente a traducir
 8009ddc:	e01c      	b.n	8009e18 <main+0x2f4>
     	  		case 6:
     	  			tiempo ();				// ASM: <<<-- TRADUCCION COMPLETA -->>> 15-Jul-2024
 8009dde:	f003 fc77 	bl	800d6d0 <tiempo>

     	  			logger ();				// ASM: Pendiente a traducir
 8009de2:	f7ff f913 	bl	800900c <logger>

    	  			tx_control ();			// ASM: "Faltan Comandos a Traducir"
 8009de6:	f004 f82b 	bl	800de40 <tx_control>
     	  			if ( keyWrFirm == 0xAA){
 8009dea:	4b36      	ldr	r3, [pc, #216]	@ (8009ec4 <main+0x3a0>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	2baa      	cmp	r3, #170	@ 0xaa
 8009df0:	d111      	bne.n	8009e16 <main+0x2f2>
     	  			    asm ("nop");
 8009df2:	46c0      	nop			@ (mov r8, r8)
     	  				if	( keyTx == 00 )	{
 8009df4:	4b34      	ldr	r3, [pc, #208]	@ (8009ec8 <main+0x3a4>)
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d10c      	bne.n	8009e16 <main+0x2f2>
     	  				    asm ("nop");
 8009dfc:	46c0      	nop			@ (mov r8, r8)
   	  					bootloader();
 8009dfe:	f7fb fbd1 	bl	80055a4 <bootloader>
     	  				}
     	  			}
     	  			break;		// ASM: Pendiente a traducir
 8009e02:	e008      	b.n	8009e16 <main+0x2f2>
     	  		case 7:
     	  			watch();
 8009e04:	f007 ff68 	bl	8011cd8 <watch>
     	  			ProcesosC = 255;
 8009e08:	4b0b      	ldr	r3, [pc, #44]	@ (8009e38 <main+0x314>)
 8009e0a:	22ff      	movs	r2, #255	@ 0xff
 8009e0c:	701a      	strb	r2, [r3, #0]
     	  			break;		// ASM: Pendiente a traducir
 8009e0e:	e003      	b.n	8009e18 <main+0x2f4>
     	  		default:
     	  		    asm ("nop");
 8009e10:	46c0      	nop			@ (mov r8, r8)
     	  			for (;;)      ;// Watch dog Reset
 8009e12:	46c0      	nop			@ (mov r8, r8)
 8009e14:	e7fd      	b.n	8009e12 <main+0x2ee>
     	  			break;		// ASM: Pendiente a traducir
 8009e16:	46c0      	nop			@ (mov r8, r8)
     	  		break;

     	  	}

   	  	// clear time flags
   	  	tick_1ms = 0;						// flag base de tiempo 1ms
 8009e18:	4b15      	ldr	r3, [pc, #84]	@ (8009e70 <main+0x34c>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	701a      	strb	r2, [r3, #0]
   	  	tick_10ms = 0;					// flag base de tiempo 10ms
 8009e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8009ecc <main+0x3a8>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	701a      	strb	r2, [r3, #0]
   	  	tick_100ms = 0;					// flag base de tiempo 100ms
 8009e24:	4b2a      	ldr	r3, [pc, #168]	@ (8009ed0 <main+0x3ac>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	701a      	strb	r2, [r3, #0]
   	  	tick_1s = 0;
 8009e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8009e68 <main+0x344>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	701a      	strb	r2, [r3, #0]
{
 8009e30:	e6df      	b.n	8009bf2 <main+0xce>
 8009e32:	46c0      	nop			@ (mov r8, r8)
 8009e34:	20001fa5 	.word	0x20001fa5
 8009e38:	200008f6 	.word	0x200008f6
 8009e3c:	200008dd 	.word	0x200008dd
 8009e40:	50000800 	.word	0x50000800
 8009e44:	2000004c 	.word	0x2000004c
 8009e48:	50000400 	.word	0x50000400
 8009e4c:	20000594 	.word	0x20000594
 8009e50:	20000504 	.word	0x20000504
 8009e54:	200021b8 	.word	0x200021b8
 8009e58:	0003f79f 	.word	0x0003f79f
 8009e5c:	40001000 	.word	0x40001000
 8009e60:	200003e1 	.word	0x200003e1
 8009e64:	200008f7 	.word	0x200008f7
 8009e68:	200008db 	.word	0x200008db
 8009e6c:	20000b06 	.word	0x20000b06
 8009e70:	200008d8 	.word	0x200008d8
 8009e74:	20002040 	.word	0x20002040
 8009e78:	20001f98 	.word	0x20001f98
 8009e7c:	200021ec 	.word	0x200021ec
 8009e80:	00000bb8 	.word	0x00000bb8
 8009e84:	20002130 	.word	0x20002130
 8009e88:	20000518 	.word	0x20000518
 8009e8c:	20002144 	.word	0x20002144
 8009e90:	20002128 	.word	0x20002128
 8009e94:	20002129 	.word	0x20002129
 8009e98:	2000212a 	.word	0x2000212a
 8009e9c:	2000212b 	.word	0x2000212b
 8009ea0:	2000212c 	.word	0x2000212c
 8009ea4:	2000212d 	.word	0x2000212d
 8009ea8:	20002150 	.word	0x20002150
 8009eac:	20001e6c 	.word	0x20001e6c
 8009eb0:	20001e6e 	.word	0x20001e6e
 8009eb4:	200021bd 	.word	0x200021bd
 8009eb8:	20000e4c 	.word	0x20000e4c
 8009ebc:	0801b4ec 	.word	0x0801b4ec
 8009ec0:	40004c00 	.word	0x40004c00
 8009ec4:	20001fa0 	.word	0x20001fa0
 8009ec8:	20001ed5 	.word	0x20001ed5
 8009ecc:	200008d9 	.word	0x200008d9
 8009ed0:	200008da 	.word	0x200008da

08009ed4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009ed4:	b590      	push	{r4, r7, lr}
 8009ed6:	b099      	sub	sp, #100	@ 0x64
 8009ed8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009eda:	2414      	movs	r4, #20
 8009edc:	193b      	adds	r3, r7, r4
 8009ede:	0018      	movs	r0, r3
 8009ee0:	234c      	movs	r3, #76	@ 0x4c
 8009ee2:	001a      	movs	r2, r3
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	f011 f85d 	bl	801afa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009eea:	1d3b      	adds	r3, r7, #4
 8009eec:	0018      	movs	r0, r3
 8009eee:	2310      	movs	r3, #16
 8009ef0:	001a      	movs	r2, r3
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	f011 f856 	bl	801afa4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009ef8:	2380      	movs	r3, #128	@ 0x80
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	0018      	movs	r0, r3
 8009efe:	f00b fe95 	bl	8015c2c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8009f02:	f00b fe85 	bl	8015c10 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8009f06:	4a27      	ldr	r2, [pc, #156]	@ (8009fa4 <SystemClock_Config+0xd0>)
 8009f08:	2390      	movs	r3, #144	@ 0x90
 8009f0a:	58d3      	ldr	r3, [r2, r3]
 8009f0c:	4925      	ldr	r1, [pc, #148]	@ (8009fa4 <SystemClock_Config+0xd0>)
 8009f0e:	2218      	movs	r2, #24
 8009f10:	4393      	bics	r3, r2
 8009f12:	2290      	movs	r2, #144	@ 0x90
 8009f14:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8009f16:	193b      	adds	r3, r7, r4
 8009f18:	2206      	movs	r2, #6
 8009f1a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009f1c:	193b      	adds	r3, r7, r4
 8009f1e:	2281      	movs	r2, #129	@ 0x81
 8009f20:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009f22:	193b      	adds	r3, r7, r4
 8009f24:	2280      	movs	r2, #128	@ 0x80
 8009f26:	0052      	lsls	r2, r2, #1
 8009f28:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009f2a:	0021      	movs	r1, r4
 8009f2c:	187b      	adds	r3, r7, r1
 8009f2e:	2240      	movs	r2, #64	@ 0x40
 8009f30:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009f32:	187b      	adds	r3, r7, r1
 8009f34:	2202      	movs	r2, #2
 8009f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009f38:	187b      	adds	r3, r7, r1
 8009f3a:	2202      	movs	r2, #2
 8009f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8009f3e:	187b      	adds	r3, r7, r1
 8009f40:	2200      	movs	r2, #0
 8009f42:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 7;
 8009f44:	187b      	adds	r3, r7, r1
 8009f46:	2207      	movs	r2, #7
 8009f48:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009f4a:	187b      	adds	r3, r7, r1
 8009f4c:	2280      	movs	r2, #128	@ 0x80
 8009f4e:	0292      	lsls	r2, r2, #10
 8009f50:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009f52:	187b      	adds	r3, r7, r1
 8009f54:	2280      	movs	r2, #128	@ 0x80
 8009f56:	0492      	lsls	r2, r2, #18
 8009f58:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009f5a:	187b      	adds	r3, r7, r1
 8009f5c:	2280      	movs	r2, #128	@ 0x80
 8009f5e:	0592      	lsls	r2, r2, #22
 8009f60:	645a      	str	r2, [r3, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009f62:	187b      	adds	r3, r7, r1
 8009f64:	0018      	movs	r0, r3
 8009f66:	f00b ff01 	bl	8015d6c <HAL_RCC_OscConfig>
 8009f6a:	1e03      	subs	r3, r0, #0
 8009f6c:	d001      	beq.n	8009f72 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8009f6e:	f000 fedd 	bl	800ad2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009f72:	1d3b      	adds	r3, r7, #4
 8009f74:	2207      	movs	r2, #7
 8009f76:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009f78:	1d3b      	adds	r3, r7, #4
 8009f7a:	2203      	movs	r2, #3
 8009f7c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009f7e:	1d3b      	adds	r3, r7, #4
 8009f80:	2200      	movs	r2, #0
 8009f82:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009f84:	1d3b      	adds	r3, r7, #4
 8009f86:	2200      	movs	r2, #0
 8009f88:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009f8a:	1d3b      	adds	r3, r7, #4
 8009f8c:	2102      	movs	r1, #2
 8009f8e:	0018      	movs	r0, r3
 8009f90:	f00c fb16 	bl	80165c0 <HAL_RCC_ClockConfig>
 8009f94:	1e03      	subs	r3, r0, #0
 8009f96:	d001      	beq.n	8009f9c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8009f98:	f000 fec8 	bl	800ad2c <Error_Handler>
  }
}
 8009f9c:	46c0      	nop			@ (mov r8, r8)
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	b019      	add	sp, #100	@ 0x64
 8009fa2:	bd90      	pop	{r4, r7, pc}
 8009fa4:	40021000 	.word	0x40021000

08009fa8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b098      	sub	sp, #96	@ 0x60
 8009fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
	uint8_t val_analog = 0x03;
 8009fae:	204f      	movs	r0, #79	@ 0x4f
 8009fb0:	183b      	adds	r3, r7, r0
 8009fb2:	2203      	movs	r2, #3
 8009fb4:	701a      	strb	r2, [r3, #0]
	uint32_t wait_loop_index = 0;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint32_t tmp_cfgr1 = 0;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t tmp_cfgr2 = 0;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t AWDThresholdHighValue = 0;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	643b      	str	r3, [r7, #64]	@ 0x40
	uint32_t AWDThresholdLowValue = 0;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	//ACTIVACION DE RELOJ
	MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (uint32_t)(RCC_ADCCLKSOURCE_SYSCLK));
 8009fca:	4ae1      	ldr	r2, [pc, #900]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009fcc:	2388      	movs	r3, #136	@ 0x88
 8009fce:	58d3      	ldr	r3, [r2, r3]
 8009fd0:	49df      	ldr	r1, [pc, #892]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009fd2:	4ae0      	ldr	r2, [pc, #896]	@ (800a354 <MX_ADC1_Init+0x3ac>)
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	2288      	movs	r2, #136	@ 0x88
 8009fd8:	508b      	str	r3, [r1, r2]
	__HAL_RCC_ADC_CLK_ENABLE();
 8009fda:	4bdd      	ldr	r3, [pc, #884]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009fdc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009fde:	4bdc      	ldr	r3, [pc, #880]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009fe0:	2180      	movs	r1, #128	@ 0x80
 8009fe2:	0349      	lsls	r1, r1, #13
 8009fe4:	430a      	orrs	r2, r1
 8009fe6:	661a      	str	r2, [r3, #96]	@ 0x60
 8009fe8:	4bd9      	ldr	r3, [pc, #868]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009fea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009fec:	2380      	movs	r3, #128	@ 0x80
 8009fee:	035b      	lsls	r3, r3, #13
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	60fb      	str	r3, [r7, #12]
 8009ff4:	68fb      	ldr	r3, [r7, #12]

	//PINES ANALOGICOS PARA CANALES DE MUESTRA

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8009ff6:	4bd6      	ldr	r3, [pc, #856]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009ff8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ffa:	4bd5      	ldr	r3, [pc, #852]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 8009ffc:	2104      	movs	r1, #4
 8009ffe:	430a      	orrs	r2, r1
 800a000:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a002:	4bd3      	ldr	r3, [pc, #844]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a006:	2204      	movs	r2, #4
 800a008:	4013      	ands	r3, r2
 800a00a:	60bb      	str	r3, [r7, #8]
 800a00c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800a00e:	4bd0      	ldr	r3, [pc, #832]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a010:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a012:	4bcf      	ldr	r3, [pc, #828]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a014:	2101      	movs	r1, #1
 800a016:	430a      	orrs	r2, r1
 800a018:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a01a:	4bcd      	ldr	r3, [pc, #820]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a01c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a01e:	2201      	movs	r2, #1
 800a020:	4013      	ands	r3, r2
 800a022:	607b      	str	r3, [r7, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800a026:	4bca      	ldr	r3, [pc, #808]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a028:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a02a:	4bc9      	ldr	r3, [pc, #804]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a02c:	2102      	movs	r1, #2
 800a02e:	430a      	orrs	r2, r1
 800a030:	64da      	str	r2, [r3, #76]	@ 0x4c
 800a032:	4bc7      	ldr	r3, [pc, #796]	@ (800a350 <MX_ADC1_Init+0x3a8>)
 800a034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a036:	2202      	movs	r2, #2
 800a038:	4013      	ands	r3, r2
 800a03a:	603b      	str	r3, [r7, #0]
 800a03c:	683b      	ldr	r3, [r7, #0]

	// ---------------------- GPIOC ----------------------
	// PC0
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE0_Msk, val_analog);
 800a03e:	4bc6      	ldr	r3, [pc, #792]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	2203      	movs	r2, #3
 800a044:	4393      	bics	r3, r2
 800a046:	0019      	movs	r1, r3
 800a048:	183b      	adds	r3, r7, r0
 800a04a:	781a      	ldrb	r2, [r3, #0]
 800a04c:	4bc2      	ldr	r3, [pc, #776]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a04e:	430a      	orrs	r2, r1
 800a050:	601a      	str	r2, [r3, #0]
	// PC1
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE1_Msk, val_analog);
 800a052:	4bc1      	ldr	r3, [pc, #772]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	220c      	movs	r2, #12
 800a058:	4393      	bics	r3, r2
 800a05a:	0019      	movs	r1, r3
 800a05c:	183b      	adds	r3, r7, r0
 800a05e:	781a      	ldrb	r2, [r3, #0]
 800a060:	4bbd      	ldr	r3, [pc, #756]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a062:	430a      	orrs	r2, r1
 800a064:	601a      	str	r2, [r3, #0]
	// PC4
	MODIFY_REG(GPIOC->MODER, GPIO_MODER_MODE4_Msk, val_analog);
 800a066:	4bbc      	ldr	r3, [pc, #752]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4abc      	ldr	r2, [pc, #752]	@ (800a35c <MX_ADC1_Init+0x3b4>)
 800a06c:	4013      	ands	r3, r2
 800a06e:	0019      	movs	r1, r3
 800a070:	183b      	adds	r3, r7, r0
 800a072:	781a      	ldrb	r2, [r3, #0]
 800a074:	4bb8      	ldr	r3, [pc, #736]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a076:	430a      	orrs	r2, r1
 800a078:	601a      	str	r2, [r3, #0]

	// Sin pull-up/pull-down para PC0, PC1, PC4
	CLEAR_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPD0_Msk | GPIO_PUPDR_PUPD1_Msk | GPIO_PUPDR_PUPD4_Msk);
 800a07a:	4bb7      	ldr	r3, [pc, #732]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a07c:	68da      	ldr	r2, [r3, #12]
 800a07e:	4bb6      	ldr	r3, [pc, #728]	@ (800a358 <MX_ADC1_Init+0x3b0>)
 800a080:	49b7      	ldr	r1, [pc, #732]	@ (800a360 <MX_ADC1_Init+0x3b8>)
 800a082:	400a      	ands	r2, r1
 800a084:	60da      	str	r2, [r3, #12]

	// ---------------------- GPIOA ----------------------
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE5_Msk, val_analog);
 800a086:	23a0      	movs	r3, #160	@ 0xa0
 800a088:	05db      	lsls	r3, r3, #23
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4ab5      	ldr	r2, [pc, #724]	@ (800a364 <MX_ADC1_Init+0x3bc>)
 800a08e:	4013      	ands	r3, r2
 800a090:	0019      	movs	r1, r3
 800a092:	183b      	adds	r3, r7, r0
 800a094:	781a      	ldrb	r2, [r3, #0]
 800a096:	23a0      	movs	r3, #160	@ 0xa0
 800a098:	05db      	lsls	r3, r3, #23
 800a09a:	430a      	orrs	r2, r1
 800a09c:	601a      	str	r2, [r3, #0]
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE6_Msk, val_analog);
 800a09e:	23a0      	movs	r3, #160	@ 0xa0
 800a0a0:	05db      	lsls	r3, r3, #23
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4ab0      	ldr	r2, [pc, #704]	@ (800a368 <MX_ADC1_Init+0x3c0>)
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	0019      	movs	r1, r3
 800a0aa:	183b      	adds	r3, r7, r0
 800a0ac:	781a      	ldrb	r2, [r3, #0]
 800a0ae:	23a0      	movs	r3, #160	@ 0xa0
 800a0b0:	05db      	lsls	r3, r3, #23
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	601a      	str	r2, [r3, #0]
	MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODE7_Msk, val_analog);
 800a0b6:	23a0      	movs	r3, #160	@ 0xa0
 800a0b8:	05db      	lsls	r3, r3, #23
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4aab      	ldr	r2, [pc, #684]	@ (800a36c <MX_ADC1_Init+0x3c4>)
 800a0be:	4013      	ands	r3, r2
 800a0c0:	0019      	movs	r1, r3
 800a0c2:	183b      	adds	r3, r7, r0
 800a0c4:	781a      	ldrb	r2, [r3, #0]
 800a0c6:	23a0      	movs	r3, #160	@ 0xa0
 800a0c8:	05db      	lsls	r3, r3, #23
 800a0ca:	430a      	orrs	r2, r1
 800a0cc:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOA->PUPDR, GPIO_PUPDR_PUPD5_Msk | GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD7_Msk);
 800a0ce:	23a0      	movs	r3, #160	@ 0xa0
 800a0d0:	05db      	lsls	r3, r3, #23
 800a0d2:	68da      	ldr	r2, [r3, #12]
 800a0d4:	23a0      	movs	r3, #160	@ 0xa0
 800a0d6:	05db      	lsls	r3, r3, #23
 800a0d8:	49a5      	ldr	r1, [pc, #660]	@ (800a370 <MX_ADC1_Init+0x3c8>)
 800a0da:	400a      	ands	r2, r1
 800a0dc:	60da      	str	r2, [r3, #12]

	// ---------------------- GPIOB ----------------------
	MODIFY_REG(GPIOB->MODER, GPIO_MODER_MODE1_Msk, val_analog);
 800a0de:	4ba5      	ldr	r3, [pc, #660]	@ (800a374 <MX_ADC1_Init+0x3cc>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	220c      	movs	r2, #12
 800a0e4:	4393      	bics	r3, r2
 800a0e6:	0019      	movs	r1, r3
 800a0e8:	183b      	adds	r3, r7, r0
 800a0ea:	781a      	ldrb	r2, [r3, #0]
 800a0ec:	4ba1      	ldr	r3, [pc, #644]	@ (800a374 <MX_ADC1_Init+0x3cc>)
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD1_Msk);
 800a0f2:	4ba0      	ldr	r3, [pc, #640]	@ (800a374 <MX_ADC1_Init+0x3cc>)
 800a0f4:	68da      	ldr	r2, [r3, #12]
 800a0f6:	4b9f      	ldr	r3, [pc, #636]	@ (800a374 <MX_ADC1_Init+0x3cc>)
 800a0f8:	210c      	movs	r1, #12
 800a0fa:	438a      	bics	r2, r1
 800a0fc:	60da      	str	r2, [r3, #12]

	//Activar el regulador del ADC
	MODIFY_REG(ADC1->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 800a0fe:	4b9e      	ldr	r3, [pc, #632]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	4a9e      	ldr	r2, [pc, #632]	@ (800a37c <MX_ADC1_Init+0x3d4>)
 800a104:	401a      	ands	r2, r3
 800a106:	4b9c      	ldr	r3, [pc, #624]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a108:	2180      	movs	r1, #128	@ 0x80
 800a10a:	0549      	lsls	r1, r1, #21
 800a10c:	430a      	orrs	r2, r1
 800a10e:	609a      	str	r2, [r3, #8]

	wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a110:	4b9b      	ldr	r3, [pc, #620]	@ (800a380 <MX_ADC1_Init+0x3d8>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	499b      	ldr	r1, [pc, #620]	@ (800a384 <MX_ADC1_Init+0x3dc>)
 800a116:	0018      	movs	r0, r3
 800a118:	f7f5 fffe 	bl	8000118 <__udivsi3>
 800a11c:	0003      	movs	r3, r0
 800a11e:	3301      	adds	r3, #1
 800a120:	005b      	lsls	r3, r3, #1
 800a122:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while (wait_loop_index != 0UL)
 800a124:	e002      	b.n	800a12c <MX_ADC1_Init+0x184>
	{
		wait_loop_index--;
 800a126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a128:	3b01      	subs	r3, #1
 800a12a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while (wait_loop_index != 0UL)
 800a12c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1f9      	bne.n	800a126 <MX_ADC1_Init+0x17e>
	}

	//Llenar el registro ADC_CFGR1

	tmp_cfgr1 |= 	   (ADC_RESOLUTION_10B                         |
 800a132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a134:	2208      	movs	r2, #8
 800a136:	4313      	orrs	r3, r2
 800a138:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    ADC_CFGR1_CONTINUOUS((uint32_t)DISABLE)    |
	                    ADC_CFGR1_OVERRUN(ADC_OVR_DATA_PRESERVED)  |
	                    ADC_DATAALIGN_RIGHT                        |
	                    ADC_SCAN_SEQ_MODE(ADC_SCAN_SEQ_FIXED)      |
	                    ADC_CFGR1_DMACONTREQ((uint32_t)DISABLE));
	MODIFY_REG(ADC1->CFGR1,
 800a13a:	4b8f      	ldr	r3, [pc, #572]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a13c:	68db      	ldr	r3, [r3, #12]
 800a13e:	4a92      	ldr	r2, [pc, #584]	@ (800a388 <MX_ADC1_Init+0x3e0>)
 800a140:	4013      	ands	r3, r2
 800a142:	0019      	movs	r1, r3
 800a144:	4b8c      	ldr	r3, [pc, #560]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a148:	430a      	orrs	r2, r1
 800a14a:	60da      	str	r2, [r3, #12]
	                 ADC_CFGR1_DMACFG,
	                 tmp_cfgr1);

	//Llenar el registro ADC_CFGR2

	tmp_cfgr2 |= ((ADC_CLOCK_SYNC_PCLK_DIV1 & ADC_CFGR2_CKMODE) |
 800a14c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a14e:	22e0      	movs	r2, #224	@ 0xe0
 800a150:	0612      	lsls	r2, r2, #24
 800a152:	4313      	orrs	r3, r2
 800a154:	647b      	str	r3, [r7, #68]	@ 0x44
	                    	ADC_TRIGGER_FREQ_LOW);

	MODIFY_REG(ADC1->CFGR2,
 800a156:	4b88      	ldr	r3, [pc, #544]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a158:	691b      	ldr	r3, [r3, #16]
 800a15a:	4a8c      	ldr	r2, [pc, #560]	@ (800a38c <MX_ADC1_Init+0x3e4>)
 800a15c:	4013      	ands	r3, r2
 800a15e:	0019      	movs	r1, r3
 800a160:	4b85      	ldr	r3, [pc, #532]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a162:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a164:	430a      	orrs	r2, r1
 800a166:	611a      	str	r2, [r3, #16]
	                 ADC_CFGR2_OVSS   |
	                 ADC_CFGR2_TOVS,
	                 tmp_cfgr2);
	//Configuracion de canales

	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_0 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a168:	4b83      	ldr	r3, [pc, #524]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a16a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a16c:	4b82      	ldr	r3, [pc, #520]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a16e:	2101      	movs	r1, #1
 800a170:	430a      	orrs	r2, r1
 800a172:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_1 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a174:	4b80      	ldr	r3, [pc, #512]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a176:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a178:	4b7f      	ldr	r3, [pc, #508]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a17a:	2102      	movs	r1, #2
 800a17c:	430a      	orrs	r2, r1
 800a17e:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_9 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a180:	4b7d      	ldr	r3, [pc, #500]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a182:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a184:	4b7c      	ldr	r3, [pc, #496]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a186:	2180      	movs	r1, #128	@ 0x80
 800a188:	0089      	lsls	r1, r1, #2
 800a18a:	430a      	orrs	r2, r1
 800a18c:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_10 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a18e:	4b7a      	ldr	r3, [pc, #488]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a190:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a192:	4b79      	ldr	r3, [pc, #484]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a194:	2180      	movs	r1, #128	@ 0x80
 800a196:	00c9      	lsls	r1, r1, #3
 800a198:	430a      	orrs	r2, r1
 800a19a:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_14 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a19c:	4b76      	ldr	r3, [pc, #472]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a19e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1a0:	4b75      	ldr	r3, [pc, #468]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a1a2:	2180      	movs	r1, #128	@ 0x80
 800a1a4:	01c9      	lsls	r1, r1, #7
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_15 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a1aa:	4b73      	ldr	r3, [pc, #460]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a1ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1ae:	4b72      	ldr	r3, [pc, #456]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a1b0:	2180      	movs	r1, #128	@ 0x80
 800a1b2:	0209      	lsls	r1, r1, #8
 800a1b4:	430a      	orrs	r2, r1
 800a1b6:	629a      	str	r2, [r3, #40]	@ 0x28
	SET_BIT(ADC1->CHSELR, (ADC_CHANNEL_18 & ADC_CHANNEL_ID_BITFIELD_MASK));
 800a1b8:	4b6f      	ldr	r3, [pc, #444]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a1ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1bc:	4b6e      	ldr	r3, [pc, #440]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a1be:	2180      	movs	r1, #128	@ 0x80
 800a1c0:	02c9      	lsls	r1, r1, #11
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	629a      	str	r2, [r3, #40]	@ 0x28
 800a1c6:	4b72      	ldr	r3, [pc, #456]	@ (800a390 <MX_ADC1_Init+0x3e8>)
 800a1c8:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a1ca:	231f      	movs	r3, #31
 800a1cc:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	085b      	lsrs	r3, r3, #1
 800a1d6:	61bb      	str	r3, [r7, #24]
 800a1d8:	e00e      	b.n	800a1f8 <MX_ADC1_Init+0x250>
    result <<= 1U;
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	005b      	lsls	r3, r3, #1
 800a1de:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	4013      	ands	r3, r2
 800a1e6:	693a      	ldr	r2, [r7, #16]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	613b      	str	r3, [r7, #16]
    s--;
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a1f2:	69bb      	ldr	r3, [r7, #24]
 800a1f4:	085b      	lsrs	r3, r3, #1
 800a1f6:	61bb      	str	r3, [r7, #24]
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1ed      	bne.n	800a1da <MX_ADC1_Init+0x232>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a1fe:	693a      	ldr	r2, [r7, #16]
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	409a      	lsls	r2, r3
 800a204:	0013      	movs	r3, r2
 800a206:	613b      	str	r3, [r7, #16]
  return result;
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d101      	bne.n	800a216 <MX_ADC1_Init+0x26e>
    return 32U;
 800a212:	2320      	movs	r3, #32
 800a214:	e004      	b.n	800a220 <MX_ADC1_Init+0x278>
  return __builtin_clz(value);
 800a216:	69f8      	ldr	r0, [r7, #28]
 800a218:	f7f6 f932 	bl	8000480 <__clzsi2>
 800a21c:	0003      	movs	r3, r0
 800a21e:	b2db      	uxtb	r3, r3

	//Watch_Dogs

	SET_BIT(ADC1 -> AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_ANALOGWATCHDOG_2)));
 800a220:	001a      	movs	r2, r3
 800a222:	2301      	movs	r3, #1
 800a224:	4093      	lsls	r3, r2
 800a226:	001a      	movs	r2, r3
 800a228:	4953      	ldr	r1, [pc, #332]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a22a:	23a0      	movs	r3, #160	@ 0xa0
 800a22c:	58cb      	ldr	r3, [r1, r3]
 800a22e:	4952      	ldr	r1, [pc, #328]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a230:	4313      	orrs	r3, r2
 800a232:	22a0      	movs	r2, #160	@ 0xa0
 800a234:	508b      	str	r3, [r1, r2]
	WRITE_REG(ADC1->ISR, LL_ADC_FLAG_AWD2);
 800a236:	4b50      	ldr	r3, [pc, #320]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a238:	2280      	movs	r2, #128	@ 0x80
 800a23a:	0052      	lsls	r2, r2, #1
 800a23c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(ADC1->IER, LL_ADC_IT_AWD2);
 800a23e:	4b4e      	ldr	r3, [pc, #312]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a240:	685a      	ldr	r2, [r3, #4]
 800a242:	4b4d      	ldr	r3, [pc, #308]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a244:	4953      	ldr	r1, [pc, #332]	@ (800a394 <MX_ADC1_Init+0x3ec>)
 800a246:	400a      	ands	r2, r1
 800a248:	605a      	str	r2, [r3, #4]

	__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADC1->AWD1TR,
 800a24a:	4b53      	ldr	r3, [pc, #332]	@ (800a398 <MX_ADC1_Init+0x3f0>)
 800a24c:	63bb      	str	r3, [r7, #56]	@ 0x38
	                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
	                                             + ((ADC_AWD_CR3_REGOFFSET & ADC_ANALOGWATCHDOG_2)
	                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
	                                            );

	MODIFY_REG(*preg,
 800a24e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a52      	ldr	r2, [pc, #328]	@ (800a39c <MX_ADC1_Init+0x3f4>)
 800a254:	401a      	ands	r2, r3
 800a256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a258:	0419      	lsls	r1, r3, #16
 800a25a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a25c:	430b      	orrs	r3, r1
 800a25e:	431a      	orrs	r2, r3
 800a260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	4b4e      	ldr	r3, [pc, #312]	@ (800a3a0 <MX_ADC1_Init+0x3f8>)
 800a266:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a268:	231f      	movs	r3, #31
 800a26a:	627b      	str	r3, [r7, #36]	@ 0x24
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a26c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a26e:	623b      	str	r3, [r7, #32]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a272:	085b      	lsrs	r3, r3, #1
 800a274:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a276:	e00e      	b.n	800a296 <MX_ADC1_Init+0x2ee>
    result <<= 1U;
 800a278:	6a3b      	ldr	r3, [r7, #32]
 800a27a:	005b      	lsls	r3, r3, #1
 800a27c:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
 800a27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a280:	2201      	movs	r2, #1
 800a282:	4013      	ands	r3, r2
 800a284:	6a3a      	ldr	r2, [r7, #32]
 800a286:	4313      	orrs	r3, r2
 800a288:	623b      	str	r3, [r7, #32]
    s--;
 800a28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28c:	3b01      	subs	r3, #1
 800a28e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a292:	085b      	lsrs	r3, r3, #1
 800a294:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1ed      	bne.n	800a278 <MX_ADC1_Init+0x2d0>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a29c:	6a3a      	ldr	r2, [r7, #32]
 800a29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a0:	409a      	lsls	r2, r3
 800a2a2:	0013      	movs	r3, r2
 800a2a4:	623b      	str	r3, [r7, #32]
  return result;
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800a2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d101      	bne.n	800a2b4 <MX_ADC1_Init+0x30c>
    return 32U;
 800a2b0:	2320      	movs	r3, #32
 800a2b2:	e004      	b.n	800a2be <MX_ADC1_Init+0x316>
  return __builtin_clz(value);
 800a2b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a2b6:	f7f6 f8e3 	bl	8000480 <__clzsi2>
 800a2ba:	0003      	movs	r3, r0
 800a2bc:	b2db      	uxtb	r3, r3
	             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
	             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);

	SET_BIT(ADC1->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_ANALOGWATCHDOG_3)));
 800a2be:	001a      	movs	r2, r3
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	4093      	lsls	r3, r2
 800a2c4:	001a      	movs	r2, r3
 800a2c6:	492c      	ldr	r1, [pc, #176]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a2c8:	23a4      	movs	r3, #164	@ 0xa4
 800a2ca:	58cb      	ldr	r3, [r1, r3]
 800a2cc:	492a      	ldr	r1, [pc, #168]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	22a4      	movs	r2, #164	@ 0xa4
 800a2d2:	508b      	str	r3, [r1, r2]
	WRITE_REG(ADC1->ISR, LL_ADC_FLAG_AWD3);
 800a2d4:	4b28      	ldr	r3, [pc, #160]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a2d6:	2280      	movs	r2, #128	@ 0x80
 800a2d8:	0092      	lsls	r2, r2, #2
 800a2da:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(ADC1->IER, LL_ADC_IT_AWD3);
 800a2dc:	4b26      	ldr	r3, [pc, #152]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a2de:	685a      	ldr	r2, [r3, #4]
 800a2e0:	4b25      	ldr	r3, [pc, #148]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a2e2:	4930      	ldr	r1, [pc, #192]	@ (800a3a4 <MX_ADC1_Init+0x3fc>)
 800a2e4:	400a      	ands	r2, r1
 800a2e6:	605a      	str	r2, [r3, #4]

	__IO uint32_t *preg1 = __ADC_PTR_REG_OFFSET(ADC1->AWD1TR,
 800a2e8:	4b2f      	ldr	r3, [pc, #188]	@ (800a3a8 <MX_ADC1_Init+0x400>)
 800a2ea:	637b      	str	r3, [r7, #52]	@ 0x34
	                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
	                                             + ((ADC_AWD_CR3_REGOFFSET & ADC_ANALOGWATCHDOG_3)
	                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
	                                            );

	MODIFY_REG(*preg1,
 800a2ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a2a      	ldr	r2, [pc, #168]	@ (800a39c <MX_ADC1_Init+0x3f4>)
 800a2f2:	401a      	ands	r2, r3
 800a2f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2f6:	0419      	lsls	r1, r3, #16
 800a2f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2fa:	430b      	orrs	r3, r1
 800a2fc:	431a      	orrs	r2, r3
 800a2fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a300:	601a      	str	r2, [r3, #0]
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

	  uint32_t backup_setting_cfgr1;
	  uint32_t calibration_index;
	  uint32_t calibration_factor_accumulated = 0;
 800a302:	2300      	movs	r3, #0
 800a304:	657b      	str	r3, [r7, #84]	@ 0x54
	  uint32_t wait_loop_index1 = 0UL;
 800a306:	2300      	movs	r3, #0
 800a308:	653b      	str	r3, [r7, #80]	@ 0x50

	  if ((ADC1->CR & ADC_CR_ADEN) == 0UL)
 800a30a:	4b1b      	ldr	r3, [pc, #108]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	2201      	movs	r2, #1
 800a310:	4013      	ands	r3, r2
 800a312:	d000      	beq.n	800a316 <MX_ADC1_Init+0x36e>
 800a314:	e09d      	b.n	800a452 <MX_ADC1_Init+0x4aa>
	  {
	  	backup_setting_cfgr1 = ADC1->CFGR1 & (ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a316:	4b18      	ldr	r3, [pc, #96]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	4a24      	ldr	r2, [pc, #144]	@ (800a3ac <MX_ADC1_Init+0x404>)
 800a31c:	4013      	ands	r3, r2
 800a31e:	633b      	str	r3, [r7, #48]	@ 0x30
	  	ADC1->CFGR1 &= ~(ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800a320:	4b15      	ldr	r3, [pc, #84]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a322:	68da      	ldr	r2, [r3, #12]
 800a324:	4b14      	ldr	r3, [pc, #80]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a326:	4922      	ldr	r1, [pc, #136]	@ (800a3b0 <MX_ADC1_Init+0x408>)
 800a328:	400a      	ands	r2, r1
 800a32a:	60da      	str	r2, [r3, #12]

	     	for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a32c:	2300      	movs	r3, #0
 800a32e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a330:	e058      	b.n	800a3e4 <MX_ADC1_Init+0x43c>
	      	{
	     		ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;    // Limpiar los bits de la propiedad rs
 800a332:	4b11      	ldr	r3, [pc, #68]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a334:	689a      	ldr	r2, [r3, #8]
 800a336:	4b10      	ldr	r3, [pc, #64]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a338:	491e      	ldr	r1, [pc, #120]	@ (800a3b4 <MX_ADC1_Init+0x40c>)
 800a33a:	400a      	ands	r2, r1
 800a33c:	609a      	str	r2, [r3, #8]
	     		ADC1->CR |= ADC_CR_ADCAL;                // Establecer el bit ADC_CR_ADCAL para iniciar la calibracin
 800a33e:	4b0e      	ldr	r3, [pc, #56]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a340:	689a      	ldr	r2, [r3, #8]
 800a342:	4b0d      	ldr	r3, [pc, #52]	@ (800a378 <MX_ADC1_Init+0x3d0>)
 800a344:	2180      	movs	r1, #128	@ 0x80
 800a346:	0609      	lsls	r1, r1, #24
 800a348:	430a      	orrs	r2, r1
 800a34a:	609a      	str	r2, [r3, #8]

	     		while ((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL)
 800a34c:	e037      	b.n	800a3be <MX_ADC1_Init+0x416>
 800a34e:	46c0      	nop			@ (mov r8, r8)
 800a350:	40021000 	.word	0x40021000
 800a354:	cfffffff 	.word	0xcfffffff
 800a358:	50000800 	.word	0x50000800
 800a35c:	fffffcff 	.word	0xfffffcff
 800a360:	fffffcf0 	.word	0xfffffcf0
 800a364:	fffff3ff 	.word	0xfffff3ff
 800a368:	ffffcfff 	.word	0xffffcfff
 800a36c:	ffff3fff 	.word	0xffff3fff
 800a370:	ffff03ff 	.word	0xffff03ff
 800a374:	50000400 	.word	0x50000400
 800a378:	40012400 	.word	0x40012400
 800a37c:	6fffffe8 	.word	0x6fffffe8
 800a380:	20000278 	.word	0x20000278
 800a384:	00030d40 	.word	0x00030d40
 800a388:	ffde0201 	.word	0xffde0201
 800a38c:	1ffffc02 	.word	0x1ffffc02
 800a390:	0017ffff 	.word	0x0017ffff
 800a394:	fffffeff 	.word	0xfffffeff
 800a398:	40012424 	.word	0x40012424
 800a39c:	f000f000 	.word	0xf000f000
 800a3a0:	0027ffff 	.word	0x0027ffff
 800a3a4:	fffffdff 	.word	0xfffffdff
 800a3a8:	4001242c 	.word	0x4001242c
 800a3ac:	00008003 	.word	0x00008003
 800a3b0:	ffff7ffc 	.word	0xffff7ffc
 800a3b4:	7fffffe8 	.word	0x7fffffe8
	     		{
	     			wait_loop_index1++;
 800a3b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	653b      	str	r3, [r7, #80]	@ 0x50
	     		while ((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL)
 800a3be:	4b27      	ldr	r3, [pc, #156]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	0fdb      	lsrs	r3, r3, #31
 800a3c4:	07da      	lsls	r2, r3, #31
 800a3c6:	2380      	movs	r3, #128	@ 0x80
 800a3c8:	061b      	lsls	r3, r3, #24
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d0f4      	beq.n	800a3b8 <MX_ADC1_Init+0x410>
	     		}

	     		calibration_factor_accumulated += ADC1->CALFACT & ADC_CALFACT_CALFACT;
 800a3ce:	4a23      	ldr	r2, [pc, #140]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a3d0:	23b4      	movs	r3, #180	@ 0xb4
 800a3d2:	58d3      	ldr	r3, [r2, r3]
 800a3d4:	227f      	movs	r2, #127	@ 0x7f
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a3da:	18d3      	adds	r3, r2, r3
 800a3dc:	657b      	str	r3, [r7, #84]	@ 0x54
	     	for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800a3de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a3e6:	2b07      	cmp	r3, #7
 800a3e8:	d9a3      	bls.n	800a332 <MX_ADC1_Init+0x38a>
	      	}
	  	calibration_factor_accumulated /= calibration_index;
 800a3ea:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a3ec:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a3ee:	f7f5 fe93 	bl	8000118 <__udivsi3>
 800a3f2:	0003      	movs	r3, r0
 800a3f4:	657b      	str	r3, [r7, #84]	@ 0x54

	  	ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;    // Limpiar los bits de la propiedad rs
 800a3f6:	4b19      	ldr	r3, [pc, #100]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a3f8:	689a      	ldr	r2, [r3, #8]
 800a3fa:	4b18      	ldr	r3, [pc, #96]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a3fc:	4918      	ldr	r1, [pc, #96]	@ (800a460 <MX_ADC1_Init+0x4b8>)
 800a3fe:	400a      	ands	r2, r1
 800a400:	609a      	str	r2, [r3, #8]
	  	ADC1->CR |= ADC_CR_ADEN;                  // Establecer el bit ADC_CR_ADEN para habilitar el ADC
 800a402:	4b16      	ldr	r3, [pc, #88]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a404:	689a      	ldr	r2, [r3, #8]
 800a406:	4b15      	ldr	r3, [pc, #84]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a408:	2101      	movs	r1, #1
 800a40a:	430a      	orrs	r2, r1
 800a40c:	609a      	str	r2, [r3, #8]


	  	ADC1->CALFACT &= ~ADC_CALFACT_CALFACT;         // Limpiar los bits de calibracin existentes
 800a40e:	4a13      	ldr	r2, [pc, #76]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a410:	23b4      	movs	r3, #180	@ 0xb4
 800a412:	58d3      	ldr	r3, [r2, r3]
 800a414:	4911      	ldr	r1, [pc, #68]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a416:	227f      	movs	r2, #127	@ 0x7f
 800a418:	4393      	bics	r3, r2
 800a41a:	22b4      	movs	r2, #180	@ 0xb4
 800a41c:	508b      	str	r3, [r1, r2]
	  	ADC1->CALFACT |= calibration_factor_accumulated; // Establecer el nuevo factor de calibracin
 800a41e:	4a0f      	ldr	r2, [pc, #60]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a420:	23b4      	movs	r3, #180	@ 0xb4
 800a422:	58d2      	ldr	r2, [r2, r3]
 800a424:	490d      	ldr	r1, [pc, #52]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a428:	4313      	orrs	r3, r2
 800a42a:	22b4      	movs	r2, #180	@ 0xb4
 800a42c:	508b      	str	r3, [r1, r2]


	  	ADC1->CR &= ~ADC_CR_BITS_PROPERTY_RS;     // Limpiar los bits de la propiedad rs
 800a42e:	4b0b      	ldr	r3, [pc, #44]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a430:	689a      	ldr	r2, [r3, #8]
 800a432:	4b0a      	ldr	r3, [pc, #40]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a434:	490a      	ldr	r1, [pc, #40]	@ (800a460 <MX_ADC1_Init+0x4b8>)
 800a436:	400a      	ands	r2, r1
 800a438:	609a      	str	r2, [r3, #8]
	  	ADC1->CR |= ADC_CR_ADDIS;                  // Establecer el bit ADC_CR_ADDIS para deshabilitar el ADC
 800a43a:	4b08      	ldr	r3, [pc, #32]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a43c:	689a      	ldr	r2, [r3, #8]
 800a43e:	4b07      	ldr	r3, [pc, #28]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a440:	2102      	movs	r1, #2
 800a442:	430a      	orrs	r2, r1
 800a444:	609a      	str	r2, [r3, #8]

	  	ADC1->CFGR1 |= backup_setting_cfgr1;  // Establecer los bits de CFGR1 segn el valor de backup_setting_cfgr1
 800a446:	4b05      	ldr	r3, [pc, #20]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a448:	68d9      	ldr	r1, [r3, #12]
 800a44a:	4b04      	ldr	r3, [pc, #16]	@ (800a45c <MX_ADC1_Init+0x4b4>)
 800a44c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a44e:	430a      	orrs	r2, r1
 800a450:	60da      	str	r2, [r3, #12]
	  }
  /* USER CODE END ADC1_Init 2 */

}
 800a452:	46c0      	nop			@ (mov r8, r8)
 800a454:	46bd      	mov	sp, r7
 800a456:	b018      	add	sp, #96	@ 0x60
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	46c0      	nop			@ (mov r8, r8)
 800a45c:	40012400 	.word	0x40012400
 800a460:	7fffffe8 	.word	0x7fffffe8

0800a464 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a468:	4b1c      	ldr	r3, [pc, #112]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a46a:	4a1d      	ldr	r2, [pc, #116]	@ (800a4e0 <MX_I2C1_Init+0x7c>)
 800a46c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x201060FF;
 800a46e:	4b1b      	ldr	r3, [pc, #108]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a470:	4a1c      	ldr	r2, [pc, #112]	@ (800a4e4 <MX_I2C1_Init+0x80>)
 800a472:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800a474:	4b19      	ldr	r3, [pc, #100]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a476:	2200      	movs	r2, #0
 800a478:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a47a:	4b18      	ldr	r3, [pc, #96]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a47c:	2201      	movs	r2, #1
 800a47e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a480:	4b16      	ldr	r3, [pc, #88]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a482:	2200      	movs	r2, #0
 800a484:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800a486:	4b15      	ldr	r3, [pc, #84]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a488:	2200      	movs	r2, #0
 800a48a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a48c:	4b13      	ldr	r3, [pc, #76]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a48e:	2200      	movs	r2, #0
 800a490:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a492:	4b12      	ldr	r3, [pc, #72]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a494:	2200      	movs	r2, #0
 800a496:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a498:	4b10      	ldr	r3, [pc, #64]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a49a:	2200      	movs	r2, #0
 800a49c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a49e:	4b0f      	ldr	r3, [pc, #60]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f009 f9d1 	bl	8013848 <HAL_I2C_Init>
 800a4a6:	1e03      	subs	r3, r0, #0
 800a4a8:	d001      	beq.n	800a4ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800a4aa:	f000 fc3f 	bl	800ad2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800a4ae:	2380      	movs	r3, #128	@ 0x80
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a4b4:	0011      	movs	r1, r2
 800a4b6:	0018      	movs	r0, r3
 800a4b8:	f00b fa78 	bl	80159ac <HAL_I2CEx_ConfigAnalogFilter>
 800a4bc:	1e03      	subs	r3, r0, #0
 800a4be:	d001      	beq.n	800a4c4 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 800a4c0:	f000 fc34 	bl	800ad2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a4c4:	4b05      	ldr	r3, [pc, #20]	@ (800a4dc <MX_I2C1_Init+0x78>)
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	0018      	movs	r0, r3
 800a4ca:	f00b fabb 	bl	8015a44 <HAL_I2CEx_ConfigDigitalFilter>
 800a4ce:	1e03      	subs	r3, r0, #0
 800a4d0:	d001      	beq.n	800a4d6 <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 800a4d2:	f000 fc2b 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a4d6:	46c0      	nop			@ (mov r8, r8)
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	200003f0 	.word	0x200003f0
 800a4e0:	40005400 	.word	0x40005400
 800a4e4:	201060ff 	.word	0x201060ff

0800a4e8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a4ee:	4a0e      	ldr	r2, [pc, #56]	@ (800a528 <MX_IWDG_Init+0x40>)
 800a4f0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800a4f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 800;
 800a4f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a4fa:	22c8      	movs	r2, #200	@ 0xc8
 800a4fc:	0092      	lsls	r2, r2, #2
 800a4fe:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 800;
 800a500:	4b08      	ldr	r3, [pc, #32]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a502:	22c8      	movs	r2, #200	@ 0xc8
 800a504:	0092      	lsls	r2, r2, #2
 800a506:	609a      	str	r2, [r3, #8]
  hiwdg.Init.EWI = 0;
 800a508:	4b06      	ldr	r3, [pc, #24]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a50a:	2200      	movs	r2, #0
 800a50c:	611a      	str	r2, [r3, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800a50e:	4b05      	ldr	r3, [pc, #20]	@ (800a524 <MX_IWDG_Init+0x3c>)
 800a510:	0018      	movs	r0, r3
 800a512:	f00b fae3 	bl	8015adc <HAL_IWDG_Init>
 800a516:	1e03      	subs	r3, r0, #0
 800a518:	d001      	beq.n	800a51e <MX_IWDG_Init+0x36>
  {
    Error_Handler();
 800a51a:	f000 fc07 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800a51e:	46c0      	nop			@ (mov r8, r8)
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	20000504 	.word	0x20000504
 800a528:	40003000 	.word	0x40003000

0800a52c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b086      	sub	sp, #24
 800a530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 0 */


  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800a532:	1d3b      	adds	r3, r7, #4
 800a534:	0018      	movs	r0, r3
 800a536:	2314      	movs	r3, #20
 800a538:	001a      	movs	r2, r3
 800a53a:	2100      	movs	r1, #0
 800a53c:	f010 fd32 	bl	801afa4 <memset>
  RTC_DateTypeDef sDate = {0};
 800a540:	003b      	movs	r3, r7
 800a542:	2200      	movs	r2, #0
 800a544:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800a546:	4b2d      	ldr	r3, [pc, #180]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a548:	4a2d      	ldr	r2, [pc, #180]	@ (800a600 <MX_RTC_Init+0xd4>)
 800a54a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a54c:	4b2b      	ldr	r3, [pc, #172]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a54e:	2200      	movs	r2, #0
 800a550:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a552:	4b2a      	ldr	r3, [pc, #168]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a554:	227f      	movs	r2, #127	@ 0x7f
 800a556:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a558:	4b28      	ldr	r3, [pc, #160]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a55a:	22ff      	movs	r2, #255	@ 0xff
 800a55c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a55e:	4b27      	ldr	r3, [pc, #156]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a560:	2200      	movs	r2, #0
 800a562:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800a564:	4b25      	ldr	r3, [pc, #148]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a566:	2200      	movs	r2, #0
 800a568:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a56a:	4b24      	ldr	r3, [pc, #144]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a56c:	2200      	movs	r2, #0
 800a56e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a570:	4b22      	ldr	r3, [pc, #136]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a572:	2280      	movs	r2, #128	@ 0x80
 800a574:	05d2      	lsls	r2, r2, #23
 800a576:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800a578:	4b20      	ldr	r3, [pc, #128]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a57a:	2200      	movs	r2, #0
 800a57c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800a57e:	4b1f      	ldr	r3, [pc, #124]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a580:	2200      	movs	r2, #0
 800a582:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a584:	4b1d      	ldr	r3, [pc, #116]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a586:	0018      	movs	r0, r3
 800a588:	f00d fa60 	bl	8017a4c <HAL_RTC_Init>
 800a58c:	1e03      	subs	r3, r0, #0
 800a58e:	d001      	beq.n	800a594 <MX_RTC_Init+0x68>
  {
    Error_Handler();
 800a590:	f000 fbcc 	bl	800ad2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800a594:	1d3b      	adds	r3, r7, #4
 800a596:	2200      	movs	r2, #0
 800a598:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800a59a:	1d3b      	adds	r3, r7, #4
 800a59c:	2200      	movs	r2, #0
 800a59e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800a5a0:	1d3b      	adds	r3, r7, #4
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a5a6:	1d3b      	adds	r3, r7, #4
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a5ac:	1d3b      	adds	r3, r7, #4
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800a5b2:	1d39      	adds	r1, r7, #4
 800a5b4:	4b11      	ldr	r3, [pc, #68]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	0018      	movs	r0, r3
 800a5ba:	f00d faed 	bl	8017b98 <HAL_RTC_SetTime>
 800a5be:	1e03      	subs	r3, r0, #0
 800a5c0:	d001      	beq.n	800a5c6 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 800a5c2:	f000 fbb3 	bl	800ad2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800a5c6:	003b      	movs	r3, r7
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800a5cc:	003b      	movs	r3, r7
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800a5d2:	003b      	movs	r3, r7
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800a5d8:	003b      	movs	r3, r7
 800a5da:	2200      	movs	r2, #0
 800a5dc:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800a5de:	0039      	movs	r1, r7
 800a5e0:	4b06      	ldr	r3, [pc, #24]	@ (800a5fc <MX_RTC_Init+0xd0>)
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	0018      	movs	r0, r3
 800a5e6:	f00d fbfb 	bl	8017de0 <HAL_RTC_SetDate>
 800a5ea:	1e03      	subs	r3, r0, #0
 800a5ec:	d001      	beq.n	800a5f2 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 800a5ee:	f000 fb9d 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800a5f2:	46c0      	nop			@ (mov r8, r8)
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	b006      	add	sp, #24
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	46c0      	nop			@ (mov r8, r8)
 800a5fc:	20000518 	.word	0x20000518
 800a600:	40002800 	.word	0x40002800

0800a604 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b09c      	sub	sp, #112	@ 0x70
 800a608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a60a:	2360      	movs	r3, #96	@ 0x60
 800a60c:	18fb      	adds	r3, r7, r3
 800a60e:	0018      	movs	r0, r3
 800a610:	2310      	movs	r3, #16
 800a612:	001a      	movs	r2, r3
 800a614:	2100      	movs	r1, #0
 800a616:	f010 fcc5 	bl	801afa4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a61a:	2354      	movs	r3, #84	@ 0x54
 800a61c:	18fb      	adds	r3, r7, r3
 800a61e:	0018      	movs	r0, r3
 800a620:	230c      	movs	r3, #12
 800a622:	001a      	movs	r2, r3
 800a624:	2100      	movs	r1, #0
 800a626:	f010 fcbd 	bl	801afa4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a62a:	2338      	movs	r3, #56	@ 0x38
 800a62c:	18fb      	adds	r3, r7, r3
 800a62e:	0018      	movs	r0, r3
 800a630:	231c      	movs	r3, #28
 800a632:	001a      	movs	r2, r3
 800a634:	2100      	movs	r1, #0
 800a636:	f010 fcb5 	bl	801afa4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a63a:	1d3b      	adds	r3, r7, #4
 800a63c:	0018      	movs	r0, r3
 800a63e:	2334      	movs	r3, #52	@ 0x34
 800a640:	001a      	movs	r2, r3
 800a642:	2100      	movs	r1, #0
 800a644:	f010 fcae 	bl	801afa4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a648:	4b51      	ldr	r3, [pc, #324]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a64a:	4a52      	ldr	r2, [pc, #328]	@ (800a794 <MX_TIM1_Init+0x190>)
 800a64c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a64e:	4b50      	ldr	r3, [pc, #320]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a650:	2200      	movs	r2, #0
 800a652:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a654:	4b4e      	ldr	r3, [pc, #312]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a656:	2200      	movs	r2, #0
 800a658:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 14000;
 800a65a:	4b4d      	ldr	r3, [pc, #308]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a65c:	4a4e      	ldr	r2, [pc, #312]	@ (800a798 <MX_TIM1_Init+0x194>)
 800a65e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a660:	4b4b      	ldr	r3, [pc, #300]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a662:	2200      	movs	r2, #0
 800a664:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a666:	4b4a      	ldr	r3, [pc, #296]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a668:	2200      	movs	r2, #0
 800a66a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a66c:	4b48      	ldr	r3, [pc, #288]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a66e:	2200      	movs	r2, #0
 800a670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a672:	4b47      	ldr	r3, [pc, #284]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a674:	0018      	movs	r0, r3
 800a676:	f00d fd69 	bl	801814c <HAL_TIM_Base_Init>
 800a67a:	1e03      	subs	r3, r0, #0
 800a67c:	d001      	beq.n	800a682 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800a67e:	f000 fb55 	bl	800ad2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a682:	2160      	movs	r1, #96	@ 0x60
 800a684:	187b      	adds	r3, r7, r1
 800a686:	2280      	movs	r2, #128	@ 0x80
 800a688:	0152      	lsls	r2, r2, #5
 800a68a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a68c:	187a      	adds	r2, r7, r1
 800a68e:	4b40      	ldr	r3, [pc, #256]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a690:	0011      	movs	r1, r2
 800a692:	0018      	movs	r0, r3
 800a694:	f00e f87a 	bl	801878c <HAL_TIM_ConfigClockSource>
 800a698:	1e03      	subs	r3, r0, #0
 800a69a:	d001      	beq.n	800a6a0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800a69c:	f000 fb46 	bl	800ad2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a6a0:	4b3b      	ldr	r3, [pc, #236]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a6a2:	0018      	movs	r0, r3
 800a6a4:	f00d fdaa 	bl	80181fc <HAL_TIM_PWM_Init>
 800a6a8:	1e03      	subs	r3, r0, #0
 800a6aa:	d001      	beq.n	800a6b0 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800a6ac:	f000 fb3e 	bl	800ad2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a6b0:	2154      	movs	r1, #84	@ 0x54
 800a6b2:	187b      	adds	r3, r7, r1
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a6b8:	187b      	adds	r3, r7, r1
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a6be:	187b      	adds	r3, r7, r1
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a6c4:	187a      	adds	r2, r7, r1
 800a6c6:	4b32      	ldr	r3, [pc, #200]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a6c8:	0011      	movs	r1, r2
 800a6ca:	0018      	movs	r0, r3
 800a6cc:	f00e fd14 	bl	80190f8 <HAL_TIMEx_MasterConfigSynchronization>
 800a6d0:	1e03      	subs	r3, r0, #0
 800a6d2:	d001      	beq.n	800a6d8 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800a6d4:	f000 fb2a 	bl	800ad2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a6d8:	2138      	movs	r1, #56	@ 0x38
 800a6da:	187b      	adds	r3, r7, r1
 800a6dc:	2260      	movs	r2, #96	@ 0x60
 800a6de:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7000;
 800a6e0:	187b      	adds	r3, r7, r1
 800a6e2:	4a2e      	ldr	r2, [pc, #184]	@ (800a79c <MX_TIM1_Init+0x198>)
 800a6e4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a6e6:	187b      	adds	r3, r7, r1
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a6ec:	187b      	adds	r3, r7, r1
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a6f2:	187b      	adds	r3, r7, r1
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a6f8:	187b      	adds	r3, r7, r1
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a6fe:	187b      	adds	r3, r7, r1
 800a700:	2200      	movs	r2, #0
 800a702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a704:	1879      	adds	r1, r7, r1
 800a706:	4b22      	ldr	r3, [pc, #136]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a708:	2208      	movs	r2, #8
 800a70a:	0018      	movs	r0, r3
 800a70c:	f00d ff3e 	bl	801858c <HAL_TIM_PWM_ConfigChannel>
 800a710:	1e03      	subs	r3, r0, #0
 800a712:	d001      	beq.n	800a718 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800a714:	f000 fb0a 	bl	800ad2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a718:	1d3b      	adds	r3, r7, #4
 800a71a:	2200      	movs	r2, #0
 800a71c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a71e:	1d3b      	adds	r3, r7, #4
 800a720:	2200      	movs	r2, #0
 800a722:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a724:	1d3b      	adds	r3, r7, #4
 800a726:	2200      	movs	r2, #0
 800a728:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a72a:	1d3b      	adds	r3, r7, #4
 800a72c:	2200      	movs	r2, #0
 800a72e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a730:	1d3b      	adds	r3, r7, #4
 800a732:	2200      	movs	r2, #0
 800a734:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a736:	1d3b      	adds	r3, r7, #4
 800a738:	2280      	movs	r2, #128	@ 0x80
 800a73a:	0192      	lsls	r2, r2, #6
 800a73c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a73e:	1d3b      	adds	r3, r7, #4
 800a740:	2200      	movs	r2, #0
 800a742:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a744:	1d3b      	adds	r3, r7, #4
 800a746:	2200      	movs	r2, #0
 800a748:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a74a:	1d3b      	adds	r3, r7, #4
 800a74c:	2200      	movs	r2, #0
 800a74e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a750:	1d3b      	adds	r3, r7, #4
 800a752:	2280      	movs	r2, #128	@ 0x80
 800a754:	0492      	lsls	r2, r2, #18
 800a756:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a758:	1d3b      	adds	r3, r7, #4
 800a75a:	2200      	movs	r2, #0
 800a75c:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a75e:	1d3b      	adds	r3, r7, #4
 800a760:	2200      	movs	r2, #0
 800a762:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a764:	1d3b      	adds	r3, r7, #4
 800a766:	2200      	movs	r2, #0
 800a768:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a76a:	1d3a      	adds	r2, r7, #4
 800a76c:	4b08      	ldr	r3, [pc, #32]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a76e:	0011      	movs	r1, r2
 800a770:	0018      	movs	r0, r3
 800a772:	f00e fd2f 	bl	80191d4 <HAL_TIMEx_ConfigBreakDeadTime>
 800a776:	1e03      	subs	r3, r0, #0
 800a778:	d001      	beq.n	800a77e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800a77a:	f000 fad7 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800a77e:	4b04      	ldr	r3, [pc, #16]	@ (800a790 <MX_TIM1_Init+0x18c>)
 800a780:	0018      	movs	r0, r3
 800a782:	f001 ff37 	bl	800c5f4 <HAL_TIM_MspPostInit>

}
 800a786:	46c0      	nop			@ (mov r8, r8)
 800a788:	46bd      	mov	sp, r7
 800a78a:	b01c      	add	sp, #112	@ 0x70
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	46c0      	nop			@ (mov r8, r8)
 800a790:	20000548 	.word	0x20000548
 800a794:	40012c00 	.word	0x40012c00
 800a798:	000036b0 	.word	0x000036b0
 800a79c:	00001b58 	.word	0x00001b58

0800a7a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b08e      	sub	sp, #56	@ 0x38
 800a7a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a7a6:	2328      	movs	r3, #40	@ 0x28
 800a7a8:	18fb      	adds	r3, r7, r3
 800a7aa:	0018      	movs	r0, r3
 800a7ac:	2310      	movs	r3, #16
 800a7ae:	001a      	movs	r2, r3
 800a7b0:	2100      	movs	r1, #0
 800a7b2:	f010 fbf7 	bl	801afa4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a7b6:	231c      	movs	r3, #28
 800a7b8:	18fb      	adds	r3, r7, r3
 800a7ba:	0018      	movs	r0, r3
 800a7bc:	230c      	movs	r3, #12
 800a7be:	001a      	movs	r2, r3
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	f010 fbef 	bl	801afa4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a7c6:	003b      	movs	r3, r7
 800a7c8:	0018      	movs	r0, r3
 800a7ca:	231c      	movs	r3, #28
 800a7cc:	001a      	movs	r2, r3
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	f010 fbe8 	bl	801afa4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a7d4:	4b2f      	ldr	r3, [pc, #188]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7d6:	4a30      	ldr	r2, [pc, #192]	@ (800a898 <MX_TIM3_Init+0xf8>)
 800a7d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a7da:	4b2e      	ldr	r3, [pc, #184]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7dc:	2200      	movs	r2, #0
 800a7de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a7e0:	4b2c      	ldr	r3, [pc, #176]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 14000;
 800a7e6:	4b2b      	ldr	r3, [pc, #172]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7e8:	4a2c      	ldr	r2, [pc, #176]	@ (800a89c <MX_TIM3_Init+0xfc>)
 800a7ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a7ec:	4b29      	ldr	r3, [pc, #164]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a7f2:	4b28      	ldr	r3, [pc, #160]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a7f8:	4b26      	ldr	r3, [pc, #152]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a7fa:	0018      	movs	r0, r3
 800a7fc:	f00d fca6 	bl	801814c <HAL_TIM_Base_Init>
 800a800:	1e03      	subs	r3, r0, #0
 800a802:	d001      	beq.n	800a808 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800a804:	f000 fa92 	bl	800ad2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a808:	2128      	movs	r1, #40	@ 0x28
 800a80a:	187b      	adds	r3, r7, r1
 800a80c:	2280      	movs	r2, #128	@ 0x80
 800a80e:	0152      	lsls	r2, r2, #5
 800a810:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a812:	187a      	adds	r2, r7, r1
 800a814:	4b1f      	ldr	r3, [pc, #124]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a816:	0011      	movs	r1, r2
 800a818:	0018      	movs	r0, r3
 800a81a:	f00d ffb7 	bl	801878c <HAL_TIM_ConfigClockSource>
 800a81e:	1e03      	subs	r3, r0, #0
 800a820:	d001      	beq.n	800a826 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800a822:	f000 fa83 	bl	800ad2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800a826:	4b1b      	ldr	r3, [pc, #108]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a828:	0018      	movs	r0, r3
 800a82a:	f00d fce7 	bl	80181fc <HAL_TIM_PWM_Init>
 800a82e:	1e03      	subs	r3, r0, #0
 800a830:	d001      	beq.n	800a836 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800a832:	f000 fa7b 	bl	800ad2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a836:	211c      	movs	r1, #28
 800a838:	187b      	adds	r3, r7, r1
 800a83a:	2200      	movs	r2, #0
 800a83c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a83e:	187b      	adds	r3, r7, r1
 800a840:	2200      	movs	r2, #0
 800a842:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a844:	187a      	adds	r2, r7, r1
 800a846:	4b13      	ldr	r3, [pc, #76]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a848:	0011      	movs	r1, r2
 800a84a:	0018      	movs	r0, r3
 800a84c:	f00e fc54 	bl	80190f8 <HAL_TIMEx_MasterConfigSynchronization>
 800a850:	1e03      	subs	r3, r0, #0
 800a852:	d001      	beq.n	800a858 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800a854:	f000 fa6a 	bl	800ad2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a858:	003b      	movs	r3, r7
 800a85a:	2260      	movs	r2, #96	@ 0x60
 800a85c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7000;
 800a85e:	003b      	movs	r3, r7
 800a860:	4a0f      	ldr	r2, [pc, #60]	@ (800a8a0 <MX_TIM3_Init+0x100>)
 800a862:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a864:	003b      	movs	r3, r7
 800a866:	2200      	movs	r2, #0
 800a868:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a86a:	003b      	movs	r3, r7
 800a86c:	2200      	movs	r2, #0
 800a86e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a870:	0039      	movs	r1, r7
 800a872:	4b08      	ldr	r3, [pc, #32]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a874:	2204      	movs	r2, #4
 800a876:	0018      	movs	r0, r3
 800a878:	f00d fe88 	bl	801858c <HAL_TIM_PWM_ConfigChannel>
 800a87c:	1e03      	subs	r3, r0, #0
 800a87e:	d001      	beq.n	800a884 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800a880:	f000 fa54 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800a884:	4b03      	ldr	r3, [pc, #12]	@ (800a894 <MX_TIM3_Init+0xf4>)
 800a886:	0018      	movs	r0, r3
 800a888:	f001 feb4 	bl	800c5f4 <HAL_TIM_MspPostInit>

}
 800a88c:	46c0      	nop			@ (mov r8, r8)
 800a88e:	46bd      	mov	sp, r7
 800a890:	b00e      	add	sp, #56	@ 0x38
 800a892:	bd80      	pop	{r7, pc}
 800a894:	20000594 	.word	0x20000594
 800a898:	40000400 	.word	0x40000400
 800a89c:	000036b0 	.word	0x000036b0
 800a8a0:	00001b58 	.word	0x00001b58

0800a8a4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b084      	sub	sp, #16
 800a8a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a8aa:	1d3b      	adds	r3, r7, #4
 800a8ac:	0018      	movs	r0, r3
 800a8ae:	230c      	movs	r3, #12
 800a8b0:	001a      	movs	r2, r3
 800a8b2:	2100      	movs	r1, #0
 800a8b4:	f010 fb76 	bl	801afa4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800a8b8:	4b18      	ldr	r3, [pc, #96]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8ba:	4a19      	ldr	r2, [pc, #100]	@ (800a920 <MX_TIM6_Init+0x7c>)
 800a8bc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31;
 800a8be:	4b17      	ldr	r3, [pc, #92]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8c0:	221f      	movs	r2, #31
 800a8c2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a8c4:	4b15      	ldr	r3, [pc, #84]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 438;
 800a8ca:	4b14      	ldr	r3, [pc, #80]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8cc:	22db      	movs	r2, #219	@ 0xdb
 800a8ce:	0052      	lsls	r2, r2, #1
 800a8d0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a8d2:	4b12      	ldr	r3, [pc, #72]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a8d8:	4b10      	ldr	r3, [pc, #64]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8da:	0018      	movs	r0, r3
 800a8dc:	f00d fc36 	bl	801814c <HAL_TIM_Base_Init>
 800a8e0:	1e03      	subs	r3, r0, #0
 800a8e2:	d001      	beq.n	800a8e8 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 800a8e4:	f000 fa22 	bl	800ad2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a8e8:	1d3b      	adds	r3, r7, #4
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a8ee:	1d3b      	adds	r3, r7, #4
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a8f4:	1d3a      	adds	r2, r7, #4
 800a8f6:	4b09      	ldr	r3, [pc, #36]	@ (800a91c <MX_TIM6_Init+0x78>)
 800a8f8:	0011      	movs	r1, r2
 800a8fa:	0018      	movs	r0, r3
 800a8fc:	f00e fbfc 	bl	80190f8 <HAL_TIMEx_MasterConfigSynchronization>
 800a900:	1e03      	subs	r3, r0, #0
 800a902:	d001      	beq.n	800a908 <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 800a904:	f000 fa12 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  TIM6->CR1 |= TIM_CR1_CEN;
 800a908:	4b05      	ldr	r3, [pc, #20]	@ (800a920 <MX_TIM6_Init+0x7c>)
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	4b04      	ldr	r3, [pc, #16]	@ (800a920 <MX_TIM6_Init+0x7c>)
 800a90e:	2101      	movs	r1, #1
 800a910:	430a      	orrs	r2, r1
 800a912:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM6_Init 2 */

}
 800a914:	46c0      	nop			@ (mov r8, r8)
 800a916:	46bd      	mov	sp, r7
 800a918:	b004      	add	sp, #16
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	200005e0 	.word	0x200005e0
 800a920:	40001000 	.word	0x40001000

0800a924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a928:	4b23      	ldr	r3, [pc, #140]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a92a:	4a24      	ldr	r2, [pc, #144]	@ (800a9bc <MX_USART2_UART_Init+0x98>)
 800a92c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a92e:	4b22      	ldr	r3, [pc, #136]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a930:	22e1      	movs	r2, #225	@ 0xe1
 800a932:	0252      	lsls	r2, r2, #9
 800a934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a936:	4b20      	ldr	r3, [pc, #128]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a938:	2200      	movs	r2, #0
 800a93a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a93c:	4b1e      	ldr	r3, [pc, #120]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a93e:	2200      	movs	r2, #0
 800a940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a942:	4b1d      	ldr	r3, [pc, #116]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a944:	2200      	movs	r2, #0
 800a946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a948:	4b1b      	ldr	r3, [pc, #108]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a94a:	220c      	movs	r2, #12
 800a94c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a94e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a950:	2200      	movs	r2, #0
 800a952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a954:	4b18      	ldr	r3, [pc, #96]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a956:	2200      	movs	r2, #0
 800a958:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a95a:	4b17      	ldr	r3, [pc, #92]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a960:	4b15      	ldr	r3, [pc, #84]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a962:	2200      	movs	r2, #0
 800a964:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a966:	4b14      	ldr	r3, [pc, #80]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a968:	2200      	movs	r2, #0
 800a96a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a96c:	4b12      	ldr	r3, [pc, #72]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a96e:	0018      	movs	r0, r3
 800a970:	f00e fccc 	bl	801930c <HAL_UART_Init>
 800a974:	1e03      	subs	r3, r0, #0
 800a976:	d001      	beq.n	800a97c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800a978:	f000 f9d8 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a97c:	4b0e      	ldr	r3, [pc, #56]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a97e:	2100      	movs	r1, #0
 800a980:	0018      	movs	r0, r3
 800a982:	f010 f95b 	bl	801ac3c <HAL_UARTEx_SetTxFifoThreshold>
 800a986:	1e03      	subs	r3, r0, #0
 800a988:	d001      	beq.n	800a98e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800a98a:	f000 f9cf 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a98e:	4b0a      	ldr	r3, [pc, #40]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a990:	2100      	movs	r1, #0
 800a992:	0018      	movs	r0, r3
 800a994:	f010 f992 	bl	801acbc <HAL_UARTEx_SetRxFifoThreshold>
 800a998:	1e03      	subs	r3, r0, #0
 800a99a:	d001      	beq.n	800a9a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800a99c:	f000 f9c6 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800a9a0:	4b05      	ldr	r3, [pc, #20]	@ (800a9b8 <MX_USART2_UART_Init+0x94>)
 800a9a2:	0018      	movs	r0, r3
 800a9a4:	f010 f910 	bl	801abc8 <HAL_UARTEx_DisableFifoMode>
 800a9a8:	1e03      	subs	r3, r0, #0
 800a9aa:	d001      	beq.n	800a9b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800a9ac:	f000 f9be 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a9b0:	46c0      	nop			@ (mov r8, r8)
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	46c0      	nop			@ (mov r8, r8)
 800a9b8:	2000062c 	.word	0x2000062c
 800a9bc:	40004400 	.word	0x40004400

0800a9c0 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800a9c4:	4b24      	ldr	r3, [pc, #144]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9c6:	4a25      	ldr	r2, [pc, #148]	@ (800aa5c <MX_USART4_UART_Init+0x9c>)
 800a9c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800a9ca:	4b23      	ldr	r3, [pc, #140]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9cc:	2296      	movs	r2, #150	@ 0x96
 800a9ce:	0212      	lsls	r2, r2, #8
 800a9d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 800a9d2:	4b21      	ldr	r3, [pc, #132]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9d4:	2280      	movs	r2, #128	@ 0x80
 800a9d6:	0152      	lsls	r2, r2, #5
 800a9d8:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a9da:	4b1f      	ldr	r3, [pc, #124]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9dc:	2200      	movs	r2, #0
 800a9de:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 800a9e0:	4b1d      	ldr	r3, [pc, #116]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9e2:	2280      	movs	r2, #128	@ 0x80
 800a9e4:	00d2      	lsls	r2, r2, #3
 800a9e6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a9e8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9ea:	220c      	movs	r2, #12
 800a9ec:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a9ee:	4b1a      	ldr	r3, [pc, #104]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a9f4:	4b18      	ldr	r3, [pc, #96]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a9fa:	4b17      	ldr	r3, [pc, #92]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800aa00:	4b15      	ldr	r3, [pc, #84]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aa06:	4b14      	ldr	r3, [pc, #80]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa08:	2200      	movs	r2, #0
 800aa0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800aa0c:	4b12      	ldr	r3, [pc, #72]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa0e:	0018      	movs	r0, r3
 800aa10:	f00e fc7c 	bl	801930c <HAL_UART_Init>
 800aa14:	1e03      	subs	r3, r0, #0
 800aa16:	d001      	beq.n	800aa1c <MX_USART4_UART_Init+0x5c>
  {
    Error_Handler();
 800aa18:	f000 f988 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa1c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa1e:	2100      	movs	r1, #0
 800aa20:	0018      	movs	r0, r3
 800aa22:	f010 f90b 	bl	801ac3c <HAL_UARTEx_SetTxFifoThreshold>
 800aa26:	1e03      	subs	r3, r0, #0
 800aa28:	d001      	beq.n	800aa2e <MX_USART4_UART_Init+0x6e>
  {
    Error_Handler();
 800aa2a:	f000 f97f 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa2e:	4b0a      	ldr	r3, [pc, #40]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa30:	2100      	movs	r1, #0
 800aa32:	0018      	movs	r0, r3
 800aa34:	f010 f942 	bl	801acbc <HAL_UARTEx_SetRxFifoThreshold>
 800aa38:	1e03      	subs	r3, r0, #0
 800aa3a:	d001      	beq.n	800aa40 <MX_USART4_UART_Init+0x80>
  {
    Error_Handler();
 800aa3c:	f000 f976 	bl	800ad2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800aa40:	4b05      	ldr	r3, [pc, #20]	@ (800aa58 <MX_USART4_UART_Init+0x98>)
 800aa42:	0018      	movs	r0, r3
 800aa44:	f010 f8c0 	bl	801abc8 <HAL_UARTEx_DisableFifoMode>
 800aa48:	1e03      	subs	r3, r0, #0
 800aa4a:	d001      	beq.n	800aa50 <MX_USART4_UART_Init+0x90>
  {
    Error_Handler();
 800aa4c:	f000 f96e 	bl	800ad2c <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800aa50:	46c0      	nop			@ (mov r8, r8)
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	46c0      	nop			@ (mov r8, r8)
 800aa58:	200006c0 	.word	0x200006c0
 800aa5c:	40004c00 	.word	0x40004c00

0800aa60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800aa66:	4b10      	ldr	r3, [pc, #64]	@ (800aaa8 <MX_DMA_Init+0x48>)
 800aa68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa6a:	4b0f      	ldr	r3, [pc, #60]	@ (800aaa8 <MX_DMA_Init+0x48>)
 800aa6c:	2101      	movs	r1, #1
 800aa6e:	430a      	orrs	r2, r1
 800aa70:	649a      	str	r2, [r3, #72]	@ 0x48
 800aa72:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa8 <MX_DMA_Init+0x48>)
 800aa74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa76:	2201      	movs	r2, #1
 800aa78:	4013      	ands	r3, r2
 800aa7a:	607b      	str	r3, [r7, #4]
 800aa7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800aa7e:	2200      	movs	r2, #0
 800aa80:	2100      	movs	r1, #0
 800aa82:	200a      	movs	r0, #10
 800aa84:	f007 fe0a 	bl	801269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800aa88:	200a      	movs	r0, #10
 800aa8a:	f007 fe1c 	bl	80126c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn, 0, 0);
 800aa8e:	2200      	movs	r2, #0
 800aa90:	2100      	movs	r1, #0
 800aa92:	200b      	movs	r0, #11
 800aa94:	f007 fe02 	bl	801269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn);
 800aa98:	200b      	movs	r0, #11
 800aa9a:	f007 fe14 	bl	80126c6 <HAL_NVIC_EnableIRQ>

}
 800aa9e:	46c0      	nop			@ (mov r8, r8)
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	b002      	add	sp, #8
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	46c0      	nop			@ (mov r8, r8)
 800aaa8:	40021000 	.word	0x40021000

0800aaac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800aaac:	b590      	push	{r4, r7, lr}
 800aaae:	b08b      	sub	sp, #44	@ 0x2c
 800aab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aab2:	2414      	movs	r4, #20
 800aab4:	193b      	adds	r3, r7, r4
 800aab6:	0018      	movs	r0, r3
 800aab8:	2314      	movs	r3, #20
 800aaba:	001a      	movs	r2, r3
 800aabc:	2100      	movs	r1, #0
 800aabe:	f010 fa71 	bl	801afa4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800aac2:	4b92      	ldr	r3, [pc, #584]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aac4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aac6:	4b91      	ldr	r3, [pc, #580]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aac8:	2104      	movs	r1, #4
 800aaca:	430a      	orrs	r2, r1
 800aacc:	64da      	str	r2, [r3, #76]	@ 0x4c
 800aace:	4b8f      	ldr	r3, [pc, #572]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aad2:	2204      	movs	r2, #4
 800aad4:	4013      	ands	r3, r2
 800aad6:	613b      	str	r3, [r7, #16]
 800aad8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800aada:	4b8c      	ldr	r3, [pc, #560]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aadc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aade:	4b8b      	ldr	r3, [pc, #556]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aae0:	2101      	movs	r1, #1
 800aae2:	430a      	orrs	r2, r1
 800aae4:	64da      	str	r2, [r3, #76]	@ 0x4c
 800aae6:	4b89      	ldr	r3, [pc, #548]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaea:	2201      	movs	r2, #1
 800aaec:	4013      	ands	r3, r2
 800aaee:	60fb      	str	r3, [r7, #12]
 800aaf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800aaf2:	4b86      	ldr	r3, [pc, #536]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aaf4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aaf6:	4b85      	ldr	r3, [pc, #532]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800aaf8:	2102      	movs	r1, #2
 800aafa:	430a      	orrs	r2, r1
 800aafc:	64da      	str	r2, [r3, #76]	@ 0x4c
 800aafe:	4b83      	ldr	r3, [pc, #524]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab02:	2202      	movs	r2, #2
 800ab04:	4013      	ands	r3, r2
 800ab06:	60bb      	str	r3, [r7, #8]
 800ab08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ab0a:	4b80      	ldr	r3, [pc, #512]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab0e:	4b7f      	ldr	r3, [pc, #508]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab10:	2108      	movs	r1, #8
 800ab12:	430a      	orrs	r2, r1
 800ab14:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab16:	4b7d      	ldr	r3, [pc, #500]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab1a:	2208      	movs	r2, #8
 800ab1c:	4013      	ands	r3, r2
 800ab1e:	607b      	str	r3, [r7, #4]
 800ab20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800ab22:	4b7a      	ldr	r3, [pc, #488]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab26:	4b79      	ldr	r3, [pc, #484]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab28:	2120      	movs	r1, #32
 800ab2a:	430a      	orrs	r2, r1
 800ab2c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ab2e:	4b77      	ldr	r3, [pc, #476]	@ (800ad0c <MX_GPIO_Init+0x260>)
 800ab30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab32:	2220      	movs	r2, #32
 800ab34:	4013      	ands	r3, r2
 800ab36:	603b      	str	r3, [r7, #0]
 800ab38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_8
 800ab3a:	4975      	ldr	r1, [pc, #468]	@ (800ad10 <MX_GPIO_Init+0x264>)
 800ab3c:	4b75      	ldr	r3, [pc, #468]	@ (800ad14 <MX_GPIO_Init+0x268>)
 800ab3e:	2200      	movs	r2, #0
 800ab40:	0018      	movs	r0, r3
 800ab42:	f008 fe0a 	bl	801375a <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_3
 800ab46:	4974      	ldr	r1, [pc, #464]	@ (800ad18 <MX_GPIO_Init+0x26c>)
 800ab48:	4b74      	ldr	r3, [pc, #464]	@ (800ad1c <MX_GPIO_Init+0x270>)
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	0018      	movs	r0, r3
 800ab4e:	f008 fe04 	bl	801375a <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 800ab52:	23b0      	movs	r3, #176	@ 0xb0
 800ab54:	0119      	lsls	r1, r3, #4
 800ab56:	23a0      	movs	r3, #160	@ 0xa0
 800ab58:	05db      	lsls	r3, r3, #23
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	0018      	movs	r0, r3
 800ab5e:	f008 fdfc 	bl	801375a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800ab62:	4b6f      	ldr	r3, [pc, #444]	@ (800ad20 <MX_GPIO_Init+0x274>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	2104      	movs	r1, #4
 800ab68:	0018      	movs	r0, r3
 800ab6a:	f008 fdf6 	bl	801375a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ab6e:	193b      	adds	r3, r7, r4
 800ab70:	2280      	movs	r2, #128	@ 0x80
 800ab72:	0192      	lsls	r2, r2, #6
 800ab74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ab76:	193b      	adds	r3, r7, r4
 800ab78:	2200      	movs	r2, #0
 800ab7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab7c:	193b      	adds	r3, r7, r4
 800ab7e:	2200      	movs	r2, #0
 800ab80:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab82:	193b      	adds	r3, r7, r4
 800ab84:	4a63      	ldr	r2, [pc, #396]	@ (800ad14 <MX_GPIO_Init+0x268>)
 800ab86:	0019      	movs	r1, r3
 800ab88:	0010      	movs	r0, r2
 800ab8a:	f008 fb75 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC6 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_8
 800ab8e:	193b      	adds	r3, r7, r4
 800ab90:	4a5f      	ldr	r2, [pc, #380]	@ (800ad10 <MX_GPIO_Init+0x264>)
 800ab92:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab94:	193b      	adds	r3, r7, r4
 800ab96:	2201      	movs	r2, #1
 800ab98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab9a:	193b      	adds	r3, r7, r4
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aba0:	193b      	adds	r3, r7, r4
 800aba2:	2200      	movs	r2, #0
 800aba4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aba6:	193b      	adds	r3, r7, r4
 800aba8:	4a5a      	ldr	r2, [pc, #360]	@ (800ad14 <MX_GPIO_Init+0x268>)
 800abaa:	0019      	movs	r1, r3
 800abac:	0010      	movs	r0, r2
 800abae:	f008 fb63 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB12 PB3
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_3
 800abb2:	193b      	adds	r3, r7, r4
 800abb4:	4a58      	ldr	r2, [pc, #352]	@ (800ad18 <MX_GPIO_Init+0x26c>)
 800abb6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800abb8:	193b      	adds	r3, r7, r4
 800abba:	2201      	movs	r2, #1
 800abbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abbe:	193b      	adds	r3, r7, r4
 800abc0:	2200      	movs	r2, #0
 800abc2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800abc4:	193b      	adds	r3, r7, r4
 800abc6:	2200      	movs	r2, #0
 800abc8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800abca:	193b      	adds	r3, r7, r4
 800abcc:	4a53      	ldr	r2, [pc, #332]	@ (800ad1c <MX_GPIO_Init+0x270>)
 800abce:	0019      	movs	r1, r3
 800abd0:	0010      	movs	r0, r2
 800abd2:	f008 fb51 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB14 PB4 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_6
 800abd6:	193b      	adds	r3, r7, r4
 800abd8:	4a52      	ldr	r2, [pc, #328]	@ (800ad24 <MX_GPIO_Init+0x278>)
 800abda:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800abdc:	193b      	adds	r3, r7, r4
 800abde:	2200      	movs	r2, #0
 800abe0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abe2:	193b      	adds	r3, r7, r4
 800abe4:	2200      	movs	r2, #0
 800abe6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800abe8:	193b      	adds	r3, r7, r4
 800abea:	4a4c      	ldr	r2, [pc, #304]	@ (800ad1c <MX_GPIO_Init+0x270>)
 800abec:	0019      	movs	r1, r3
 800abee:	0010      	movs	r0, r2
 800abf0:	f008 fb42 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 800abf4:	0021      	movs	r1, r4
 800abf6:	187b      	adds	r3, r7, r1
 800abf8:	22b0      	movs	r2, #176	@ 0xb0
 800abfa:	0112      	lsls	r2, r2, #4
 800abfc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800abfe:	000c      	movs	r4, r1
 800ac00:	193b      	adds	r3, r7, r4
 800ac02:	2201      	movs	r2, #1
 800ac04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac06:	193b      	adds	r3, r7, r4
 800ac08:	2200      	movs	r2, #0
 800ac0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac0c:	193b      	adds	r3, r7, r4
 800ac0e:	2200      	movs	r2, #0
 800ac10:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac12:	193a      	adds	r2, r7, r4
 800ac14:	23a0      	movs	r3, #160	@ 0xa0
 800ac16:	05db      	lsls	r3, r3, #23
 800ac18:	0011      	movs	r1, r2
 800ac1a:	0018      	movs	r0, r3
 800ac1c:	f008 fb2c 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ac20:	193b      	adds	r3, r7, r4
 800ac22:	2280      	movs	r2, #128	@ 0x80
 800ac24:	0212      	lsls	r2, r2, #8
 800ac26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ac28:	193b      	adds	r3, r7, r4
 800ac2a:	2288      	movs	r2, #136	@ 0x88
 800ac2c:	0352      	lsls	r2, r2, #13
 800ac2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac30:	193b      	adds	r3, r7, r4
 800ac32:	2200      	movs	r2, #0
 800ac34:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac36:	193a      	adds	r2, r7, r4
 800ac38:	23a0      	movs	r3, #160	@ 0xa0
 800ac3a:	05db      	lsls	r3, r3, #23
 800ac3c:	0011      	movs	r1, r2
 800ac3e:	0018      	movs	r0, r3
 800ac40:	f008 fb1a 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800ac44:	193b      	adds	r3, r7, r4
 800ac46:	2204      	movs	r2, #4
 800ac48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac4a:	193b      	adds	r3, r7, r4
 800ac4c:	2201      	movs	r2, #1
 800ac4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac50:	193b      	adds	r3, r7, r4
 800ac52:	2200      	movs	r2, #0
 800ac54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac56:	193b      	adds	r3, r7, r4
 800ac58:	2200      	movs	r2, #0
 800ac5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ac5c:	193b      	adds	r3, r7, r4
 800ac5e:	4a30      	ldr	r2, [pc, #192]	@ (800ad20 <MX_GPIO_Init+0x274>)
 800ac60:	0019      	movs	r1, r3
 800ac62:	0010      	movs	r0, r2
 800ac64:	f008 fb08 	bl	8013278 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ac68:	193b      	adds	r3, r7, r4
 800ac6a:	2208      	movs	r2, #8
 800ac6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac6e:	193b      	adds	r3, r7, r4
 800ac70:	2200      	movs	r2, #0
 800ac72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac74:	193b      	adds	r3, r7, r4
 800ac76:	2200      	movs	r2, #0
 800ac78:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800ac7a:	193b      	adds	r3, r7, r4
 800ac7c:	4a2a      	ldr	r2, [pc, #168]	@ (800ad28 <MX_GPIO_Init+0x27c>)
 800ac7e:	0019      	movs	r1, r3
 800ac80:	0010      	movs	r0, r2
 800ac82:	f008 faf9 	bl	8013278 <HAL_GPIO_Init>
//  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);

  /* USER CODE BEGIN MX_GPIO_Init_2 */


  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ac86:	0021      	movs	r1, r4
 800ac88:	187b      	adds	r3, r7, r1
 800ac8a:	2280      	movs	r2, #128	@ 0x80
 800ac8c:	0192      	lsls	r2, r2, #6
 800ac8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac90:	000c      	movs	r4, r1
 800ac92:	193b      	adds	r3, r7, r4
 800ac94:	2200      	movs	r2, #0
 800ac96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ac98:	193b      	adds	r3, r7, r4
 800ac9a:	2202      	movs	r2, #2
 800ac9c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ac9e:	193b      	adds	r3, r7, r4
 800aca0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad14 <MX_GPIO_Init+0x268>)
 800aca2:	0019      	movs	r1, r3
 800aca4:	0010      	movs	r0, r2
 800aca6:	f008 fae7 	bl	8013278 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800acaa:	193b      	adds	r3, r7, r4
 800acac:	2208      	movs	r2, #8
 800acae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800acb0:	193b      	adds	r3, r7, r4
 800acb2:	2200      	movs	r2, #0
 800acb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800acb6:	193b      	adds	r3, r7, r4
 800acb8:	2202      	movs	r2, #2
 800acba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800acbc:	193b      	adds	r3, r7, r4
 800acbe:	4a1a      	ldr	r2, [pc, #104]	@ (800ad28 <MX_GPIO_Init+0x27c>)
 800acc0:	0019      	movs	r1, r3
 800acc2:	0010      	movs	r0, r2
 800acc4:	f008 fad8 	bl	8013278 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_4;
 800acc8:	0021      	movs	r1, r4
 800acca:	187b      	adds	r3, r7, r1
 800accc:	22d0      	movs	r2, #208	@ 0xd0
 800acce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800acd0:	187b      	adds	r3, r7, r1
 800acd2:	2200      	movs	r2, #0
 800acd4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800acd6:	187b      	adds	r3, r7, r1
 800acd8:	2202      	movs	r2, #2
 800acda:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800acdc:	187b      	adds	r3, r7, r1
 800acde:	4a0f      	ldr	r2, [pc, #60]	@ (800ad1c <MX_GPIO_Init+0x270>)
 800ace0:	0019      	movs	r1, r3
 800ace2:	0010      	movs	r0, r2
 800ace4:	f008 fac8 	bl	8013278 <HAL_GPIO_Init>



  //HAL_GPIO_WritePin(PFULLDEF_MP1, GPIO_PIN_SET);// Activa la seleccin de MP1
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_10,GPIO_PIN_SET);
 800ace8:	2380      	movs	r3, #128	@ 0x80
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	4809      	ldr	r0, [pc, #36]	@ (800ad14 <MX_GPIO_Init+0x268>)
 800acee:	2201      	movs	r2, #1
 800acf0:	0019      	movs	r1, r3
 800acf2:	f008 fd32 	bl	801375a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PFULLDEF_VSEN, GPIO_PIN_SET);
 800acf6:	4b09      	ldr	r3, [pc, #36]	@ (800ad1c <MX_GPIO_Init+0x270>)
 800acf8:	2201      	movs	r2, #1
 800acfa:	2120      	movs	r1, #32
 800acfc:	0018      	movs	r0, r3
 800acfe:	f008 fd2c 	bl	801375a <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800ad02:	46c0      	nop			@ (mov r8, r8)
 800ad04:	46bd      	mov	sp, r7
 800ad06:	b00b      	add	sp, #44	@ 0x2c
 800ad08:	bd90      	pop	{r4, r7, pc}
 800ad0a:	46c0      	nop			@ (mov r8, r8)
 800ad0c:	40021000 	.word	0x40021000
 800ad10:	00001f4c 	.word	0x00001f4c
 800ad14:	50000800 	.word	0x50000800
 800ad18:	0000142c 	.word	0x0000142c
 800ad1c:	50000400 	.word	0x50000400
 800ad20:	50000c00 	.word	0x50000c00
 800ad24:	000048d0 	.word	0x000048d0
 800ad28:	50001400 	.word	0x50001400

0800ad2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ad30:	b672      	cpsid	i
}
 800ad32:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ad34:	46c0      	nop			@ (mov r8, r8)
 800ad36:	e7fd      	b.n	800ad34 <Error_Handler+0x8>

0800ad38 <muestreo>:
// rutina refrigera Adaptada CTOF Completa ..............

uint32_t cnt_veces_muestreo_2 = 0;
//*************************************************************************************************

void muestreo(void){
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b082      	sub	sp, #8
 800ad3c:	af00      	add	r7, sp, #0


		if(GetRegFlagState(reePlantilla[eelogicos2],5)){		//;Se usar el TRANSDUCTOR de corriente de IMBERA?
 800ad3e:	4be5      	ldr	r3, [pc, #916]	@ (800b0d4 <muestreo+0x39c>)
 800ad40:	225b      	movs	r2, #91	@ 0x5b
 800ad42:	5c9b      	ldrb	r3, [r3, r2]
 800ad44:	001a      	movs	r2, r3
 800ad46:	2320      	movs	r3, #32
 800ad48:	4013      	ands	r3, r2
 800ad4a:	d15e      	bne.n	800ae0a <muestreo+0xd2>
				goto	muestreo_00;
		}
		cnt_2ms_corrIMB++;									//inc     cnt_2ms_corrIMB           ;SI, obten una muestra instantanea cada 2ms
 800ad4c:	4be2      	ldr	r3, [pc, #904]	@ (800b0d8 <muestreo+0x3a0>)
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	3301      	adds	r3, #1
 800ad52:	b2da      	uxtb	r2, r3
 800ad54:	4be0      	ldr	r3, [pc, #896]	@ (800b0d8 <muestreo+0x3a0>)
 800ad56:	701a      	strb	r2, [r3, #0]
		if (cnt_2ms_corrIMB != 4){			//;El proceso muestre se ejecuta cada 250us aprx
 800ad58:	4bdf      	ldr	r3, [pc, #892]	@ (800b0d8 <muestreo+0x3a0>)
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	2b04      	cmp	r3, #4
 800ad5e:	d156      	bne.n	800ae0e <muestreo+0xd6>
			goto	muestreo_00;			//jrne    muestreo_00
		}
		cnt_2ms_corrIMB =0;					//clr     cnt_2ms_corrIMB         ;Han transcurrido 2ms. Limpia el contador
 800ad60:	4bdd      	ldr	r3, [pc, #884]	@ (800b0d8 <muestreo+0x3a0>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	701a      	strb	r2, [r3, #0]

		ADC1->CHSELR = 0;
 800ad66:	4bdd      	ldr	r3, [pc, #884]	@ (800b0dc <muestreo+0x3a4>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	629a      	str	r2, [r3, #40]	@ 0x28
        ADC1->CHSELR |= ADC_CHSELR_CHSEL0;  		// Canal 0
 800ad6c:	4bdb      	ldr	r3, [pc, #876]	@ (800b0dc <muestreo+0x3a4>)
 800ad6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ad70:	4bda      	ldr	r3, [pc, #872]	@ (800b0dc <muestreo+0x3a4>)
 800ad72:	2101      	movs	r1, #1
 800ad74:	430a      	orrs	r2, r1
 800ad76:	629a      	str	r2, [r3, #40]	@ 0x28
        capturaAD ();								// muestra es a 10 bits
 800ad78:	f002 fbd8 	bl	800d52c <capturaAD>
        ram_h = adcramh;							//;Guarda el resultado de la conversin en RAM TEMPORAL
 800ad7c:	4bd8      	ldr	r3, [pc, #864]	@ (800b0e0 <muestreo+0x3a8>)
 800ad7e:	881a      	ldrh	r2, [r3, #0]
 800ad80:	4bd8      	ldr	r3, [pc, #864]	@ (800b0e4 <muestreo+0x3ac>)
 800ad82:	801a      	strh	r2, [r3, #0]
        											//mov		  ram_l,adcraml           ;/Lee primero el MAYOR
        muestra_corrIMB += ram_h;					//;Realiza la suma acumulada de las muestras
 800ad84:	4bd8      	ldr	r3, [pc, #864]	@ (800b0e8 <muestreo+0x3b0>)
 800ad86:	881a      	ldrh	r2, [r3, #0]
 800ad88:	4bd6      	ldr	r3, [pc, #856]	@ (800b0e4 <muestreo+0x3ac>)
 800ad8a:	881b      	ldrh	r3, [r3, #0]
 800ad8c:	18d3      	adds	r3, r2, r3
 800ad8e:	b29a      	uxth	r2, r3
 800ad90:	4bd5      	ldr	r3, [pc, #852]	@ (800b0e8 <muestreo+0x3b0>)
 800ad92:	801a      	strh	r2, [r3, #0]
        											//;ADC de 10 bits, 64 muestras mximo de 1,024 (si fueran 20A)

        cnt_muestras_corrIMB++;						// inc     cnt_muestras_corrIMB    ;Han trasncurrido 64 muestras?
 800ad94:	4bd5      	ldr	r3, [pc, #852]	@ (800b0ec <muestreo+0x3b4>)
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	4bd3      	ldr	r3, [pc, #844]	@ (800b0ec <muestreo+0x3b4>)
 800ad9e:	701a      	strb	r2, [r3, #0]
		if (cnt_muestras_corrIMB != 64){			// ld      A,cnt_muestras_corrIMB  ;/
 800ada0:	4bd2      	ldr	r3, [pc, #840]	@ (800b0ec <muestreo+0x3b4>)
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	2b40      	cmp	r3, #64	@ 0x40
 800ada6:	d134      	bne.n	800ae12 <muestreo+0xda>
			goto	muestreo_00;					// cp      A,#64
		}											//	jrne    muestreo_00		          ;/
		cnt_muestras_corrIMB= 0;					// clr     cnt_muestras_corrIMB  ;64 muestras trasncurridas, limpia el contador
 800ada8:	4bd0      	ldr	r3, [pc, #832]	@ (800b0ec <muestreo+0x3b4>)
 800adaa:	2200      	movs	r2, #0
 800adac:	701a      	strb	r2, [r3, #0]
		mcorr_ponderada_1 = mcorr_ponderada_2;		//;La ltima muestra se conviente en la muestra anterior
 800adae:	4bd0      	ldr	r3, [pc, #832]	@ (800b0f0 <muestreo+0x3b8>)
 800adb0:	881a      	ldrh	r2, [r3, #0]
 800adb2:	4bd0      	ldr	r3, [pc, #832]	@ (800b0f4 <muestreo+0x3bc>)
 800adb4:	801a      	strh	r2, [r3, #0]
													//ldw     X,muestra_corrIMB     ;Realiza el promedio de las 64 muestras obtenidas
													//ld      A,#64                 ;/
													//div     X,A                   ;/
		mcorr_ponderada_2 = muestra_corrIMB/64;		//ldw     mcorr_ponderada_2,X   ;El resultado es la muestra actual
 800adb6:	4bcc      	ldr	r3, [pc, #816]	@ (800b0e8 <muestreo+0x3b0>)
 800adb8:	881b      	ldrh	r3, [r3, #0]
 800adba:	099b      	lsrs	r3, r3, #6
 800adbc:	b29a      	uxth	r2, r3
 800adbe:	4bcc      	ldr	r3, [pc, #816]	@ (800b0f0 <muestreo+0x3b8>)
 800adc0:	801a      	strh	r2, [r3, #0]
		muestra_corrIMB = 0;						//clrw    X                     ;Limpia el acumulado de las muestras
 800adc2:	4bc9      	ldr	r3, [pc, #804]	@ (800b0e8 <muestreo+0x3b0>)
 800adc4:	2200      	movs	r2, #0
 800adc6:	801a      	strh	r2, [r3, #0]
		ram_h = mcorr_ponderada_1/2;				//;Aplica factor de ponderacin de 50%
 800adc8:	4bca      	ldr	r3, [pc, #808]	@ (800b0f4 <muestreo+0x3bc>)
 800adca:	881b      	ldrh	r3, [r3, #0]
 800adcc:	085b      	lsrs	r3, r3, #1
 800adce:	b29a      	uxth	r2, r3
 800add0:	4bc4      	ldr	r3, [pc, #784]	@ (800b0e4 <muestreo+0x3ac>)
 800add2:	801a      	strh	r2, [r3, #0]
													//;a la primer muestra promediada
		STM8_16_X = mcorr_ponderada_2/2;			//;Aplica factor de ponderacin de 50%
 800add4:	4bc6      	ldr	r3, [pc, #792]	@ (800b0f0 <muestreo+0x3b8>)
 800add6:	881b      	ldrh	r3, [r3, #0]
 800add8:	085b      	lsrs	r3, r3, #1
 800adda:	b29a      	uxth	r2, r3
 800addc:	4bc6      	ldr	r3, [pc, #792]	@ (800b0f8 <muestreo+0x3c0>)
 800adde:	801a      	strh	r2, [r3, #0]
													//;a la segunda muestra promediada
		STM8_16_X = STM8_16_X + ram_h;				//;Suma las dos muestras ponderadas
 800ade0:	4bc5      	ldr	r3, [pc, #788]	@ (800b0f8 <muestreo+0x3c0>)
 800ade2:	881a      	ldrh	r2, [r3, #0]
 800ade4:	4bbf      	ldr	r3, [pc, #764]	@ (800b0e4 <muestreo+0x3ac>)
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	18d3      	adds	r3, r2, r3
 800adea:	b29a      	uxth	r2, r3
 800adec:	4bc2      	ldr	r3, [pc, #776]	@ (800b0f8 <muestreo+0x3c0>)
 800adee:	801a      	strh	r2, [r3, #0]
		//;El factor se aplica al final para no desbordar
		fact_mul = 39; 								//mov     fact_mul,#39     ;eecorrIMB_mul  ;Aplica factor, el resultado llega en X
 800adf0:	4bc2      	ldr	r3, [pc, #776]	@ (800b0fc <muestreo+0x3c4>)
 800adf2:	2227      	movs	r2, #39	@ 0x27
 800adf4:	701a      	strb	r2, [r3, #0]
		fact_div = 2;								//mov     fact_div,#2      ;eecorrIMB_div  ;/
 800adf6:	4bc2      	ldr	r3, [pc, #776]	@ (800b100 <muestreo+0x3c8>)
 800adf8:	2202      	movs	r2, #2
 800adfa:	701a      	strb	r2, [r3, #0]
		aplica_factor();							//call    aplica_factor         ;Aplica el factor a la muestra adquirida
 800adfc:	f7fc fb7e 	bl	80074fc <aplica_factor>
		corriente_IMB = STM8_16_X;					//ldw     corriente_IMB,X       ;Almacena el resultado en la variable correspondiente
 800ae00:	4bbd      	ldr	r3, [pc, #756]	@ (800b0f8 <muestreo+0x3c0>)
 800ae02:	881a      	ldrh	r2, [r3, #0]
 800ae04:	4bbf      	ldr	r3, [pc, #764]	@ (800b104 <muestreo+0x3cc>)
 800ae06:	801a      	strh	r2, [r3, #0]
 800ae08:	e004      	b.n	800ae14 <muestreo+0xdc>
				goto	muestreo_00;
 800ae0a:	46c0      	nop			@ (mov r8, r8)
 800ae0c:	e002      	b.n	800ae14 <muestreo+0xdc>
			goto	muestreo_00;			//jrne    muestreo_00
 800ae0e:	46c0      	nop			@ (mov r8, r8)
 800ae10:	e000      	b.n	800ae14 <muestreo+0xdc>
			goto	muestreo_00;					// cp      A,#64
 800ae12:	46c0      	nop			@ (mov r8, r8)

muestreo_00:
		//ldw     X,#t_filtro_flanco;
		decwreg(&t_filtro_flanco);	//call    decwreg;        / Agota el tiempo para filtrar cruces por cero
 800ae14:	4bbc      	ldr	r3, [pc, #752]	@ (800b108 <muestreo+0x3d0>)
 800ae16:	0018      	movs	r0, r3
 800ae18:	f7fc fbfd 	bl	8007616 <decwreg>

		cnt_veces_muestreo++; //inc cnt_veces_muestreo/// A,cnt_veces_muestreo
 800ae1c:	4bbb      	ldr	r3, [pc, #748]	@ (800b10c <muestreo+0x3d4>)
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	3301      	adds	r3, #1
 800ae22:	b2da      	uxtb	r2, r3
 800ae24:	4bb9      	ldr	r3, [pc, #740]	@ (800b10c <muestreo+0x3d4>)
 800ae26:	701a      	strb	r2, [r3, #0]
		if(cnt_veces_muestreo <= 200){ 		// 200){ //cp  A,#200
 800ae28:	4bb8      	ldr	r3, [pc, #736]	@ (800b10c <muestreo+0x3d4>)
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	2bc8      	cmp	r3, #200	@ 0xc8
 800ae2e:	d800      	bhi.n	800ae32 <muestreo+0xfa>
 800ae30:	e1cc      	b.n	800b1cc <muestreo+0x494>
			goto alterna_presente;			//jrule   alterna_presente      ;Hay alterna presente
		}
	    cnt_veces_muestreo = 0;  //clr cnt_veces_muestreo
 800ae32:	4bb6      	ldr	r3, [pc, #728]	@ (800b10c <muestreo+0x3d4>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	701a      	strb	r2, [r3, #0]
	    cruze_por_cero[0] = 1;		//bset    cruze_por_cero,#0
 800ae38:	4bb5      	ldr	r3, [pc, #724]	@ (800b110 <muestreo+0x3d8>)
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	701a      	strb	r2, [r3, #0]
//        }
//	  	flagsLogger2 [2] = 1;//bset	flagsLogger2,#2
//	  	goto error_muestreo; //jp error_muestreo

//batOFF_OK:
	    flagsLogger2 [0] = 1; //bset	flagsLogger2,#0; /indica un fallo de energa
 800ae3e:	4bb5      	ldr	r3, [pc, #724]	@ (800b114 <muestreo+0x3dc>)
 800ae40:	2201      	movs	r2, #1
 800ae42:	701a      	strb	r2, [r3, #0]

// ;-------------------------------------------------------------------------------
// ;RM_20240816 Evita grabados y HALT si no se ha calibrado el control


	    if(reef_voltaje == 0x3C){
 800ae44:	4bb4      	ldr	r3, [pc, #720]	@ (800b118 <muestreo+0x3e0>)
 800ae46:	781b      	ldrb	r3, [r3, #0]
 800ae48:	2b3c      	cmp	r3, #60	@ 0x3c
 800ae4a:	d000      	beq.n	800ae4e <muestreo+0x116>
 800ae4c:	e244      	b.n	800b2d8 <muestreo+0x5a0>
			goto grabadoEmergencia_00; //		jreq    grabadoEmergencia_00         ;
 800ae4e:	46c0      	nop			@ (mov r8, r8)
		goto error_muestreo;							//jp      error_muestreo

//;-------------------------------------------------------------------------------
grabadoEmergencia_00:
				//;------------ Grabado de emergencia por fallo de energa
		if(edorefri >= 2){					// ya pas por indica o autoprueba ?
 800ae50:	4bb2      	ldr	r3, [pc, #712]	@ (800b11c <muestreo+0x3e4>)
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d800      	bhi.n	800ae5a <muestreo+0x122>
 800ae58:	e09b      	b.n	800af92 <muestreo+0x25a>
			goto grabadoEmergencia; 		// s, continua
 800ae5a:	46c0      	nop			@ (mov r8, r8)


grabadoEmergencia:
		//;primero guarda lo que aun hay en el buffer .

		cntBlockFlash = cntBlockDATA;//mov		cntBlockFlash,cntBlockDATA;
 800ae5c:	4bb0      	ldr	r3, [pc, #704]	@ (800b120 <muestreo+0x3e8>)
 800ae5e:	781a      	ldrb	r2, [r3, #0]
 800ae60:	4bb0      	ldr	r3, [pc, #704]	@ (800b124 <muestreo+0x3ec>)
 800ae62:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA; //mov	cntByteBlock,cntByteBlockDATA
 800ae64:	4bb0      	ldr	r3, [pc, #704]	@ (800b128 <muestreo+0x3f0>)
 800ae66:	781a      	ldrb	r2, [r3, #0]
 800ae68:	4bb0      	ldr	r3, [pc, #704]	@ (800b12c <muestreo+0x3f4>)
 800ae6a:	701a      	strb	r2, [r3, #0]
		//ldw		X,#data_buffer
		//ldw		dirBuffer,X
		dirBuffer = &data_buffer[0]; //--------------------
 800ae6c:	4bb0      	ldr	r3, [pc, #704]	@ (800b130 <muestreo+0x3f8>)
 800ae6e:	4ab1      	ldr	r2, [pc, #708]	@ (800b134 <muestreo+0x3fc>)
 800ae70:	601a      	str	r2, [r3, #0]
		//ldw		X,#dataLogger
		//ldw		dirLogger,X
		dirLogger = &dataLogger[0];// ------------------------
 800ae72:	4bb1      	ldr	r3, [pc, #708]	@ (800b138 <muestreo+0x400>)
 800ae74:	4ab1      	ldr	r2, [pc, #708]	@ (800b13c <muestreo+0x404>)
 800ae76:	601a      	str	r2, [r3, #0]
//	    dirBuffer = dirBuffer + 126; //addw	X,resulh
        //ld		A,cntByteBlock

		// Se agrega este parche debido a la naturaleza de la memoria
		// CGM 23/04/2025
		if(cntByteBlock == 0){
 800ae78:	4bac      	ldr	r3, [pc, #688]	@ (800b12c <muestreo+0x3f4>)
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d105      	bne.n	800ae8c <muestreo+0x154>
			dirBuffer[126] = 0xFF;	//ld		(X),A ---------?
 800ae80:	4bab      	ldr	r3, [pc, #684]	@ (800b130 <muestreo+0x3f8>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	337e      	adds	r3, #126	@ 0x7e
 800ae86:	22ff      	movs	r2, #255	@ 0xff
 800ae88:	701a      	strb	r2, [r3, #0]
 800ae8a:	e005      	b.n	800ae98 <muestreo+0x160>
		}
		else{
			dirBuffer[126] = cntByteBlock;	//ld		(X),A ---------?
 800ae8c:	4ba8      	ldr	r3, [pc, #672]	@ (800b130 <muestreo+0x3f8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	337e      	adds	r3, #126	@ 0x7e
 800ae92:	4aa6      	ldr	r2, [pc, #664]	@ (800b12c <muestreo+0x3f4>)
 800ae94:	7812      	ldrb	r2, [r2, #0]
 800ae96:	701a      	strb	r2, [r3, #0]
		}



		//;---- Graba buffer en bloque de flash
	    ProgMemCode = 0xAA; //mov ProgMemCode,#$AA;
 800ae98:	4ba9      	ldr	r3, [pc, #676]	@ (800b140 <muestreo+0x408>)
 800ae9a:	22aa      	movs	r2, #170	@ 0xaa
 800ae9c:	701a      	strb	r2, [r3, #0]
	                   //ld    A,cntBlockFlash;
	                   //ldw		X,#128;
	    			   //mul		X,A; -----------------?
	    			   //addw	X,dirLogger;--------------?
//	    dirPointer = dirLogger + (128 * cntBlockFlash);//LDW dirPointer,X
	    dirPointer = &dirLogger[128*cntBlockFlash];
 800ae9e:	4ba6      	ldr	r3, [pc, #664]	@ (800b138 <muestreo+0x400>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	4aa0      	ldr	r2, [pc, #640]	@ (800b124 <muestreo+0x3ec>)
 800aea4:	7812      	ldrb	r2, [r2, #0]
 800aea6:	01d2      	lsls	r2, r2, #7
 800aea8:	189a      	adds	r2, r3, r2
 800aeaa:	4ba6      	ldr	r3, [pc, #664]	@ (800b144 <muestreo+0x40c>)
 800aeac:	601a      	str	r2, [r3, #0]
	    // cntBlockFlash = dirBuffer;//LDW X,dirBuffer;
	    dataPointer = &dirBuffer[0];//LDW dataPointer,X
 800aeae:	4ba0      	ldr	r3, [pc, #640]	@ (800b130 <muestreo+0x3f8>)
 800aeb0:	681a      	ldr	r2, [r3, #0]
 800aeb2:	4ba5      	ldr	r3, [pc, #660]	@ (800b148 <muestreo+0x410>)
 800aeb4:	601a      	str	r2, [r3, #0]

	    dirBufferPage = &bufferPageDATA[0];
 800aeb6:	4ba5      	ldr	r3, [pc, #660]	@ (800b14c <muestreo+0x414>)
 800aeb8:	4aa5      	ldr	r2, [pc, #660]	@ (800b150 <muestreo+0x418>)
 800aeba:	601a      	str	r2, [r3, #0]

	    grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 800aebc:	4ba1      	ldr	r3, [pc, #644]	@ (800b144 <muestreo+0x40c>)
 800aebe:	681a      	ldr	r2, [r3, #0]
 800aec0:	4ba2      	ldr	r3, [pc, #648]	@ (800b14c <muestreo+0x414>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	0019      	movs	r1, r3
 800aec6:	0010      	movs	r0, r2
 800aec8:	f7fc fd2e 	bl	8007928 <grabadoLoggerBloquesCompletos>

	    GRABA_BLOCK();			//call GRABA_BLOCK
 800aecc:	f7fc fb8a 	bl	80075e4 <GRABA_BLOCK>



	//---------------------------------------------------------------------------------------------
	    // ldw		X,cntRegDATA
	    cntReg = cntRegDATA;//ldw cntReg,X
 800aed0:	4ba0      	ldr	r3, [pc, #640]	@ (800b154 <muestreo+0x41c>)
 800aed2:	881a      	ldrh	r2, [r3, #0]
 800aed4:	4ba0      	ldr	r3, [pc, #640]	@ (800b158 <muestreo+0x420>)
 800aed6:	801a      	strh	r2, [r3, #0]
	    // ldw X,#eeCntRegDATA
	    cntRegPNT = &eeCntRegDATA;//ldw cntRegPNT,X
 800aed8:	4ba0      	ldr	r3, [pc, #640]	@ (800b15c <muestreo+0x424>)
 800aeda:	4aa1      	ldr	r2, [pc, #644]	@ (800b160 <muestreo+0x428>)
 800aedc:	601a      	str	r2, [r3, #0]
	    // call save_cntReg
	    save_cntReg();
 800aede:	f7fc f8f7 	bl	80070d0 <save_cntReg>

	    //;primero guarda lo que aun hay en el buffer .
	    cntBlockFlash = cntBlockEVENT;//mov	cntBlockFlash,cntBlockEVENT
 800aee2:	4ba0      	ldr	r3, [pc, #640]	@ (800b164 <muestreo+0x42c>)
 800aee4:	781a      	ldrb	r2, [r3, #0]
 800aee6:	4b8f      	ldr	r3, [pc, #572]	@ (800b124 <muestreo+0x3ec>)
 800aee8:	701a      	strb	r2, [r3, #0]
	    cntByteBlock = cntByteBlockEVENT;//mov cntByteBlock,cntByteBlockEVENT
 800aeea:	4b9f      	ldr	r3, [pc, #636]	@ (800b168 <muestreo+0x430>)
 800aeec:	781a      	ldrb	r2, [r3, #0]
 800aeee:	4b8f      	ldr	r3, [pc, #572]	@ (800b12c <muestreo+0x3f4>)
 800aef0:	701a      	strb	r2, [r3, #0]
	    //ldw X,#event_buffer
	    //ldw dirBuffer,X
	    dirBuffer = &event_buffer[0];
 800aef2:	4b8f      	ldr	r3, [pc, #572]	@ (800b130 <muestreo+0x3f8>)
 800aef4:	4a9d      	ldr	r2, [pc, #628]	@ (800b16c <muestreo+0x434>)
 800aef6:	601a      	str	r2, [r3, #0]
	    //ldw X,#eventLogger
	    //ldw dirLogger,X
	    dirLogger = &eventLogger[0];
 800aef8:	4b8f      	ldr	r3, [pc, #572]	@ (800b138 <muestreo+0x400>)
 800aefa:	4a9d      	ldr	r2, [pc, #628]	@ (800b170 <muestreo+0x438>)
 800aefc:	601a      	str	r2, [r3, #0]
//	    point_X = dirBuffer + 126; //addw	X,resulh
	    //ld		A,cntByteBlock
//	    *point_X = cntByteBlock;//ld (X),A ----------------?
	    // Se agrega este parche debido a la naturaleza de la memoria
	    // CGM 23/04/2025
	    if(cntByteBlock == 0){
 800aefe:	4b8b      	ldr	r3, [pc, #556]	@ (800b12c <muestreo+0x3f4>)
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d105      	bne.n	800af12 <muestreo+0x1da>
	    	dirBuffer[126] = 0xFF;	//ld		(X),A ---------?
 800af06:	4b8a      	ldr	r3, [pc, #552]	@ (800b130 <muestreo+0x3f8>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	337e      	adds	r3, #126	@ 0x7e
 800af0c:	22ff      	movs	r2, #255	@ 0xff
 800af0e:	701a      	strb	r2, [r3, #0]
 800af10:	e005      	b.n	800af1e <muestreo+0x1e6>
	    }
	    else{
	    	dirBuffer[126] = cntByteBlock;	//ld		(X),A ---------?
 800af12:	4b87      	ldr	r3, [pc, #540]	@ (800b130 <muestreo+0x3f8>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	337e      	adds	r3, #126	@ 0x7e
 800af18:	4a84      	ldr	r2, [pc, #528]	@ (800b12c <muestreo+0x3f4>)
 800af1a:	7812      	ldrb	r2, [r2, #0]
 800af1c:	701a      	strb	r2, [r3, #0]
	    }

	    //;---- Graba buffer en bloque de flash
	    ProgMemCode = 0xAA; //mov		ProgMemCode,#$AA;
 800af1e:	4b88      	ldr	r3, [pc, #544]	@ (800b140 <muestreo+0x408>)
 800af20:	22aa      	movs	r2, #170	@ 0xaa
 800af22:	701a      	strb	r2, [r3, #0]
	    //ldw		X,#128;
	    //;//mul		X,A;
	    //addw	X,dirLogger; ------------------?
	    //LDW		dirPointer,X
	    //LDW		X,dirBuffer;
	    dirPointer = &dirLogger[128 * cntBlockFlash]; // -----------------------------------?
 800af24:	4b84      	ldr	r3, [pc, #528]	@ (800b138 <muestreo+0x400>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a7e      	ldr	r2, [pc, #504]	@ (800b124 <muestreo+0x3ec>)
 800af2a:	7812      	ldrb	r2, [r2, #0]
 800af2c:	01d2      	lsls	r2, r2, #7
 800af2e:	189a      	adds	r2, r3, r2
 800af30:	4b84      	ldr	r3, [pc, #528]	@ (800b144 <muestreo+0x40c>)
 800af32:	601a      	str	r2, [r3, #0]
	    //LDW		dataPointer,X
	    dataPointer = &dirBuffer[0];//------------------------------------?
 800af34:	4b7e      	ldr	r3, [pc, #504]	@ (800b130 <muestreo+0x3f8>)
 800af36:	681a      	ldr	r2, [r3, #0]
 800af38:	4b83      	ldr	r3, [pc, #524]	@ (800b148 <muestreo+0x410>)
 800af3a:	601a      	str	r2, [r3, #0]

	    dirBufferPage = &bufferPageEVENT[0];
 800af3c:	4b83      	ldr	r3, [pc, #524]	@ (800b14c <muestreo+0x414>)
 800af3e:	4a8d      	ldr	r2, [pc, #564]	@ (800b174 <muestreo+0x43c>)
 800af40:	601a      	str	r2, [r3, #0]

	    grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 800af42:	4b80      	ldr	r3, [pc, #512]	@ (800b144 <muestreo+0x40c>)
 800af44:	681a      	ldr	r2, [r3, #0]
 800af46:	4b81      	ldr	r3, [pc, #516]	@ (800b14c <muestreo+0x414>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	0019      	movs	r1, r3
 800af4c:	0010      	movs	r0, r2
 800af4e:	f7fc fceb 	bl	8007928 <grabadoLoggerBloquesCompletos>

	    GRABA_BLOCK();//call GRABA_BLOCK
 800af52:	f7fc fb47 	bl	80075e4 <GRABA_BLOCK>

	    //ldw		X,cntRegEVENT
	    //ldw		cntReg,X
	    cntReg = cntRegEVENT;
 800af56:	4b88      	ldr	r3, [pc, #544]	@ (800b178 <muestreo+0x440>)
 800af58:	881a      	ldrh	r2, [r3, #0]
 800af5a:	4b7f      	ldr	r3, [pc, #508]	@ (800b158 <muestreo+0x420>)
 800af5c:	801a      	strh	r2, [r3, #0]
	    //ldw		X,#eeCntRegEVENT
	    //ldw		cntRegPNT,X
	    cntRegPNT = &eeCntRegEVENT;
 800af5e:	4b7f      	ldr	r3, [pc, #508]	@ (800b15c <muestreo+0x424>)
 800af60:	4a86      	ldr	r2, [pc, #536]	@ (800b17c <muestreo+0x444>)
 800af62:	601a      	str	r2, [r3, #0]
	    save_cntReg();		//call	save_cntReg
 800af64:	f7fc f8b4 	bl	80070d0 <save_cntReg>
	    save_timeUNIX();	//call	save_timeUNIX
 800af68:	f7fc f8c4 	bl	80070f4 <save_timeUNIX>

	    for(uint8_t i=0; i<8; i++)
 800af6c:	1dbb      	adds	r3, r7, #6
 800af6e:	2200      	movs	r2, #0
 800af70:	701a      	strb	r2, [r3, #0]
 800af72:	e009      	b.n	800af88 <muestreo+0x250>
	    	flagsEvent[i] = 0;
 800af74:	1dbb      	adds	r3, r7, #6
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	4a81      	ldr	r2, [pc, #516]	@ (800b180 <muestreo+0x448>)
 800af7a:	2100      	movs	r1, #0
 800af7c:	54d1      	strb	r1, [r2, r3]
	    for(uint8_t i=0; i<8; i++)
 800af7e:	1dbb      	adds	r3, r7, #6
 800af80:	781a      	ldrb	r2, [r3, #0]
 800af82:	1dbb      	adds	r3, r7, #6
 800af84:	3201      	adds	r2, #1
 800af86:	701a      	strb	r2, [r3, #0]
 800af88:	1dbb      	adds	r3, r7, #6
 800af8a:	781b      	ldrb	r3, [r3, #0]
 800af8c:	2b07      	cmp	r3, #7
 800af8e:	d9f1      	bls.n	800af74 <muestreo+0x23c>


grabadoEmergenciaFin:
 800af90:	e000      	b.n	800af94 <muestreo+0x25c>
		goto grabadoEmergenciaFin;			//jp		grabadoEmergenciaFin;							/ no, espera
 800af92:	46c0      	nop			@ (mov r8, r8)
    // Deshabilitacion de Perifericos Necesarios para Bajo Consumo JTA

	GPIOA->MODER |= 0x3FFFFFFF;
 800af94:	23a0      	movs	r3, #160	@ 0xa0
 800af96:	05db      	lsls	r3, r3, #23
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	23a0      	movs	r3, #160	@ 0xa0
 800af9c:	05db      	lsls	r3, r3, #23
 800af9e:	4979      	ldr	r1, [pc, #484]	@ (800b184 <muestreo+0x44c>)
 800afa0:	430a      	orrs	r2, r1
 800afa2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= 0xFFFFFFFF;
 800afa4:	4b78      	ldr	r3, [pc, #480]	@ (800b188 <muestreo+0x450>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4b77      	ldr	r3, [pc, #476]	@ (800b188 <muestreo+0x450>)
 800afaa:	2201      	movs	r2, #1
 800afac:	4252      	negs	r2, r2
 800afae:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= 0xFFFFFFFF;					//Puertos Colocados en analogico menos GPIOA15 que es la interrupcion para salir de bajo consumo
 800afb0:	4b76      	ldr	r3, [pc, #472]	@ (800b18c <muestreo+0x454>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4b75      	ldr	r3, [pc, #468]	@ (800b18c <muestreo+0x454>)
 800afb6:	2201      	movs	r2, #1
 800afb8:	4252      	negs	r2, r2
 800afba:	601a      	str	r2, [r3, #0]
	GPIOD->MODER |= 0xFFFFFFFF;
 800afbc:	4b74      	ldr	r3, [pc, #464]	@ (800b190 <muestreo+0x458>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4b73      	ldr	r3, [pc, #460]	@ (800b190 <muestreo+0x458>)
 800afc2:	2201      	movs	r2, #1
 800afc4:	4252      	negs	r2, r2
 800afc6:	601a      	str	r2, [r3, #0]
	GPIOE->MODER |= 0xFFFFFFFF;
 800afc8:	4b72      	ldr	r3, [pc, #456]	@ (800b194 <muestreo+0x45c>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4b71      	ldr	r3, [pc, #452]	@ (800b194 <muestreo+0x45c>)
 800afce:	2201      	movs	r2, #1
 800afd0:	4252      	negs	r2, r2
 800afd2:	601a      	str	r2, [r3, #0]
	GPIOF->MODER |= 0xFFFFFFFF;
 800afd4:	4b70      	ldr	r3, [pc, #448]	@ (800b198 <muestreo+0x460>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4b6f      	ldr	r3, [pc, #444]	@ (800b198 <muestreo+0x460>)
 800afda:	2201      	movs	r2, #1
 800afdc:	4252      	negs	r2, r2
 800afde:	601a      	str	r2, [r3, #0]

	__HAL_RCC_GPIOB_CLK_DISABLE();
 800afe0:	4b6e      	ldr	r3, [pc, #440]	@ (800b19c <muestreo+0x464>)
 800afe2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afe4:	4b6d      	ldr	r3, [pc, #436]	@ (800b19c <muestreo+0x464>)
 800afe6:	2102      	movs	r1, #2
 800afe8:	438a      	bics	r2, r1
 800afea:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 800afec:	4b6b      	ldr	r3, [pc, #428]	@ (800b19c <muestreo+0x464>)
 800afee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aff0:	4b6a      	ldr	r3, [pc, #424]	@ (800b19c <muestreo+0x464>)
 800aff2:	2108      	movs	r1, #8
 800aff4:	438a      	bics	r2, r1
 800aff6:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOE_CLK_DISABLE();				//Deshabilitacion de CLK para puertos
 800aff8:	4b68      	ldr	r3, [pc, #416]	@ (800b19c <muestreo+0x464>)
 800affa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800affc:	4b67      	ldr	r3, [pc, #412]	@ (800b19c <muestreo+0x464>)
 800affe:	2110      	movs	r1, #16
 800b000:	438a      	bics	r2, r1
 800b002:	64da      	str	r2, [r3, #76]	@ 0x4c
	__HAL_RCC_GPIOF_CLK_DISABLE();
 800b004:	4b65      	ldr	r3, [pc, #404]	@ (800b19c <muestreo+0x464>)
 800b006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b008:	4b64      	ldr	r3, [pc, #400]	@ (800b19c <muestreo+0x464>)
 800b00a:	2120      	movs	r1, #32
 800b00c:	438a      	bics	r2, r1
 800b00e:	64da      	str	r2, [r3, #76]	@ 0x4c

	while(HAL_I2C_DeInit(&hi2c1) != HAL_OK);   //Deshabilitacion de perifericos por medio de funcion DEInit
 800b010:	46c0      	nop			@ (mov r8, r8)
 800b012:	4b63      	ldr	r3, [pc, #396]	@ (800b1a0 <muestreo+0x468>)
 800b014:	0018      	movs	r0, r3
 800b016:	f008 fcbd 	bl	8013994 <HAL_I2C_DeInit>
 800b01a:	1e03      	subs	r3, r0, #0
 800b01c:	d1f9      	bne.n	800b012 <muestreo+0x2da>
	while(HAL_UART_DeInit(&huart2) != HAL_OK);
 800b01e:	46c0      	nop			@ (mov r8, r8)
 800b020:	4b60      	ldr	r3, [pc, #384]	@ (800b1a4 <muestreo+0x46c>)
 800b022:	0018      	movs	r0, r3
 800b024:	f00e f9c8 	bl	80193b8 <HAL_UART_DeInit>
 800b028:	1e03      	subs	r3, r0, #0
 800b02a:	d1f9      	bne.n	800b020 <muestreo+0x2e8>
	while(HAL_UART_DeInit(&huart4) != HAL_OK);
 800b02c:	46c0      	nop			@ (mov r8, r8)
 800b02e:	4b5e      	ldr	r3, [pc, #376]	@ (800b1a8 <muestreo+0x470>)
 800b030:	0018      	movs	r0, r3
 800b032:	f00e f9c1 	bl	80193b8 <HAL_UART_DeInit>
 800b036:	1e03      	subs	r3, r0, #0
 800b038:	d1f9      	bne.n	800b02e <muestreo+0x2f6>
	//while(HAL_ADC_DeInit(&hadc1) != HAL_OK); //HAL DEInit ADC
	ADC_Deinit_Func();						   //Deinicializacion de ADC por medio de acceso directo a registros
 800b03a:	f000 f9a3 	bl	800b384 <ADC_Deinit_Func>

	__HAL_RCC_DMA1_CLK_DISABLE();              //Deshabilitacion de CLK para DMA1
 800b03e:	4b57      	ldr	r3, [pc, #348]	@ (800b19c <muestreo+0x464>)
 800b040:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b042:	4b56      	ldr	r3, [pc, #344]	@ (800b19c <muestreo+0x464>)
 800b044:	2101      	movs	r1, #1
 800b046:	438a      	bics	r2, r1
 800b048:	649a      	str	r2, [r3, #72]	@ 0x48

	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);         //Habilitacion de interrupcion por medio de PIN PA15
 800b04a:	2007      	movs	r0, #7
 800b04c:	f007 fb3b 	bl	80126c6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_DisableIRQ(DMA1_Channel2_3_IRQn); //Deshabilitacion de interrupciones DMA1
 800b050:	200a      	movs	r0, #10
 800b052:	f007 fb48 	bl	80126e6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn);
 800b056:	200b      	movs	r0, #11
 800b058:	f007 fb45 	bl	80126e6 <HAL_NVIC_DisableIRQ>

	HAL_SuspendTick();                         //Suspencion tickSys HAL
 800b05c:	f007 fa34 	bl	80124c8 <HAL_SuspendTick>

	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI); //Entada de modo de bajo consumo STOP2, tener en cuenta en configuration bits para freeze de WatchDOg
 800b060:	2001      	movs	r0, #1
 800b062:	f00a fe4f 	bl	8015d04 <HAL_PWREx_EnterSTOP2Mode>

	HAL_ResumeTick();							//Regreso de Bajo consumo por medio de corriente Alterna, reestablecimiento de Systick
 800b066:	f007 fa3d 	bl	80124e4 <HAL_ResumeTick>

	HAL_IWDG_Refresh(&hiwdg);                   //Clear Watch
 800b06a:	4b50      	ldr	r3, [pc, #320]	@ (800b1ac <muestreo+0x474>)
 800b06c:	0018      	movs	r0, r3
 800b06e:	f00a fdbf 	bl	8015bf0 <HAL_IWDG_Refresh>
	reconfigura_perif();						//Reconfiguracion de perifericos necesarios
 800b072:	f7fe fcd3 	bl	8009a1c <reconfigura_perif>

	cnt_veces_muestreo_2 = 0;
 800b076:	4b4e      	ldr	r3, [pc, #312]	@ (800b1b0 <muestreo+0x478>)
 800b078:	2200      	movs	r2, #0
 800b07a:	601a      	str	r2, [r3, #0]

	flagsEvent[3] = 1;
 800b07c:	4b40      	ldr	r3, [pc, #256]	@ (800b180 <muestreo+0x448>)
 800b07e:	2201      	movs	r2, #1
 800b080:	70da      	strb	r2, [r3, #3]
	retPowerOn = 10;
 800b082:	4b4c      	ldr	r3, [pc, #304]	@ (800b1b4 <muestreo+0x47c>)
 800b084:	220a      	movs	r2, #10
 800b086:	701a      	strb	r2, [r3, #0]
	edorefri = 0;
 800b088:	4b24      	ldr	r3, [pc, #144]	@ (800b11c <muestreo+0x3e4>)
 800b08a:	2200      	movs	r2, #0
 800b08c:	701a      	strb	r2, [r3, #0]
	cntblkh = 0;
 800b08e:	4b4a      	ldr	r3, [pc, #296]	@ (800b1b8 <muestreo+0x480>)
 800b090:	2200      	movs	r2, #0
 800b092:	801a      	strh	r2, [r3, #0]
	flagsa[7] = 1;// flagsa = 0x81;
 800b094:	4b49      	ldr	r3, [pc, #292]	@ (800b1bc <muestreo+0x484>)
 800b096:	2201      	movs	r2, #1
 800b098:	71da      	strb	r2, [r3, #7]
	flagsa[0] = 1;
 800b09a:	4b48      	ldr	r3, [pc, #288]	@ (800b1bc <muestreo+0x484>)
 800b09c:	2201      	movs	r2, #1
 800b09e:	701a      	strb	r2, [r3, #0]
	cntseg = 0;
 800b0a0:	4b47      	ldr	r3, [pc, #284]	@ (800b1c0 <muestreo+0x488>)
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	701a      	strb	r2, [r3, #0]

	timeRstBLE = 1;     // Reinicio de maquina de Estados
 800b0a6:	4b47      	ldr	r3, [pc, #284]	@ (800b1c4 <muestreo+0x48c>)
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	701a      	strb	r2, [r3, #0]

	for(uint8_t k=0; k<8; k++)
 800b0ac:	1dfb      	adds	r3, r7, #7
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	701a      	strb	r2, [r3, #0]
 800b0b2:	e009      	b.n	800b0c8 <muestreo+0x390>
		flagsBattery[k] = 0;
 800b0b4:	1dfb      	adds	r3, r7, #7
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	4a43      	ldr	r2, [pc, #268]	@ (800b1c8 <muestreo+0x490>)
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	54d1      	strb	r1, [r2, r3]
	for(uint8_t k=0; k<8; k++)
 800b0be:	1dfb      	adds	r3, r7, #7
 800b0c0:	781a      	ldrb	r2, [r3, #0]
 800b0c2:	1dfb      	adds	r3, r7, #7
 800b0c4:	3201      	adds	r2, #1
 800b0c6:	701a      	strb	r2, [r3, #0]
 800b0c8:	1dfb      	adds	r3, r7, #7
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	2b07      	cmp	r3, #7
 800b0ce:	d9f1      	bls.n	800b0b4 <muestreo+0x37c>
		//;Apaga Perifericos RGM_07-AGO-2023
ibus_ocupado_halt:
 800b0d0:	46c0      	nop			@ (mov r8, r8)


DoSleep:

	goto error_muestreo;//jp error_muestreo
 800b0d2:	e106      	b.n	800b2e2 <muestreo+0x5aa>
 800b0d4:	20000cb4 	.word	0x20000cb4
 800b0d8:	20000b57 	.word	0x20000b57
 800b0dc:	40012400 	.word	0x40012400
 800b0e0:	20000b7c 	.word	0x20000b7c
 800b0e4:	20000b54 	.word	0x20000b54
 800b0e8:	20000b5a 	.word	0x20000b5a
 800b0ec:	20000b58 	.word	0x20000b58
 800b0f0:	20000b5c 	.word	0x20000b5c
 800b0f4:	20000b5e 	.word	0x20000b5e
 800b0f8:	200008d6 	.word	0x200008d6
 800b0fc:	20000b1f 	.word	0x20000b1f
 800b100:	20000b20 	.word	0x20000b20
 800b104:	20000b60 	.word	0x20000b60
 800b108:	200021bc 	.word	0x200021bc
 800b10c:	20000b56 	.word	0x20000b56
 800b110:	20000c78 	.word	0x20000c78
 800b114:	20002038 	.word	0x20002038
 800b118:	20000d34 	.word	0x20000d34
 800b11c:	20000bb4 	.word	0x20000bb4
 800b120:	20000e61 	.word	0x20000e61
 800b124:	20000e4e 	.word	0x20000e4e
 800b128:	20000e60 	.word	0x20000e60
 800b12c:	20000e4f 	.word	0x20000e4f
 800b130:	20000e58 	.word	0x20000e58
 800b134:	20000d40 	.word	0x20000d40
 800b138:	20000e54 	.word	0x20000e54
 800b13c:	0803c000 	.word	0x0803c000
 800b140:	20000e40 	.word	0x20000e40
 800b144:	20000e44 	.word	0x20000e44
 800b148:	20000e48 	.word	0x20000e48
 800b14c:	20001e68 	.word	0x20001e68
 800b150:	20000e68 	.word	0x20000e68
 800b154:	200020f2 	.word	0x200020f2
 800b158:	200020f6 	.word	0x200020f6
 800b15c:	200020f8 	.word	0x200020f8
 800b160:	0803f810 	.word	0x0803f810
 800b164:	20000e63 	.word	0x20000e63
 800b168:	20000e62 	.word	0x20000e62
 800b16c:	20000dc0 	.word	0x20000dc0
 800b170:	08037000 	.word	0x08037000
 800b174:	20001668 	.word	0x20001668
 800b178:	200020f4 	.word	0x200020f4
 800b17c:	0803f812 	.word	0x0803f812
 800b180:	20001f84 	.word	0x20001f84
 800b184:	3fffffff 	.word	0x3fffffff
 800b188:	50000400 	.word	0x50000400
 800b18c:	50000800 	.word	0x50000800
 800b190:	50000c00 	.word	0x50000c00
 800b194:	50001000 	.word	0x50001000
 800b198:	50001400 	.word	0x50001400
 800b19c:	40021000 	.word	0x40021000
 800b1a0:	200003f0 	.word	0x200003f0
 800b1a4:	2000062c 	.word	0x2000062c
 800b1a8:	200006c0 	.word	0x200006c0
 800b1ac:	20000504 	.word	0x20000504
 800b1b0:	200021f0 	.word	0x200021f0
 800b1b4:	2000215a 	.word	0x2000215a
 800b1b8:	20000b68 	.word	0x20000b68
 800b1bc:	20000b94 	.word	0x20000b94
 800b1c0:	20000b66 	.word	0x20000b66
 800b1c4:	20001fa5 	.word	0x20001fa5
 800b1c8:	20002170 	.word	0x20002170
			goto alterna_presente;			//jrule   alterna_presente      ;Hay alterna presente
 800b1cc:	46c0      	nop			@ (mov r8, r8)
//;===============================================================================
//;El control tiene voltaje de alimentacin de CA presente, se pueden realizar
//;mediciones de voltaje y corriente.

alterna_presente:
		if(t_filtro_flanco != 0){		//	ld      A,t_filtro_flanco       ;FILTRO DE TIEMPO PARA DETECIN DE FLANCO DE BAJADA
 800b1ce:	4b55      	ldr	r3, [pc, #340]	@ (800b324 <muestreo+0x5ec>)
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d121      	bne.n	800b21a <muestreo+0x4e2>
			goto	muestra_0;				// 	jrne    muestra_0               ;continua muestreando antes de detectar FLANCOS
		}
		detecta_flanco();			//call    detecta_flanco        //;Se detecto un flanco de bajada?
 800b1d6:	f7fc f8b9 	bl	800734c <detecta_flanco>
		if(!s_reloj[2]){			//btjf    s_reloj,#2,muestra_0  ;NO, Continua muestreando
 800b1da:	4b53      	ldr	r3, [pc, #332]	@ (800b328 <muestreo+0x5f0>)
 800b1dc:	789b      	ldrb	r3, [r3, #2]
 800b1de:	2201      	movs	r2, #1
 800b1e0:	4053      	eors	r3, r2
 800b1e2:	b2db      	uxtb	r3, r3
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d11a      	bne.n	800b21e <muestreo+0x4e6>
			goto muestra_0;
		}
		t_filtro_flanco = 63;		//mov     t_filtro_flanco,#63   ;VENTANA DE 15.75ms - 16.66ms / .250us = 66.64 SE PIERDEN CICLOS
 800b1e8:	4b4e      	ldr	r3, [pc, #312]	@ (800b324 <muestreo+0x5ec>)
 800b1ea:	223f      	movs	r2, #63	@ 0x3f
 800b1ec:	701a      	strb	r2, [r3, #0]
		cnt_veces_muestreo = 0;		//clr     cnt_veces_muestreo
 800b1ee:	4b4f      	ldr	r3, [pc, #316]	@ (800b32c <muestreo+0x5f4>)
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	701a      	strb	r2, [r3, #0]
		cnt_mues_ant = cnt_mues;		//mov     cnt_mues_ant,cnt_mues
 800b1f4:	4b4e      	ldr	r3, [pc, #312]	@ (800b330 <muestreo+0x5f8>)
 800b1f6:	781a      	ldrb	r2, [r3, #0]
 800b1f8:	4b4e      	ldr	r3, [pc, #312]	@ (800b334 <muestreo+0x5fc>)
 800b1fa:	701a      	strb	r2, [r3, #0]
		ban_muestreo[0] = 1;	//bset    ban_muestreo,#0     ;Activa bandera que indica el inicio de un nuevo ciclo
 800b1fc:	4b4e      	ldr	r3, [pc, #312]	@ (800b338 <muestreo+0x600>)
 800b1fe:	2201      	movs	r2, #1
 800b200:	701a      	strb	r2, [r3, #0]
		ban_muestreo[1] = 1;	//bset    ban_muestreo,#1     ;Activa bandera que indica que transcurrio un ciclo para tiempos
 800b202:	4b4d      	ldr	r3, [pc, #308]	@ (800b338 <muestreo+0x600>)
 800b204:	2201      	movs	r2, #1
 800b206:	705a      	strb	r2, [r3, #1]
		//mov     c_sigma_cuad_sampl_4_1,sigma_cuad_sampl_4_1
		//mov     c_sigma_cuad_sampl_3_1,sigma_cuad_sampl_3_1
		//mov     c_sigma_cuad_sampl_2_1,sigma_cuad_sampl_2_1
		//mov     c_sigma_cuad_sampl_1_1,sigma_cuad_sampl_1_1
				  c_sigma_cuad_sampl_1 = sigma_cuad_sampl_1;
 800b208:	4b4c      	ldr	r3, [pc, #304]	@ (800b33c <muestreo+0x604>)
 800b20a:	681a      	ldr	r2, [r3, #0]
 800b20c:	4b4c      	ldr	r3, [pc, #304]	@ (800b340 <muestreo+0x608>)
 800b20e:	601a      	str	r2, [r3, #0]
		//mov     c_sigma_cuad_sampl_4_2,sigma_cuad_sampl_4_2
		//mov     c_sigma_cuad_sampl_3_2,sigma_cuad_sampl_3_2
		//mov     c_sigma_cuad_sampl_2_2,sigma_cuad_sampl_2_2
		//mov     c_sigma_cuad_sampl_1_2,sigma_cuad_sampl_1_2
				  c_sigma_cuad_sampl_2 = sigma_cuad_sampl_2;
 800b210:	4b4c      	ldr	r3, [pc, #304]	@ (800b344 <muestreo+0x60c>)
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	4b4c      	ldr	r3, [pc, #304]	@ (800b348 <muestreo+0x610>)
 800b216:	601a      	str	r2, [r3, #0]
		goto     muestra_0;		//jra     muestra_0
 800b218:	e002      	b.n	800b220 <muestreo+0x4e8>
			goto	muestra_0;				// 	jrne    muestra_0               ;continua muestreando antes de detectar FLANCOS
 800b21a:	46c0      	nop			@ (mov r8, r8)
 800b21c:	e000      	b.n	800b220 <muestreo+0x4e8>
			goto muestra_0;
 800b21e:	46c0      	nop			@ (mov r8, r8)


muestra_0:
		muestreo_trms();		//call    muestreo_trms
 800b220:	f7fc f8d2 	bl	80073c8 <muestreo_trms>
//;===============================================================================
//;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<  Proceso CALCULA_TRMS

calcula_trms:   //;Con las muestras adquiridas, calcula los valores trms de i,v

		if(ban_muestreo[1]){			//btjt    ban_muestreo,#1,cant_muestras    ;Ha transcurrido un ciclo?
 800b224:	4b44      	ldr	r3, [pc, #272]	@ (800b338 <muestreo+0x600>)
 800b226:	785b      	ldrb	r3, [r3, #1]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d057      	beq.n	800b2dc <muestreo+0x5a4>
			goto cant_muestras;
 800b22c:	46c0      	nop			@ (mov r8, r8)
		}
		goto	fin_calcula_trms;		//jp     fin_calcula_trms                ;NO, termina calculo de trms


cant_muestras:       // ;-----------------------  Cantidad de muestras adecuadas?
		ban_muestreo[1] = 0;					//bres    ban_muestreo,#1  ;Limpia bandera que indica que transcurrio 1 ciclo
 800b22e:	4b42      	ldr	r3, [pc, #264]	@ (800b338 <muestreo+0x600>)
 800b230:	2200      	movs	r2, #0
 800b232:	705a      	strb	r2, [r3, #1]

		goto	calcula_itrms;					//jp      calcula_itrms
 800b234:	46c0      	nop			@ (mov r8, r8)
calcula_itrms:	    //;--------  Calcula la corriente trms de 1 ciclo en miliampers
//		mov     c_sigma_cuad_sampl_4,c_sigma_cuad_sampl_4_1   ;CANAL 1 es la corriente
//		mov     c_sigma_cuad_sampl_3,c_sigma_cuad_sampl_3_1   ;/
//		mov     c_sigma_cuad_sampl_2,c_sigma_cuad_sampl_2_1   ;/
//		mov     c_sigma_cuad_sampl_1,c_sigma_cuad_sampl_1_1   ;/
		c_sigma_cuad_sampl = c_sigma_cuad_sampl_1;
 800b236:	4b42      	ldr	r3, [pc, #264]	@ (800b340 <muestreo+0x608>)
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	4b44      	ldr	r3, [pc, #272]	@ (800b34c <muestreo+0x614>)
 800b23c:	601a      	str	r2, [r3, #0]
		prom_muestras();			// call    prom_muestras   ;Calcula el promedio de las muestras, utiliza datos de la suma acumulada
 800b23e:	f7fc f993 	bl	8007568 <prom_muestras>
		calcula_raiz();				// call    calcula_raiz    ;Calcula la raz cuadrada del promedio y regresa en X el resultado
 800b242:	f7fc f99d 	bl	8007580 <calcula_raiz>

ajuste_ima:      //;-----  Aplica factor a dato de 2 bytes (X) para convertir a mA
		fact_mul = 55;			//mov     fact_mul,#55    ;eecorr_mulsal     ;Aplica factor, el resultado regresa en X
 800b246:	4b42      	ldr	r3, [pc, #264]	@ (800b350 <muestreo+0x618>)
 800b248:	2237      	movs	r2, #55	@ 0x37
 800b24a:	701a      	strb	r2, [r3, #0]
		fact_div = 2; 			//mov     fact_div,#2     ;eecorr_divsal     ;/
 800b24c:	4b41      	ldr	r3, [pc, #260]	@ (800b354 <muestreo+0x61c>)
 800b24e:	2202      	movs	r2, #2
 800b250:	701a      	strb	r2, [r3, #0]
		aplica_factor();  		//call    aplica_factor              ;/
 800b252:	f7fc f953 	bl	80074fc <aplica_factor>
//		  mov     waux,acu8m_corriente_1     ;Realiza la suma acumulada de 8 muestras
//		  mov     wreg,acu8m_corriente_2     ;Suma entre X y acu8m_corriente_[1:3]
//			call    suma_acumulada_8m          ;/
//		  mov     acu8m_corriente_1,waux     ;/
//		  mov     acu8m_corriente_2,wreg     ;/
		  acu8m_corriente = acu8m_corriente + STM8_16_X;
 800b256:	4b40      	ldr	r3, [pc, #256]	@ (800b358 <muestreo+0x620>)
 800b258:	881b      	ldrh	r3, [r3, #0]
 800b25a:	001a      	movs	r2, r3
 800b25c:	4b3f      	ldr	r3, [pc, #252]	@ (800b35c <muestreo+0x624>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	18d2      	adds	r2, r2, r3
 800b262:	4b3e      	ldr	r3, [pc, #248]	@ (800b35c <muestreo+0x624>)
 800b264:	601a      	str	r2, [r3, #0]
calcula_vrms:      //;---------------  Calcula el voltaje trms de 1 ciclo en volts
//		    mov     c_sigma_cuad_sampl_4,c_sigma_cuad_sampl_4_2   ;CANAL 2 es el voltaje
//		    mov     c_sigma_cuad_sampl_3,c_sigma_cuad_sampl_3_2   ;/
//		    mov     c_sigma_cuad_sampl_2,c_sigma_cuad_sampl_2_2   ;/
//		    mov     c_sigma_cuad_sampl_1,c_sigma_cuad_sampl_1_2   ;/
			c_sigma_cuad_sampl = c_sigma_cuad_sampl_2;
 800b266:	4b38      	ldr	r3, [pc, #224]	@ (800b348 <muestreo+0x610>)
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	4b38      	ldr	r3, [pc, #224]	@ (800b34c <muestreo+0x614>)
 800b26c:	601a      	str	r2, [r3, #0]
			prom_muestras();			// call    prom_muestras   ;Calcula el promedio de las muestras, utiliza datos de la suma acumulada
 800b26e:	f7fc f97b 	bl	8007568 <prom_muestras>
			calcula_raiz();				// call    calcula_raiz    ;Calcula la raz cuadrada del promedio y regresa en X el resultado
 800b272:	f7fc f985 	bl	8007580 <calcula_raiz>
//			  mov     waux,acu8m_voltaje_1       ;Realiza la suma acumulada de 8 muestras
//			  mov     wreg,acu8m_voltaje_2       ;Suma entre X y acu8m_corriente_[1:3]
//			  call    suma_acumulada_8m          ;/
//			  mov     acu8m_voltaje_1,waux       ;/
//			  mov     acu8m_voltaje_2,wreg       ;/
			acu8m_voltaje = acu8m_voltaje + STM8_16_X;
 800b276:	4b38      	ldr	r3, [pc, #224]	@ (800b358 <muestreo+0x620>)
 800b278:	881b      	ldrh	r3, [r3, #0]
 800b27a:	001a      	movs	r2, r3
 800b27c:	4b38      	ldr	r3, [pc, #224]	@ (800b360 <muestreo+0x628>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	18d2      	adds	r2, r2, r3
 800b282:	4b37      	ldr	r3, [pc, #220]	@ (800b360 <muestreo+0x628>)
 800b284:	601a      	str	r2, [r3, #0]



esp_8muestras:       //;------------  Espera 8 muestras para actualizar mediciones
			cnt_mues_ciclos++;		//inc     cnt_mues_ciclos            ;Una muestra ms
 800b286:	4b37      	ldr	r3, [pc, #220]	@ (800b364 <muestreo+0x62c>)
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	3301      	adds	r3, #1
 800b28c:	b2da      	uxtb	r2, r3
 800b28e:	4b35      	ldr	r3, [pc, #212]	@ (800b364 <muestreo+0x62c>)
 800b290:	701a      	strb	r2, [r3, #0]
			if(cnt_mues_ciclos < 8){			//ld      A,cnt_mues_ciclos          ;Ya transcurrieron 8 muestras?
 800b292:	4b34      	ldr	r3, [pc, #208]	@ (800b364 <muestreo+0x62c>)
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	2b07      	cmp	r3, #7
 800b298:	d922      	bls.n	800b2e0 <muestreo+0x5a8>
				goto fin_calcula_trms;			//cp      A,#8
			}									//jrult   fin_calcula_trms           ;NO, termina proceso

			cnt_mues_ciclos = 0;				// clr     cnt_mues_ciclos          ;Limpia el contador de muestras de ciclos
 800b29a:	4b32      	ldr	r3, [pc, #200]	@ (800b364 <muestreo+0x62c>)
 800b29c:	2200      	movs	r2, #0
 800b29e:	701a      	strb	r2, [r3, #0]

//			mov     waux,acu8m_voltaje_1     ;SI, calcula el promedio de voltaje (8m)
//			mov     wreg,acu8m_voltaje_2     ;/
//			call    calcula_prom_8m          ;/
//			ldw     voltaje_trms,X           ;Coloca el voltaje real medido en variable
			voltaje_trms = (uint16_t)(acu8m_voltaje/8);
 800b2a0:	4b2f      	ldr	r3, [pc, #188]	@ (800b360 <muestreo+0x628>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	08db      	lsrs	r3, r3, #3
 800b2a6:	b29a      	uxth	r2, r3
 800b2a8:	4b2f      	ldr	r3, [pc, #188]	@ (800b368 <muestreo+0x630>)
 800b2aa:	801a      	strh	r2, [r3, #0]
//			jrule   coloca_voltaje           ;/
//			ldw     X,#254                 ;/
coloca_voltaje:                      		//;/
			//	ld      A,XL                     ;/
			//	ld      volt_trms,A              ;/
			volt_trms = (uint8_t)voltaje_trms;
 800b2ac:	4b2e      	ldr	r3, [pc, #184]	@ (800b368 <muestreo+0x630>)
 800b2ae:	881b      	ldrh	r3, [r3, #0]
 800b2b0:	b2da      	uxtb	r2, r3
 800b2b2:	4b2e      	ldr	r3, [pc, #184]	@ (800b36c <muestreo+0x634>)
 800b2b4:	701a      	strb	r2, [r3, #0]
//;-------------------------------------------------------------------------------
//			clr     acu8m_voltaje_1          ;Limpia la suma acumulada de muestras
//			clr     acu8m_voltaje_2		       ;/
			acu8m_voltaje = 0;
 800b2b6:	4b2a      	ldr	r3, [pc, #168]	@ (800b360 <muestreo+0x628>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	601a      	str	r2, [r3, #0]

//			mov     waux,acu8m_corriente_1   ;Calcula el promedio de corriente (8m)
//			mov     wreg,acu8m_corriente_2   ;/
//
//			call    calcula_prom_8m          ;/
			STM8_16_X = (uint16_t)(acu8m_corriente/8);
 800b2bc:	4b27      	ldr	r3, [pc, #156]	@ (800b35c <muestreo+0x624>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	08db      	lsrs	r3, r3, #3
 800b2c2:	b29a      	uxth	r2, r3
 800b2c4:	4b24      	ldr	r3, [pc, #144]	@ (800b358 <muestreo+0x620>)
 800b2c6:	801a      	strh	r2, [r3, #0]
//			subw    X,#0      ;eecorr_ajuste          ;Realiza el ajuste de corriente
//			ldw     corriente_trms,X         ;/
			corriente_trms = STM8_16_X;
 800b2c8:	4b23      	ldr	r3, [pc, #140]	@ (800b358 <muestreo+0x620>)
 800b2ca:	881a      	ldrh	r2, [r3, #0]
 800b2cc:	4b28      	ldr	r3, [pc, #160]	@ (800b370 <muestreo+0x638>)
 800b2ce:	801a      	strh	r2, [r3, #0]
//			;ldw     variable_corriente,X
//			clr     acu8m_corriente_1        ;Limpia la suam acumulada de muestras
//			clr     acu8m_corriente_2        ;/
			acu8m_corriente = 0;
 800b2d0:	4b22      	ldr	r3, [pc, #136]	@ (800b35c <muestreo+0x624>)
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	601a      	str	r2, [r3, #0]

voltaje_calibrado:
			/*
			 * SALTOOOOOOO para evistar el calibra Reset
			 */
			goto corriente_calibrada;
 800b2d6:	e004      	b.n	800b2e2 <muestreo+0x5aa>
		goto error_muestreo;							//jp      error_muestreo
 800b2d8:	46c0      	nop			@ (mov r8, r8)
 800b2da:	e002      	b.n	800b2e2 <muestreo+0x5aa>
		goto	fin_calcula_trms;		//jp     fin_calcula_trms                ;NO, termina calculo de trms
 800b2dc:	46c0      	nop			@ (mov r8, r8)
 800b2de:	e000      	b.n	800b2e2 <muestreo+0x5aa>
				goto fin_calcula_trms;			//cp      A,#8
 800b2e0:	46c0      	nop			@ (mov r8, r8)

error_muestreo:
fin_calcula_trms:


			if(GetRegFlagState(Plantilla[numSens],f_senCo)){		//;Se usar el TRANSDUCTOR de corriente de IMBERA?
 800b2e2:	4b24      	ldr	r3, [pc, #144]	@ (800b374 <muestreo+0x63c>)
 800b2e4:	2259      	movs	r2, #89	@ 0x59
 800b2e6:	5c9b      	ldrb	r3, [r3, r2]
 800b2e8:	b25b      	sxtb	r3, r3
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	db03      	blt.n	800b2f6 <muestreo+0x5be>
				goto	selecciona_transductor;
			}
			//; con sensor de corriente deshabilitado la corriente es cero
											//clrw		X
			variable_corriente = 0;			//ldw     variable_corriente,X
 800b2ee:	4b22      	ldr	r3, [pc, #136]	@ (800b378 <muestreo+0x640>)
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	801a      	strh	r2, [r3, #0]
			goto	fin_calcula_trms_1;		//jra     fin_calcula_trms_1
 800b2f4:	e012      	b.n	800b31c <muestreo+0x5e4>
				goto	selecciona_transductor;
 800b2f6:	46c0      	nop			@ (mov r8, r8)
selecciona_transductor:
			if(GetRegFlagState(reePlantilla[eelogicos2],5)){		//btjt    eelogicos2,#5,transductor_ELTEC
 800b2f8:	4b20      	ldr	r3, [pc, #128]	@ (800b37c <muestreo+0x644>)
 800b2fa:	225b      	movs	r2, #91	@ 0x5b
 800b2fc:	5c9b      	ldrb	r3, [r3, r2]
 800b2fe:	001a      	movs	r2, r3
 800b300:	2320      	movs	r3, #32
 800b302:	4013      	ands	r3, r2
 800b304:	d104      	bne.n	800b310 <muestreo+0x5d8>
				goto	transductor_ELTEC;
			}
		    										//ldw     X,corriente_IMB
			variable_corriente = corriente_IMB;		//ldw     variable_corriente,X
 800b306:	4b1e      	ldr	r3, [pc, #120]	@ (800b380 <muestreo+0x648>)
 800b308:	881a      	ldrh	r2, [r3, #0]
 800b30a:	4b1b      	ldr	r3, [pc, #108]	@ (800b378 <muestreo+0x640>)
 800b30c:	801a      	strh	r2, [r3, #0]
			goto 	fin_calcula_trms_1;	    		//jra     fin_calcula_trms_1
 800b30e:	e005      	b.n	800b31c <muestreo+0x5e4>
				goto	transductor_ELTEC;
 800b310:	46c0      	nop			@ (mov r8, r8)
transductor_ELTEC:
													//ldw     X,corriente_trms
			variable_corriente = corriente_trms;	//ldw     variable_corriente,X
 800b312:	4b17      	ldr	r3, [pc, #92]	@ (800b370 <muestreo+0x638>)
 800b314:	881a      	ldrh	r2, [r3, #0]
 800b316:	4b18      	ldr	r3, [pc, #96]	@ (800b378 <muestreo+0x640>)
 800b318:	801a      	strh	r2, [r3, #0]

//;>>>>>>>>>>>>>>>>>>>>><>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>  FIN Proceso CALCULA_TRMS
//;===============================================================================


}
 800b31a:	46c0      	nop			@ (mov r8, r8)
 800b31c:	46c0      	nop			@ (mov r8, r8)
 800b31e:	46bd      	mov	sp, r7
 800b320:	b002      	add	sp, #8
 800b322:	bd80      	pop	{r7, pc}
 800b324:	200021bc 	.word	0x200021bc
 800b328:	20000b1c 	.word	0x20000b1c
 800b32c:	20000b56 	.word	0x20000b56
 800b330:	20000b21 	.word	0x20000b21
 800b334:	20000b22 	.word	0x20000b22
 800b338:	20000b24 	.word	0x20000b24
 800b33c:	20000b44 	.word	0x20000b44
 800b340:	20000b4c 	.word	0x20000b4c
 800b344:	20000b48 	.word	0x20000b48
 800b348:	20000b50 	.word	0x20000b50
 800b34c:	20000b40 	.word	0x20000b40
 800b350:	20000b1f 	.word	0x20000b1f
 800b354:	20000b20 	.word	0x20000b20
 800b358:	200008d6 	.word	0x200008d6
 800b35c:	20000b30 	.word	0x20000b30
 800b360:	20000b2c 	.word	0x20000b2c
 800b364:	20000b23 	.word	0x20000b23
 800b368:	20000b34 	.word	0x20000b34
 800b36c:	20000b38 	.word	0x20000b38
 800b370:	20000b36 	.word	0x20000b36
 800b374:	200000b8 	.word	0x200000b8
 800b378:	200008f4 	.word	0x200008f4
 800b37c:	20000cb4 	.word	0x20000cb4
 800b380:	20000b60 	.word	0x20000b60

0800b384 <ADC_Deinit_Func>:

void ADC_Deinit_Func()
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 	const uint32_t tmp_adc_is_disable_on_going = ((ADC1->CR & ADC_CR_ADDIS) != 0) ? 1UL : 0UL;
 800b38a:	4b53      	ldr	r3, [pc, #332]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b38c:	689b      	ldr	r3, [r3, #8]
 800b38e:	2202      	movs	r2, #2
 800b390:	4013      	ands	r3, r2
 800b392:	d001      	beq.n	800b398 <ADC_Deinit_Func+0x14>
 800b394:	2301      	movs	r3, #1
 800b396:	e000      	b.n	800b39a <ADC_Deinit_Func+0x16>
 800b398:	2300      	movs	r3, #0
 800b39a:	607b      	str	r3, [r7, #4]

	if (((ADC1->CR & ADC_CR_ADEN) != 0) && (tmp_adc_is_disable_on_going == 0UL))
 800b39c:	4b4e      	ldr	r3, [pc, #312]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b39e:	689b      	ldr	r3, [r3, #8]
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	d100      	bne.n	800b3a8 <ADC_Deinit_Func+0x24>
 800b3a6:	e092      	b.n	800b4ce <ADC_Deinit_Func+0x14a>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d000      	beq.n	800b3b0 <ADC_Deinit_Func+0x2c>
 800b3ae:	e08e      	b.n	800b4ce <ADC_Deinit_Func+0x14a>
	{
		if ((ADC1->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b3b0:	4b49      	ldr	r3, [pc, #292]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	2205      	movs	r2, #5
 800b3b6:	4013      	ands	r3, r2
 800b3b8:	2b01      	cmp	r3, #1
 800b3ba:	d10a      	bne.n	800b3d2 <ADC_Deinit_Func+0x4e>
		{
			ADC1->CR = (ADC1->CR & ~ADC_CR_BITS_PROPERTY_RS) | ADC_CR_ADDIS;
 800b3bc:	4b46      	ldr	r3, [pc, #280]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3be:	689b      	ldr	r3, [r3, #8]
 800b3c0:	4a46      	ldr	r2, [pc, #280]	@ (800b4dc <ADC_Deinit_Func+0x158>)
 800b3c2:	401a      	ands	r2, r3
 800b3c4:	4b44      	ldr	r3, [pc, #272]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3c6:	2102      	movs	r1, #2
 800b3c8:	430a      	orrs	r2, r1
 800b3ca:	609a      	str	r2, [r3, #8]
			ADC1->ISR = (ADC_FLAG_EOSMP | ADC_FLAG_RDY);
 800b3cc:	4b42      	ldr	r3, [pc, #264]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3ce:	2203      	movs	r2, #3
 800b3d0:	601a      	str	r2, [r3, #0]
		}

		CLEAR_BIT(ADC1->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 800b3d2:	4b41      	ldr	r3, [pc, #260]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3d4:	689a      	ldr	r2, [r3, #8]
 800b3d6:	4b40      	ldr	r3, [pc, #256]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3d8:	4941      	ldr	r1, [pc, #260]	@ (800b4e0 <ADC_Deinit_Func+0x15c>)
 800b3da:	400a      	ands	r2, r1
 800b3dc:	609a      	str	r2, [r3, #8]

		ADC1->IER &= ~(ADC_IT_AWD3 | ADC_IT_AWD2 | ADC_IT_AWD1 | ADC_IT_OVR |
 800b3de:	4b3e      	ldr	r3, [pc, #248]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3e0:	685a      	ldr	r2, [r3, #4]
 800b3e2:	4b3d      	ldr	r3, [pc, #244]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3e4:	493f      	ldr	r1, [pc, #252]	@ (800b4e4 <ADC_Deinit_Func+0x160>)
 800b3e6:	400a      	ands	r2, r1
 800b3e8:	605a      	str	r2, [r3, #4]
	               ADC_IT_EOS | ADC_IT_EOC | ADC_IT_EOCAL | ADC_IT_EOSMP | ADC_IT_RDY);

		ADC1->ISR = (ADC_FLAG_AWD3 | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 | ADC_FLAG_OVR |
 800b3ea:	4b3b      	ldr	r3, [pc, #236]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3ec:	4a3e      	ldr	r2, [pc, #248]	@ (800b4e8 <ADC_Deinit_Func+0x164>)
 800b3ee:	601a      	str	r2, [r3, #0]
	             ADC_FLAG_EOS | ADC_FLAG_EOC | ADC_FLAG_EOCAL | ADC_FLAG_EOSMP | ADC_FLAG_RDY);

		ADC1->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800b3f0:	4b39      	ldr	r3, [pc, #228]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3f2:	68da      	ldr	r2, [r3, #12]
 800b3f4:	4b38      	ldr	r3, [pc, #224]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3f6:	493d      	ldr	r1, [pc, #244]	@ (800b4ec <ADC_Deinit_Func+0x168>)
 800b3f8:	400a      	ands	r2, r1
 800b3fa:	60da      	str	r2, [r3, #12]
	                 ADC_CFGR1_CHSELRMOD | ADC_CFGR1_AUTOFF |
	                 ADC_CFGR1_WAIT | ADC_CFGR1_CONT | ADC_CFGR1_OVRMOD |
	                 ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
	                 ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

		ADC1->SMPR &= ~ADC_SMPR_SMP1;
 800b3fc:	4b36      	ldr	r3, [pc, #216]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b3fe:	695a      	ldr	r2, [r3, #20]
 800b400:	4b35      	ldr	r3, [pc, #212]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b402:	2107      	movs	r1, #7
 800b404:	438a      	bics	r2, r1
 800b406:	615a      	str	r2, [r3, #20]
		ADC1->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 800b408:	4b33      	ldr	r3, [pc, #204]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b40a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b40c:	4b32      	ldr	r3, [pc, #200]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b40e:	2200      	movs	r2, #0
 800b410:	629a      	str	r2, [r3, #40]	@ 0x28

	  	ADC1->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 800b412:	4b31      	ldr	r3, [pc, #196]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b414:	6a1a      	ldr	r2, [r3, #32]
 800b416:	4b30      	ldr	r3, [pc, #192]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b418:	4935      	ldr	r1, [pc, #212]	@ (800b4f0 <ADC_Deinit_Func+0x16c>)
 800b41a:	400a      	ands	r2, r1
 800b41c:	621a      	str	r2, [r3, #32]
		ADC1->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 800b41e:	4b2e      	ldr	r3, [pc, #184]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b422:	4b2d      	ldr	r3, [pc, #180]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b424:	4932      	ldr	r1, [pc, #200]	@ (800b4f0 <ADC_Deinit_Func+0x16c>)
 800b426:	400a      	ands	r2, r1
 800b428:	625a      	str	r2, [r3, #36]	@ 0x24
	  	ADC1->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 800b42a:	4b2b      	ldr	r3, [pc, #172]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b42c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b42e:	4b2a      	ldr	r3, [pc, #168]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b430:	492f      	ldr	r1, [pc, #188]	@ (800b4f0 <ADC_Deinit_Func+0x16c>)
 800b432:	400a      	ands	r2, r1
 800b434:	62da      	str	r2, [r3, #44]	@ 0x2c

		ADC1->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800b436:	4b28      	ldr	r3, [pc, #160]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b438:	691a      	ldr	r2, [r3, #16]
 800b43a:	4b27      	ldr	r3, [pc, #156]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b43c:	0092      	lsls	r2, r2, #2
 800b43e:	0892      	lsrs	r2, r2, #2
 800b440:	611a      	str	r2, [r3, #16]

		ADC1_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800b442:	4b2c      	ldr	r3, [pc, #176]	@ (800b4f4 <ADC_Deinit_Func+0x170>)
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	4b2b      	ldr	r3, [pc, #172]	@ (800b4f4 <ADC_Deinit_Func+0x170>)
 800b448:	492b      	ldr	r1, [pc, #172]	@ (800b4f8 <ADC_Deinit_Func+0x174>)
 800b44a:	400a      	ands	r2, r1
 800b44c:	601a      	str	r2, [r3, #0]

		__HAL_RCC_ADC_CLK_DISABLE();
 800b44e:	4b2b      	ldr	r3, [pc, #172]	@ (800b4fc <ADC_Deinit_Func+0x178>)
 800b450:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b452:	4b2a      	ldr	r3, [pc, #168]	@ (800b4fc <ADC_Deinit_Func+0x178>)
 800b454:	492a      	ldr	r1, [pc, #168]	@ (800b500 <ADC_Deinit_Func+0x17c>)
 800b456:	400a      	ands	r2, r1
 800b458:	661a      	str	r2, [r3, #96]	@ 0x60

	    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 800b45a:	4b2a      	ldr	r3, [pc, #168]	@ (800b504 <ADC_Deinit_Func+0x180>)
 800b45c:	2113      	movs	r1, #19
 800b45e:	0018      	movs	r0, r3
 800b460:	f008 f87e 	bl	8013560 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800b464:	23a0      	movs	r3, #160	@ 0xa0
 800b466:	05db      	lsls	r3, r3, #23
 800b468:	21e0      	movs	r1, #224	@ 0xe0
 800b46a:	0018      	movs	r0, r3
 800b46c:	f008 f878 	bl	8013560 <HAL_GPIO_DeInit>
	    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 800b470:	4b25      	ldr	r3, [pc, #148]	@ (800b508 <ADC_Deinit_Func+0x184>)
 800b472:	2102      	movs	r1, #2
 800b474:	0018      	movs	r0, r3
 800b476:	f008 f873 	bl	8013560 <HAL_GPIO_DeInit>

		//ADC1-> ADCGroupRegularSequencerRanks = 0x00000000UL;

		ADC1 -> ISR 	= 0x00000000;
 800b47a:	4b17      	ldr	r3, [pc, #92]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	601a      	str	r2, [r3, #0]
		ADC1 -> IER 	= 0x00000000;
 800b480:	4b15      	ldr	r3, [pc, #84]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b482:	2200      	movs	r2, #0
 800b484:	605a      	str	r2, [r3, #4]
		ADC1 -> CR  	= 0x00000000;
 800b486:	4b14      	ldr	r3, [pc, #80]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b488:	2200      	movs	r2, #0
 800b48a:	609a      	str	r2, [r3, #8]
		ADC1 -> CFGR1 	= 0x00000000;
 800b48c:	4b12      	ldr	r3, [pc, #72]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b48e:	2200      	movs	r2, #0
 800b490:	60da      	str	r2, [r3, #12]
		ADC1 -> CFGR2   = 0x00000000;
 800b492:	4b11      	ldr	r3, [pc, #68]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b494:	2200      	movs	r2, #0
 800b496:	611a      	str	r2, [r3, #16]
		ADC1 -> SMPR    = 0x00000000;
 800b498:	4b0f      	ldr	r3, [pc, #60]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b49a:	2200      	movs	r2, #0
 800b49c:	615a      	str	r2, [r3, #20]
		ADC1 -> AWD1TR  = 0x0FFF0000;
 800b49e:	4b0e      	ldr	r3, [pc, #56]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4a0:	4a1a      	ldr	r2, [pc, #104]	@ (800b50c <ADC_Deinit_Func+0x188>)
 800b4a2:	621a      	str	r2, [r3, #32]
		ADC1 -> CHSELR  = 0x00000000;
 800b4a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1 -> AWD3TR  = 0x0FFF0000;
 800b4aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4ac:	4a17      	ldr	r2, [pc, #92]	@ (800b50c <ADC_Deinit_Func+0x188>)
 800b4ae:	62da      	str	r2, [r3, #44]	@ 0x2c
		ADC1 -> DR      = 0x00000000;
 800b4b0:	4b09      	ldr	r3, [pc, #36]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	641a      	str	r2, [r3, #64]	@ 0x40
		ADC1 -> AWD2CR  = 0x00000000;
 800b4b6:	4a08      	ldr	r2, [pc, #32]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4b8:	23a0      	movs	r3, #160	@ 0xa0
 800b4ba:	2100      	movs	r1, #0
 800b4bc:	50d1      	str	r1, [r2, r3]
		ADC1 -> AWD3CR  = 0x00000000;
 800b4be:	4a06      	ldr	r2, [pc, #24]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4c0:	23a4      	movs	r3, #164	@ 0xa4
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	50d1      	str	r1, [r2, r3]
		ADC1 -> CALFACT = 0x00000000;
 800b4c6:	4a04      	ldr	r2, [pc, #16]	@ (800b4d8 <ADC_Deinit_Func+0x154>)
 800b4c8:	23b4      	movs	r3, #180	@ 0xb4
 800b4ca:	2100      	movs	r1, #0
 800b4cc:	50d1      	str	r1, [r2, r3]
		//ADC1 -> CCR     = 0x00000000;
	}

}
 800b4ce:	46c0      	nop			@ (mov r8, r8)
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	b002      	add	sp, #8
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	46c0      	nop			@ (mov r8, r8)
 800b4d8:	40012400 	.word	0x40012400
 800b4dc:	7fffffe8 	.word	0x7fffffe8
 800b4e0:	6fffffe8 	.word	0x6fffffe8
 800b4e4:	fffff460 	.word	0xfffff460
 800b4e8:	00000b9f 	.word	0x00000b9f
 800b4ec:	831e0200 	.word	0x831e0200
 800b4f0:	f000f000 	.word	0xf000f000
 800b4f4:	40012708 	.word	0x40012708
 800b4f8:	fe03ffff 	.word	0xfe03ffff
 800b4fc:	40021000 	.word	0x40021000
 800b500:	ffefffff 	.word	0xffefffff
 800b504:	50000800 	.word	0x50000800
 800b508:	50000400 	.word	0x50000400
 800b50c:	0fff0000 	.word	0x0fff0000

0800b510 <noctar>:
#include "ELTEC_EmulatedEEPROM.h"

// rutina refrigera Adaptada CTOF Completa ..............


void noctar (void){
 800b510:	b580      	push	{r7, lr}
 800b512:	af00      	add	r7, sp, #0



noct05:		if(edorefri < 2){
 800b514:	4b16      	ldr	r3, [pc, #88]	@ (800b570 <noctar+0x60>)
 800b516:	781b      	ldrb	r3, [r3, #0]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d921      	bls.n	800b560 <noctar+0x50>
				goto noct12;		// Estas en arranque  autoprueba?
	 	 	 }


			if(!flagsb[f_excom]){ 	//btjf		flagsb,#f_excom,si_noct
 800b51c:	4b15      	ldr	r3, [pc, #84]	@ (800b574 <noctar+0x64>)
 800b51e:	79db      	ldrb	r3, [r3, #7]
 800b520:	2201      	movs	r2, #1
 800b522:	4053      	eors	r3, r2
 800b524:	b2db      	uxtb	r3, r3
 800b526:	2b00      	cmp	r3, #0
 800b528:	d01c      	beq.n	800b564 <noctar+0x54>
				goto si_noct;
 800b52a:	46c0      	nop			@ (mov r8, r8)
			}
			goto	alumbrado;			//jp			alumbrado
si_noct:

			if(!botonst[b2_f1]){ //	btjf		botonst,#b2_f1,noct10
 800b52c:	4b12      	ldr	r3, [pc, #72]	@ (800b578 <noctar+0x68>)
 800b52e:	789b      	ldrb	r3, [r3, #2]
 800b530:	2201      	movs	r2, #1
 800b532:	4053      	eors	r3, r2
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b00      	cmp	r3, #0
 800b538:	d110      	bne.n	800b55c <noctar+0x4c>
				goto noct10;
			}
			if(!GetRegFlagState(Plantilla[logicos2],modLogic) ){//btjt		logicos,#f_lampAH,noAskAH2
 800b53a:	4b10      	ldr	r3, [pc, #64]	@ (800b57c <noctar+0x6c>)
 800b53c:	225b      	movs	r2, #91	@ 0x5b
 800b53e:	5c9b      	ldrb	r3, [r3, r2]
 800b540:	001a      	movs	r2, r3
 800b542:	2310      	movs	r3, #16
 800b544:	4013      	ands	r3, r2
 800b546:	d004      	beq.n	800b552 <noctar+0x42>
				goto noModlog_03;
			}
			//;activa visualizacin del sensor 3 (12 segundos)
			timeDpyS3 = 1400;			//ldw			X,#1400
 800b548:	4b0d      	ldr	r3, [pc, #52]	@ (800b580 <noctar+0x70>)
 800b54a:	22af      	movs	r2, #175	@ 0xaf
 800b54c:	00d2      	lsls	r2, r2, #3
 800b54e:	801a      	strh	r2, [r3, #0]
			goto  noct10;				//jra			noct10
 800b550:	e005      	b.n	800b55e <noctar+0x4e>
				goto noModlog_03;
 800b552:	46c0      	nop			@ (mov r8, r8)

noModlog_03:

			flagsa[1] = 1;		//	bset		flagsa,#1;0x02;	/ No, activa modo nocturno manual
 800b554:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <noctar+0x74>)
 800b556:	2201      	movs	r2, #1
 800b558:	705a      	strb	r2, [r3, #1]
noct10:

			if(Plantilla[sensit] != 0 ){	//btjt		logicos,#f_lampAH,noAskAH2
				goto noct12;
			}
			goto	alumbrado;			//jp			alumbrado;		/ S
 800b55a:	e004      	b.n	800b566 <noctar+0x56>
				goto noct10;
 800b55c:	46c0      	nop			@ (mov r8, r8)
			goto	alumbrado;			//jp			alumbrado;		/ S
 800b55e:	e002      	b.n	800b566 <noctar+0x56>
				goto noct12;		// Estas en arranque  autoprueba?
 800b560:	46c0      	nop			@ (mov r8, r8)
 800b562:	e000      	b.n	800b566 <noctar+0x56>
			goto	alumbrado;			//jp			alumbrado
 800b564:	46c0      	nop			@ (mov r8, r8)



alumbrado:

finprec:	goto			main_noctar;		//	jp			main_noctar			;Manuel 14-FEB-2022:jp			main;
 800b566:	46c0      	nop			@ (mov r8, r8)

main_noctar:
}
 800b568:	46c0      	nop			@ (mov r8, r8)
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	46c0      	nop			@ (mov r8, r8)
 800b570:	20000bb4 	.word	0x20000bb4
 800b574:	20000c04 	.word	0x20000c04
 800b578:	20000bb8 	.word	0x20000bb8
 800b57c:	200000b8 	.word	0x200000b8
 800b580:	200021c0 	.word	0x200021c0
 800b584:	20000b94 	.word	0x20000b94

0800b588 <refrigera>:



// rutina refrigera Adaptada CTOF Completa ..............

void refrigera (void){
 800b588:	b590      	push	{r4, r7, lr}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0

				// VAlor de Carga de Prueba
				//tsac_w = -250;
				// VAlor de Carga de Prueba

				for (int i = 0; i < 8; i++) { //clr	GPIOR0 //clr GPIOR1;
 800b58e:	2300      	movs	r3, #0
 800b590:	607b      	str	r3, [r7, #4]
 800b592:	e00c      	b.n	800b5ae <refrigera+0x26>
					GPIOR0[i] = 0;										// Limpia registro de banderas
 800b594:	4ad2      	ldr	r2, [pc, #840]	@ (800b8e0 <refrigera+0x358>)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	18d3      	adds	r3, r2, r3
 800b59a:	2200      	movs	r2, #0
 800b59c:	701a      	strb	r2, [r3, #0]
					GPIOR1[i] = 0;										// Limpia registro de banderas
 800b59e:	4ad1      	ldr	r2, [pc, #836]	@ (800b8e4 <refrigera+0x35c>)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	18d3      	adds	r3, r2, r3
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 8; i++) { //clr	GPIOR0 //clr GPIOR1;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	607b      	str	r3, [r7, #4]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2b07      	cmp	r3, #7
 800b5b2:	ddef      	ble.n	800b594 <refrigera+0xc>
				}
				wreg = 	Plantilla [logicos]; //mov wreg,logicos;		;	/ Parmetro A2
 800b5b4:	4bcc      	ldr	r3, [pc, #816]	@ (800b8e8 <refrigera+0x360>)
 800b5b6:	2253      	movs	r2, #83	@ 0x53
 800b5b8:	5c9a      	ldrb	r2, [r3, r2]
 800b5ba:	4bcc      	ldr	r3, [pc, #816]	@ (800b8ec <refrigera+0x364>)
 800b5bc:	701a      	strb	r2, [r3, #0]
				if(!GetRegFlagState(wreg,0)){ //btjf wreg,#0,refrigera_j00;    // Indica funcin ahorradora
 800b5be:	4bcb      	ldr	r3, [pc, #812]	@ (800b8ec <refrigera+0x364>)
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	001a      	movs	r2, r3
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	d003      	beq.n	800b5d2 <refrigera+0x4a>
					goto refrigera_j00;
				}
				GPIOR0 [f_ahorra] = 1; //bset GPIOR0,#f_ahorra
 800b5ca:	4bc5      	ldr	r3, [pc, #788]	@ (800b8e0 <refrigera+0x358>)
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	70da      	strb	r2, [r3, #3]
 800b5d0:	e000      	b.n	800b5d4 <refrigera+0x4c>
					goto refrigera_j00;
 800b5d2:	46c0      	nop			@ (mov r8, r8)
refrigera_j00:
				if(!GetRegFlagState(wreg, 1)){ //btjf wreg,#1,refrigera_j01;
 800b5d4:	4bc5      	ldr	r3, [pc, #788]	@ (800b8ec <refrigera+0x364>)
 800b5d6:	781b      	ldrb	r3, [r3, #0]
 800b5d8:	001a      	movs	r2, r3
 800b5da:	2302      	movs	r3, #2
 800b5dc:	4013      	ands	r3, r2
 800b5de:	d003      	beq.n	800b5e8 <refrigera+0x60>
					goto refrigera_j01;
				}
				GPIOR0 [f_disable] = 1; //bset GPIOR0,#f_disable			/ Deshabilitado el deshielo al arranque
 800b5e0:	4bbf      	ldr	r3, [pc, #764]	@ (800b8e0 <refrigera+0x358>)
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	711a      	strb	r2, [r3, #4]
 800b5e6:	e000      	b.n	800b5ea <refrigera+0x62>
					goto refrigera_j01;
 800b5e8:	46c0      	nop			@ (mov r8, r8)

refrigera_j01:
				wreg = Plantilla [histvol]; //mov wreg,histvol
 800b5ea:	4bbf      	ldr	r3, [pc, #764]	@ (800b8e8 <refrigera+0x360>)
 800b5ec:	2262      	movs	r2, #98	@ 0x62
 800b5ee:	5c9a      	ldrb	r2, [r3, r2]
 800b5f0:	4bbe      	ldr	r3, [pc, #760]	@ (800b8ec <refrigera+0x364>)
 800b5f2:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();		//call BaBentre10_math
 800b5f4:	f7fb fa0c 	bl	8006a10 <BaBentre10_math>
                //ld A,protype;
				if(Plantilla [protype] != 0x02){ //cp A,#$02;					//	Proteccin de voltaje 220v?
 800b5f8:	4bbb      	ldr	r3, [pc, #748]	@ (800b8e8 <refrigera+0x360>)
 800b5fa:	2257      	movs	r2, #87	@ 0x57
 800b5fc:	5c9b      	ldrb	r3, [r3, r2]
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	d11e      	bne.n	800b640 <refrigera+0xb8>
					goto ask_protvolt_120; //jrne ask_protvolt_120;			;		No, Pregunta por la de 120v
				}
				//ld a,volt_100
				volt_min = Plantilla [volt_100] + 100; //add a,#100				Carga como voltaje minimo
 800b602:	4bb9      	ldr	r3, [pc, #740]	@ (800b8e8 <refrigera+0x360>)
 800b604:	2243      	movs	r2, #67	@ 0x43
 800b606:	5c9b      	ldrb	r3, [r3, r2]
 800b608:	3364      	adds	r3, #100	@ 0x64
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	4bb8      	ldr	r3, [pc, #736]	@ (800b8f0 <refrigera+0x368>)
 800b60e:	701a      	strb	r2, [r3, #0]
				//ld volt_min,a;
				volt_hmin = volt_min + waux;//add a,waux //ld volt_hmin,a;		Carga como voltaje minimo con histeresis
 800b610:	4bb7      	ldr	r3, [pc, #732]	@ (800b8f0 <refrigera+0x368>)
 800b612:	781a      	ldrb	r2, [r3, #0]
 800b614:	4bb7      	ldr	r3, [pc, #732]	@ (800b8f4 <refrigera+0x36c>)
 800b616:	781b      	ldrb	r3, [r3, #0]
 800b618:	18d3      	adds	r3, r2, r3
 800b61a:	b2da      	uxtb	r2, r3
 800b61c:	4bb6      	ldr	r3, [pc, #728]	@ (800b8f8 <refrigera+0x370>)
 800b61e:	701a      	strb	r2, [r3, #0]
				//ld a,volt_200
				volt_max = Plantilla [volt_200] + 200; //add a,#200 //ld volt_max,a;		//Carga como voltaje maximo
 800b620:	4bb1      	ldr	r3, [pc, #708]	@ (800b8e8 <refrigera+0x360>)
 800b622:	2244      	movs	r2, #68	@ 0x44
 800b624:	5c9b      	ldrb	r3, [r3, r2]
 800b626:	3b38      	subs	r3, #56	@ 0x38
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	4bb4      	ldr	r3, [pc, #720]	@ (800b8fc <refrigera+0x374>)
 800b62c:	701a      	strb	r2, [r3, #0]
				volt_hmax = volt_max - wreg; //sub a,wreg  //ld	volt_hmax,a
 800b62e:	4bb3      	ldr	r3, [pc, #716]	@ (800b8fc <refrigera+0x374>)
 800b630:	781a      	ldrb	r2, [r3, #0]
 800b632:	4bae      	ldr	r3, [pc, #696]	@ (800b8ec <refrigera+0x364>)
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	b2da      	uxtb	r2, r3
 800b63a:	4bb1      	ldr	r3, [pc, #708]	@ (800b900 <refrigera+0x378>)
 800b63c:	701a      	strb	r2, [r3, #0]
				goto set_protvolt; //jra set_protvolt
 800b63e:	e021      	b.n	800b684 <refrigera+0xfc>
					goto ask_protvolt_120; //jrne ask_protvolt_120;			;		No, Pregunta por la de 120v
 800b640:	46c0      	nop			@ (mov r8, r8)

ask_protvolt_120:
				if(Plantilla [protype] != 0x01){ //cp A,#$01;
 800b642:	4ba9      	ldr	r3, [pc, #676]	@ (800b8e8 <refrigera+0x360>)
 800b644:	2257      	movs	r2, #87	@ 0x57
 800b646:	5c9b      	ldrb	r3, [r3, r2]
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d11f      	bne.n	800b68c <refrigera+0x104>
					goto refrige05;//jrne refrige05
				}
        //ld	 a,volt_000
				volt_min = Plantilla [volt_000]; //ld volt_min,a;				//Carga como voltaje minimo
 800b64c:	4ba6      	ldr	r3, [pc, #664]	@ (800b8e8 <refrigera+0x360>)
 800b64e:	2242      	movs	r2, #66	@ 0x42
 800b650:	5c9a      	ldrb	r2, [r3, r2]
 800b652:	4ba7      	ldr	r3, [pc, #668]	@ (800b8f0 <refrigera+0x368>)
 800b654:	701a      	strb	r2, [r3, #0]
				volt_hmin = volt_min + waux; //add a,waux //ld volt_hmin,a;		//Carga como voltaje minimo con histeresis
 800b656:	4ba6      	ldr	r3, [pc, #664]	@ (800b8f0 <refrigera+0x368>)
 800b658:	781a      	ldrb	r2, [r3, #0]
 800b65a:	4ba6      	ldr	r3, [pc, #664]	@ (800b8f4 <refrigera+0x36c>)
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	18d3      	adds	r3, r2, r3
 800b660:	b2da      	uxtb	r2, r3
 800b662:	4ba5      	ldr	r3, [pc, #660]	@ (800b8f8 <refrigera+0x370>)
 800b664:	701a      	strb	r2, [r3, #0]
				volt_max = Plantilla [volt_100] + 100;//ld a,volt_100 //add a,#100		//Carga como voltaje maximo
 800b666:	4ba0      	ldr	r3, [pc, #640]	@ (800b8e8 <refrigera+0x360>)
 800b668:	2243      	movs	r2, #67	@ 0x43
 800b66a:	5c9b      	ldrb	r3, [r3, r2]
 800b66c:	3364      	adds	r3, #100	@ 0x64
 800b66e:	b2da      	uxtb	r2, r3
 800b670:	4ba2      	ldr	r3, [pc, #648]	@ (800b8fc <refrigera+0x374>)
 800b672:	701a      	strb	r2, [r3, #0]
				volt_hmax = volt_max - wreg; //sub a,wreg //ld volt_hmax,a				//Carga como voltaje maximo con histeresis
 800b674:	4ba1      	ldr	r3, [pc, #644]	@ (800b8fc <refrigera+0x374>)
 800b676:	781a      	ldrb	r2, [r3, #0]
 800b678:	4b9c      	ldr	r3, [pc, #624]	@ (800b8ec <refrigera+0x364>)
 800b67a:	781b      	ldrb	r3, [r3, #0]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	b2da      	uxtb	r2, r3
 800b680:	4b9f      	ldr	r3, [pc, #636]	@ (800b900 <refrigera+0x378>)
 800b682:	701a      	strb	r2, [r3, #0]

set_protvolt:
                GPIOR0[f_volt] = 1;				//;	/ Indica proteccin de voltaje
 800b684:	4b96      	ldr	r3, [pc, #600]	@ (800b8e0 <refrigera+0x358>)
 800b686:	2201      	movs	r2, #1
 800b688:	719a      	strb	r2, [r3, #6]
 800b68a:	e000      	b.n	800b68e <refrigera+0x106>
					goto refrige05;//jrne refrige05
 800b68c:	46c0      	nop			@ (mov r8, r8)
refrige05:
				GPIOR1[f_led] = 1; //bset	GPIOR1,#f_led;
 800b68e:	4b95      	ldr	r3, [pc, #596]	@ (800b8e4 <refrigera+0x35c>)
 800b690:	2201      	movs	r2, #1
 800b692:	705a      	strb	r2, [r3, #1]
//;			;*****************************

              ///ldw X,spdiur_w
              //ldw	Y,difdiur_w;
              // liminf_w = (uint16_t)(Plantilla[spdiur_H] * 256) + (uint16_t)(Plantilla[spdiur_L]);  //ldw liminf_w,X
				liminf_w = TwoByteInArrayToWord (&Plantilla[spdiur_H]);				// (uint16_t)(Plantilla[spdiur_H] * 256) + (uint16_t)(Plantilla[spdiur_L]);  //ldw liminf_w,X
 800b694:	4b9b      	ldr	r3, [pc, #620]	@ (800b904 <refrigera+0x37c>)
 800b696:	0018      	movs	r0, r3
 800b698:	f7fa ff6a 	bl	8006570 <TwoByteInArrayToWord>
 800b69c:	0003      	movs	r3, r0
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	4b99      	ldr	r3, [pc, #612]	@ (800b908 <refrigera+0x380>)
 800b6a2:	801a      	strh	r2, [r3, #0]
              //tempo2 = spdiur_w; //ldw tempo2,X
              //waux = difdiur_w; //waux,Y
              //call sumafbcd_math
              //ldw     X,waux
              //ldw   	limsup_w,X
				limsup_w = liminf_w + TwoByteInArrayToWord (&Plantilla[difdiur_H]);       //
 800b6a4:	4b99      	ldr	r3, [pc, #612]	@ (800b90c <refrigera+0x384>)
 800b6a6:	0018      	movs	r0, r3
 800b6a8:	f7fa ff62 	bl	8006570 <TwoByteInArrayToWord>
 800b6ac:	0003      	movs	r3, r0
 800b6ae:	b29a      	uxth	r2, r3
 800b6b0:	4b95      	ldr	r3, [pc, #596]	@ (800b908 <refrigera+0x380>)
 800b6b2:	881b      	ldrh	r3, [r3, #0]
 800b6b4:	18d3      	adds	r3, r2, r3
 800b6b6:	b29a      	uxth	r2, r3
 800b6b8:	4b95      	ldr	r3, [pc, #596]	@ (800b910 <refrigera+0x388>)
 800b6ba:	801a      	strh	r2, [r3, #0]

// ;// codigo para modos de ahorro 1 y 2
				if(!flagsC[f_ahorro1]){ //btjf flagsC,#f_ahorro1,no_ahorro1
 800b6bc:	4b95      	ldr	r3, [pc, #596]	@ (800b914 <refrigera+0x38c>)
 800b6be:	785b      	ldrb	r3, [r3, #1]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	4053      	eors	r3, r2
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d137      	bne.n	800b73a <refrigera+0x1b2>
					goto no_ahorro1;
				}
				liminf_w = liminf_w +  TwoByteInArrayToWord (&Plantilla[difAhorro1_H]);
 800b6ca:	4b93      	ldr	r3, [pc, #588]	@ (800b918 <refrigera+0x390>)
 800b6cc:	0018      	movs	r0, r3
 800b6ce:	f7fa ff4f 	bl	8006570 <TwoByteInArrayToWord>
 800b6d2:	0003      	movs	r3, r0
 800b6d4:	b29a      	uxth	r2, r3
 800b6d6:	4b8c      	ldr	r3, [pc, #560]	@ (800b908 <refrigera+0x380>)
 800b6d8:	881b      	ldrh	r3, [r3, #0]
 800b6da:	18d3      	adds	r3, r2, r3
 800b6dc:	b29a      	uxth	r2, r3
 800b6de:	4b8a      	ldr	r3, [pc, #552]	@ (800b908 <refrigera+0x380>)
 800b6e0:	801a      	strh	r2, [r3, #0]
				limsup_w =  limsup_w + TwoByteInArrayToWord (&Plantilla[difAhorro1_H]);
 800b6e2:	4b8d      	ldr	r3, [pc, #564]	@ (800b918 <refrigera+0x390>)
 800b6e4:	0018      	movs	r0, r3
 800b6e6:	f7fa ff43 	bl	8006570 <TwoByteInArrayToWord>
 800b6ea:	0003      	movs	r3, r0
 800b6ec:	b29a      	uxth	r2, r3
 800b6ee:	4b88      	ldr	r3, [pc, #544]	@ (800b910 <refrigera+0x388>)
 800b6f0:	881b      	ldrh	r3, [r3, #0]
 800b6f2:	18d3      	adds	r3, r2, r3
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	4b86      	ldr	r3, [pc, #536]	@ (800b910 <refrigera+0x388>)
 800b6f8:	801a      	strh	r2, [r3, #0]

				if(!flagsC[f_ahorro2]){ // btjf	flagsC,#f_ahorro2,no_ahorro1
 800b6fa:	4b86      	ldr	r3, [pc, #536]	@ (800b914 <refrigera+0x38c>)
 800b6fc:	789b      	ldrb	r3, [r3, #2]
 800b6fe:	2201      	movs	r2, #1
 800b700:	4053      	eors	r3, r2
 800b702:	b2db      	uxtb	r3, r3
 800b704:	2b00      	cmp	r3, #0
 800b706:	d11a      	bne.n	800b73e <refrigera+0x1b6>
					goto no_ahorro1;
				}
				liminf_w = liminf_w  + TwoByteInArrayToWord (&Plantilla[difAhorro2_H]);
 800b708:	4b84      	ldr	r3, [pc, #528]	@ (800b91c <refrigera+0x394>)
 800b70a:	0018      	movs	r0, r3
 800b70c:	f7fa ff30 	bl	8006570 <TwoByteInArrayToWord>
 800b710:	0003      	movs	r3, r0
 800b712:	b29a      	uxth	r2, r3
 800b714:	4b7c      	ldr	r3, [pc, #496]	@ (800b908 <refrigera+0x380>)
 800b716:	881b      	ldrh	r3, [r3, #0]
 800b718:	18d3      	adds	r3, r2, r3
 800b71a:	b29a      	uxth	r2, r3
 800b71c:	4b7a      	ldr	r3, [pc, #488]	@ (800b908 <refrigera+0x380>)
 800b71e:	801a      	strh	r2, [r3, #0]
				limsup_w = limsup_w  + TwoByteInArrayToWord (&Plantilla[difAhorro2_H]);
 800b720:	4b7e      	ldr	r3, [pc, #504]	@ (800b91c <refrigera+0x394>)
 800b722:	0018      	movs	r0, r3
 800b724:	f7fa ff24 	bl	8006570 <TwoByteInArrayToWord>
 800b728:	0003      	movs	r3, r0
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	4b78      	ldr	r3, [pc, #480]	@ (800b910 <refrigera+0x388>)
 800b72e:	881b      	ldrh	r3, [r3, #0]
 800b730:	18d3      	adds	r3, r2, r3
 800b732:	b29a      	uxth	r2, r3
 800b734:	4b76      	ldr	r3, [pc, #472]	@ (800b910 <refrigera+0x388>)
 800b736:	801a      	strh	r2, [r3, #0]
 800b738:	e002      	b.n	800b740 <refrigera+0x1b8>
					goto no_ahorro1;
 800b73a:	46c0      	nop			@ (mov r8, r8)
 800b73c:	e000      	b.n	800b740 <refrigera+0x1b8>
					goto no_ahorro1;
 800b73e:	46c0      	nop			@ (mov r8, r8)

no_ahorro1:


				if(!GetRegFlagState(edorefri,1)){ //btjf	edorefri,#1,refrigera_j04;
 800b740:	4b77      	ldr	r3, [pc, #476]	@ (800b920 <refrigera+0x398>)
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	001a      	movs	r2, r3
 800b746:	2302      	movs	r3, #2
 800b748:	4013      	ands	r3, r2
 800b74a:	d130      	bne.n	800b7ae <refrigera+0x226>
					goto refrigera_j04;
 800b74c:	46c0      	nop			@ (mov r8, r8)
				}
				goto refrige10;
refrigera_j04:
				offdpy();		//call offdpy			/// Apaga el display
 800b74e:	f7fb fbcf 	bl	8006ef0 <offdpy>
				//datled &=  0x80;	//ld A,datled//and A,#$80;	// Apaga los leds
				for(uint8_t k=0; k<8;k++){				// RGM: for(uint8_t k=0; k<7;k++){
 800b752:	1cfb      	adds	r3, r7, #3
 800b754:	2200      	movs	r2, #0
 800b756:	701a      	strb	r2, [r3, #0]
 800b758:	e00d      	b.n	800b776 <refrigera+0x1ee>
					if( k!=7 )							// RGM: if(k!=4)
 800b75a:	1cfb      	adds	r3, r7, #3
 800b75c:	781b      	ldrb	r3, [r3, #0]
 800b75e:	2b07      	cmp	r3, #7
 800b760:	d004      	beq.n	800b76c <refrigera+0x1e4>
						datled[k] = 0;
 800b762:	1cfb      	adds	r3, r7, #3
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	4a6f      	ldr	r2, [pc, #444]	@ (800b924 <refrigera+0x39c>)
 800b768:	2100      	movs	r1, #0
 800b76a:	54d1      	strb	r1, [r2, r3]
				for(uint8_t k=0; k<8;k++){				// RGM: for(uint8_t k=0; k<7;k++){
 800b76c:	1cfb      	adds	r3, r7, #3
 800b76e:	781a      	ldrb	r2, [r3, #0]
 800b770:	1cfb      	adds	r3, r7, #3
 800b772:	3201      	adds	r2, #1
 800b774:	701a      	strb	r2, [r3, #0]
 800b776:	1cfb      	adds	r3, r7, #3
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	2b07      	cmp	r3, #7
 800b77c:	d9ed      	bls.n	800b75a <refrigera+0x1d2>
				}
				if(GetRegFlagState(edorefri,0)){ //btjt	edorefri,#0,refrigera_j05;
 800b77e:	4b68      	ldr	r3, [pc, #416]	@ (800b920 <refrigera+0x398>)
 800b780:	781b      	ldrb	r3, [r3, #0]
 800b782:	001a      	movs	r2, r3
 800b784:	2301      	movs	r3, #1
 800b786:	4013      	ands	r3, r2
 800b788:	d100      	bne.n	800b78c <refrigera+0x204>
 800b78a:	e1de      	b.n	800bb4a <refrigera+0x5c2>
					goto refrigera_j05;
 800b78c:	46c0      	nop			@ (mov r8, r8)
            	}
            	goto	indica;			//jp			indica;			/ edorefri = 0; Indicacin de los parmetros de operacin
refrigera_j05:
				goto	autopru;		// edorefri = 1; Estado de diagnstico del equipo
 800b78e:	46c0      	nop			@ (mov r8, r8)

//;--------------------------------------------------------------------------------------------------
autopru:


defap1:			goto toindi;						// Cambia al estado de indicacin de parmetros
 800b790:	46c0      	nop			@ (mov r8, r8)
toindi:			flagsa[0] = 1;		 	//bset		flagsa,#0;0x01;	/ Indica perodo de arranque
 800b792:	4b65      	ldr	r3, [pc, #404]	@ (800b928 <refrigera+0x3a0>)
 800b794:	2201      	movs	r2, #1
 800b796:	701a      	strb	r2, [r3, #0]
				cntseg = time_auto - time_ini;
 800b798:	4b64      	ldr	r3, [pc, #400]	@ (800b92c <refrigera+0x3a4>)
 800b79a:	2202      	movs	r2, #2
 800b79c:	701a      	strb	r2, [r3, #0]
				edorefri = 0;
 800b79e:	4b60      	ldr	r3, [pc, #384]	@ (800b920 <refrigera+0x398>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	701a      	strb	r2, [r3, #0]
				goto toap10;					// Limpia contador de parpadeos
 800b7a4:	46c0      	nop			@ (mov r8, r8)
				cntblkh = 0;					//;		/ Inicia el contador de parpadeos
 800b7a6:	4b62      	ldr	r3, [pc, #392]	@ (800b930 <refrigera+0x3a8>)
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	801a      	strh	r2, [r3, #0]
				goto finref;
 800b7ac:	e138      	b.n	800ba20 <refrigera+0x498>
				goto refrige10;
 800b7ae:	46c0      	nop			@ (mov r8, r8)
				desptdv_math();			//call desptdv_math
 800b7b0:	f7fa ffa6 	bl	8006700 <desptdv_math>
				Bclear_Clear_trfst(datled, datled,2, 3);
 800b7b4:	495b      	ldr	r1, [pc, #364]	@ (800b924 <refrigera+0x39c>)
 800b7b6:	485b      	ldr	r0, [pc, #364]	@ (800b924 <refrigera+0x39c>)
 800b7b8:	2303      	movs	r3, #3
 800b7ba:	2202      	movs	r2, #2
 800b7bc:	f001 ff6d 	bl	800d69a <Bclear_Clear_trfst>
               if(!botonst[b3_f2]){ //btjf botonst,#b2_f1,refrigera_j06c;   / Funcin primaria del botn lampara?
 800b7c0:	4b5c      	ldr	r3, [pc, #368]	@ (800b934 <refrigera+0x3ac>)
 800b7c2:	795b      	ldrb	r3, [r3, #5]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	4053      	eors	r3, r2
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d137      	bne.n	800b83e <refrigera+0x2b6>
               cntMsgCmd = 250; //mov cntMsgCmd,#250
 800b7ce:	4b5a      	ldr	r3, [pc, #360]	@ (800b938 <refrigera+0x3b0>)
 800b7d0:	22fa      	movs	r2, #250	@ 0xfa
 800b7d2:	701a      	strb	r2, [r3, #0]
               numMsg = 2; //mov numMsg,#2
 800b7d4:	4b59      	ldr	r3, [pc, #356]	@ (800b93c <refrigera+0x3b4>)
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	701a      	strb	r2, [r3, #0]
               flagsb[f_luzb] ^= 0x1;// bcpl		flagsb,#f_luzb
 800b7da:	4b59      	ldr	r3, [pc, #356]	@ (800b940 <refrigera+0x3b8>)
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	4053      	eors	r3, r2
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	1e5a      	subs	r2, r3, #1
 800b7e6:	4193      	sbcs	r3, r2
 800b7e8:	b2da      	uxtb	r2, r3
 800b7ea:	4b55      	ldr	r3, [pc, #340]	@ (800b940 <refrigera+0x3b8>)
 800b7ec:	701a      	strb	r2, [r3, #0]
               waux = reeEstado1;
 800b7ee:	4b55      	ldr	r3, [pc, #340]	@ (800b944 <refrigera+0x3bc>)
 800b7f0:	781a      	ldrb	r2, [r3, #0]
 800b7f2:	4b40      	ldr	r3, [pc, #256]	@ (800b8f4 <refrigera+0x36c>)
 800b7f4:	701a      	strb	r2, [r3, #0]
               BitClear(waux, est1Lamp);//bres waux,#est1Lamp
 800b7f6:	4b3f      	ldr	r3, [pc, #252]	@ (800b8f4 <refrigera+0x36c>)
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	2204      	movs	r2, #4
 800b7fc:	4393      	bics	r3, r2
 800b7fe:	b2da      	uxtb	r2, r3
 800b800:	4b3c      	ldr	r3, [pc, #240]	@ (800b8f4 <refrigera+0x36c>)
 800b802:	701a      	strb	r2, [r3, #0]
               if(!flagsb[f_luzb]){ //btjf	flagsb,#f_luzb,refrigera_j06d;
 800b804:	4b4e      	ldr	r3, [pc, #312]	@ (800b940 <refrigera+0x3b8>)
 800b806:	781b      	ldrb	r3, [r3, #0]
 800b808:	2201      	movs	r2, #1
 800b80a:	4053      	eors	r3, r2
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d107      	bne.n	800b822 <refrigera+0x29a>
               BitSet(waux, est1Lamp);//bset waux,#est1Lamp
 800b812:	4b38      	ldr	r3, [pc, #224]	@ (800b8f4 <refrigera+0x36c>)
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	2204      	movs	r2, #4
 800b818:	4313      	orrs	r3, r2
 800b81a:	b2da      	uxtb	r2, r3
 800b81c:	4b35      	ldr	r3, [pc, #212]	@ (800b8f4 <refrigera+0x36c>)
 800b81e:	701a      	strb	r2, [r3, #0]
 800b820:	e000      	b.n	800b824 <refrigera+0x29c>
            	   goto refrigera_j06d;
 800b822:	46c0      	nop			@ (mov r8, r8)
				wreeprom ( waux,  &eeEstado1);
 800b824:	4b33      	ldr	r3, [pc, #204]	@ (800b8f4 <refrigera+0x36c>)
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	001a      	movs	r2, r3
 800b82a:	4b47      	ldr	r3, [pc, #284]	@ (800b948 <refrigera+0x3c0>)
 800b82c:	0019      	movs	r1, r3
 800b82e:	0010      	movs	r0, r2
 800b830:	f7fb fffa 	bl	8007828 <wreeprom>
				reeEstado1 = waux;
 800b834:	4b2f      	ldr	r3, [pc, #188]	@ (800b8f4 <refrigera+0x36c>)
 800b836:	781a      	ldrb	r2, [r3, #0]
 800b838:	4b42      	ldr	r3, [pc, #264]	@ (800b944 <refrigera+0x3bc>)
 800b83a:	701a      	strb	r2, [r3, #0]
 800b83c:	e000      	b.n	800b840 <refrigera+0x2b8>
            	   goto refrigera_j06c;
 800b83e:	46c0      	nop			@ (mov r8, r8)
				if( GetRegFlagState(Plantilla[logicos],f_lampAH) ){//btjt		logicos,#f_lampAH,noAskAH2
 800b840:	4b29      	ldr	r3, [pc, #164]	@ (800b8e8 <refrigera+0x360>)
 800b842:	2253      	movs	r2, #83	@ 0x53
 800b844:	5c9b      	ldrb	r3, [r3, r2]
 800b846:	001a      	movs	r2, r3
 800b848:	2320      	movs	r3, #32
 800b84a:	4013      	ands	r3, r2
 800b84c:	d104      	bne.n	800b858 <refrigera+0x2d0>
				if(flagsC[f_ahorro2]){//btjt		flagsC,#f_ahorro2,refrigera_j06;/ Estas en modo ahorro 2? no, no hagas caso a botn de lmpara
 800b84e:	4b31      	ldr	r3, [pc, #196]	@ (800b914 <refrigera+0x38c>)
 800b850:	789b      	ldrb	r3, [r3, #2]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d110      	bne.n	800b878 <refrigera+0x2f0>
noAskAH2:
 800b856:	e000      	b.n	800b85a <refrigera+0x2d2>
					goto noAskAH2;
 800b858:	46c0      	nop			@ (mov r8, r8)
                if(flagsa[nocturno]){//btjt flagsa,#nocturno,refrigera_j06
 800b85a:	4b33      	ldr	r3, [pc, #204]	@ (800b928 <refrigera+0x3a0>)
 800b85c:	78db      	ldrb	r3, [r3, #3]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d10c      	bne.n	800b87c <refrigera+0x2f4>
                if(!flagsb[f_luzb]){ //btjf flagsb,#f_luzb,refrigera_j06
 800b862:	4b37      	ldr	r3, [pc, #220]	@ (800b940 <refrigera+0x3b8>)
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	2201      	movs	r2, #1
 800b868:	4053      	eors	r3, r2
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d107      	bne.n	800b880 <refrigera+0x2f8>
                 GPIOR0[f_lamp] = 1;// bset		GPIOR0,#f_lamp; 	/ No, enciende bandera de activacin de lmpara
 800b870:	4b1b      	ldr	r3, [pc, #108]	@ (800b8e0 <refrigera+0x358>)
 800b872:	2201      	movs	r2, #1
 800b874:	709a      	strb	r2, [r3, #2]
 800b876:	e004      	b.n	800b882 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b878:	46c0      	nop			@ (mov r8, r8)
 800b87a:	e002      	b.n	800b882 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b87c:	46c0      	nop			@ (mov r8, r8)
 800b87e:	e000      	b.n	800b882 <refrigera+0x2fa>
                	goto refrigera_j06;
 800b880:	46c0      	nop			@ (mov r8, r8)
                if(GetRegFlagState(edorefri, 0)){ //btjt edorefri,#0,refrigera_j07;
 800b882:	4b27      	ldr	r3, [pc, #156]	@ (800b920 <refrigera+0x398>)
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	001a      	movs	r2, r3
 800b888:	2301      	movs	r3, #1
 800b88a:	4013      	ands	r3, r2
 800b88c:	d100      	bne.n	800b890 <refrigera+0x308>
 800b88e:	e1f7      	b.n	800bc80 <refrigera+0x6f8>
                	goto refrigera_j07;
 800b890:	46c0      	nop			@ (mov r8, r8)
refrigera_j07:	goto autodesh;					//jp			autodesh;		/ edorefri = 3; Estado de deshielo de modo automtico
 800b892:	46c0      	nop			@ (mov r8, r8)

finctl:       	 goto finref;
//;--------------------------------------------------------------------------------------------------
autodesh:

				if(Plantilla[dhmode] != 0){
 800b894:	4b14      	ldr	r3, [pc, #80]	@ (800b8e8 <refrigera+0x360>)
 800b896:	2255      	movs	r2, #85	@ 0x55
 800b898:	5c9b      	ldrb	r3, [r3, r2]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d101      	bne.n	800b8a2 <refrigera+0x31a>
 800b89e:	f000 fc38 	bl	800c112 <refrigera+0xb8a>
					goto autodesh_no_vaho_func;				/// Si el nmero de sensores con el que trabaja es 1, el deshielo siempre es por ventilador (o natural)
 800b8a2:	f000 fc38 	bl	800c116 <refrigera+0xb8e>
					//ld			A,#$13;
					//and			A,modo;
				 if((0x13 & modo ) == 0){
					goto defadh10;				//jreq		defadh10;		/ No, revisa otra condicin
				 }
				 goto toctl_0;					//jp			toctl_0;			/ Cambia al estado de control
 800b8a6:	46c0      	nop			@ (mov r8, r8)
				wreg = Plantilla [dripposd];
 800b8a8:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e8 <refrigera+0x360>)
 800b8aa:	2264      	movs	r2, #100	@ 0x64
 800b8ac:	5c9a      	ldrb	r2, [r3, r2]
 800b8ae:	4b0f      	ldr	r3, [pc, #60]	@ (800b8ec <refrigera+0x364>)
 800b8b0:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();			//call BaBentre10_math
 800b8b2:	f7fb f8ad 	bl	8006a10 <BaBentre10_math>
				drp_comph = (uint16_t)(waux * 60);
 800b8b6:	4b0f      	ldr	r3, [pc, #60]	@ (800b8f4 <refrigera+0x36c>)
 800b8b8:	781b      	ldrb	r3, [r3, #0]
 800b8ba:	001a      	movs	r2, r3
 800b8bc:	233c      	movs	r3, #60	@ 0x3c
 800b8be:	4353      	muls	r3, r2
 800b8c0:	b29a      	uxth	r2, r3
 800b8c2:	4b22      	ldr	r3, [pc, #136]	@ (800b94c <refrigera+0x3c4>)
 800b8c4:	801a      	strh	r2, [r3, #0]
				drp_fanh = (uint16_t)(wreg * 60);
 800b8c6:	4b09      	ldr	r3, [pc, #36]	@ (800b8ec <refrigera+0x364>)
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	001a      	movs	r2, r3
 800b8cc:	233c      	movs	r3, #60	@ 0x3c
 800b8ce:	4353      	muls	r3, r2
 800b8d0:	b29a      	uxth	r2, r3
 800b8d2:	4b1f      	ldr	r3, [pc, #124]	@ (800b950 <refrigera+0x3c8>)
 800b8d4:	801a      	strh	r2, [r3, #0]
				edorefri = 2;			//mov			edorefri,#$02;	/ Carga el estado de Control
 800b8d6:	4b12      	ldr	r3, [pc, #72]	@ (800b920 <refrigera+0x398>)
 800b8d8:	2202      	movs	r2, #2
 800b8da:	701a      	strb	r2, [r3, #0]
				goto	todh20;			//jra			todh20;
 800b8dc:	e09d      	b.n	800ba1a <refrigera+0x492>
 800b8de:	46c0      	nop			@ (mov r8, r8)
 800b8e0:	20000bc0 	.word	0x20000bc0
 800b8e4:	20000bfc 	.word	0x20000bfc
 800b8e8:	200000b8 	.word	0x200000b8
 800b8ec:	20000b70 	.word	0x20000b70
 800b8f0:	20000c40 	.word	0x20000c40
 800b8f4:	20000b6f 	.word	0x20000b6f
 800b8f8:	20000c42 	.word	0x20000c42
 800b8fc:	20000c3f 	.word	0x20000c3f
 800b900:	20000c41 	.word	0x20000c41
 800b904:	200000b9 	.word	0x200000b9
 800b908:	20000bc8 	.word	0x20000bc8
 800b90c:	200000bb 	.word	0x200000bb
 800b910:	20000bca 	.word	0x20000bca
 800b914:	20000c58 	.word	0x20000c58
 800b918:	200000d3 	.word	0x200000d3
 800b91c:	200000d5 	.word	0x200000d5
 800b920:	20000bb4 	.word	0x20000bb4
 800b924:	20000bac 	.word	0x20000bac
 800b928:	20000b94 	.word	0x20000b94
 800b92c:	20000b66 	.word	0x20000b66
 800b930:	20000b68 	.word	0x20000b68
 800b934:	20000bb8 	.word	0x20000bb8
 800b938:	2000211c 	.word	0x2000211c
 800b93c:	2000211d 	.word	0x2000211d
 800b940:	20000c04 	.word	0x20000c04
 800b944:	200001ba 	.word	0x200001ba
 800b948:	0803f803 	.word	0x0803f803
 800b94c:	20000c16 	.word	0x20000c16
 800b950:	20000c18 	.word	0x20000c18
				timeSeconds_HW = (eeTimeUnix1*256) + eeTimeUnix2;		//ldw		timeSeconds_HW,X
 800b954:	4bcf      	ldr	r3, [pc, #828]	@ (800bc94 <refrigera+0x70c>)
 800b956:	781b      	ldrb	r3, [r3, #0]
 800b958:	021b      	lsls	r3, r3, #8
 800b95a:	b29b      	uxth	r3, r3
 800b95c:	4ace      	ldr	r2, [pc, #824]	@ (800bc98 <refrigera+0x710>)
 800b95e:	7812      	ldrb	r2, [r2, #0]
 800b960:	189b      	adds	r3, r3, r2
 800b962:	b29a      	uxth	r2, r3
 800b964:	4bcd      	ldr	r3, [pc, #820]	@ (800bc9c <refrigera+0x714>)
 800b966:	801a      	strh	r2, [r3, #0]
				timeSeconds_LW = (eeTimeUnix3*256) + eeTimeUnix4;		//ldw		timeSeconds_LW,X					// Carga el tiempo mnimo de descanso del compresor
 800b968:	4bcd      	ldr	r3, [pc, #820]	@ (800bca0 <refrigera+0x718>)
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	021b      	lsls	r3, r3, #8
 800b96e:	b29b      	uxth	r3, r3
 800b970:	4acc      	ldr	r2, [pc, #816]	@ (800bca4 <refrigera+0x71c>)
 800b972:	7812      	ldrb	r2, [r2, #0]
 800b974:	189b      	adds	r3, r3, r2
 800b976:	b29a      	uxth	r2, r3
 800b978:	4bcb      	ldr	r3, [pc, #812]	@ (800bca8 <refrigera+0x720>)
 800b97a:	801a      	strh	r2, [r3, #0]
				tminstoph = (0*256) + 22;	//;/ Carga el tiempo mnimo de descanso del compresor
 800b97c:	4bcb      	ldr	r3, [pc, #812]	@ (800bcac <refrigera+0x724>)
 800b97e:	2216      	movs	r2, #22
 800b980:	801a      	strh	r2, [r3, #0]
				flagsVaho[0] = 1;							//bset		flagsVaho,#0
 800b982:	4bcb      	ldr	r3, [pc, #812]	@ (800bcb0 <refrigera+0x728>)
 800b984:	2201      	movs	r2, #1
 800b986:	701a      	strb	r2, [r3, #0]
				timeOnVaho_w = Plantilla[tOnVh] * 60;		//ldw			timeOnVaho_w,X
 800b988:	4bca      	ldr	r3, [pc, #808]	@ (800bcb4 <refrigera+0x72c>)
 800b98a:	226b      	movs	r2, #107	@ 0x6b
 800b98c:	5c9b      	ldrb	r3, [r3, r2]
 800b98e:	001a      	movs	r2, r3
 800b990:	233c      	movs	r3, #60	@ 0x3c
 800b992:	4353      	muls	r3, r2
 800b994:	b29a      	uxth	r2, r3
 800b996:	4bc8      	ldr	r3, [pc, #800]	@ (800bcb8 <refrigera+0x730>)
 800b998:	801a      	strh	r2, [r3, #0]
				edorefri = 2;			//mov			edorefri,#$02;	/ Carga el estado de Control
 800b99a:	4bc8      	ldr	r3, [pc, #800]	@ (800bcbc <refrigera+0x734>)
 800b99c:	2202      	movs	r2, #2
 800b99e:	701a      	strb	r2, [r3, #0]
				goto todh20;			//jra			todh20;
 800b9a0:	e03b      	b.n	800ba1a <refrigera+0x492>
                  goto todh; //jp todh
 800b9a2:	46c0      	nop			@ (mov r8, r8)
 800b9a4:	e002      	b.n	800b9ac <refrigera+0x424>
				goto todh; //jp			todh;			/ Si, cambia al estado de deshielo automtico
 800b9a6:	46c0      	nop			@ (mov r8, r8)
 800b9a8:	e000      	b.n	800b9ac <refrigera+0x424>
				goto	todh;  // jp			todh;			/ Si, cambia al estado de deshielo
 800b9aa:	46c0      	nop			@ (mov r8, r8)
				timeDpyDf = 2;			//	mov			timeDpyDf,#2
 800b9ac:	4bc4      	ldr	r3, [pc, #784]	@ (800bcc0 <refrigera+0x738>)
 800b9ae:	2202      	movs	r2, #2
 800b9b0:	701a      	strb	r2, [r3, #0]
				cntdpyev = 0;									// Cancela el desplegado de Tevaporador
 800b9b2:	4bc4      	ldr	r3, [pc, #784]	@ (800bcc4 <refrigera+0x73c>)
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	701a      	strb	r2, [r3, #0]
				ldadaptivo();	//call ldadaptivo				// Carga tiempo total de interdeshielo en segundos
 800b9b8:	f7fa fe10 	bl	80065dc <ldadaptivo>
				wreg = Plantilla [timedh];//ld	A,dhmode;		// Toma el tiempo de duracin del deshielo en minutos
 800b9bc:	4bbd      	ldr	r3, [pc, #756]	@ (800bcb4 <refrigera+0x72c>)
 800b9be:	2247      	movs	r2, #71	@ 0x47
 800b9c0:	5c9a      	ldrb	r2, [r3, r2]
 800b9c2:	4bc1      	ldr	r3, [pc, #772]	@ (800bcc8 <refrigera+0x740>)
 800b9c4:	701a      	strb	r2, [r3, #0]
				if(Plantilla [dhmode] != 0x01 ){//cp A,#$01;		/// Deshielo por gas caliente?
 800b9c6:	4bbb      	ldr	r3, [pc, #748]	@ (800bcb4 <refrigera+0x72c>)
 800b9c8:	2255      	movs	r2, #85	@ 0x55
 800b9ca:	5c9b      	ldrb	r3, [r3, r2]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d102      	bne.n	800b9d6 <refrigera+0x44e>
				BaBentre10_math();					//call BaBentre10_math
 800b9d0:	f7fb f81e 	bl	8006a10 <BaBentre10_math>
				goto todh2;
 800b9d4:	e014      	b.n	800ba00 <refrigera+0x478>
					goto todh1;
 800b9d6:	46c0      	nop			@ (mov r8, r8)
todh1:			STM8_16_X =  wreg * 60;			//Plantilla [timedh] *  Nmero de segundos por minuto
 800b9d8:	4bbb      	ldr	r3, [pc, #748]	@ (800bcc8 <refrigera+0x740>)
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	001a      	movs	r2, r3
 800b9de:	233c      	movs	r3, #60	@ 0x3c
 800b9e0:	4353      	muls	r3, r2
 800b9e2:	b29a      	uxth	r2, r3
 800b9e4:	4bb9      	ldr	r3, [pc, #740]	@ (800bccc <refrigera+0x744>)
 800b9e6:	801a      	strh	r2, [r3, #0]
				resulh = highByte(STM8_16_X);
 800b9e8:	4bb8      	ldr	r3, [pc, #736]	@ (800bccc <refrigera+0x744>)
 800b9ea:	881b      	ldrh	r3, [r3, #0]
 800b9ec:	0a1b      	lsrs	r3, r3, #8
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	b2da      	uxtb	r2, r3
 800b9f2:	4bb7      	ldr	r3, [pc, #732]	@ (800bcd0 <refrigera+0x748>)
 800b9f4:	701a      	strb	r2, [r3, #0]
				resull = lowByte(STM8_16_X);		//ldw     resulh,X
 800b9f6:	4bb5      	ldr	r3, [pc, #724]	@ (800bccc <refrigera+0x744>)
 800b9f8:	881b      	ldrh	r3, [r3, #0]
 800b9fa:	b2da      	uxtb	r2, r3
 800b9fc:	4bb5      	ldr	r3, [pc, #724]	@ (800bcd4 <refrigera+0x74c>)
 800b9fe:	701a      	strb	r2, [r3, #0]
				durdhh = (resulh*256) + resull;
 800ba00:	4bb3      	ldr	r3, [pc, #716]	@ (800bcd0 <refrigera+0x748>)
 800ba02:	781b      	ldrb	r3, [r3, #0]
 800ba04:	021b      	lsls	r3, r3, #8
 800ba06:	b29b      	uxth	r3, r3
 800ba08:	4ab2      	ldr	r2, [pc, #712]	@ (800bcd4 <refrigera+0x74c>)
 800ba0a:	7812      	ldrb	r2, [r2, #0]
 800ba0c:	189b      	adds	r3, r3, r2
 800ba0e:	b29a      	uxth	r2, r3
 800ba10:	4bb1      	ldr	r3, [pc, #708]	@ (800bcd8 <refrigera+0x750>)
 800ba12:	801a      	strh	r2, [r3, #0]
				edorefri = 0x03;						//;	/ Carga el estado de Autodeshielo
 800ba14:	4ba9      	ldr	r3, [pc, #676]	@ (800bcbc <refrigera+0x734>)
 800ba16:	2203      	movs	r2, #3
 800ba18:	701a      	strb	r2, [r3, #0]
todh20:    	 	minfunc = 0x04;						/// 4 segundos de funcin activa como mnimo
 800ba1a:	4bb0      	ldr	r3, [pc, #704]	@ (800bcdc <refrigera+0x754>)
 800ba1c:	2204      	movs	r2, #4
 800ba1e:	701a      	strb	r2, [r3, #0]
finref_1:		if(trefst[f_hv]){					//;finref_1:					btjt		trefst,#f_hv,refrigera_j09;	/ Hay alarma de voltaje?
 800ba20:	4baf      	ldr	r3, [pc, #700]	@ (800bce0 <refrigera+0x758>)
 800ba22:	79db      	ldrb	r3, [r3, #7]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d107      	bne.n	800ba38 <refrigera+0x4b0>
				if(!trefst[f_lv]){					//;refrigera_j09:	bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800ba28:	4bad      	ldr	r3, [pc, #692]	@ (800bce0 <refrigera+0x758>)
 800ba2a:	799b      	ldrb	r3, [r3, #6]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	4053      	eors	r3, r2
 800ba30:	b2db      	uxtb	r3, r3
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d107      	bne.n	800ba46 <refrigera+0x4be>
refrigera_j09:	GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800ba36:	e000      	b.n	800ba3a <refrigera+0x4b2>
					goto refrigera_j09;				//;								btjf		trefst,#f_lv,refrigera_j10;
 800ba38:	46c0      	nop			@ (mov r8, r8)
refrigera_j09:	GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp;	/ S, Apaga el compresor
 800ba3a:	4baa      	ldr	r3, [pc, #680]	@ (800bce4 <refrigera+0x75c>)
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	701a      	strb	r2, [r3, #0]
				minbrake_load();					//call		minbrake_load
 800ba40:	f7fa fe3e 	bl	80066c0 <minbrake_load>
 800ba44:	e000      	b.n	800ba48 <refrigera+0x4c0>
					goto refrigera_j10;				//;								call		minbrake_load
 800ba46:	46c0      	nop			@ (mov r8, r8)
refrigera_j10:  if(GPIOR0[f_comp]){
 800ba48:	4ba6      	ldr	r3, [pc, #664]	@ (800bce4 <refrigera+0x75c>)
 800ba4a:	781b      	ldrb	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d103      	bne.n	800ba58 <refrigera+0x4d0>
				datled[luzC] = 0; 		// bres		datled,#luzC; / Apaga LED de compresor
 800ba50:	4ba5      	ldr	r3, [pc, #660]	@ (800bce8 <refrigera+0x760>)
 800ba52:	2200      	movs	r2, #0
 800ba54:	709a      	strb	r2, [r3, #2]
 800ba56:	e000      	b.n	800ba5a <refrigera+0x4d2>
                	goto refrigera_j11;
 800ba58:	46c0      	nop			@ (mov r8, r8)
               if(cntNoct_H == 0){//ld A,cntNoct_H;  or A,cntNoct_L;		/ termin el tiempo de Nocturno?
 800ba5a:	4ba4      	ldr	r3, [pc, #656]	@ (800bcec <refrigera+0x764>)
 800ba5c:	881b      	ldrh	r3, [r3, #0]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d01a      	beq.n	800ba98 <refrigera+0x510>
               if(!portX[rel_co]){ 	   				//				btjf		puertoa,#rel_co,nocturnoFunc01;	/ viene de compresor encendido?   RM_20231127 Para evitar encendido IMNEDIATO de relevador despus de NOCTURNO
 800ba62:	4ba3      	ldr	r3, [pc, #652]	@ (800bcf0 <refrigera+0x768>)
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	2201      	movs	r2, #1
 800ba68:	4053      	eors	r3, r2
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d102      	bne.n	800ba76 <refrigera+0x4ee>
               minbrake_load();						//call		minbrake_load;		/ S, carga decanso de compresor
 800ba70:	f7fa fe26 	bl	80066c0 <minbrake_load>
 800ba74:	e000      	b.n	800ba78 <refrigera+0x4f0>
            	   goto	nocturnoFunc01; 	   	   	//				call		minbrake_load;		/ S, carga decanso de compresor
 800ba76:	46c0      	nop			@ (mov r8, r8)
               GPIOR0[f_comp] = 0;				//bres		GPIOR0,#f_comp
 800ba78:	4b9a      	ldr	r3, [pc, #616]	@ (800bce4 <refrigera+0x75c>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	701a      	strb	r2, [r3, #0]
               GPIOR0[f_dh] = 0;				//bres		GPIOR0,#f_dh
 800ba7e:	4b99      	ldr	r3, [pc, #612]	@ (800bce4 <refrigera+0x75c>)
 800ba80:	2200      	movs	r2, #0
 800ba82:	705a      	strb	r2, [r3, #1]
               GPIOR1[f_fan] = 0;					//;manten las cargas apagadas
 800ba84:	4b9b      	ldr	r3, [pc, #620]	@ (800bcf4 <refrigera+0x76c>)
 800ba86:	2200      	movs	r2, #0
 800ba88:	701a      	strb	r2, [r3, #0]
               Bclear_Clear_trfst(datled, datled,luzC, luzF);
 800ba8a:	4997      	ldr	r1, [pc, #604]	@ (800bce8 <refrigera+0x760>)
 800ba8c:	4896      	ldr	r0, [pc, #600]	@ (800bce8 <refrigera+0x760>)
 800ba8e:	2307      	movs	r3, #7
 800ba90:	2202      	movs	r2, #2
 800ba92:	f001 fe02 	bl	800d69a <Bclear_Clear_trfst>
               goto endNoct;
 800ba96:	e01b      	b.n	800bad0 <refrigera+0x548>
            	   goto endNocturno;
 800ba98:	46c0      	nop			@ (mov r8, r8)
              if(!flagsa[nocturno]){ //btjf flagsa,#nocturno,endNoct
 800ba9a:	4b97      	ldr	r3, [pc, #604]	@ (800bcf8 <refrigera+0x770>)
 800ba9c:	78db      	ldrb	r3, [r3, #3]
 800ba9e:	2201      	movs	r2, #1
 800baa0:	4053      	eors	r3, r2
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d112      	bne.n	800bace <refrigera+0x546>
              Bset_Clear_trfst(flagsb,flagsa,f_luzb, 3);
 800baa8:	4993      	ldr	r1, [pc, #588]	@ (800bcf8 <refrigera+0x770>)
 800baaa:	4894      	ldr	r0, [pc, #592]	@ (800bcfc <refrigera+0x774>)
 800baac:	2303      	movs	r3, #3
 800baae:	2200      	movs	r2, #0
 800bab0:	f001 fdd8 	bl	800d664 <Bset_Clear_trfst>
              Bset_Clear_trfst(flagsC,datled,f_ahorro1, 4);
 800bab4:	498c      	ldr	r1, [pc, #560]	@ (800bce8 <refrigera+0x760>)
 800bab6:	4892      	ldr	r0, [pc, #584]	@ (800bd00 <refrigera+0x778>)
 800bab8:	2304      	movs	r3, #4
 800baba:	2201      	movs	r2, #1
 800babc:	f001 fdd2 	bl	800d664 <Bset_Clear_trfst>
              t_ahorro1_H = 0;
 800bac0:	4b90      	ldr	r3, [pc, #576]	@ (800bd04 <refrigera+0x77c>)
 800bac2:	2200      	movs	r2, #0
 800bac4:	801a      	strh	r2, [r3, #0]
              t_ahorro2_H = 0;						//;			/ provoca entrada a modo ahorro2
 800bac6:	4b90      	ldr	r3, [pc, #576]	@ (800bd08 <refrigera+0x780>)
 800bac8:	2200      	movs	r2, #0
 800baca:	801a      	strh	r2, [r3, #0]
 800bacc:	e000      	b.n	800bad0 <refrigera+0x548>
            	  goto endNoct;
 800bace:	46c0      	nop			@ (mov r8, r8)
			if(GetRegFlagState (reeEstado1, est1Refri)){ //btjt eeEstado1,#est1Refri,refriON
 800bad0:	4b8e      	ldr	r3, [pc, #568]	@ (800bd0c <refrigera+0x784>)
 800bad2:	781b      	ldrb	r3, [r3, #0]
 800bad4:	001a      	movs	r2, r3
 800bad6:	2301      	movs	r3, #1
 800bad8:	4013      	ands	r3, r2
 800bada:	d115      	bne.n	800bb08 <refrigera+0x580>
refriOFF:
 800badc:	46c0      	nop			@ (mov r8, r8)
		   st_refri();
 800bade:	f000 fbad 	bl	800c23c <st_refri>
           for(uint8_t k=0; k<8; k++){
 800bae2:	1cbb      	adds	r3, r7, #2
 800bae4:	2200      	movs	r2, #0
 800bae6:	701a      	strb	r2, [r3, #0]
 800bae8:	e009      	b.n	800bafe <refrigera+0x576>
        	   datled[k] = 0;
 800baea:	1cbb      	adds	r3, r7, #2
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	4a7e      	ldr	r2, [pc, #504]	@ (800bce8 <refrigera+0x760>)
 800baf0:	2100      	movs	r1, #0
 800baf2:	54d1      	strb	r1, [r2, r3]
           for(uint8_t k=0; k<8; k++){
 800baf4:	1cbb      	adds	r3, r7, #2
 800baf6:	781a      	ldrb	r2, [r3, #0]
 800baf8:	1cbb      	adds	r3, r7, #2
 800bafa:	3201      	adds	r2, #1
 800bafc:	701a      	strb	r2, [r3, #0]
 800bafe:	1cbb      	adds	r3, r7, #2
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	2b07      	cmp	r3, #7
 800bb04:	d9f1      	bls.n	800baea <refrigera+0x562>
refriON:
 800bb06:	e000      	b.n	800bb0a <refrigera+0x582>
            	 goto refriON;
 800bb08:	46c0      	nop			@ (mov r8, r8)
         if(!flagsBattery[batON]){//btjf flagsBattery,#batON,ac_OK
 800bb0a:	4b81      	ldr	r3, [pc, #516]	@ (800bd10 <refrigera+0x788>)
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	4053      	eors	r3, r2
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d105      	bne.n	800bb24 <refrigera+0x59c>
         st_refri();
 800bb18:	f000 fb90 	bl	800c23c <st_refri>
         timeRstBLE = 1;					// manten modulo wifi en reset
 800bb1c:	4b7d      	ldr	r3, [pc, #500]	@ (800bd14 <refrigera+0x78c>)
 800bb1e:	2201      	movs	r2, #1
 800bb20:	701a      	strb	r2, [r3, #0]
 800bb22:	e000      	b.n	800bb26 <refrigera+0x59e>
        	 goto ac_OK;
 800bb24:	46c0      	nop			@ (mov r8, r8)
		compState = 0;							//clr			compState
 800bb26:	4b7c      	ldr	r3, [pc, #496]	@ (800bd18 <refrigera+0x790>)
 800bb28:	2200      	movs	r2, #0
 800bb2a:	701a      	strb	r2, [r3, #0]
		if(!GPIOR0[f_comp]){					//btjf		GPIOR0,#f_comp,noCompState
 800bb2c:	4b6d      	ldr	r3, [pc, #436]	@ (800bce4 <refrigera+0x75c>)
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	2201      	movs	r2, #1
 800bb32:	4053      	eors	r3, r2
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d104      	bne.n	800bb44 <refrigera+0x5bc>
		compState = 1;
 800bb3a:	4b77      	ldr	r3, [pc, #476]	@ (800bd18 <refrigera+0x790>)
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	701a      	strb	r2, [r3, #0]
		goto main_refrigera;
 800bb40:	f000 fb4e 	bl	800c1e0 <refrigera+0xc58>
			goto	noCompState;				//mov			compState,#1
 800bb44:	46c0      	nop			@ (mov r8, r8)
		goto main_refrigera;
 800bb46:	f000 fb4b 	bl	800c1e0 <refrigera+0xc58>
            	goto	indica;			//jp			indica;			/ edorefri = 0; Indicacin de los parmetros de operacin
 800bb4a:	46c0      	nop			@ (mov r8, r8)
          fauto[3] = 0; 	//bres fauto,#3
 800bb4c:	4b73      	ldr	r3, [pc, #460]	@ (800bd1c <refrigera+0x794>)
 800bb4e:	2200      	movs	r2, #0
 800bb50:	70da      	strb	r2, [r3, #3]
          Load_ret1();			// Carga el retardo para entrar a nocturno con luz.
 800bb52:	f7fa fd2a 	bl	80065aa <Load_ret1>
          Load_ret2();			// Carga retardo de tiempo permitido con puerta abierta.
 800bb56:	f7fa fd2f 	bl	80065b8 <Load_ret2>
          Bclear_Clear_trfst(trefst, trefst,6, 7);
 800bb5a:	4961      	ldr	r1, [pc, #388]	@ (800bce0 <refrigera+0x758>)
 800bb5c:	4860      	ldr	r0, [pc, #384]	@ (800bce0 <refrigera+0x758>)
 800bb5e:	2307      	movs	r3, #7
 800bb60:	2206      	movs	r2, #6
 800bb62:	f001 fd9a 	bl	800d69a <Bclear_Clear_trfst>
          cntobscu = 0x02;		// Carga el contador de tiempo de obscuridad con 2 segundos
 800bb66:	4b6e      	ldr	r3, [pc, #440]	@ (800bd20 <refrigera+0x798>)
 800bb68:	2202      	movs	r2, #2
 800bb6a:	701a      	strb	r2, [r3, #0]
          wreg = 0x05;
 800bb6c:	4b56      	ldr	r3, [pc, #344]	@ (800bcc8 <refrigera+0x740>)
 800bb6e:	2205      	movs	r2, #5
 800bb70:	701a      	strb	r2, [r3, #0]
          if(!(fauto[6])){ //btjf fauto,#6,no_change_time
 800bb72:	4b6a      	ldr	r3, [pc, #424]	@ (800bd1c <refrigera+0x794>)
 800bb74:	799b      	ldrb	r3, [r3, #6]
 800bb76:	2201      	movs	r2, #1
 800bb78:	4053      	eors	r3, r2
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d103      	bne.n	800bb88 <refrigera+0x600>
          wreg = 0x01;
 800bb80:	4b51      	ldr	r3, [pc, #324]	@ (800bcc8 <refrigera+0x740>)
 800bb82:	2201      	movs	r2, #1
 800bb84:	701a      	strb	r2, [r3, #0]
 800bb86:	e000      	b.n	800bb8a <refrigera+0x602>
        	  goto no_change_time;
 800bb88:	46c0      	nop			@ (mov r8, r8)
			retvent = wreg;				//mov			retvent,wreg;	/ Carga el retardo de encendido del ventilador con 5 segundos
 800bb8a:	4b4f      	ldr	r3, [pc, #316]	@ (800bcc8 <refrigera+0x740>)
 800bb8c:	781a      	ldrb	r2, [r3, #0]
 800bb8e:	4b65      	ldr	r3, [pc, #404]	@ (800bd24 <refrigera+0x79c>)
 800bb90:	701a      	strb	r2, [r3, #0]
			interdhh = (uint16_t)wreg;			//mov			interdhl,wreg;	/ Carga 5 segundos para pasar a deshielo
 800bb92:	4b4d      	ldr	r3, [pc, #308]	@ (800bcc8 <refrigera+0x740>)
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	001a      	movs	r2, r3
 800bb98:	4b63      	ldr	r3, [pc, #396]	@ (800bd28 <refrigera+0x7a0>)
 800bb9a:	801a      	strh	r2, [r3, #0]
			blink_640();				//call blink_640			/// En wreg quedan los mltiplos de 640 ms
 800bb9c:	f7fa fd40 	bl	8006620 <blink_640>
			if(wreg == 3){				//ld      A,wreg
 800bba0:	4b49      	ldr	r3, [pc, #292]	@ (800bcc8 <refrigera+0x740>)
 800bba2:	781b      	ldrb	r3, [r3, #0]
 800bba4:	2b03      	cmp	r3, #3
 800bba6:	d013      	beq.n	800bbd0 <refrigera+0x648>
			if(wreg == 5){				//cp		A,#5;
 800bba8:	4b47      	ldr	r3, [pc, #284]	@ (800bcc8 <refrigera+0x740>)
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	2b05      	cmp	r3, #5
 800bbae:	d027      	beq.n	800bc00 <refrigera+0x678>
			if(wreg == 7){				//cp		A,#7;
 800bbb0:	4b45      	ldr	r3, [pc, #276]	@ (800bcc8 <refrigera+0x740>)
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	2b07      	cmp	r3, #7
 800bbb6:	d027      	beq.n	800bc08 <refrigera+0x680>
			if(wreg != 1){				//cp		A,#1;			/ Interdeshielo
 800bbb8:	4b43      	ldr	r3, [pc, #268]	@ (800bcc8 <refrigera+0x740>)
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d127      	bne.n	800bc10 <refrigera+0x688>
Indi_int:	 //mov			tempo2,interdh;	/ Muestra interdeshielo en horas
 800bbc0:	46c0      	nop			@ (mov r8, r8)
			soloent (reePlantilla[interdh]);
 800bbc2:	4b5a      	ldr	r3, [pc, #360]	@ (800bd2c <refrigera+0x7a4>)
 800bbc4:	2246      	movs	r2, #70	@ 0x46
 800bbc6:	5c9b      	ldrb	r3, [r3, r2]
 800bbc8:	0018      	movs	r0, r3
 800bbca:	f7fa feef 	bl	80069ac <soloent>
             goto defindi;
 800bbce:	e020      	b.n	800bc12 <refrigera+0x68a>
				goto	Indi_time;		//cp		A,#3;
 800bbd0:	46c0      	nop			@ (mov r8, r8)
            if(Plantilla[dhmode] != 1){
 800bbd2:	4b38      	ldr	r3, [pc, #224]	@ (800bcb4 <refrigera+0x72c>)
 800bbd4:	2255      	movs	r2, #85	@ 0x55
 800bbd6:	5c9b      	ldrb	r3, [r3, r2]
 800bbd8:	2b01      	cmp	r3, #1
 800bbda:	d109      	bne.n	800bbf0 <refrigera+0x668>
            soloent( Plantilla[timedh] );
 800bbdc:	4b35      	ldr	r3, [pc, #212]	@ (800bcb4 <refrigera+0x72c>)
 800bbde:	2247      	movs	r2, #71	@ 0x47
 800bbe0:	5c9b      	ldrb	r3, [r3, r2]
 800bbe2:	0018      	movs	r0, r3
 800bbe4:	f7fa fee2 	bl	80069ac <soloent>
            datled[dp] = 1;					//;	/ Enciende el punto
 800bbe8:	4b3f      	ldr	r3, [pc, #252]	@ (800bce8 <refrigera+0x760>)
 800bbea:	2201      	movs	r2, #1
 800bbec:	701a      	strb	r2, [r3, #0]
            goto defindi;
 800bbee:	e010      	b.n	800bc12 <refrigera+0x68a>
				goto indica45;
 800bbf0:	46c0      	nop			@ (mov r8, r8)
            convad10(Plantilla[timedh]);			//call convad10
 800bbf2:	4b30      	ldr	r3, [pc, #192]	@ (800bcb4 <refrigera+0x72c>)
 800bbf4:	2247      	movs	r2, #71	@ 0x47
 800bbf6:	5c9b      	ldrb	r3, [r3, r2]
 800bbf8:	0018      	movs	r0, r3
 800bbfa:	f7fa fea1 	bl	8006940 <convad10>
            goto defindi;
 800bbfe:	e008      	b.n	800bc12 <refrigera+0x68a>
				goto	Indi_sp;		//jreq		Indi_sp;		/ Setpoint
 800bc00:	46c0      	nop			@ (mov r8, r8)
Indi_sp:    sp_dpy();					//call sp_dpy				/ Despliega el Set Point que esta operando
 800bc02:	f7fa fd37 	bl	8006674 <sp_dpy>
			goto defindi;		//jra			defindi;
 800bc06:	e004      	b.n	800bc12 <refrigera+0x68a>
				goto	Indi_dif;		//jreq		Indi_dif;		/ Diferencial
 800bc08:	46c0      	nop			@ (mov r8, r8)
Indi_dif:	dif_dpy();		//call dif_dpy		// Despliega el Diferencial que este operando
 800bc0a:	f7fa fd3f 	bl	800668c <dif_dpy>
 800bc0e:	e000      	b.n	800bc12 <refrigera+0x68a>
				goto	defindi;		//jrne		defindi;		/ Mantiene el display apagado
 800bc10:	46c0      	nop			@ (mov r8, r8)
defindi:   buildmode();					//call buildmode;				//	/ Construye el modo de cambio de estado para la rutina refrigera
 800bc12:	f7fb fd13 	bl	800763c <buildmode>
           if(!GetRegFlagState(modo,tinic)){//btjf modo,#tinic,indica_j00;
 800bc16:	4b46      	ldr	r3, [pc, #280]	@ (800bd30 <refrigera+0x7a8>)
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	b25b      	sxtb	r3, r3
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	db2c      	blt.n	800bc7a <refrigera+0x6f2>
        	   goto indica_j00;
 800bc20:	46c0      	nop			@ (mov r8, r8)
            if(GetRegFlagState(Plantilla [numSens],f_sen2)){ 	// Si el nmero de sensores con el que trabaja es 1, no preguntes por condiciones iniciales del sensor evaporador
 800bc22:	4b24      	ldr	r3, [pc, #144]	@ (800bcb4 <refrigera+0x72c>)
 800bc24:	2259      	movs	r2, #89	@ 0x59
 800bc26:	5c9b      	ldrb	r3, [r3, r2]
 800bc28:	001a      	movs	r2, r3
 800bc2a:	2302      	movs	r3, #2
 800bc2c:	4013      	ands	r3, r2
 800bc2e:	d104      	bne.n	800bc3a <refrigera+0x6b2>
            if(GPIOR0[f_disable]){ //btjt GPIOR0,#f_disable,indica_j01  /// Esta deshabilitado el deshielo al arranque? s, carga interdeshielo
 800bc30:	4b2c      	ldr	r3, [pc, #176]	@ (800bce4 <refrigera+0x75c>)
 800bc32:	791b      	ldrb	r3, [r3, #4]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d01c      	beq.n	800bc72 <refrigera+0x6ea>
            	goto indica_j01;		//indica_j01;/ Esta deshabilitado el deshielo al arranque? s, carga interdeshielo
 800bc38:	e018      	b.n	800bc6c <refrigera+0x6e4>
            	goto indica_j00b;
 800bc3a:	46c0      	nop			@ (mov r8, r8)
             if(trefst[f_sda]){ //btjt trefst,#f_sda,indica_j01;
 800bc3c:	4b28      	ldr	r3, [pc, #160]	@ (800bce0 <refrigera+0x758>)
 800bc3e:	78db      	ldrb	r3, [r3, #3]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d10e      	bne.n	800bc62 <refrigera+0x6da>
            if(trefst[f_sdc]){ //btjt trefst,#f_sdc,indica_j01
 800bc44:	4b26      	ldr	r3, [pc, #152]	@ (800bce0 <refrigera+0x758>)
 800bc46:	789b      	ldrb	r3, [r3, #2]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d10c      	bne.n	800bc66 <refrigera+0x6de>
            if(GPIOR0[f_disable]){//btjt GPIOR0,#f_disable,indica_j01
 800bc4c:	4b25      	ldr	r3, [pc, #148]	@ (800bce4 <refrigera+0x75c>)
 800bc4e:	791b      	ldrb	r3, [r3, #4]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d10a      	bne.n	800bc6a <refrigera+0x6e2>
            if(!GetRegFlagState(modo,limech)){ //btjf modo,#limech,indica_j02;
 800bc54:	4b36      	ldr	r3, [pc, #216]	@ (800bd30 <refrigera+0x7a8>)
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	001a      	movs	r2, r3
 800bc5a:	2310      	movs	r3, #16
 800bc5c:	4013      	ands	r3, r2
 800bc5e:	d00a      	beq.n	800bc76 <refrigera+0x6ee>
indica_j01:		ldadaptivo();	// call ldadaptivo
 800bc60:	e004      	b.n	800bc6c <refrigera+0x6e4>
            	 goto indica_j01;
 800bc62:	46c0      	nop			@ (mov r8, r8)
 800bc64:	e002      	b.n	800bc6c <refrigera+0x6e4>
            	goto indica_j01;			//indica_j01;	/ Falla en el sensor de evaporador?
 800bc66:	46c0      	nop			@ (mov r8, r8)
 800bc68:	e000      	b.n	800bc6c <refrigera+0x6e4>
            	goto indica_j01;		//indica_j01;/ Esta deshabilitado el deshielo al arranque?
 800bc6a:	46c0      	nop			@ (mov r8, r8)
indica_j01:		ldadaptivo();	// call ldadaptivo
 800bc6c:	f7fa fcb6 	bl	80065dc <ldadaptivo>
			goto	toctl_inicio;			//jp      toctl_inicio     ;RM_20230419  Para retardo al inicio
 800bc70:	e670      	b.n	800b954 <refrigera+0x3cc>
            goto indica_j02;
 800bc72:	46c0      	nop			@ (mov r8, r8)
 800bc74:	e66e      	b.n	800b954 <refrigera+0x3cc>
            	goto indica_j02;		//indica_j02;	/ La temperatura del evaporador esta por debajo del lmite establecido?
 800bc76:	46c0      	nop			@ (mov r8, r8)
			goto	toctl_inicio;			//jp      toctl_inicio     ;RM_20230419  Para retardo al inicio
 800bc78:	e66c      	b.n	800b954 <refrigera+0x3cc>
           goto defind10;				/// No, pregunta por otro modo
 800bc7a:	46c0      	nop			@ (mov r8, r8)
finindi:     goto finref;
 800bc7c:	46c0      	nop			@ (mov r8, r8)
 800bc7e:	e6cf      	b.n	800ba20 <refrigera+0x498>
                goto	control;				//jp			control ;		/ edorefri = 2; Control de temperatura basado en la temperatura ambiente
 800bc80:	46c0      	nop			@ (mov r8, r8)
				if(Plantilla[dhmode] != 0){
 800bc82:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb4 <refrigera+0x72c>)
 800bc84:	2255      	movs	r2, #85	@ 0x55
 800bc86:	5c9b      	ldrb	r3, [r3, r2]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d153      	bne.n	800bd34 <refrigera+0x7ac>
				vaho_func();				//call		vaho_func
 800bc8c:	f7fb fb10 	bl	80072b0 <vaho_func>
 800bc90:	e051      	b.n	800bd36 <refrigera+0x7ae>
 800bc92:	46c0      	nop			@ (mov r8, r8)
 800bc94:	0803f804 	.word	0x0803f804
 800bc98:	0803f805 	.word	0x0803f805
 800bc9c:	20001e6c 	.word	0x20001e6c
 800bca0:	0803f806 	.word	0x0803f806
 800bca4:	0803f807 	.word	0x0803f807
 800bca8:	20001e6e 	.word	0x20001e6e
 800bcac:	20000b7e 	.word	0x20000b7e
 800bcb0:	20002164 	.word	0x20002164
 800bcb4:	200000b8 	.word	0x200000b8
 800bcb8:	2000215e 	.word	0x2000215e
 800bcbc:	20000bb4 	.word	0x20000bb4
 800bcc0:	200001f4 	.word	0x200001f4
 800bcc4:	20000b89 	.word	0x20000b89
 800bcc8:	20000b70 	.word	0x20000b70
 800bccc:	200008d6 	.word	0x200008d6
 800bcd0:	20000b62 	.word	0x20000b62
 800bcd4:	20000b63 	.word	0x20000b63
 800bcd8:	20000bd4 	.word	0x20000bd4
 800bcdc:	20000b87 	.word	0x20000b87
 800bce0:	20000ba4 	.word	0x20000ba4
 800bce4:	20000bc0 	.word	0x20000bc0
 800bce8:	20000bac 	.word	0x20000bac
 800bcec:	20000c60 	.word	0x20000c60
 800bcf0:	20000b74 	.word	0x20000b74
 800bcf4:	20000bfc 	.word	0x20000bfc
 800bcf8:	20000b94 	.word	0x20000b94
 800bcfc:	20000c04 	.word	0x20000c04
 800bd00:	20000c58 	.word	0x20000c58
 800bd04:	20000c4c 	.word	0x20000c4c
 800bd08:	20000c4e 	.word	0x20000c4e
 800bd0c:	200001ba 	.word	0x200001ba
 800bd10:	20002170 	.word	0x20002170
 800bd14:	20001fa5 	.word	0x20001fa5
 800bd18:	20001fa4 	.word	0x20001fa4
 800bd1c:	20000bf4 	.word	0x20000bf4
 800bd20:	20000b8a 	.word	0x20000b8a
 800bd24:	20000b86 	.word	0x20000b86
 800bd28:	20000bd2 	.word	0x20000bd2
 800bd2c:	20000cb4 	.word	0x20000cb4
 800bd30:	20000b6d 	.word	0x20000b6d
					goto	control_no_vaho_func;
 800bd34:	46c0      	nop			@ (mov r8, r8)
				datled[luzF] = 0;			//bres		datled,#luzF
 800bd36:	4bb3      	ldr	r3, [pc, #716]	@ (800c004 <refrigera+0xa7c>)
 800bd38:	2200      	movs	r2, #0
 800bd3a:	71da      	strb	r2, [r3, #7]
				if(drp_fanh == 0){
 800bd3c:	4bb2      	ldr	r3, [pc, #712]	@ (800c008 <refrigera+0xa80>)
 800bd3e:	881b      	ldrh	r3, [r3, #0]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d000      	beq.n	800bd46 <refrigera+0x7be>
 800bd44:	e071      	b.n	800be2a <refrigera+0x8a2>
					goto ask_door_fan; //jreq ask_door_fan
 800bd46:	46c0      	nop			@ (mov r8, r8)
               if(GetRegFlagState(Plantilla[logicos2],ventDoorOFF)){ //btjt logicos2,#ventDoorOFF,ask_fan_on	/ s los parmetros de configuracin lo indican ignora el control de ventilador por puerta
 800bd48:	4bb0      	ldr	r3, [pc, #704]	@ (800c00c <refrigera+0xa84>)
 800bd4a:	225b      	movs	r2, #91	@ 0x5b
 800bd4c:	5c9b      	ldrb	r3, [r3, r2]
 800bd4e:	001a      	movs	r2, r3
 800bd50:	2302      	movs	r3, #2
 800bd52:	4013      	ands	r3, r2
 800bd54:	d109      	bne.n	800bd6a <refrigera+0x7e2>
               if(cnt_pta_fan == 0){//tnz cnt_pta_fan;			// El contador de puerta abierta llego a cero?
 800bd56:	4bae      	ldr	r3, [pc, #696]	@ (800c010 <refrigera+0xa88>)
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d007      	beq.n	800bd6e <refrigera+0x7e6>
               if(retvent == 0){ //tnz retvent
 800bd5e:	4bad      	ldr	r3, [pc, #692]	@ (800c014 <refrigera+0xa8c>)
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d000      	beq.n	800bd68 <refrigera+0x7e0>
 800bd66:	e062      	b.n	800be2e <refrigera+0x8a6>
            	   goto ask_fan_on;//jreq ask_fan_on;			// Si,el ventilador puede ser encendido
 800bd68:	e002      	b.n	800bd70 <refrigera+0x7e8>
            	   goto ask_fan_on;
 800bd6a:	46c0      	nop			@ (mov r8, r8)
 800bd6c:	e000      	b.n	800bd70 <refrigera+0x7e8>
            	   goto ask_fan_on; //jreq ask_fan_on;			// Si, ignora el control de puerta.
 800bd6e:	46c0      	nop			@ (mov r8, r8)
				if(!portX[rel_co]){			//	btjf PA_ODR,#rel_co,fan_control
 800bd70:	4ba9      	ldr	r3, [pc, #676]	@ (800c018 <refrigera+0xa90>)
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	2201      	movs	r2, #1
 800bd76:	4053      	eors	r3, r2
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d10c      	bne.n	800bd98 <refrigera+0x810>
				if(ret_fan_co != 0){ //tnz ret_fan_co
 800bd7e:	4ba7      	ldr	r3, [pc, #668]	@ (800c01c <refrigera+0xa94>)
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d155      	bne.n	800be32 <refrigera+0x8aa>
				if(!GetRegFlagState(Plantilla[logicos2],modLogic)){			//btjf		logicos2,#modLogic,noModlog_04
 800bd86:	4ba1      	ldr	r3, [pc, #644]	@ (800c00c <refrigera+0xa84>)
 800bd88:	225b      	movs	r2, #91	@ 0x5b
 800bd8a:	5c9b      	ldrb	r3, [r3, r2]
 800bd8c:	001a      	movs	r2, r3
 800bd8e:	2310      	movs	r3, #16
 800bd90:	4013      	ands	r3, r2
 800bd92:	d150      	bne.n	800be36 <refrigera+0x8ae>
					goto noModlog_04;
 800bd94:	46c0      	nop			@ (mov r8, r8)
				goto	fan_on;						//jra			fan_on;								/ Si, el ventilador permanece encedido
 800bd96:	e041      	b.n	800be1c <refrigera+0x894>
					goto	fan_control;		// Esta encendido el compresor?    RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800bd98:	46c0      	nop			@ (mov r8, r8)
				if(!GetRegFlagState(Plantilla[logicos2],modLogic)){			//btjf		logicos2,#modLogic,noModlog_05
 800bd9a:	4b9c      	ldr	r3, [pc, #624]	@ (800c00c <refrigera+0xa84>)
 800bd9c:	225b      	movs	r2, #91	@ 0x5b
 800bd9e:	5c9b      	ldrb	r3, [r3, r2]
 800bda0:	001a      	movs	r2, r3
 800bda2:	2310      	movs	r3, #16
 800bda4:	4013      	ands	r3, r2
 800bda6:	d132      	bne.n	800be0e <refrigera+0x886>
					goto noModlog_05;
 800bda8:	46c0      	nop			@ (mov r8, r8)
				wreg = Plantilla [cicloFd];			// Carga ciclo de ventilador diurno
 800bdaa:	4b98      	ldr	r3, [pc, #608]	@ (800c00c <refrigera+0xa84>)
 800bdac:	2268      	movs	r2, #104	@ 0x68
 800bdae:	5c9a      	ldrb	r2, [r3, r2]
 800bdb0:	4b9b      	ldr	r3, [pc, #620]	@ (800c020 <refrigera+0xa98>)
 800bdb2:	701a      	strb	r2, [r3, #0]
				BaBentre10_math();					//  BaBentre10
 800bdb4:	f7fa fe2c 	bl	8006a10 <BaBentre10_math>
				if(waux != 0){						// esta en cero la parte alta???
 800bdb8:	4b9a      	ldr	r3, [pc, #616]	@ (800c024 <refrigera+0xa9c>)
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d03c      	beq.n	800be3a <refrigera+0x8b2>
					goto ciclof_00;					// No, pregunta por parte baja
 800bdc0:	46c0      	nop			@ (mov r8, r8)
ciclof_00:		if(wreg != 0){//tnz wreg;					// esta en cero la parte baja ??
 800bdc2:	4b97      	ldr	r3, [pc, #604]	@ (800c020 <refrigera+0xa98>)
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d023      	beq.n	800be12 <refrigera+0x88a>
					goto ciclof_01; //jrne ciclof_01;		// No, continua con el cicleo
 800bdca:	46c0      	nop			@ (mov r8, r8)
ciclof_01:		if(!portX[rel_fn]){				 //btjf		PA_ODR,#rel_fn,ciclo_off; Manuel 01-MAR-2022 Esta encendido el ventilador????
 800bdcc:	4b92      	ldr	r3, [pc, #584]	@ (800c018 <refrigera+0xa90>)
 800bdce:	78db      	ldrb	r3, [r3, #3]
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	4053      	eors	r3, r2
 800bdd4:	b2db      	uxtb	r3, r3
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d00e      	beq.n	800bdf8 <refrigera+0x870>
					goto	ciclo_off; 				//Manuel 01-MAR-2022 Esta encendido el ventilador????
 800bdda:	46c0      	nop			@ (mov r8, r8)
				if(toff_fan == 0){ //tnz toff_fan;	// ya termino ciclo de apagado?
 800bddc:	4b92      	ldr	r3, [pc, #584]	@ (800c028 <refrigera+0xaa0>)
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d12c      	bne.n	800be3e <refrigera+0x8b6>
					goto ld_ciclo_on; //jreq ld_ciclo_on;
 800bde4:	46c0      	nop			@ (mov r8, r8)
				if(ton_fan != 0){ //tnz ton_fan
 800bde6:	4b91      	ldr	r3, [pc, #580]	@ (800c02c <refrigera+0xaa4>)
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d113      	bne.n	800be16 <refrigera+0x88e>
				ton_fan = waux; //mov ton_fan,waux;		// Si, carga tiempo de encendido
 800bdee:	4b8d      	ldr	r3, [pc, #564]	@ (800c024 <refrigera+0xa9c>)
 800bdf0:	781a      	ldrb	r2, [r3, #0]
 800bdf2:	4b8e      	ldr	r3, [pc, #568]	@ (800c02c <refrigera+0xaa4>)
 800bdf4:	701a      	strb	r2, [r3, #0]
				goto fan_on; //jra	fan_on;					// cambia a encendido
 800bdf6:	e011      	b.n	800be1c <refrigera+0x894>
				goto ciclo_on;					/// Si, ciclo de encendido
 800bdf8:	46c0      	nop			@ (mov r8, r8)
				if(ton_fan == 0){ //tnz	ton_fan;			// ya termino ciclo de apagado?
 800bdfa:	4b8c      	ldr	r3, [pc, #560]	@ (800c02c <refrigera+0xaa4>)
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d10b      	bne.n	800be1a <refrigera+0x892>
					goto ld_ciclo_off; //jreq ld_ciclo_off;
 800be02:	46c0      	nop			@ (mov r8, r8)
				toff_fan = wreg;//mov	toff_fan,wreg;		// Si, carga tiempo de encendido
 800be04:	4b86      	ldr	r3, [pc, #536]	@ (800c020 <refrigera+0xa98>)
 800be06:	781a      	ldrb	r2, [r3, #0]
 800be08:	4b87      	ldr	r3, [pc, #540]	@ (800c028 <refrigera+0xaa0>)
 800be0a:	701a      	strb	r2, [r3, #0]
				goto fan_off;//jra fan_off;					// cambia a encendido
 800be0c:	e018      	b.n	800be40 <refrigera+0x8b8>
				goto	fan_on;						//jra			fan_on;
 800be0e:	46c0      	nop			@ (mov r8, r8)
 800be10:	e004      	b.n	800be1c <refrigera+0x894>
				goto fan_on; //jra	fan_on;					// Si, manten encendido el ventilado
 800be12:	46c0      	nop			@ (mov r8, r8)
 800be14:	e002      	b.n	800be1c <refrigera+0x894>
					goto fan_on; //jrne fan_on
 800be16:	46c0      	nop			@ (mov r8, r8)
 800be18:	e000      	b.n	800be1c <refrigera+0x894>
				goto fan_on;//jra fan_on;					// No, manten apagado el ventilador
 800be1a:	46c0      	nop			@ (mov r8, r8)
				GPIOR1[f_fan] = 1; 		//bset		GPIOR1,#f_fan;;	/ Enciende el ventilador
 800be1c:	4b84      	ldr	r3, [pc, #528]	@ (800c030 <refrigera+0xaa8>)
 800be1e:	2201      	movs	r2, #1
 800be20:	701a      	strb	r2, [r3, #0]
				datled[luzF] = 1;//bset datled,#luzF
 800be22:	4b78      	ldr	r3, [pc, #480]	@ (800c004 <refrigera+0xa7c>)
 800be24:	2201      	movs	r2, #1
 800be26:	71da      	strb	r2, [r3, #7]
 800be28:	e00a      	b.n	800be40 <refrigera+0x8b8>
				goto fan_off;
 800be2a:	46c0      	nop			@ (mov r8, r8)
 800be2c:	e008      	b.n	800be40 <refrigera+0x8b8>
               goto fan_off; //jra fan_off						// No, manten apagado el ventilador
 800be2e:	46c0      	nop			@ (mov r8, r8)
 800be30:	e006      	b.n	800be40 <refrigera+0x8b8>
					goto fan_off; //jrne fan_off
 800be32:	46c0      	nop			@ (mov r8, r8)
 800be34:	e004      	b.n	800be40 <refrigera+0x8b8>
				goto	fan_off;					//jra			fan_off
 800be36:	46c0      	nop			@ (mov r8, r8)
 800be38:	e002      	b.n	800be40 <refrigera+0x8b8>
				goto fan_off;							// Si, manten apagado el ventilador
 800be3a:	46c0      	nop			@ (mov r8, r8)
 800be3c:	e000      	b.n	800be40 <refrigera+0x8b8>
				goto fan_off;						// No, manten apagado el ventilador
 800be3e:	46c0      	nop			@ (mov r8, r8)
               latchtimeh = interdhh;  //mov latchtimeh,interdhh;
 800be40:	4b7c      	ldr	r3, [pc, #496]	@ (800c034 <refrigera+0xaac>)
 800be42:	881a      	ldrh	r2, [r3, #0]
 800be44:	4b7c      	ldr	r3, [pc, #496]	@ (800c038 <refrigera+0xab0>)
 800be46:	801a      	strh	r2, [r3, #0]
               if(trefst[f_sac]){//btjt	trefst,#f_sac,control_j02;		/ Es sensor de ambiente esta en corto?
 800be48:	4b7c      	ldr	r3, [pc, #496]	@ (800c03c <refrigera+0xab4>)
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d107      	bne.n	800be60 <refrigera+0x8d8>
               if(!trefst[f_saa]){ //btjf	trefst,#f_saa,control_j03;	/ No, entonces el sensor de ambiente esta abierto?
 800be50:	4b7a      	ldr	r3, [pc, #488]	@ (800c03c <refrigera+0xab4>)
 800be52:	785b      	ldrb	r3, [r3, #1]
 800be54:	2201      	movs	r2, #1
 800be56:	4053      	eors	r3, r2
 800be58:	b2db      	uxtb	r3, r3
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d103      	bne.n	800be66 <refrigera+0x8de>
control_j02:	//manuel reduc...     jp			refrioff;		/ Si, apaga el refrigerador
 800be5e:	e000      	b.n	800be62 <refrigera+0x8da>
            	   goto control_j02;
 800be60:	46c0      	nop			@ (mov r8, r8)
				goto refrioff; //jra refrioff;    / Si, apaga el refrigerador
 800be62:	46c0      	nop			@ (mov r8, r8)
				goto rest;
 800be64:	e02a      	b.n	800bebc <refrigera+0x934>
            	   goto control_j03;
 800be66:	46c0      	nop			@ (mov r8, r8)
				if(trefst2[f_co_ex]){ //btjt trefst2,#f_co_ex,defctl
 800be68:	4b75      	ldr	r3, [pc, #468]	@ (800c040 <refrigera+0xab8>)
 800be6a:	785b      	ldrb	r3, [r3, #1]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d13b      	bne.n	800bee8 <refrigera+0x960>
ctl13:
 800be70:	46c0      	nop			@ (mov r8, r8)
				asm ("nop");
 800be72:	46c0      	nop			@ (mov r8, r8)
				if((int16_t)tdev_to_Word() < (int16_t)limsup_w){		// tdev - limsup ;	/ tdev >  = limsup?
 800be74:	f7fa fb64 	bl	8006540 <tdev_to_Word>
 800be78:	0003      	movs	r3, r0
 800be7a:	b21a      	sxth	r2, r3
 800be7c:	4b71      	ldr	r3, [pc, #452]	@ (800c044 <refrigera+0xabc>)
 800be7e:	881b      	ldrh	r3, [r3, #0]
 800be80:	b21b      	sxth	r3, r3
 800be82:	429a      	cmp	r2, r3
 800be84:	db09      	blt.n	800be9a <refrigera+0x912>
ctl15:			//	ld			A,tminstopl;
 800be86:	46c0      	nop			@ (mov r8, r8)
				if(tminstoph != 0){						// Ya termin el tiempo mnimo de descanso?
 800be88:	4b6f      	ldr	r3, [pc, #444]	@ (800c048 <refrigera+0xac0>)
 800be8a:	881b      	ldrh	r3, [r3, #0]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d12d      	bne.n	800beec <refrigera+0x964>
				if(drp_comph != 0){
 800be90:	4b6e      	ldr	r3, [pc, #440]	@ (800c04c <refrigera+0xac4>)
 800be92:	881b      	ldrh	r3, [r3, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d01f      	beq.n	800bed8 <refrigera+0x950>
					goto defctl;
 800be98:	e02d      	b.n	800bef6 <refrigera+0x96e>
					goto ctl20; //jrslt	ctl20		// No,Revisa el otro lmite
 800be9a:	46c0      	nop			@ (mov r8, r8)
				if((int16_t)liminf_w < (int16_t)tdev_to_Word()){		/// liminf - tdev  ;	/ tdev <  = liminf?
 800be9c:	f7fa fb50 	bl	8006540 <tdev_to_Word>
 800bea0:	0003      	movs	r3, r0
 800bea2:	b21a      	sxth	r2, r3
 800bea4:	4b6a      	ldr	r3, [pc, #424]	@ (800c050 <refrigera+0xac8>)
 800bea6:	881b      	ldrh	r3, [r3, #0]
 800bea8:	b21b      	sxth	r3, r3
 800beaa:	429a      	cmp	r2, r3
 800beac:	dc0e      	bgt.n	800becc <refrigera+0x944>
				datled[6] = 0;			       //		bres		datled,#6;0x40		; Desactiva bandera de modo pull down  >> IJG JULIO 2012
 800beae:	4b55      	ldr	r3, [pc, #340]	@ (800c004 <refrigera+0xa7c>)
 800beb0:	2200      	movs	r2, #0
 800beb2:	719a      	strb	r2, [r3, #6]
				decwreg(&cntCiclosCmp);			  // ldw     X,#cntCiclosCmp
 800beb4:	4b67      	ldr	r3, [pc, #412]	@ (800c054 <refrigera+0xacc>)
 800beb6:	0018      	movs	r0, r3
 800beb8:	f7fb fbad 	bl	8007616 <decwreg>
rest:			if(portX[rel_co]){	//btjt		PA_ODR,#rel_co,control_j04;	/ Esta encendido el compresor?      RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800bebc:	4b56      	ldr	r3, [pc, #344]	@ (800c018 <refrigera+0xa90>)
 800bebe:	781b      	ldrb	r3, [r3, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d015      	beq.n	800bef0 <refrigera+0x968>
					goto control_j04;
 800bec4:	46c0      	nop			@ (mov r8, r8)
				minbrake_load();	//call minbrake_load
 800bec6:	f7fa fbfb 	bl	80066c0 <minbrake_load>
				goto defctl;		// Si, termina con compresor apagado
 800beca:	e014      	b.n	800bef6 <refrigera+0x96e>
					goto equal;
 800becc:	46c0      	nop			@ (mov r8, r8)
equal:			if(portX[rel_co]){		//btjt		PA_ODR,#rel_co,control_j05;	/ Deja el compresor como est en ese momentoRM_20220714 Cambio en pin de compresor pasa de PC a PA
 800bece:	4b52      	ldr	r3, [pc, #328]	@ (800c018 <refrigera+0xa90>)
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d00e      	beq.n	800bef4 <refrigera+0x96c>
					goto control_j05;
 800bed6:	e000      	b.n	800beda <refrigera+0x952>
				goto on_comp;						// Enciende el compresor
 800bed8:	46c0      	nop			@ (mov r8, r8)
on_comp:		GPIOR0[f_comp] = 1;			//	bset		GPIOR0,#f_comp;	/ Enciende el compresor
 800beda:	4b5f      	ldr	r3, [pc, #380]	@ (800c058 <refrigera+0xad0>)
 800bedc:	2201      	movs	r2, #1
 800bede:	701a      	strb	r2, [r3, #0]
				datled[2] =1;			//	bset		datled,#2;0x04;	/ Enciende la luz de compresor
 800bee0:	4b48      	ldr	r3, [pc, #288]	@ (800c004 <refrigera+0xa7c>)
 800bee2:	2201      	movs	r2, #1
 800bee4:	709a      	strb	r2, [r3, #2]
				goto defctl;
 800bee6:	e006      	b.n	800bef6 <refrigera+0x96e>
             		 goto defctl;
 800bee8:	46c0      	nop			@ (mov r8, r8)
 800beea:	e004      	b.n	800bef6 <refrigera+0x96e>
					goto defctl;					// No, espera
 800beec:	46c0      	nop			@ (mov r8, r8)
 800beee:	e002      	b.n	800bef6 <refrigera+0x96e>
        		goto defctl;			//jra			defctl;			/ No, deja correr el tiempo de descanso
 800bef0:	46c0      	nop			@ (mov r8, r8)
 800bef2:	e000      	b.n	800bef6 <refrigera+0x96e>
        		goto defctl;
 800bef4:	46c0      	nop			@ (mov r8, r8)
				if(Plantilla[timeDefi] == 0 ){ /// si el tiempo de deficiencia es 0, se cancela la deteccin de falla "A"
 800bef6:	4b45      	ldr	r3, [pc, #276]	@ (800c00c <refrigera+0xa84>)
 800bef8:	224d      	movs	r2, #77	@ 0x4d
 800befa:	5c9b      	ldrb	r3, [r3, r2]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d100      	bne.n	800bf02 <refrigera+0x97a>
 800bf00:	e069      	b.n	800bfd6 <refrigera+0xa4e>
				if(portX[rel_co]){ //btjt		PA_ODR,#rel_co,chkTimeDefi; / s el compresor est encendido checa el tiempo para realizar mediciones de deficiencia, si est apagado manten cargado el tiempode deficiencia         RM_20220714 Cambio en pin de compresor pasa de PC a PA
 800bf02:	4b45      	ldr	r3, [pc, #276]	@ (800c018 <refrigera+0xa90>)
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d11a      	bne.n	800bf40 <refrigera+0x9b8>
				STM8_16_X = Plantilla[timeDefi] *60;
 800bf0a:	4b40      	ldr	r3, [pc, #256]	@ (800c00c <refrigera+0xa84>)
 800bf0c:	224d      	movs	r2, #77	@ 0x4d
 800bf0e:	5c9b      	ldrb	r3, [r3, r2]
 800bf10:	001a      	movs	r2, r3
 800bf12:	233c      	movs	r3, #60	@ 0x3c
 800bf14:	4353      	muls	r3, r2
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	4b50      	ldr	r3, [pc, #320]	@ (800c05c <refrigera+0xad4>)
 800bf1a:	801a      	strh	r2, [r3, #0]
				if( STM8_16_X == cntDefi_H ){	// s el contador viene con un valor distinto, entonces se apago compresor antes de que el contador llegara a cero
 800bf1c:	4b4f      	ldr	r3, [pc, #316]	@ (800c05c <refrigera+0xad4>)
 800bf1e:	881a      	ldrh	r2, [r3, #0]
 800bf20:	4b4f      	ldr	r3, [pc, #316]	@ (800c060 <refrigera+0xad8>)
 800bf22:	881b      	ldrh	r3, [r3, #0]
 800bf24:	429a      	cmp	r2, r3
 800bf26:	d127      	bne.n	800bf78 <refrigera+0x9f0>
					goto loadDefiCnts;
 800bf28:	46c0      	nop			@ (mov r8, r8)
				cntDefi_H = STM8_16_X;
 800bf2a:	4b4c      	ldr	r3, [pc, #304]	@ (800c05c <refrigera+0xad4>)
 800bf2c:	881a      	ldrh	r2, [r3, #0]
 800bf2e:	4b4c      	ldr	r3, [pc, #304]	@ (800c060 <refrigera+0xad8>)
 800bf30:	801a      	strh	r2, [r3, #0]
				cntDefi1_H = STM8_16_X - 1;				// subw		X,#1
 800bf32:	4b4a      	ldr	r3, [pc, #296]	@ (800c05c <refrigera+0xad4>)
 800bf34:	881b      	ldrh	r3, [r3, #0]
 800bf36:	3b01      	subs	r3, #1
 800bf38:	b29a      	uxth	r2, r3
 800bf3a:	4b4a      	ldr	r3, [pc, #296]	@ (800c064 <refrigera+0xadc>)
 800bf3c:	801a      	strh	r2, [r3, #0]
				goto noChkTimeDefi;
 800bf3e:	e04d      	b.n	800bfdc <refrigera+0xa54>
					goto chkTimeDefi;
 800bf40:	46c0      	nop			@ (mov r8, r8)
                  if(trefst2[f_s3short]){	//btjt		trefst2,#f_s3short,noAlarmDefi;	Si hay alguna falla con el sensor ambiente cancela falla de deficiencia
 800bf42:	4b3f      	ldr	r3, [pc, #252]	@ (800c040 <refrigera+0xab8>)
 800bf44:	791b      	ldrb	r3, [r3, #4]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d13c      	bne.n	800bfc4 <refrigera+0xa3c>
                  if(trefst2[f_s3open]){//btjt trefst2,#f_s3open,noAlarmDefi
 800bf4a:	4b3d      	ldr	r3, [pc, #244]	@ (800c040 <refrigera+0xab8>)
 800bf4c:	795b      	ldrb	r3, [r3, #5]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d13a      	bne.n	800bfc8 <refrigera+0xa40>
                  if(cntDefi_H != cntDefi1_H){ //cpw			X,cntDefi1_H;			/ es tiempo de realizar primera medicin ?
 800bf52:	4b43      	ldr	r3, [pc, #268]	@ (800c060 <refrigera+0xad8>)
 800bf54:	881a      	ldrh	r2, [r3, #0]
 800bf56:	4b43      	ldr	r3, [pc, #268]	@ (800c064 <refrigera+0xadc>)
 800bf58:	881b      	ldrh	r3, [r3, #0]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d106      	bne.n	800bf6c <refrigera+0x9e4>
                  tempDefi1 = tdev_to_Word();				// ldw	tempDefi1,X;
 800bf5e:	f7fa faef 	bl	8006540 <tdev_to_Word>
 800bf62:	0003      	movs	r3, r0
 800bf64:	b29a      	uxth	r2, r3
 800bf66:	4b40      	ldr	r3, [pc, #256]	@ (800c068 <refrigera+0xae0>)
 800bf68:	801a      	strh	r2, [r3, #0]
                  goto finChkTimeDefi;						//jra			finChkTimeDefi;		/ continua
 800bf6a:	e037      	b.n	800bfdc <refrigera+0xa54>
                	  goto chkTimeDefi_1s_01; //jrne chkTimeDefi_1s_01
 800bf6c:	46c0      	nop			@ (mov r8, r8)
                    if(cntDefi_H != 1){ //cpw X,#1
 800bf6e:	4b3c      	ldr	r3, [pc, #240]	@ (800c060 <refrigera+0xad8>)
 800bf70:	881b      	ldrh	r3, [r3, #0]
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d131      	bne.n	800bfda <refrigera+0xa52>
chkTimeDefi_1s_02:
 800bf76:	e000      	b.n	800bf7a <refrigera+0x9f2>
				goto chkTimeDefi_1s_02;			//jra			chkTimeDefi_1s_02;	/ No, realiza la segunda medicin de 1 sensor
 800bf78:	46c0      	nop			@ (mov r8, r8)
					STM8_16_X = tempDefi1;							//ldw			X,tempDefi1;			/ carga temperatura ambiente inicial (inicio del ciclo de compresor)
 800bf7a:	4b3b      	ldr	r3, [pc, #236]	@ (800c068 <refrigera+0xae0>)
 800bf7c:	881a      	ldrh	r2, [r3, #0]
 800bf7e:	4b37      	ldr	r3, [pc, #220]	@ (800c05c <refrigera+0xad4>)
 800bf80:	801a      	strh	r2, [r3, #0]
					STM8_16_X = (int16_t)STM8_16_X - (int16_t)tdev_to_Word();			//subw		X,tdevl;					/ resta temperatura ambiente actual (pasado el tiempo timeDefi de compresor encendido)
 800bf82:	4b36      	ldr	r3, [pc, #216]	@ (800c05c <refrigera+0xad4>)
 800bf84:	881c      	ldrh	r4, [r3, #0]
 800bf86:	f7fa fadb 	bl	8006540 <tdev_to_Word>
 800bf8a:	0003      	movs	r3, r0
 800bf8c:	b29b      	uxth	r3, r3
 800bf8e:	1ae3      	subs	r3, r4, r3
 800bf90:	b29a      	uxth	r2, r3
 800bf92:	4b32      	ldr	r3, [pc, #200]	@ (800c05c <refrigera+0xad4>)
 800bf94:	801a      	strh	r2, [r3, #0]
                    if((int16_t)STM8_16_X >= (int16_t)TwoByteInArrayToWord (&Plantilla[difDefi_H])){ // cpw X,difDefi		/	el diferencial es mayor al definido para alarma? S, sal sin alarma de deficiencia
 800bf96:	4b35      	ldr	r3, [pc, #212]	@ (800c06c <refrigera+0xae4>)
 800bf98:	0018      	movs	r0, r3
 800bf9a:	f7fa fae9 	bl	8006570 <TwoByteInArrayToWord>
 800bf9e:	0003      	movs	r3, r0
 800bfa0:	b21a      	sxth	r2, r3
 800bfa2:	4b2e      	ldr	r3, [pc, #184]	@ (800c05c <refrigera+0xad4>)
 800bfa4:	881b      	ldrh	r3, [r3, #0]
 800bfa6:	b21b      	sxth	r3, r3
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	dd0f      	ble.n	800bfcc <refrigera+0xa44>
                    goto alarmDefi;									//jra			alarmDefi;				/ No, activa alarma de deficiencia
 800bfac:	46c0      	nop			@ (mov r8, r8)
					trefst2[f_defi] = 1; //bset	trefst2,#f_defi;			// activa alarma de deficiencia
 800bfae:	4b24      	ldr	r3, [pc, #144]	@ (800c040 <refrigera+0xab8>)
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	719a      	strb	r2, [r3, #6]
                    interdhh = 0;//clr interdhh
 800bfb4:	4b1f      	ldr	r3, [pc, #124]	@ (800c034 <refrigera+0xaac>)
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	801a      	strh	r2, [r3, #0]
                    latchtimeh = interdhh; //mov latchtimeh,interdhh
 800bfba:	4b1e      	ldr	r3, [pc, #120]	@ (800c034 <refrigera+0xaac>)
 800bfbc:	881a      	ldrh	r2, [r3, #0]
 800bfbe:	4b1e      	ldr	r3, [pc, #120]	@ (800c038 <refrigera+0xab0>)
 800bfc0:	801a      	strh	r2, [r3, #0]
                    goto finChkTimeDefi; //jra	finChkTimeDefi
 800bfc2:	e00b      	b.n	800bfdc <refrigera+0xa54>
                	  goto noAlarmDefi;
 800bfc4:	46c0      	nop			@ (mov r8, r8)
 800bfc6:	e002      	b.n	800bfce <refrigera+0xa46>
                	  goto noAlarmDefi;
 800bfc8:	46c0      	nop			@ (mov r8, r8)
 800bfca:	e000      	b.n	800bfce <refrigera+0xa46>
                    	goto noAlarmDefi; //jrsge noAlarmDefi;
 800bfcc:	46c0      	nop			@ (mov r8, r8)
					trefst2[f_defi]=0; //bres trefst2,#f_defi;		/// borra alarma de deficiencia
 800bfce:	4b1c      	ldr	r3, [pc, #112]	@ (800c040 <refrigera+0xab8>)
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	719a      	strb	r2, [r3, #6]
 800bfd4:	e002      	b.n	800bfdc <refrigera+0xa54>
					goto noChkTimeDefi; //jreq	noChkTimeDefi
 800bfd6:	46c0      	nop			@ (mov r8, r8)
 800bfd8:	e000      	b.n	800bfdc <refrigera+0xa54>
                    	goto finChkTimeDefi;	//jrne		finChkTimeDefi;		/ es momento de realizar las ltimas mediciones ? No,contina
 800bfda:	46c0      	nop			@ (mov r8, r8)
					STM8_16_X = tdev_to_Word();	//ldw     X,waux
 800bfdc:	f7fa fab0 	bl	8006540 <tdev_to_Word>
 800bfe0:	0003      	movs	r3, r0
 800bfe2:	b29a      	uxth	r2, r3
 800bfe4:	4b1d      	ldr	r3, [pc, #116]	@ (800c05c <refrigera+0xad4>)
 800bfe6:	801a      	strh	r2, [r3, #0]
					if((int16_t)STM8_16_X < (int16_t)TwoByteInArrayToWord (&Plantilla[defrResetTemp_H])){ //cpw X,defrResetTemp;
 800bfe8:	4b21      	ldr	r3, [pc, #132]	@ (800c070 <refrigera+0xae8>)
 800bfea:	0018      	movs	r0, r3
 800bfec:	f7fa fac0 	bl	8006570 <TwoByteInArrayToWord>
 800bff0:	0003      	movs	r3, r0
 800bff2:	b21a      	sxth	r2, r3
 800bff4:	4b19      	ldr	r3, [pc, #100]	@ (800c05c <refrigera+0xad4>)
 800bff6:	881b      	ldrh	r3, [r3, #0]
 800bff8:	b21b      	sxth	r3, r3
 800bffa:	429a      	cmp	r2, r3
 800bffc:	dc3a      	bgt.n	800c074 <refrigera+0xaec>
					ldadaptivo();		//call ldadaptivo				/// no, carga de nuevo el tiempo para entrar a deshielo (mnimo y mximo)
 800bffe:	f7fa faed 	bl	80065dc <ldadaptivo>
					goto defct10; //jra defct10;				//	/ omite entrada a deshielo por tiempo o temperatura
 800c002:	e06d      	b.n	800c0e0 <refrigera+0xb58>
 800c004:	20000bac 	.word	0x20000bac
 800c008:	20000c18 	.word	0x20000c18
 800c00c:	200000b8 	.word	0x200000b8
 800c010:	20000c43 	.word	0x20000c43
 800c014:	20000b86 	.word	0x20000b86
 800c018:	20000b74 	.word	0x20000b74
 800c01c:	20000b90 	.word	0x20000b90
 800c020:	20000b70 	.word	0x20000b70
 800c024:	20000b6f 	.word	0x20000b6f
 800c028:	20000c15 	.word	0x20000c15
 800c02c:	20000c14 	.word	0x20000c14
 800c030:	20000bfc 	.word	0x20000bfc
 800c034:	20000bd2 	.word	0x20000bd2
 800c038:	20000bd6 	.word	0x20000bd6
 800c03c:	20000ba4 	.word	0x20000ba4
 800c040:	20000b9c 	.word	0x20000b9c
 800c044:	20000bca 	.word	0x20000bca
 800c048:	20000b7e 	.word	0x20000b7e
 800c04c:	20000c16 	.word	0x20000c16
 800c050:	20000bc8 	.word	0x20000bc8
 800c054:	20000c80 	.word	0x20000c80
 800c058:	20000bc0 	.word	0x20000bc0
 800c05c:	200008d6 	.word	0x200008d6
 800c060:	20000c52 	.word	0x20000c52
 800c064:	20000c56 	.word	0x20000c56
 800c068:	20000c54 	.word	0x20000c54
 800c06c:	200000eb 	.word	0x200000eb
 800c070:	200000cb 	.word	0x200000cb
						goto no_reset_interdh; //jrslt no_reset_interdh;		/ s, pregunta si ya termino el interdeshielo
 800c074:	46c0      	nop			@ (mov r8, r8)
				if(!GetRegFlagState(Plantilla[numSens],f_sen2)){
 800c076:	4b5c      	ldr	r3, [pc, #368]	@ (800c1e8 <refrigera+0xc60>)
 800c078:	2259      	movs	r2, #89	@ 0x59
 800c07a:	5c9b      	ldrb	r3, [r3, r2]
 800c07c:	001a      	movs	r2, r3
 800c07e:	2302      	movs	r3, #2
 800c080:	4013      	ands	r3, r2
 800c082:	d01e      	beq.n	800c0c2 <refrigera+0xb3a>
                  STM8_16_X = (uint16_t)(tdevl * 256) + (uint16_t)(tdevf);
 800c084:	4b59      	ldr	r3, [pc, #356]	@ (800c1ec <refrigera+0xc64>)
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	021b      	lsls	r3, r3, #8
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	4a58      	ldr	r2, [pc, #352]	@ (800c1f0 <refrigera+0xc68>)
 800c08e:	7812      	ldrb	r2, [r2, #0]
 800c090:	189b      	adds	r3, r3, r2
 800c092:	b29a      	uxth	r2, r3
 800c094:	4b57      	ldr	r3, [pc, #348]	@ (800c1f4 <refrigera+0xc6c>)
 800c096:	801a      	strh	r2, [r3, #0]
                  if(trefst[f_sda]){ //btjt	trefst,#f_sda,noDeshXTemp;
 800c098:	4b57      	ldr	r3, [pc, #348]	@ (800c1f8 <refrigera+0xc70>)
 800c09a:	78db      	ldrb	r3, [r3, #3]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d112      	bne.n	800c0c6 <refrigera+0xb3e>
                  if(trefst[f_sdc]){ //btjt	trefst,#f_sdc,noDeshXTemp;	/ Falla en el sensor de evaporador? S, no entres a deshielo por temperatura.
 800c0a0:	4b55      	ldr	r3, [pc, #340]	@ (800c1f8 <refrigera+0xc70>)
 800c0a2:	789b      	ldrb	r3, [r3, #2]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d110      	bne.n	800c0ca <refrigera+0xb42>
                  if((int16_t)STM8_16_X >= (int16_t)TwoByteInArrayToWord (&Plantilla[defrStartTemp_H])){ //cpw	X,defrStartTempAmb;   TEMP_ambiente < defrStartTempAmb programado
 800c0a8:	4b54      	ldr	r3, [pc, #336]	@ (800c1fc <refrigera+0xc74>)
 800c0aa:	0018      	movs	r0, r3
 800c0ac:	f7fa fa60 	bl	8006570 <TwoByteInArrayToWord>
 800c0b0:	0003      	movs	r3, r0
 800c0b2:	b21a      	sxth	r2, r3
 800c0b4:	4b4f      	ldr	r3, [pc, #316]	@ (800c1f4 <refrigera+0xc6c>)
 800c0b6:	881b      	ldrh	r3, [r3, #0]
 800c0b8:	b21b      	sxth	r3, r3
 800c0ba:	429a      	cmp	r2, r3
 800c0bc:	dd00      	ble.n	800c0c0 <refrigera+0xb38>
 800c0be:	e470      	b.n	800b9a2 <refrigera+0x41a>
                	  goto noDeshXTemp; //jrsge	noDeshXTemp
 800c0c0:	e004      	b.n	800c0cc <refrigera+0xb44>
					goto noDeshXTemp;		//noDeshXTemp
 800c0c2:	46c0      	nop			@ (mov r8, r8)
 800c0c4:	e002      	b.n	800c0cc <refrigera+0xb44>
                	  goto noDeshXTemp;
 800c0c6:	46c0      	nop			@ (mov r8, r8)
 800c0c8:	e000      	b.n	800c0cc <refrigera+0xb44>
                	  goto noDeshXTemp;
 800c0ca:	46c0      	nop			@ (mov r8, r8)
				buildmode();		//call buildmode	/ Construye el modo de cambio de estado para la rutina refrigera
 800c0cc:	f7fb fab6 	bl	800763c <buildmode>
				if(!GetRegFlagState(modo, 0)){//btjf modo,#0,control_j06;		/ Es el modo xxxxxxx1?
 800c0d0:	4b4b      	ldr	r3, [pc, #300]	@ (800c200 <refrigera+0xc78>)
 800c0d2:	781b      	ldrb	r3, [r3, #0]
 800c0d4:	001a      	movs	r2, r3
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	4013      	ands	r3, r2
 800c0da:	d000      	beq.n	800c0de <refrigera+0xb56>
 800c0dc:	e463      	b.n	800b9a6 <refrigera+0x41e>
            	   goto control_j06;
 800c0de:	46c0      	nop			@ (mov r8, r8)
				if(minfunc != 0){ //tnz minfunc
 800c0e0:	4b48      	ldr	r3, [pc, #288]	@ (800c204 <refrigera+0xc7c>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d110      	bne.n	800c10a <refrigera+0xb82>
				if(!botonst[b2_f2]){ // Funcin secundaria del botn deshielo?
 800c0e8:	4b47      	ldr	r3, [pc, #284]	@ (800c208 <refrigera+0xc80>)
 800c0ea:	78db      	ldrb	r3, [r3, #3]
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	4053      	eors	r3, r2
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d100      	bne.n	800c0f8 <refrigera+0xb70>
 800c0f6:	e458      	b.n	800b9aa <refrigera+0x422>
					goto control_j07_0;     // Si, cambia al estado de deshielo
 800c0f8:	46c0      	nop			@ (mov r8, r8)
				if(!flags_accMenu){ //btjf flags_accMenu,#0,control_j07	/ deshielo forzado por seleccin de men?
 800c0fa:	4b44      	ldr	r3, [pc, #272]	@ (800c20c <refrigera+0xc84>)
 800c0fc:	781b      	ldrb	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d005      	beq.n	800c10e <refrigera+0xb86>
				flags_accMenu = 0;//  //bres flags_accMenu,#0
 800c102:	4b42      	ldr	r3, [pc, #264]	@ (800c20c <refrigera+0xc84>)
 800c104:	2200      	movs	r2, #0
 800c106:	701a      	strb	r2, [r3, #0]
            	goto todh; //	jp			todh;			/ Si, cambia al estado de deshielo
 800c108:	e450      	b.n	800b9ac <refrigera+0x424>
					goto finctl; //jrne	finctl;
 800c10a:	46c0      	nop			@ (mov r8, r8)
 800c10c:	e488      	b.n	800ba20 <refrigera+0x498>
            		goto control_j07;
 800c10e:	46c0      	nop			@ (mov r8, r8)
finctl:       	 goto finref;
 800c110:	e486      	b.n	800ba20 <refrigera+0x498>
				vaho_func();					//call		vaho_func
 800c112:	f7fb f8cd 	bl	80072b0 <vaho_func>
				datled[3] = 1;					//bset		datled,#3;0x08;	/ Enciende la luz de deshielo
 800c116:	4b3e      	ldr	r3, [pc, #248]	@ (800c210 <refrigera+0xc88>)
 800c118:	2201      	movs	r2, #1
 800c11a:	70da      	strb	r2, [r3, #3]
				datled[luzF] = 0;					//bres		datled,#luzF
 800c11c:	4b3c      	ldr	r3, [pc, #240]	@ (800c210 <refrigera+0xc88>)
 800c11e:	2200      	movs	r2, #0
 800c120:	71da      	strb	r2, [r3, #7]
				if(timeDpyDf == 0){
 800c122:	4b3c      	ldr	r3, [pc, #240]	@ (800c214 <refrigera+0xc8c>)
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00c      	beq.n	800c144 <refrigera+0xbbc>
				datdig1 = 0x0D;				 		// mov			datdig1,#$0D         ;Despliega dF
 800c12a:	4b3b      	ldr	r3, [pc, #236]	@ (800c218 <refrigera+0xc90>)
 800c12c:	220d      	movs	r2, #13
 800c12e:	701a      	strb	r2, [r3, #0]
				datdig2 = 0x0F;						// mov			datdig2,#$0F         ;/
 800c130:	4b3a      	ldr	r3, [pc, #232]	@ (800c21c <refrigera+0xc94>)
 800c132:	220f      	movs	r2, #15
 800c134:	701a      	strb	r2, [r3, #0]
				datled[dp] = 0;						// bres		datled,#dp
 800c136:	4b36      	ldr	r3, [pc, #216]	@ (800c210 <refrigera+0xc88>)
 800c138:	2200      	movs	r2, #0
 800c13a:	701a      	strb	r2, [r3, #0]
				datled[sign] =	0;					// bres		datled,#sign
 800c13c:	4b34      	ldr	r3, [pc, #208]	@ (800c210 <refrigera+0xc88>)
 800c13e:	2200      	movs	r2, #0
 800c140:	705a      	strb	r2, [r3, #1]
 800c142:	e000      	b.n	800c146 <refrigera+0xbbe>
					goto autodesh_01;				/// Si el nmero de sensores con el que trabaja es 1, el deshielo siempre es por ventilador (o natural)
 800c144:	46c0      	nop			@ (mov r8, r8)
				if(!GetRegFlagState(Plantilla[numSens],f_sen2)){
 800c146:	4b28      	ldr	r3, [pc, #160]	@ (800c1e8 <refrigera+0xc60>)
 800c148:	2259      	movs	r2, #89	@ 0x59
 800c14a:	5c9b      	ldrb	r3, [r3, r2]
 800c14c:	001a      	movs	r2, r3
 800c14e:	2302      	movs	r3, #2
 800c150:	4013      	ands	r3, r2
 800c152:	d00f      	beq.n	800c174 <refrigera+0xbec>
				if(Plantilla[dhmode] != 0x01){	// Es deshielo por vlvula?
 800c154:	4b24      	ldr	r3, [pc, #144]	@ (800c1e8 <refrigera+0xc60>)
 800c156:	2255      	movs	r2, #85	@ 0x55
 800c158:	5c9b      	ldrb	r3, [r3, r2]
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	d103      	bne.n	800c166 <refrigera+0xbde>
				GPIOR0[f_comp] = 1;				//bset		GPIOR0,#f_comp;	/ Enciende el compresor para que circule el gas
 800c15e:	4b30      	ldr	r3, [pc, #192]	@ (800c220 <refrigera+0xc98>)
 800c160:	2201      	movs	r2, #1
 800c162:	701a      	strb	r2, [r3, #0]
 800c164:	e000      	b.n	800c168 <refrigera+0xbe0>
					goto deshie20;				/// No
 800c166:	46c0      	nop			@ (mov r8, r8)
deshie20:       if(Plantilla[dhmode] != 0){		// Es deshielo por circulacin de aire?
 800c168:	4b1f      	ldr	r3, [pc, #124]	@ (800c1e8 <refrigera+0xc60>)
 800c16a:	2255      	movs	r2, #85	@ 0x55
 800c16c:	5c9b      	ldrb	r3, [r3, r2]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d115      	bne.n	800c19e <refrigera+0xc16>
deshXvent:
 800c172:	e000      	b.n	800c176 <refrigera+0xbee>
					goto deshXvent;		//noDeshXTemp
 800c174:	46c0      	nop			@ (mov r8, r8)
				if(GetRegFlagState(Plantilla[logicos2], ventDoorOFF)){ //btjt		logicos2,#ventDoorOFF,deshie24; / s los parmetros de configuracin lo indican ignora el control de ventilador por puerta
 800c176:	4b1c      	ldr	r3, [pc, #112]	@ (800c1e8 <refrigera+0xc60>)
 800c178:	225b      	movs	r2, #91	@ 0x5b
 800c17a:	5c9b      	ldrb	r3, [r3, r2]
 800c17c:	001a      	movs	r2, r3
 800c17e:	2302      	movs	r3, #2
 800c180:	4013      	ands	r3, r2
 800c182:	d104      	bne.n	800c18e <refrigera+0xc06>
				if(retvent != 0){ //tnz retvent
 800c184:	4b27      	ldr	r3, [pc, #156]	@ (800c224 <refrigera+0xc9c>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d10d      	bne.n	800c1a8 <refrigera+0xc20>
deshie24:
 800c18c:	e000      	b.n	800c190 <refrigera+0xc08>
					goto deshie24;
 800c18e:	46c0      	nop			@ (mov r8, r8)
             	 GPIOR1[f_fan] = 1;				/// bset		GPIOR1,#f_fan;	/ Enciende la Funcin de ventilador
 800c190:	4b25      	ldr	r3, [pc, #148]	@ (800c228 <refrigera+0xca0>)
 800c192:	2201      	movs	r2, #1
 800c194:	701a      	strb	r2, [r3, #0]
             	 datled[luzF] = 1;			// 	bset		datled,#luzF
 800c196:	4b1e      	ldr	r3, [pc, #120]	@ (800c210 <refrigera+0xc88>)
 800c198:	2201      	movs	r2, #1
 800c19a:	71da      	strb	r2, [r3, #7]
             	 goto deshie30;					//	jra			deshie30
 800c19c:	e005      	b.n	800c1aa <refrigera+0xc22>
					goto deshie25;				//;		/ No, acciona el deshielo
 800c19e:	46c0      	nop			@ (mov r8, r8)
deshie25:        GPIOR0[f_dh] = 1;				//bset		GPIOR0,#f_dh;	/ Enciende la Funcin de deshielo
 800c1a0:	4b1f      	ldr	r3, [pc, #124]	@ (800c220 <refrigera+0xc98>)
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	705a      	strb	r2, [r3, #1]
 800c1a6:	e000      	b.n	800c1aa <refrigera+0xc22>
					goto deshie30; //jrne		deshie30;		/ No, espera
 800c1a8:	46c0      	nop			@ (mov r8, r8)
deshie30:        holdseg = 0;						//clr			holdseg;		/ Para iniciar desde cero segundos
 800c1aa:	4b20      	ldr	r3, [pc, #128]	@ (800c22c <refrigera+0xca4>)
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	701a      	strb	r2, [r3, #0]
				 cnthold = Plantilla[timeHold];		// mov			cnthold,timeHold;		/ Carga el contador con tiempo de bloqueo despues de deshielo (15 minutos)
 800c1b0:	4b0d      	ldr	r3, [pc, #52]	@ (800c1e8 <refrigera+0xc60>)
 800c1b2:	224c      	movs	r2, #76	@ 0x4c
 800c1b4:	5c9a      	ldrb	r2, [r3, r2]
 800c1b6:	4b1e      	ldr	r3, [pc, #120]	@ (800c230 <refrigera+0xca8>)
 800c1b8:	701a      	strb	r2, [r3, #0]
				 latchtimeh = durdhh;				//mov			latchtimeh,durdhh;/ Copia el tiempo que esta corriendo para el estado vigente
 800c1ba:	4b1e      	ldr	r3, [pc, #120]	@ (800c234 <refrigera+0xcac>)
 800c1bc:	881a      	ldrh	r2, [r3, #0]
 800c1be:	4b1e      	ldr	r3, [pc, #120]	@ (800c238 <refrigera+0xcb0>)
 800c1c0:	801a      	strh	r2, [r3, #0]
defadh:	         buildmode();				//call		buildmode;		/ Construye el modo de cambio de estado para la rutina refrigera
 800c1c2:	f7fb fa3b 	bl	800763c <buildmode>
				 if((0x13 & modo ) == 0){
 800c1c6:	4b0e      	ldr	r3, [pc, #56]	@ (800c200 <refrigera+0xc78>)
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	2213      	movs	r2, #19
 800c1cc:	4013      	ands	r3, r2
 800c1ce:	b2db      	uxtb	r3, r3
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d001      	beq.n	800c1d8 <refrigera+0xc50>
 800c1d4:	f7ff fb67 	bl	800b8a6 <refrigera+0x31e>
					goto defadh10;				//jreq		defadh10;		/ No, revisa otra condicin
 800c1d8:	46c0      	nop			@ (mov r8, r8)

defadh10:	     if(minfunc != 0){
					goto finadh;				//jrne		finadh;			/ No, esperate
             	 }

finadh:		     goto finref;
 800c1da:	46c0      	nop			@ (mov r8, r8)
 800c1dc:	f7ff fc20 	bl	800ba20 <refrigera+0x498>


main_refrigera:


}
 800c1e0:	46c0      	nop			@ (mov r8, r8)
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	b003      	add	sp, #12
 800c1e6:	bd90      	pop	{r4, r7, pc}
 800c1e8:	200000b8 	.word	0x200000b8
 800c1ec:	20000bcc 	.word	0x20000bcc
 800c1f0:	20000bcd 	.word	0x20000bcd
 800c1f4:	200008d6 	.word	0x200008d6
 800c1f8:	20000ba4 	.word	0x20000ba4
 800c1fc:	200000cd 	.word	0x200000cd
 800c200:	20000b6d 	.word	0x20000b6d
 800c204:	20000b87 	.word	0x20000b87
 800c208:	20000bb8 	.word	0x20000bb8
 800c20c:	20000c6c 	.word	0x20000c6c
 800c210:	20000bac 	.word	0x20000bac
 800c214:	200001f4 	.word	0x200001f4
 800c218:	20000b6c 	.word	0x20000b6c
 800c21c:	20000b6b 	.word	0x20000b6b
 800c220:	20000bc0 	.word	0x20000bc0
 800c224:	20000b86 	.word	0x20000b86
 800c228:	20000bfc 	.word	0x20000bfc
 800c22c:	20000b6e 	.word	0x20000b6e
 800c230:	20000be3 	.word	0x20000be3
 800c234:	20000bd4 	.word	0x20000bd4
 800c238:	20000bd6 	.word	0x20000bd6

0800c23c <st_refri>:

void st_refri (void)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	af00      	add	r7, sp, #0
    GPIOR0[f_comp] = 0;					//bres		GPIOR0,#f_comp
 800c240:	4b0a      	ldr	r3, [pc, #40]	@ (800c26c <st_refri+0x30>)
 800c242:	2200      	movs	r2, #0
 800c244:	701a      	strb	r2, [r3, #0]
    GPIOR0[f_dh] = 0;					//bres		GPIOR0,#f_dh
 800c246:	4b09      	ldr	r3, [pc, #36]	@ (800c26c <st_refri+0x30>)
 800c248:	2200      	movs	r2, #0
 800c24a:	705a      	strb	r2, [r3, #1]
    GPIOR0[f_lamp] = 0;					//bres		GPIOR0,#f_lamp
 800c24c:	4b07      	ldr	r3, [pc, #28]	@ (800c26c <st_refri+0x30>)
 800c24e:	2200      	movs	r2, #0
 800c250:	709a      	strb	r2, [r3, #2]
    //;mov			colorPredef,#7;				/ Si el estado de la lmpara es Off apaga la lmpara va comunicacin
    GPIOR1[f_fan] = 0;					//bres		GPIOR1,#f_fan		;manten las cargas apagadas
 800c252:	4b07      	ldr	r3, [pc, #28]	@ (800c270 <st_refri+0x34>)
 800c254:	2200      	movs	r2, #0
 800c256:	701a      	strb	r2, [r3, #0]
    minbrake_load();		//call minbrake_load
 800c258:	f7fa fa32 	bl	80066c0 <minbrake_load>
    edorefri = 0x02;						/// manten equipo en estado de Control
 800c25c:	4b05      	ldr	r3, [pc, #20]	@ (800c274 <st_refri+0x38>)
 800c25e:	2202      	movs	r2, #2
 800c260:	701a      	strb	r2, [r3, #0]
    ldadaptivo();		//call ldadaptivo					/// manten cargado el tiempo entre deshielo
 800c262:	f7fa f9bb 	bl	80065dc <ldadaptivo>
}
 800c266:	46c0      	nop			@ (mov r8, r8)
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	20000bc0 	.word	0x20000bc0
 800c270:	20000bfc 	.word	0x20000bfc
 800c274:	20000bb4 	.word	0x20000bb4

0800c278 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800c27e:	4b0f      	ldr	r3, [pc, #60]	@ (800c2bc <HAL_MspInit+0x44>)
 800c280:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c282:	4b0e      	ldr	r3, [pc, #56]	@ (800c2bc <HAL_MspInit+0x44>)
 800c284:	2180      	movs	r1, #128	@ 0x80
 800c286:	0549      	lsls	r1, r1, #21
 800c288:	430a      	orrs	r2, r1
 800c28a:	659a      	str	r2, [r3, #88]	@ 0x58
 800c28c:	4b0b      	ldr	r3, [pc, #44]	@ (800c2bc <HAL_MspInit+0x44>)
 800c28e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c290:	2380      	movs	r3, #128	@ 0x80
 800c292:	055b      	lsls	r3, r3, #21
 800c294:	4013      	ands	r3, r2
 800c296:	607b      	str	r3, [r7, #4]
 800c298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c29a:	4b08      	ldr	r3, [pc, #32]	@ (800c2bc <HAL_MspInit+0x44>)
 800c29c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c29e:	4b07      	ldr	r3, [pc, #28]	@ (800c2bc <HAL_MspInit+0x44>)
 800c2a0:	2101      	movs	r1, #1
 800c2a2:	430a      	orrs	r2, r1
 800c2a4:	661a      	str	r2, [r3, #96]	@ 0x60
 800c2a6:	4b05      	ldr	r3, [pc, #20]	@ (800c2bc <HAL_MspInit+0x44>)
 800c2a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	603b      	str	r3, [r7, #0]
 800c2b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c2b2:	46c0      	nop			@ (mov r8, r8)
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	b002      	add	sp, #8
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	46c0      	nop			@ (mov r8, r8)
 800c2bc:	40021000 	.word	0x40021000

0800c2c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c2c0:	b590      	push	{r4, r7, lr}
 800c2c2:	b09b      	sub	sp, #108	@ 0x6c
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c2c8:	2354      	movs	r3, #84	@ 0x54
 800c2ca:	18fb      	adds	r3, r7, r3
 800c2cc:	0018      	movs	r0, r3
 800c2ce:	2314      	movs	r3, #20
 800c2d0:	001a      	movs	r2, r3
 800c2d2:	2100      	movs	r1, #0
 800c2d4:	f00e fe66 	bl	801afa4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c2d8:	2410      	movs	r4, #16
 800c2da:	193b      	adds	r3, r7, r4
 800c2dc:	0018      	movs	r0, r3
 800c2de:	2344      	movs	r3, #68	@ 0x44
 800c2e0:	001a      	movs	r2, r3
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	f00e fe5e 	bl	801afa4 <memset>
  if(hi2c->Instance==I2C1)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a50      	ldr	r2, [pc, #320]	@ (800c430 <HAL_I2C_MspInit+0x170>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d000      	beq.n	800c2f4 <HAL_I2C_MspInit+0x34>
 800c2f2:	e099      	b.n	800c428 <HAL_I2C_MspInit+0x168>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800c2f4:	193b      	adds	r3, r7, r4
 800c2f6:	2220      	movs	r2, #32
 800c2f8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800c2fa:	193b      	adds	r3, r7, r4
 800c2fc:	2280      	movs	r2, #128	@ 0x80
 800c2fe:	0192      	lsls	r2, r2, #6
 800c300:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c302:	193b      	adds	r3, r7, r4
 800c304:	0018      	movs	r0, r3
 800c306:	f00a fb71 	bl	80169ec <HAL_RCCEx_PeriphCLKConfig>
 800c30a:	1e03      	subs	r3, r0, #0
 800c30c:	d001      	beq.n	800c312 <HAL_I2C_MspInit+0x52>
    {
      Error_Handler();
 800c30e:	f7fe fd0d 	bl	800ad2c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c312:	4b48      	ldr	r3, [pc, #288]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c314:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c316:	4b47      	ldr	r3, [pc, #284]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c318:	2102      	movs	r1, #2
 800c31a:	430a      	orrs	r2, r1
 800c31c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c31e:	4b45      	ldr	r3, [pc, #276]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c322:	2202      	movs	r2, #2
 800c324:	4013      	ands	r3, r2
 800c326:	60fb      	str	r3, [r7, #12]
 800c328:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c32a:	2154      	movs	r1, #84	@ 0x54
 800c32c:	187b      	adds	r3, r7, r1
 800c32e:	22c0      	movs	r2, #192	@ 0xc0
 800c330:	0092      	lsls	r2, r2, #2
 800c332:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c334:	187b      	adds	r3, r7, r1
 800c336:	2212      	movs	r2, #18
 800c338:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c33a:	187b      	adds	r3, r7, r1
 800c33c:	2200      	movs	r2, #0
 800c33e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c340:	187b      	adds	r3, r7, r1
 800c342:	2203      	movs	r2, #3
 800c344:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c346:	187b      	adds	r3, r7, r1
 800c348:	2204      	movs	r2, #4
 800c34a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c34c:	187b      	adds	r3, r7, r1
 800c34e:	4a3a      	ldr	r2, [pc, #232]	@ (800c438 <HAL_I2C_MspInit+0x178>)
 800c350:	0019      	movs	r1, r3
 800c352:	0010      	movs	r0, r2
 800c354:	f006 ff90 	bl	8013278 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c358:	4b36      	ldr	r3, [pc, #216]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c35a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c35c:	4b35      	ldr	r3, [pc, #212]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c35e:	2180      	movs	r1, #128	@ 0x80
 800c360:	0389      	lsls	r1, r1, #14
 800c362:	430a      	orrs	r2, r1
 800c364:	659a      	str	r2, [r3, #88]	@ 0x58
 800c366:	4b33      	ldr	r3, [pc, #204]	@ (800c434 <HAL_I2C_MspInit+0x174>)
 800c368:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c36a:	2380      	movs	r3, #128	@ 0x80
 800c36c:	039b      	lsls	r3, r3, #14
 800c36e:	4013      	ands	r3, r2
 800c370:	60bb      	str	r3, [r7, #8]
 800c372:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800c374:	4b31      	ldr	r3, [pc, #196]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c376:	4a32      	ldr	r2, [pc, #200]	@ (800c440 <HAL_I2C_MspInit+0x180>)
 800c378:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800c37a:	4b30      	ldr	r3, [pc, #192]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c37c:	2209      	movs	r2, #9
 800c37e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c380:	4b2e      	ldr	r3, [pc, #184]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c382:	2200      	movs	r2, #0
 800c384:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c386:	4b2d      	ldr	r3, [pc, #180]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c388:	2200      	movs	r2, #0
 800c38a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c38c:	4b2b      	ldr	r3, [pc, #172]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c38e:	2280      	movs	r2, #128	@ 0x80
 800c390:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c392:	4b2a      	ldr	r3, [pc, #168]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c394:	2200      	movs	r2, #0
 800c396:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c398:	4b28      	ldr	r3, [pc, #160]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c39a:	2200      	movs	r2, #0
 800c39c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800c39e:	4b27      	ldr	r3, [pc, #156]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c3a4:	4b25      	ldr	r3, [pc, #148]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800c3aa:	4b24      	ldr	r3, [pc, #144]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c3ac:	0018      	movs	r0, r3
 800c3ae:	f006 f9b7 	bl	8012720 <HAL_DMA_Init>
 800c3b2:	1e03      	subs	r3, r0, #0
 800c3b4:	d001      	beq.n	800c3ba <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 800c3b6:	f7fe fcb9 	bl	800ad2c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4a1f      	ldr	r2, [pc, #124]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c3be:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c3c0:	4b1e      	ldr	r3, [pc, #120]	@ (800c43c <HAL_I2C_MspInit+0x17c>)
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800c3c6:	4b1f      	ldr	r3, [pc, #124]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3c8:	4a1f      	ldr	r2, [pc, #124]	@ (800c448 <HAL_I2C_MspInit+0x188>)
 800c3ca:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 800c3cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3ce:	220a      	movs	r2, #10
 800c3d0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c3d2:	4b1c      	ldr	r3, [pc, #112]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3d4:	2210      	movs	r2, #16
 800c3d6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c3d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3da:	2200      	movs	r2, #0
 800c3dc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c3de:	4b19      	ldr	r3, [pc, #100]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3e0:	2280      	movs	r2, #128	@ 0x80
 800c3e2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c3e4:	4b17      	ldr	r3, [pc, #92]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c3ea:	4b16      	ldr	r3, [pc, #88]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800c3f0:	4b14      	ldr	r3, [pc, #80]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c3f6:	4b13      	ldr	r3, [pc, #76]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800c3fc:	4b11      	ldr	r3, [pc, #68]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c3fe:	0018      	movs	r0, r3
 800c400:	f006 f98e 	bl	8012720 <HAL_DMA_Init>
 800c404:	1e03      	subs	r3, r0, #0
 800c406:	d001      	beq.n	800c40c <HAL_I2C_MspInit+0x14c>
    {
      Error_Handler();
 800c408:	f7fe fc90 	bl	800ad2c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	4a0d      	ldr	r2, [pc, #52]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c410:	639a      	str	r2, [r3, #56]	@ 0x38
 800c412:	4b0c      	ldr	r3, [pc, #48]	@ (800c444 <HAL_I2C_MspInit+0x184>)
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800c418:	2200      	movs	r2, #0
 800c41a:	2100      	movs	r1, #0
 800c41c:	2017      	movs	r0, #23
 800c41e:	f006 f93d 	bl	801269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800c422:	2017      	movs	r0, #23
 800c424:	f006 f94f 	bl	80126c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800c428:	46c0      	nop			@ (mov r8, r8)
 800c42a:	46bd      	mov	sp, r7
 800c42c:	b01b      	add	sp, #108	@ 0x6c
 800c42e:	bd90      	pop	{r4, r7, pc}
 800c430:	40005400 	.word	0x40005400
 800c434:	40021000 	.word	0x40021000
 800c438:	50000400 	.word	0x50000400
 800c43c:	20000444 	.word	0x20000444
 800c440:	40020080 	.word	0x40020080
 800c444:	200004a4 	.word	0x200004a4
 800c448:	4002006c 	.word	0x4002006c

0800c44c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a13      	ldr	r2, [pc, #76]	@ (800c4a8 <HAL_I2C_MspDeInit+0x5c>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d120      	bne.n	800c4a0 <HAL_I2C_MspDeInit+0x54>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800c45e:	4b13      	ldr	r3, [pc, #76]	@ (800c4ac <HAL_I2C_MspDeInit+0x60>)
 800c460:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c462:	4b12      	ldr	r3, [pc, #72]	@ (800c4ac <HAL_I2C_MspDeInit+0x60>)
 800c464:	4912      	ldr	r1, [pc, #72]	@ (800c4b0 <HAL_I2C_MspDeInit+0x64>)
 800c466:	400a      	ands	r2, r1
 800c468:	659a      	str	r2, [r3, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800c46a:	2380      	movs	r3, #128	@ 0x80
 800c46c:	005b      	lsls	r3, r3, #1
 800c46e:	4a11      	ldr	r2, [pc, #68]	@ (800c4b4 <HAL_I2C_MspDeInit+0x68>)
 800c470:	0019      	movs	r1, r3
 800c472:	0010      	movs	r0, r2
 800c474:	f007 f874 	bl	8013560 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800c478:	2380      	movs	r3, #128	@ 0x80
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	4a0d      	ldr	r2, [pc, #52]	@ (800c4b4 <HAL_I2C_MspDeInit+0x68>)
 800c47e:	0019      	movs	r1, r3
 800c480:	0010      	movs	r0, r2
 800c482:	f007 f86d 	bl	8013560 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c48a:	0018      	movs	r0, r3
 800c48c:	f006 f9f4 	bl	8012878 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c494:	0018      	movs	r0, r3
 800c496:	f006 f9ef 	bl	8012878 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_IRQn);
 800c49a:	2017      	movs	r0, #23
 800c49c:	f006 f923 	bl	80126e6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800c4a0:	46c0      	nop			@ (mov r8, r8)
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	b002      	add	sp, #8
 800c4a6:	bd80      	pop	{r7, pc}
 800c4a8:	40005400 	.word	0x40005400
 800c4ac:	40021000 	.word	0x40021000
 800c4b0:	ffdfffff 	.word	0xffdfffff
 800c4b4:	50000400 	.word	0x50000400

0800c4b8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c4b8:	b590      	push	{r4, r7, lr}
 800c4ba:	b095      	sub	sp, #84	@ 0x54
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c4c0:	240c      	movs	r4, #12
 800c4c2:	193b      	adds	r3, r7, r4
 800c4c4:	0018      	movs	r0, r3
 800c4c6:	2344      	movs	r3, #68	@ 0x44
 800c4c8:	001a      	movs	r2, r3
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	f00e fd6a 	bl	801afa4 <memset>
  if(hrtc->Instance==RTC)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a16      	ldr	r2, [pc, #88]	@ (800c530 <HAL_RTC_MspInit+0x78>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d126      	bne.n	800c528 <HAL_RTC_MspInit+0x70>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800c4da:	193b      	adds	r3, r7, r4
 800c4dc:	2280      	movs	r2, #128	@ 0x80
 800c4de:	0212      	lsls	r2, r2, #8
 800c4e0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800c4e2:	193b      	adds	r3, r7, r4
 800c4e4:	2280      	movs	r2, #128	@ 0x80
 800c4e6:	0052      	lsls	r2, r2, #1
 800c4e8:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c4ea:	193b      	adds	r3, r7, r4
 800c4ec:	0018      	movs	r0, r3
 800c4ee:	f00a fa7d 	bl	80169ec <HAL_RCCEx_PeriphCLKConfig>
 800c4f2:	1e03      	subs	r3, r0, #0
 800c4f4:	d001      	beq.n	800c4fa <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800c4f6:	f7fe fc19 	bl	800ad2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c4fa:	4a0e      	ldr	r2, [pc, #56]	@ (800c534 <HAL_RTC_MspInit+0x7c>)
 800c4fc:	2390      	movs	r3, #144	@ 0x90
 800c4fe:	58d3      	ldr	r3, [r2, r3]
 800c500:	490c      	ldr	r1, [pc, #48]	@ (800c534 <HAL_RTC_MspInit+0x7c>)
 800c502:	2280      	movs	r2, #128	@ 0x80
 800c504:	0212      	lsls	r2, r2, #8
 800c506:	4313      	orrs	r3, r2
 800c508:	2290      	movs	r2, #144	@ 0x90
 800c50a:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800c50c:	4b09      	ldr	r3, [pc, #36]	@ (800c534 <HAL_RTC_MspInit+0x7c>)
 800c50e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c510:	4b08      	ldr	r3, [pc, #32]	@ (800c534 <HAL_RTC_MspInit+0x7c>)
 800c512:	2180      	movs	r1, #128	@ 0x80
 800c514:	00c9      	lsls	r1, r1, #3
 800c516:	430a      	orrs	r2, r1
 800c518:	659a      	str	r2, [r3, #88]	@ 0x58
 800c51a:	4b06      	ldr	r3, [pc, #24]	@ (800c534 <HAL_RTC_MspInit+0x7c>)
 800c51c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c51e:	2380      	movs	r3, #128	@ 0x80
 800c520:	00db      	lsls	r3, r3, #3
 800c522:	4013      	ands	r3, r2
 800c524:	60bb      	str	r3, [r7, #8]
 800c526:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800c528:	46c0      	nop			@ (mov r8, r8)
 800c52a:	46bd      	mov	sp, r7
 800c52c:	b015      	add	sp, #84	@ 0x54
 800c52e:	bd90      	pop	{r4, r7, pc}
 800c530:	40002800 	.word	0x40002800
 800c534:	40021000 	.word	0x40021000

0800c538 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c538:	b590      	push	{r4, r7, lr}
 800c53a:	b097      	sub	sp, #92	@ 0x5c
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c540:	2414      	movs	r4, #20
 800c542:	193b      	adds	r3, r7, r4
 800c544:	0018      	movs	r0, r3
 800c546:	2344      	movs	r3, #68	@ 0x44
 800c548:	001a      	movs	r2, r3
 800c54a:	2100      	movs	r1, #0
 800c54c:	f00e fd2a 	bl	801afa4 <memset>
  if(htim_base->Instance==TIM1)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a23      	ldr	r2, [pc, #140]	@ (800c5e4 <HAL_TIM_Base_MspInit+0xac>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d11d      	bne.n	800c596 <HAL_TIM_Base_MspInit+0x5e>

    /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800c55a:	193b      	adds	r3, r7, r4
 800c55c:	2280      	movs	r2, #128	@ 0x80
 800c55e:	00d2      	lsls	r2, r2, #3
 800c560:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800c562:	193b      	adds	r3, r7, r4
 800c564:	2200      	movs	r2, #0
 800c566:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c568:	193b      	adds	r3, r7, r4
 800c56a:	0018      	movs	r0, r3
 800c56c:	f00a fa3e 	bl	80169ec <HAL_RCCEx_PeriphCLKConfig>
 800c570:	1e03      	subs	r3, r0, #0
 800c572:	d001      	beq.n	800c578 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 800c574:	f7fe fbda 	bl	800ad2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c578:	4b1b      	ldr	r3, [pc, #108]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c57a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c57c:	4b1a      	ldr	r3, [pc, #104]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c57e:	2180      	movs	r1, #128	@ 0x80
 800c580:	0109      	lsls	r1, r1, #4
 800c582:	430a      	orrs	r2, r1
 800c584:	661a      	str	r2, [r3, #96]	@ 0x60
 800c586:	4b18      	ldr	r3, [pc, #96]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c588:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c58a:	2380      	movs	r3, #128	@ 0x80
 800c58c:	011b      	lsls	r3, r3, #4
 800c58e:	4013      	ands	r3, r2
 800c590:	613b      	str	r3, [r7, #16]
 800c592:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 800c594:	e022      	b.n	800c5dc <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM3)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	4a14      	ldr	r2, [pc, #80]	@ (800c5ec <HAL_TIM_Base_MspInit+0xb4>)
 800c59c:	4293      	cmp	r3, r2
 800c59e:	d10c      	bne.n	800c5ba <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800c5a0:	4b11      	ldr	r3, [pc, #68]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c5a4:	4b10      	ldr	r3, [pc, #64]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5a6:	2102      	movs	r1, #2
 800c5a8:	430a      	orrs	r2, r1
 800c5aa:	659a      	str	r2, [r3, #88]	@ 0x58
 800c5ac:	4b0e      	ldr	r3, [pc, #56]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5b0:	2202      	movs	r2, #2
 800c5b2:	4013      	ands	r3, r2
 800c5b4:	60fb      	str	r3, [r7, #12]
 800c5b6:	68fb      	ldr	r3, [r7, #12]
}
 800c5b8:	e010      	b.n	800c5dc <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM6)
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f0 <HAL_TIM_Base_MspInit+0xb8>)
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d10b      	bne.n	800c5dc <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800c5c4:	4b08      	ldr	r3, [pc, #32]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5c6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c5c8:	4b07      	ldr	r3, [pc, #28]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5ca:	2110      	movs	r1, #16
 800c5cc:	430a      	orrs	r2, r1
 800c5ce:	659a      	str	r2, [r3, #88]	@ 0x58
 800c5d0:	4b05      	ldr	r3, [pc, #20]	@ (800c5e8 <HAL_TIM_Base_MspInit+0xb0>)
 800c5d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5d4:	2210      	movs	r2, #16
 800c5d6:	4013      	ands	r3, r2
 800c5d8:	60bb      	str	r3, [r7, #8]
 800c5da:	68bb      	ldr	r3, [r7, #8]
}
 800c5dc:	46c0      	nop			@ (mov r8, r8)
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	b017      	add	sp, #92	@ 0x5c
 800c5e2:	bd90      	pop	{r4, r7, pc}
 800c5e4:	40012c00 	.word	0x40012c00
 800c5e8:	40021000 	.word	0x40021000
 800c5ec:	40000400 	.word	0x40000400
 800c5f0:	40001000 	.word	0x40001000

0800c5f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800c5f4:	b590      	push	{r4, r7, lr}
 800c5f6:	b08b      	sub	sp, #44	@ 0x2c
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5fc:	2414      	movs	r4, #20
 800c5fe:	193b      	adds	r3, r7, r4
 800c600:	0018      	movs	r0, r3
 800c602:	2314      	movs	r3, #20
 800c604:	001a      	movs	r2, r3
 800c606:	2100      	movs	r1, #0
 800c608:	f00e fccc 	bl	801afa4 <memset>
  if(htim->Instance==TIM1)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4a29      	ldr	r2, [pc, #164]	@ (800c6b8 <HAL_TIM_MspPostInit+0xc4>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d124      	bne.n	800c660 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c616:	4b29      	ldr	r3, [pc, #164]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c618:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c61a:	4b28      	ldr	r3, [pc, #160]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c61c:	2101      	movs	r1, #1
 800c61e:	430a      	orrs	r2, r1
 800c620:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c622:	4b26      	ldr	r3, [pc, #152]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c626:	2201      	movs	r2, #1
 800c628:	4013      	ands	r3, r2
 800c62a:	613b      	str	r3, [r7, #16]
 800c62c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800c62e:	193b      	adds	r3, r7, r4
 800c630:	2280      	movs	r2, #128	@ 0x80
 800c632:	00d2      	lsls	r2, r2, #3
 800c634:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c636:	0021      	movs	r1, r4
 800c638:	187b      	adds	r3, r7, r1
 800c63a:	2202      	movs	r2, #2
 800c63c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c63e:	187b      	adds	r3, r7, r1
 800c640:	2200      	movs	r2, #0
 800c642:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c644:	187b      	adds	r3, r7, r1
 800c646:	2200      	movs	r2, #0
 800c648:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800c64a:	187b      	adds	r3, r7, r1
 800c64c:	2201      	movs	r2, #1
 800c64e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c650:	187a      	adds	r2, r7, r1
 800c652:	23a0      	movs	r3, #160	@ 0xa0
 800c654:	05db      	lsls	r3, r3, #23
 800c656:	0011      	movs	r1, r2
 800c658:	0018      	movs	r0, r3
 800c65a:	f006 fe0d 	bl	8013278 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800c65e:	e026      	b.n	800c6ae <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM3)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	4a16      	ldr	r2, [pc, #88]	@ (800c6c0 <HAL_TIM_MspPostInit+0xcc>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d121      	bne.n	800c6ae <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c66a:	4b14      	ldr	r3, [pc, #80]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c66c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c66e:	4b13      	ldr	r3, [pc, #76]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c670:	2104      	movs	r1, #4
 800c672:	430a      	orrs	r2, r1
 800c674:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c676:	4b11      	ldr	r3, [pc, #68]	@ (800c6bc <HAL_TIM_MspPostInit+0xc8>)
 800c678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c67a:	2204      	movs	r2, #4
 800c67c:	4013      	ands	r3, r2
 800c67e:	60fb      	str	r3, [r7, #12]
 800c680:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800c682:	2114      	movs	r1, #20
 800c684:	187b      	adds	r3, r7, r1
 800c686:	2280      	movs	r2, #128	@ 0x80
 800c688:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c68a:	187b      	adds	r3, r7, r1
 800c68c:	2202      	movs	r2, #2
 800c68e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c690:	187b      	adds	r3, r7, r1
 800c692:	2200      	movs	r2, #0
 800c694:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c696:	187b      	adds	r3, r7, r1
 800c698:	2200      	movs	r2, #0
 800c69a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c69c:	187b      	adds	r3, r7, r1
 800c69e:	2202      	movs	r2, #2
 800c6a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c6a2:	187b      	adds	r3, r7, r1
 800c6a4:	4a07      	ldr	r2, [pc, #28]	@ (800c6c4 <HAL_TIM_MspPostInit+0xd0>)
 800c6a6:	0019      	movs	r1, r3
 800c6a8:	0010      	movs	r0, r2
 800c6aa:	f006 fde5 	bl	8013278 <HAL_GPIO_Init>
}
 800c6ae:	46c0      	nop			@ (mov r8, r8)
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	b00b      	add	sp, #44	@ 0x2c
 800c6b4:	bd90      	pop	{r4, r7, pc}
 800c6b6:	46c0      	nop			@ (mov r8, r8)
 800c6b8:	40012c00 	.word	0x40012c00
 800c6bc:	40021000 	.word	0x40021000
 800c6c0:	40000400 	.word	0x40000400
 800c6c4:	50000800 	.word	0x50000800

0800c6c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c6c8:	b590      	push	{r4, r7, lr}
 800c6ca:	b09d      	sub	sp, #116	@ 0x74
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c6d0:	235c      	movs	r3, #92	@ 0x5c
 800c6d2:	18fb      	adds	r3, r7, r3
 800c6d4:	0018      	movs	r0, r3
 800c6d6:	2314      	movs	r3, #20
 800c6d8:	001a      	movs	r2, r3
 800c6da:	2100      	movs	r1, #0
 800c6dc:	f00e fc62 	bl	801afa4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c6e0:	2418      	movs	r4, #24
 800c6e2:	193b      	adds	r3, r7, r4
 800c6e4:	0018      	movs	r0, r3
 800c6e6:	2344      	movs	r3, #68	@ 0x44
 800c6e8:	001a      	movs	r2, r3
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	f00e fc5a 	bl	801afa4 <memset>
  if(huart->Instance==USART2)
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	4aa0      	ldr	r2, [pc, #640]	@ (800c978 <HAL_UART_MspInit+0x2b0>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d000      	beq.n	800c6fc <HAL_UART_MspInit+0x34>
 800c6fa:	e09a      	b.n	800c832 <HAL_UART_MspInit+0x16a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800c6fc:	193b      	adds	r3, r7, r4
 800c6fe:	2202      	movs	r2, #2
 800c700:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800c702:	193b      	adds	r3, r7, r4
 800c704:	2200      	movs	r2, #0
 800c706:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c708:	193b      	adds	r3, r7, r4
 800c70a:	0018      	movs	r0, r3
 800c70c:	f00a f96e 	bl	80169ec <HAL_RCCEx_PeriphCLKConfig>
 800c710:	1e03      	subs	r3, r0, #0
 800c712:	d001      	beq.n	800c718 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800c714:	f7fe fb0a 	bl	800ad2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800c718:	4b98      	ldr	r3, [pc, #608]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c71a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c71c:	4b97      	ldr	r3, [pc, #604]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c71e:	2180      	movs	r1, #128	@ 0x80
 800c720:	0289      	lsls	r1, r1, #10
 800c722:	430a      	orrs	r2, r1
 800c724:	659a      	str	r2, [r3, #88]	@ 0x58
 800c726:	4b95      	ldr	r3, [pc, #596]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c728:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c72a:	2380      	movs	r3, #128	@ 0x80
 800c72c:	029b      	lsls	r3, r3, #10
 800c72e:	4013      	ands	r3, r2
 800c730:	617b      	str	r3, [r7, #20]
 800c732:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c734:	4b91      	ldr	r3, [pc, #580]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c736:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c738:	4b90      	ldr	r3, [pc, #576]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c73a:	2101      	movs	r1, #1
 800c73c:	430a      	orrs	r2, r1
 800c73e:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c740:	4b8e      	ldr	r3, [pc, #568]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c744:	2201      	movs	r2, #1
 800c746:	4013      	ands	r3, r2
 800c748:	613b      	str	r3, [r7, #16]
 800c74a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800c74c:	215c      	movs	r1, #92	@ 0x5c
 800c74e:	187b      	adds	r3, r7, r1
 800c750:	220c      	movs	r2, #12
 800c752:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c754:	187b      	adds	r3, r7, r1
 800c756:	2202      	movs	r2, #2
 800c758:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c75a:	187b      	adds	r3, r7, r1
 800c75c:	2200      	movs	r2, #0
 800c75e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c760:	187b      	adds	r3, r7, r1
 800c762:	2200      	movs	r2, #0
 800c764:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800c766:	187b      	adds	r3, r7, r1
 800c768:	2207      	movs	r2, #7
 800c76a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c76c:	187a      	adds	r2, r7, r1
 800c76e:	23a0      	movs	r3, #160	@ 0xa0
 800c770:	05db      	lsls	r3, r3, #23
 800c772:	0011      	movs	r1, r2
 800c774:	0018      	movs	r0, r3
 800c776:	f006 fd7f 	bl	8013278 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800c77a:	4b81      	ldr	r3, [pc, #516]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c77c:	4a81      	ldr	r2, [pc, #516]	@ (800c984 <HAL_UART_MspInit+0x2bc>)
 800c77e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800c780:	4b7f      	ldr	r3, [pc, #508]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c782:	2247      	movs	r2, #71	@ 0x47
 800c784:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c786:	4b7e      	ldr	r3, [pc, #504]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c788:	2200      	movs	r2, #0
 800c78a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c78c:	4b7c      	ldr	r3, [pc, #496]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c78e:	2200      	movs	r2, #0
 800c790:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c792:	4b7b      	ldr	r3, [pc, #492]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c794:	2280      	movs	r2, #128	@ 0x80
 800c796:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c798:	4b79      	ldr	r3, [pc, #484]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c79e:	4b78      	ldr	r3, [pc, #480]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800c7a4:	4b76      	ldr	r3, [pc, #472]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c7aa:	4b75      	ldr	r3, [pc, #468]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800c7b0:	4b73      	ldr	r3, [pc, #460]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7b2:	0018      	movs	r0, r3
 800c7b4:	f005 ffb4 	bl	8012720 <HAL_DMA_Init>
 800c7b8:	1e03      	subs	r3, r0, #0
 800c7ba:	d001      	beq.n	800c7c0 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 800c7bc:	f7fe fab6 	bl	800ad2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2180      	movs	r1, #128	@ 0x80
 800c7c4:	4a6e      	ldr	r2, [pc, #440]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7c6:	505a      	str	r2, [r3, r1]
 800c7c8:	4b6d      	ldr	r3, [pc, #436]	@ (800c980 <HAL_UART_MspInit+0x2b8>)
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800c7ce:	4b6e      	ldr	r3, [pc, #440]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7d0:	4a6e      	ldr	r2, [pc, #440]	@ (800c98c <HAL_UART_MspInit+0x2c4>)
 800c7d2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800c7d4:	4b6c      	ldr	r3, [pc, #432]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7d6:	2248      	movs	r2, #72	@ 0x48
 800c7d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c7da:	4b6b      	ldr	r3, [pc, #428]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7dc:	2210      	movs	r2, #16
 800c7de:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c7e0:	4b69      	ldr	r3, [pc, #420]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c7e6:	4b68      	ldr	r3, [pc, #416]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7e8:	2280      	movs	r2, #128	@ 0x80
 800c7ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c7ec:	4b66      	ldr	r3, [pc, #408]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c7f2:	4b65      	ldr	r3, [pc, #404]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800c7f8:	4b63      	ldr	r3, [pc, #396]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c7fe:	4b62      	ldr	r3, [pc, #392]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c800:	2200      	movs	r2, #0
 800c802:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800c804:	4b60      	ldr	r3, [pc, #384]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c806:	0018      	movs	r0, r3
 800c808:	f005 ff8a 	bl	8012720 <HAL_DMA_Init>
 800c80c:	1e03      	subs	r3, r0, #0
 800c80e:	d001      	beq.n	800c814 <HAL_UART_MspInit+0x14c>
    {
      Error_Handler();
 800c810:	f7fe fa8c 	bl	800ad2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	4a5c      	ldr	r2, [pc, #368]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c818:	67da      	str	r2, [r3, #124]	@ 0x7c
 800c81a:	4b5b      	ldr	r3, [pc, #364]	@ (800c988 <HAL_UART_MspInit+0x2c0>)
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800c820:	2200      	movs	r2, #0
 800c822:	2100      	movs	r1, #0
 800c824:	201c      	movs	r0, #28
 800c826:	f005 ff39 	bl	801269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800c82a:	201c      	movs	r0, #28
 800c82c:	f005 ff4b 	bl	80126c6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART4_MspInit 1 */

    /* USER CODE END USART4_MspInit 1 */
  }

}
 800c830:	e09e      	b.n	800c970 <HAL_UART_MspInit+0x2a8>
  else if(huart->Instance==USART4)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	4a56      	ldr	r2, [pc, #344]	@ (800c990 <HAL_UART_MspInit+0x2c8>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d000      	beq.n	800c83e <HAL_UART_MspInit+0x176>
 800c83c:	e098      	b.n	800c970 <HAL_UART_MspInit+0x2a8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART4;
 800c83e:	2118      	movs	r1, #24
 800c840:	187b      	adds	r3, r7, r1
 800c842:	2280      	movs	r2, #128	@ 0x80
 800c844:	0292      	lsls	r2, r2, #10
 800c846:	601a      	str	r2, [r3, #0]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c848:	187b      	adds	r3, r7, r1
 800c84a:	0018      	movs	r0, r3
 800c84c:	f00a f8ce 	bl	80169ec <HAL_RCCEx_PeriphCLKConfig>
 800c850:	1e03      	subs	r3, r0, #0
 800c852:	d001      	beq.n	800c858 <HAL_UART_MspInit+0x190>
      Error_Handler();
 800c854:	f7fe fa6a 	bl	800ad2c <Error_Handler>
    __HAL_RCC_USART4_CLK_ENABLE();
 800c858:	4b48      	ldr	r3, [pc, #288]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c85a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c85c:	4b47      	ldr	r3, [pc, #284]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c85e:	2180      	movs	r1, #128	@ 0x80
 800c860:	0309      	lsls	r1, r1, #12
 800c862:	430a      	orrs	r2, r1
 800c864:	659a      	str	r2, [r3, #88]	@ 0x58
 800c866:	4b45      	ldr	r3, [pc, #276]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c868:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c86a:	2380      	movs	r3, #128	@ 0x80
 800c86c:	031b      	lsls	r3, r3, #12
 800c86e:	4013      	ands	r3, r2
 800c870:	60fb      	str	r3, [r7, #12]
 800c872:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c874:	4b41      	ldr	r3, [pc, #260]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c878:	4b40      	ldr	r3, [pc, #256]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c87a:	2101      	movs	r1, #1
 800c87c:	430a      	orrs	r2, r1
 800c87e:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c880:	4b3e      	ldr	r3, [pc, #248]	@ (800c97c <HAL_UART_MspInit+0x2b4>)
 800c882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c884:	2201      	movs	r2, #1
 800c886:	4013      	ands	r3, r2
 800c888:	60bb      	str	r3, [r7, #8]
 800c88a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c88c:	215c      	movs	r1, #92	@ 0x5c
 800c88e:	187b      	adds	r3, r7, r1
 800c890:	2203      	movs	r2, #3
 800c892:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c894:	187b      	adds	r3, r7, r1
 800c896:	2202      	movs	r2, #2
 800c898:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c89a:	187b      	adds	r3, r7, r1
 800c89c:	2200      	movs	r2, #0
 800c89e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c8a0:	187b      	adds	r3, r7, r1
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART4;
 800c8a6:	187b      	adds	r3, r7, r1
 800c8a8:	2208      	movs	r2, #8
 800c8aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c8ac:	187a      	adds	r2, r7, r1
 800c8ae:	23a0      	movs	r3, #160	@ 0xa0
 800c8b0:	05db      	lsls	r3, r3, #23
 800c8b2:	0011      	movs	r1, r2
 800c8b4:	0018      	movs	r0, r3
 800c8b6:	f006 fcdf 	bl	8013278 <HAL_GPIO_Init>
    hdma_usart4_rx.Instance = DMA1_Channel2;
 800c8ba:	4b36      	ldr	r3, [pc, #216]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8bc:	4a36      	ldr	r2, [pc, #216]	@ (800c998 <HAL_UART_MspInit+0x2d0>)
 800c8be:	601a      	str	r2, [r3, #0]
    hdma_usart4_rx.Init.Request = DMA_REQUEST_USART4_RX;
 800c8c0:	4b34      	ldr	r3, [pc, #208]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8c2:	224b      	movs	r2, #75	@ 0x4b
 800c8c4:	605a      	str	r2, [r3, #4]
    hdma_usart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c8c6:	4b33      	ldr	r3, [pc, #204]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	609a      	str	r2, [r3, #8]
    hdma_usart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c8cc:	4b31      	ldr	r3, [pc, #196]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	60da      	str	r2, [r3, #12]
    hdma_usart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c8d2:	4b30      	ldr	r3, [pc, #192]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8d4:	2280      	movs	r2, #128	@ 0x80
 800c8d6:	611a      	str	r2, [r3, #16]
    hdma_usart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c8d8:	4b2e      	ldr	r3, [pc, #184]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8da:	2200      	movs	r2, #0
 800c8dc:	615a      	str	r2, [r3, #20]
    hdma_usart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c8de:	4b2d      	ldr	r3, [pc, #180]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	619a      	str	r2, [r3, #24]
    hdma_usart4_rx.Init.Mode = DMA_NORMAL;
 800c8e4:	4b2b      	ldr	r3, [pc, #172]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	61da      	str	r2, [r3, #28]
    hdma_usart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c8ea:	4b2a      	ldr	r3, [pc, #168]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_rx) != HAL_OK)
 800c8f0:	4b28      	ldr	r3, [pc, #160]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c8f2:	0018      	movs	r0, r3
 800c8f4:	f005 ff14 	bl	8012720 <HAL_DMA_Init>
 800c8f8:	1e03      	subs	r3, r0, #0
 800c8fa:	d001      	beq.n	800c900 <HAL_UART_MspInit+0x238>
      Error_Handler();
 800c8fc:	f7fe fa16 	bl	800ad2c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart4_rx);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2180      	movs	r1, #128	@ 0x80
 800c904:	4a23      	ldr	r2, [pc, #140]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c906:	505a      	str	r2, [r3, r1]
 800c908:	4b22      	ldr	r3, [pc, #136]	@ (800c994 <HAL_UART_MspInit+0x2cc>)
 800c90a:	687a      	ldr	r2, [r7, #4]
 800c90c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart4_tx.Instance = DMA1_Channel3;
 800c90e:	4b23      	ldr	r3, [pc, #140]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c910:	4a23      	ldr	r2, [pc, #140]	@ (800c9a0 <HAL_UART_MspInit+0x2d8>)
 800c912:	601a      	str	r2, [r3, #0]
    hdma_usart4_tx.Init.Request = DMA_REQUEST_USART4_TX;
 800c914:	4b21      	ldr	r3, [pc, #132]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c916:	224c      	movs	r2, #76	@ 0x4c
 800c918:	605a      	str	r2, [r3, #4]
    hdma_usart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c91a:	4b20      	ldr	r3, [pc, #128]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c91c:	2210      	movs	r2, #16
 800c91e:	609a      	str	r2, [r3, #8]
    hdma_usart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c920:	4b1e      	ldr	r3, [pc, #120]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c922:	2200      	movs	r2, #0
 800c924:	60da      	str	r2, [r3, #12]
    hdma_usart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c926:	4b1d      	ldr	r3, [pc, #116]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c928:	2280      	movs	r2, #128	@ 0x80
 800c92a:	611a      	str	r2, [r3, #16]
    hdma_usart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c92c:	4b1b      	ldr	r3, [pc, #108]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c92e:	2200      	movs	r2, #0
 800c930:	615a      	str	r2, [r3, #20]
    hdma_usart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c932:	4b1a      	ldr	r3, [pc, #104]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c934:	2200      	movs	r2, #0
 800c936:	619a      	str	r2, [r3, #24]
    hdma_usart4_tx.Init.Mode = DMA_NORMAL;
 800c938:	4b18      	ldr	r3, [pc, #96]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c93a:	2200      	movs	r2, #0
 800c93c:	61da      	str	r2, [r3, #28]
    hdma_usart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c93e:	4b17      	ldr	r3, [pc, #92]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c940:	2200      	movs	r2, #0
 800c942:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_tx) != HAL_OK)
 800c944:	4b15      	ldr	r3, [pc, #84]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c946:	0018      	movs	r0, r3
 800c948:	f005 feea 	bl	8012720 <HAL_DMA_Init>
 800c94c:	1e03      	subs	r3, r0, #0
 800c94e:	d001      	beq.n	800c954 <HAL_UART_MspInit+0x28c>
      Error_Handler();
 800c950:	f7fe f9ec 	bl	800ad2c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart4_tx);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	4a11      	ldr	r2, [pc, #68]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c958:	67da      	str	r2, [r3, #124]	@ 0x7c
 800c95a:	4b10      	ldr	r3, [pc, #64]	@ (800c99c <HAL_UART_MspInit+0x2d4>)
 800c95c:	687a      	ldr	r2, [r7, #4]
 800c95e:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART4_LPUART3_IRQn, 0, 0);
 800c960:	2200      	movs	r2, #0
 800c962:	2100      	movs	r1, #0
 800c964:	201e      	movs	r0, #30
 800c966:	f005 fe99 	bl	801269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_LPUART3_IRQn);
 800c96a:	201e      	movs	r0, #30
 800c96c:	f005 feab 	bl	80126c6 <HAL_NVIC_EnableIRQ>
}
 800c970:	46c0      	nop			@ (mov r8, r8)
 800c972:	46bd      	mov	sp, r7
 800c974:	b01d      	add	sp, #116	@ 0x74
 800c976:	bd90      	pop	{r4, r7, pc}
 800c978:	40004400 	.word	0x40004400
 800c97c:	40021000 	.word	0x40021000
 800c980:	20000754 	.word	0x20000754
 800c984:	40020058 	.word	0x40020058
 800c988:	200007b4 	.word	0x200007b4
 800c98c:	40020044 	.word	0x40020044
 800c990:	40004c00 	.word	0x40004c00
 800c994:	20000814 	.word	0x20000814
 800c998:	4002001c 	.word	0x4002001c
 800c99c:	20000874 	.word	0x20000874
 800c9a0:	40020030 	.word	0x40020030

0800c9a4 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b082      	sub	sp, #8
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	4a20      	ldr	r2, [pc, #128]	@ (800ca34 <HAL_UART_MspDeInit+0x90>)
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	d11a      	bne.n	800c9ec <HAL_UART_MspDeInit+0x48>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800c9b6:	4b20      	ldr	r3, [pc, #128]	@ (800ca38 <HAL_UART_MspDeInit+0x94>)
 800c9b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c9ba:	4b1f      	ldr	r3, [pc, #124]	@ (800ca38 <HAL_UART_MspDeInit+0x94>)
 800c9bc:	491f      	ldr	r1, [pc, #124]	@ (800ca3c <HAL_UART_MspDeInit+0x98>)
 800c9be:	400a      	ands	r2, r1
 800c9c0:	659a      	str	r2, [r3, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800c9c2:	23a0      	movs	r3, #160	@ 0xa0
 800c9c4:	05db      	lsls	r3, r3, #23
 800c9c6:	210c      	movs	r1, #12
 800c9c8:	0018      	movs	r0, r3
 800c9ca:	f006 fdc9 	bl	8013560 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2280      	movs	r2, #128	@ 0x80
 800c9d2:	589b      	ldr	r3, [r3, r2]
 800c9d4:	0018      	movs	r0, r3
 800c9d6:	f005 ff4f 	bl	8012878 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c9de:	0018      	movs	r0, r3
 800c9e0:	f005 ff4a 	bl	8012878 <HAL_DMA_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_LPUART2_IRQn);
 800c9e4:	201c      	movs	r0, #28
 800c9e6:	f005 fe7e 	bl	80126e6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART4_MspDeInit 1 */

    /* USER CODE END USART4_MspDeInit 1 */
  }

}
 800c9ea:	e01e      	b.n	800ca2a <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==USART4)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a13      	ldr	r2, [pc, #76]	@ (800ca40 <HAL_UART_MspDeInit+0x9c>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d119      	bne.n	800ca2a <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_USART4_CLK_DISABLE();
 800c9f6:	4b10      	ldr	r3, [pc, #64]	@ (800ca38 <HAL_UART_MspDeInit+0x94>)
 800c9f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800ca38 <HAL_UART_MspDeInit+0x94>)
 800c9fc:	4911      	ldr	r1, [pc, #68]	@ (800ca44 <HAL_UART_MspDeInit+0xa0>)
 800c9fe:	400a      	ands	r2, r1
 800ca00:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800ca02:	23a0      	movs	r3, #160	@ 0xa0
 800ca04:	05db      	lsls	r3, r3, #23
 800ca06:	2103      	movs	r1, #3
 800ca08:	0018      	movs	r0, r3
 800ca0a:	f006 fda9 	bl	8013560 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2280      	movs	r2, #128	@ 0x80
 800ca12:	589b      	ldr	r3, [r3, r2]
 800ca14:	0018      	movs	r0, r3
 800ca16:	f005 ff2f 	bl	8012878 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca1e:	0018      	movs	r0, r3
 800ca20:	f005 ff2a 	bl	8012878 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART4_LPUART3_IRQn);
 800ca24:	201e      	movs	r0, #30
 800ca26:	f005 fe5e 	bl	80126e6 <HAL_NVIC_DisableIRQ>
}
 800ca2a:	46c0      	nop			@ (mov r8, r8)
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	b002      	add	sp, #8
 800ca30:	bd80      	pop	{r7, pc}
 800ca32:	46c0      	nop			@ (mov r8, r8)
 800ca34:	40004400 	.word	0x40004400
 800ca38:	40021000 	.word	0x40021000
 800ca3c:	fffdffff 	.word	0xfffdffff
 800ca40:	40004c00 	.word	0x40004c00
 800ca44:	fff7ffff 	.word	0xfff7ffff

0800ca48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ca4c:	46c0      	nop			@ (mov r8, r8)
 800ca4e:	e7fd      	b.n	800ca4c <NMI_Handler+0x4>

0800ca50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ca54:	46c0      	nop			@ (mov r8, r8)
 800ca56:	e7fd      	b.n	800ca54 <HardFault_Handler+0x4>

0800ca58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ca5c:	46c0      	nop			@ (mov r8, r8)
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}

0800ca62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ca62:	b580      	push	{r7, lr}
 800ca64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ca66:	46c0      	nop			@ (mov r8, r8)
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ca70:	f005 fcee 	bl	8012450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ca74:	46c0      	nop			@ (mov r8, r8)
 800ca76:	46bd      	mov	sp, r7
 800ca78:	bd80      	pop	{r7, pc}

0800ca7a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800ca7a:	b580      	push	{r7, lr}
 800ca7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800ca7e:	2380      	movs	r3, #128	@ 0x80
 800ca80:	021b      	lsls	r3, r3, #8
 800ca82:	0018      	movs	r0, r3
 800ca84:	f006 fea2 	bl	80137cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800ca88:	46c0      	nop			@ (mov r8, r8)
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
	...

0800ca90 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart4_rx);
 800ca94:	4b05      	ldr	r3, [pc, #20]	@ (800caac <DMA1_Channel2_3_IRQHandler+0x1c>)
 800ca96:	0018      	movs	r0, r3
 800ca98:	f006 f8d4 	bl	8012c44 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart4_tx);
 800ca9c:	4b04      	ldr	r3, [pc, #16]	@ (800cab0 <DMA1_Channel2_3_IRQHandler+0x20>)
 800ca9e:	0018      	movs	r0, r3
 800caa0:	f006 f8d0 	bl	8012c44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800caa4:	46c0      	nop			@ (mov r8, r8)
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	46c0      	nop			@ (mov r8, r8)
 800caac:	20000814 	.word	0x20000814
 800cab0:	20000874 	.word	0x20000874

0800cab4 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX_OVR_IT + DMA1 channel 4 to 7 + DMA2 channel 1 to 5.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler(void)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800cab8:	4b09      	ldr	r3, [pc, #36]	@ (800cae0 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x2c>)
 800caba:	0018      	movs	r0, r3
 800cabc:	f006 f8c2 	bl	8012c44 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800cac0:	4b08      	ldr	r3, [pc, #32]	@ (800cae4 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x30>)
 800cac2:	0018      	movs	r0, r3
 800cac4:	f006 f8be 	bl	8012c44 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800cac8:	4b07      	ldr	r3, [pc, #28]	@ (800cae8 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x34>)
 800caca:	0018      	movs	r0, r3
 800cacc:	f006 f8ba 	bl	8012c44 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800cad0:	4b06      	ldr	r3, [pc, #24]	@ (800caec <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler+0x38>)
 800cad2:	0018      	movs	r0, r3
 800cad4:	f006 f8b6 	bl	8012c44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQn 1 */
}
 800cad8:	46c0      	nop			@ (mov r8, r8)
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	46c0      	nop			@ (mov r8, r8)
 800cae0:	200007b4 	.word	0x200007b4
 800cae4:	20000754 	.word	0x20000754
 800cae8:	200004a4 	.word	0x200004a4
 800caec:	20000444 	.word	0x20000444

0800caf0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 800caf4:	4b09      	ldr	r3, [pc, #36]	@ (800cb1c <I2C1_IRQHandler+0x2c>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	699a      	ldr	r2, [r3, #24]
 800cafa:	23e0      	movs	r3, #224	@ 0xe0
 800cafc:	00db      	lsls	r3, r3, #3
 800cafe:	4013      	ands	r3, r2
 800cb00:	d004      	beq.n	800cb0c <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800cb02:	4b06      	ldr	r3, [pc, #24]	@ (800cb1c <I2C1_IRQHandler+0x2c>)
 800cb04:	0018      	movs	r0, r3
 800cb06:	f007 f99b 	bl	8013e40 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800cb0a:	e003      	b.n	800cb14 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800cb0c:	4b03      	ldr	r3, [pc, #12]	@ (800cb1c <I2C1_IRQHandler+0x2c>)
 800cb0e:	0018      	movs	r0, r3
 800cb10:	f007 f97c 	bl	8013e0c <HAL_I2C_EV_IRQHandler>
}
 800cb14:	46c0      	nop			@ (mov r8, r8)
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	46c0      	nop			@ (mov r8, r8)
 800cb1c:	200003f0 	.word	0x200003f0

0800cb20 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt (combined with EXTI 26) + LPUART2 global interrupt (combined with EXTI lines 35).
  */
void USART2_LPUART2_IRQHandler(void)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800cb24:	4b03      	ldr	r3, [pc, #12]	@ (800cb34 <USART2_LPUART2_IRQHandler+0x14>)
 800cb26:	0018      	movs	r0, r3
 800cb28:	f00c fe38 	bl	801979c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 800cb2c:	46c0      	nop			@ (mov r8, r8)
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	46c0      	nop			@ (mov r8, r8)
 800cb34:	2000062c 	.word	0x2000062c

0800cb38 <USART4_LPUART3_IRQHandler>:

/**
  * @brief This function handles USART4 global interrupt (combined with EXTI 20) + LPUART3 (combined with EXTI lines 34).
  */
void USART4_LPUART3_IRQHandler(void)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_LPUART3_IRQn 0 */

  /* USER CODE END USART4_LPUART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800cb3c:	4b03      	ldr	r3, [pc, #12]	@ (800cb4c <USART4_LPUART3_IRQHandler+0x14>)
 800cb3e:	0018      	movs	r0, r3
 800cb40:	f00c fe2c 	bl	801979c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_LPUART3_IRQn 1 */

  /* USER CODE END USART4_LPUART3_IRQn 1 */
}
 800cb44:	46c0      	nop			@ (mov r8, r8)
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	46c0      	nop			@ (mov r8, r8)
 800cb4c:	200006c0 	.word	0x200006c0

0800cb50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b086      	sub	sp, #24
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800cb58:	4a14      	ldr	r2, [pc, #80]	@ (800cbac <_sbrk+0x5c>)
 800cb5a:	4b15      	ldr	r3, [pc, #84]	@ (800cbb0 <_sbrk+0x60>)
 800cb5c:	1ad3      	subs	r3, r2, r3
 800cb5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800cb64:	4b13      	ldr	r3, [pc, #76]	@ (800cbb4 <_sbrk+0x64>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d102      	bne.n	800cb72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800cb6c:	4b11      	ldr	r3, [pc, #68]	@ (800cbb4 <_sbrk+0x64>)
 800cb6e:	4a12      	ldr	r2, [pc, #72]	@ (800cbb8 <_sbrk+0x68>)
 800cb70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800cb72:	4b10      	ldr	r3, [pc, #64]	@ (800cbb4 <_sbrk+0x64>)
 800cb74:	681a      	ldr	r2, [r3, #0]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	18d3      	adds	r3, r2, r3
 800cb7a:	693a      	ldr	r2, [r7, #16]
 800cb7c:	429a      	cmp	r2, r3
 800cb7e:	d207      	bcs.n	800cb90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800cb80:	f00e fa4e 	bl	801b020 <__errno>
 800cb84:	0003      	movs	r3, r0
 800cb86:	220c      	movs	r2, #12
 800cb88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	425b      	negs	r3, r3
 800cb8e:	e009      	b.n	800cba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800cb90:	4b08      	ldr	r3, [pc, #32]	@ (800cbb4 <_sbrk+0x64>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800cb96:	4b07      	ldr	r3, [pc, #28]	@ (800cbb4 <_sbrk+0x64>)
 800cb98:	681a      	ldr	r2, [r3, #0]
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	18d2      	adds	r2, r2, r3
 800cb9e:	4b05      	ldr	r3, [pc, #20]	@ (800cbb4 <_sbrk+0x64>)
 800cba0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800cba2:	68fb      	ldr	r3, [r7, #12]
}
 800cba4:	0018      	movs	r0, r3
 800cba6:	46bd      	mov	sp, r7
 800cba8:	b006      	add	sp, #24
 800cbaa:	bd80      	pop	{r7, pc}
 800cbac:	20008000 	.word	0x20008000
 800cbb0:	00000400 	.word	0x00000400
 800cbb4:	200021f4 	.word	0x200021f4
 800cbb8:	200023b8 	.word	0x200023b8

0800cbbc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b082      	sub	sp, #8
 800cbc0:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cbc2:	4b12      	ldr	r3, [pc, #72]	@ (800cc0c <SystemInit+0x50>)
 800cbc4:	2280      	movs	r2, #128	@ 0x80
 800cbc6:	0512      	lsls	r2, r2, #20
 800cbc8:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 800cbca:	4a11      	ldr	r2, [pc, #68]	@ (800cc10 <SystemInit+0x54>)
 800cbcc:	2380      	movs	r3, #128	@ 0x80
 800cbce:	58d3      	ldr	r3, [r2, r3]
 800cbd0:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 800cbd2:	4b0f      	ldr	r3, [pc, #60]	@ (800cc10 <SystemInit+0x54>)
 800cbd4:	6a1b      	ldr	r3, [r3, #32]
 800cbd6:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 800cbd8:	687a      	ldr	r2, [r7, #4]
 800cbda:	2380      	movs	r3, #128	@ 0x80
 800cbdc:	025b      	lsls	r3, r3, #9
 800cbde:	4013      	ands	r3, r2
 800cbe0:	d010      	beq.n	800cc04 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	22ff      	movs	r2, #255	@ 0xff
 800cbe6:	4013      	ands	r3, r2
 800cbe8:	2bcc      	cmp	r3, #204	@ 0xcc
 800cbea:	d00b      	beq.n	800cc04 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	22ff      	movs	r2, #255	@ 0xff
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	2baa      	cmp	r3, #170	@ 0xaa
 800cbf4:	d006      	beq.n	800cc04 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 800cbf6:	4b06      	ldr	r3, [pc, #24]	@ (800cc10 <SystemInit+0x54>)
 800cbf8:	681a      	ldr	r2, [r3, #0]
 800cbfa:	4b05      	ldr	r3, [pc, #20]	@ (800cc10 <SystemInit+0x54>)
 800cbfc:	2180      	movs	r1, #128	@ 0x80
 800cbfe:	02c9      	lsls	r1, r1, #11
 800cc00:	430a      	orrs	r2, r1
 800cc02:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 800cc04:	46c0      	nop			@ (mov r8, r8)
 800cc06:	46bd      	mov	sp, r7
 800cc08:	b002      	add	sp, #8
 800cc0a:	bd80      	pop	{r7, pc}
 800cc0c:	e000ed00 	.word	0xe000ed00
 800cc10:	40022000 	.word	0x40022000

0800cc14 <temper>:
// Muestreo y Conversion de los OPAMPS a Temperatura
void muestreoOPAMx(	uint16_t * muestraOPx, uint16_t * promedioOPx, uint8_t *countOPx,
					int * sensorEntOPx, int * sensorFracOPx);


void temper(void){
 800cc14:	b580      	push	{r7, lr}
 800cc16:	af00      	add	r7, sp, #0


	cnttemp++;
 800cc18:	4bc5      	ldr	r3, [pc, #788]	@ (800cf30 <temper+0x31c>)
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	b2da      	uxtb	r2, r3
 800cc20:	4bc3      	ldr	r3, [pc, #780]	@ (800cf30 <temper+0x31c>)
 800cc22:	701a      	strb	r2, [r3, #0]
	//A = cnttemp;

	if(cnttemp >= 50) 	   //Manuel 07-Mar-2022	$64;		/ cntemp es menor
 800cc24:	4bc2      	ldr	r3, [pc, #776]	@ (800cf30 <temper+0x31c>)
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	2b31      	cmp	r3, #49	@ 0x31
 800cc2a:	d800      	bhi.n	800cc2e <temper+0x1a>
 800cc2c:	e2df      	b.n	800d1ee <temper+0x5da>
		goto tempe05;  // S no tomes muestras
 800cc2e:	46c0      	nop			@ (mov r8, r8)
	goto fintemp;      // No, sincroniza la lectura con el dgito 1

tempe05:
		decwreg(&retcncfa); // Decrementa tiempo para liberar fallas
 800cc30:	4bc0      	ldr	r3, [pc, #768]	@ (800cf34 <temper+0x320>)
 800cc32:	0018      	movs	r0, r3
 800cc34:	f7fa fcef 	bl	8007616 <decwreg>
		decwreg(&retcncfe);
 800cc38:	4bbf      	ldr	r3, [pc, #764]	@ (800cf38 <temper+0x324>)
 800cc3a:	0018      	movs	r0, r3
 800cc3c:	f7fa fceb 	bl	8007616 <decwreg>
		decwreg(&retcncfr);
 800cc40:	4bbe      	ldr	r3, [pc, #760]	@ (800cf3c <temper+0x328>)
 800cc42:	0018      	movs	r0, r3
 800cc44:	f7fa fce7 	bl	8007616 <decwreg>
		//decwreg(&retcncfc);
temper_j00:
		cnttemp = 0;   	   // Inicia el contador de 100 ms
 800cc48:	4bb9      	ldr	r3, [pc, #740]	@ (800cf30 <temper+0x31c>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	701a      	strb	r2, [r3, #0]

//-------------------------------------------------------------------------------------------------
//-------------Tercer sensor de temperatura--------------------------------------------------------

											//ADC Temperatura Salida de aire		        // Habilitar el canal 0 en la secuencia de conversin usando la directiva definida
	ADC1->CHSELR = 0;
 800cc4e:	4bbc      	ldr	r3, [pc, #752]	@ (800cf40 <temper+0x32c>)
 800cc50:	2200      	movs	r2, #0
 800cc52:	629a      	str	r2, [r3, #40]	@ 0x28
	ADC1->CHSELR |= ADC_CHSELR_CHSEL18;  // Canal 0
 800cc54:	4bba      	ldr	r3, [pc, #744]	@ (800cf40 <temper+0x32c>)
 800cc56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cc58:	4bb9      	ldr	r3, [pc, #740]	@ (800cf40 <temper+0x32c>)
 800cc5a:	2180      	movs	r1, #128	@ 0x80
 800cc5c:	02c9      	lsls	r1, r1, #11
 800cc5e:	430a      	orrs	r2, r1
 800cc60:	629a      	str	r2, [r3, #40]	@ 0x28
	capturaAD();
 800cc62:	f000 fc63 	bl	800d52c <capturaAD>
lookshort_S3:
	//Y_A();
	//Y = adcramh;
	//A = edorefri;

	if(edorefri == 1)
 800cc66:	4bb7      	ldr	r3, [pc, #732]	@ (800cf44 <temper+0x330>)
 800cc68:	781b      	ldrb	r3, [r3, #0]
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d005      	beq.n	800cc7a <temper+0x66>
		goto cmp_man_01_s03;    		// En autoprueba deja estos lmites
	if(adcramh < 950)                 	// Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800cc6e:	4bb6      	ldr	r3, [pc, #728]	@ (800cf48 <temper+0x334>)
 800cc70:	881b      	ldrh	r3, [r3, #0]
 800cc72:	4ab6      	ldr	r2, [pc, #728]	@ (800cf4c <temper+0x338>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d808      	bhi.n	800cc8a <temper+0x76>
		goto lookopen_S03;      		// No, revise lmite inferior
 800cc78:	e010      	b.n	800cc9c <temper+0x88>
		goto cmp_man_01_s03;    		// En autoprueba deja estos lmites
 800cc7a:	46c0      	nop			@ (mov r8, r8)
	goto sens_short_S03;

cmp_man_01_s03:
		if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800cc7c:	4bb2      	ldr	r3, [pc, #712]	@ (800cf48 <temper+0x334>)
 800cc7e:	881a      	ldrh	r2, [r3, #0]
 800cc80:	23e2      	movs	r3, #226	@ 0xe2
 800cc82:	005b      	lsls	r3, r3, #1
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d308      	bcc.n	800cc9a <temper+0x86>
			goto lookopen_S03; // No, revise lmite inferior

sens_short_S03:
 800cc88:	e000      	b.n	800cc8c <temper+0x78>
	goto sens_short_S03;
 800cc8a:	46c0      	nop			@ (mov r8, r8)
		//		BitSet(trefst2,4);     // Indica la falla (Sensor de salida en corto)
		//		BitClear(trefst2,5);   // Cancela la otras falla del sensor de salida
		Bset_Clear_trfst(&trefst2[0], &trefst2[0],4, 5);
 800cc8c:	49b0      	ldr	r1, [pc, #704]	@ (800cf50 <temper+0x33c>)
 800cc8e:	48b0      	ldr	r0, [pc, #704]	@ (800cf50 <temper+0x33c>)
 800cc90:	2305      	movs	r3, #5
 800cc92:	2204      	movs	r2, #4
 800cc94:	f000 fce6 	bl	800d664 <Bset_Clear_trfst>

		goto loadret_S03;      // Carga el retardo de cancelacin
 800cc98:	e018      	b.n	800cccc <temper+0xb8>
			goto lookopen_S03; // No, revise lmite inferior
 800cc9a:	46c0      	nop			@ (mov r8, r8)

lookopen_S03:
		//A = edorefri;
		if(edorefri == 1)
 800cc9c:	4ba9      	ldr	r3, [pc, #676]	@ (800cf44 <temper+0x330>)
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	2b01      	cmp	r3, #1
 800cca2:	d004      	beq.n	800ccae <temper+0x9a>
			goto cmp_man_02_S03;   // En autoprueba deja estos lmites

		if(adcramh >= 0x002B)            // Ajuste en comportamiento de la Falla del sensor evaporador
 800cca4:	4ba8      	ldr	r3, [pc, #672]	@ (800cf48 <temper+0x334>)
 800cca6:	881b      	ldrh	r3, [r3, #0]
 800cca8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccaa:	d908      	bls.n	800ccbe <temper+0xaa>
			goto sens_ok_S03;      // S, indica sensor OK
 800ccac:	e013      	b.n	800ccd6 <temper+0xc2>
			goto cmp_man_02_S03;   // En autoprueba deja estos lmites
 800ccae:	46c0      	nop			@ (mov r8, r8)
		goto sens_open_S03;

cmp_man_02_S03:
		if(adcramh >= 0x01AE)            // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800ccb0:	4ba5      	ldr	r3, [pc, #660]	@ (800cf48 <temper+0x334>)
 800ccb2:	881a      	ldrh	r2, [r3, #0]
 800ccb4:	23d7      	movs	r3, #215	@ 0xd7
 800ccb6:	005b      	lsls	r3, r3, #1
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d20b      	bcs.n	800ccd4 <temper+0xc0>
			goto sens_ok_S03;      // S, indica sensor OK

sens_open_S03:
 800ccbc:	e000      	b.n	800ccc0 <temper+0xac>
		goto sens_open_S03;
 800ccbe:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst2[0], &trefst2[0],5, 4);
 800ccc0:	49a3      	ldr	r1, [pc, #652]	@ (800cf50 <temper+0x33c>)
 800ccc2:	48a3      	ldr	r0, [pc, #652]	@ (800cf50 <temper+0x33c>)
 800ccc4:	2304      	movs	r3, #4
 800ccc6:	2205      	movs	r2, #5
 800ccc8:	f000 fccc 	bl	800d664 <Bset_Clear_trfst>
//		BitSet(trefst2,5);         // Indica la falla (Sensor de salida abierto)
//		BitClear(trefst2,4);       // Cancela la otras falla del sensor de salida

loadret_S03:
		retcncfr = 0x0F;           // Carga retardo de cancelacin de falla; 1.5 segundos
 800cccc:	4b9b      	ldr	r3, [pc, #620]	@ (800cf3c <temper+0x328>)
 800ccce:	220f      	movs	r2, #15
 800ccd0:	701a      	strb	r2, [r3, #0]
		goto tempeLoad_s03;
 800ccd2:	e00c      	b.n	800ccee <temper+0xda>
			goto sens_ok_S03;      // S, indica sensor OK
 800ccd4:	46c0      	nop			@ (mov r8, r8)

sens_ok_S03:
		//A = retcncfr;
		if(retcncfr)                 // Ya se agot el retardo?
 800ccd6:	4b99      	ldr	r3, [pc, #612]	@ (800cf3c <temper+0x328>)
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d106      	bne.n	800ccec <temper+0xd8>
			goto tempeLoad_s03;
		Bclear_Clear_trfst(&trefst2[0], &trefst2[0],4, 5);
 800ccde:	499c      	ldr	r1, [pc, #624]	@ (800cf50 <temper+0x33c>)
 800cce0:	489b      	ldr	r0, [pc, #620]	@ (800cf50 <temper+0x33c>)
 800cce2:	2305      	movs	r3, #5
 800cce4:	2204      	movs	r2, #4
 800cce6:	f000 fcd8 	bl	800d69a <Bclear_Clear_trfst>
 800ccea:	e000      	b.n	800ccee <temper+0xda>
			goto tempeLoad_s03;
 800ccec:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst2,4);       // Cancela banderas de falla de sensor de salida
//		BitClear(trefst2,5);	   // Cancela banderas de falla de sensor de salida

tempeLoad_s03:
		tretram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800ccee:	4b99      	ldr	r3, [pc, #612]	@ (800cf54 <temper+0x340>)
 800ccf0:	781b      	ldrb	r3, [r3, #0]
 800ccf2:	001a      	movs	r2, r3
 800ccf4:	4b94      	ldr	r3, [pc, #592]	@ (800cf48 <temper+0x334>)
 800ccf6:	8819      	ldrh	r1, [r3, #0]
 800ccf8:	4b97      	ldr	r3, [pc, #604]	@ (800cf58 <temper+0x344>)
 800ccfa:	0052      	lsls	r2, r2, #1
 800ccfc:	52d1      	strh	r1, [r2, r3]
//-------------------------------------------------------------------------------------------------
									//ADC Temperatura Enfriador

		ADC1->CHSELR = 0;
 800ccfe:	4b90      	ldr	r3, [pc, #576]	@ (800cf40 <temper+0x32c>)
 800cd00:	2200      	movs	r2, #0
 800cd02:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL10;  // Canal 0
 800cd04:	4b8e      	ldr	r3, [pc, #568]	@ (800cf40 <temper+0x32c>)
 800cd06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cd08:	4b8d      	ldr	r3, [pc, #564]	@ (800cf40 <temper+0x32c>)
 800cd0a:	2180      	movs	r1, #128	@ 0x80
 800cd0c:	00c9      	lsls	r1, r1, #3
 800cd0e:	430a      	orrs	r2, r1
 800cd10:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD ();
 800cd12:	f000 fc0b 	bl	800d52c <capturaAD>
cmp_shr:
		//Y_A();
		//Y = adcramh;
		//A = edorefri;

		if(edorefri == 1)
 800cd16:	4b8b      	ldr	r3, [pc, #556]	@ (800cf44 <temper+0x330>)
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d005      	beq.n	800cd2a <temper+0x116>
			goto cmp_man_01;   // En autoprueba deja estos lmites
		if(adcramh < 950)            // Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800cd1e:	4b8a      	ldr	r3, [pc, #552]	@ (800cf48 <temper+0x334>)
 800cd20:	881b      	ldrh	r3, [r3, #0]
 800cd22:	4a8a      	ldr	r2, [pc, #552]	@ (800cf4c <temper+0x338>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d808      	bhi.n	800cd3a <temper+0x126>
			goto lookopen;     // No, revise lmite inferior
 800cd28:	e010      	b.n	800cd4c <temper+0x138>
			goto cmp_man_01;   // En autoprueba deja estos lmites
 800cd2a:	46c0      	nop			@ (mov r8, r8)
		goto sens_short;

cmp_man_01:
		if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800cd2c:	4b86      	ldr	r3, [pc, #536]	@ (800cf48 <temper+0x334>)
 800cd2e:	881a      	ldrh	r2, [r3, #0]
 800cd30:	23e2      	movs	r3, #226	@ 0xe2
 800cd32:	005b      	lsls	r3, r3, #1
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d308      	bcc.n	800cd4a <temper+0x136>
			goto lookopen;     // No, revise lmite inferior

sens_short:
 800cd38:	e000      	b.n	800cd3c <temper+0x128>
		goto sens_short;
 800cd3a:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst[0], &trefst[0],0, 1);
 800cd3c:	4987      	ldr	r1, [pc, #540]	@ (800cf5c <temper+0x348>)
 800cd3e:	4887      	ldr	r0, [pc, #540]	@ (800cf5c <temper+0x348>)
 800cd40:	2301      	movs	r3, #1
 800cd42:	2200      	movs	r2, #0
 800cd44:	f000 fc8e 	bl	800d664 <Bset_Clear_trfst>

//		BitSet(trefst,0);       //0x01;	/ Indica la falla (Sensor de ambiente en corto)
//		BitClear(trefst,1);     //0x02;	/ Cancela la otras falla del sensor de ambiente interno
		goto loadret;           // Carga el retardo de cancelacin
 800cd48:	e018      	b.n	800cd7c <temper+0x168>
			goto lookopen;     // No, revise lmite inferior
 800cd4a:	46c0      	nop			@ (mov r8, r8)

lookopen:
		//A = edorefri;
		if(edorefri == 1)
 800cd4c:	4b7d      	ldr	r3, [pc, #500]	@ (800cf44 <temper+0x330>)
 800cd4e:	781b      	ldrb	r3, [r3, #0]
 800cd50:	2b01      	cmp	r3, #1
 800cd52:	d004      	beq.n	800cd5e <temper+0x14a>
			goto cmp_man_02;    // En autoprueba deja estos lmites
		if(adcramh >= 0x002B)         // Ajuste en comportamiento de la Falla del sensor evaporador IJG 30/07/14
 800cd54:	4b7c      	ldr	r3, [pc, #496]	@ (800cf48 <temper+0x334>)
 800cd56:	881b      	ldrh	r3, [r3, #0]
 800cd58:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd5a:	d908      	bls.n	800cd6e <temper+0x15a>
			goto sens_ok;       // S, indica sensor OK
 800cd5c:	e016      	b.n	800cd8c <temper+0x178>
			goto cmp_man_02;    // En autoprueba deja estos lmites
 800cd5e:	46c0      	nop			@ (mov r8, r8)
		goto sens_open;

cmp_man_02:
		if(adcramh >= 0x01AE)         // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800cd60:	4b79      	ldr	r3, [pc, #484]	@ (800cf48 <temper+0x334>)
 800cd62:	881a      	ldrh	r2, [r3, #0]
 800cd64:	23d7      	movs	r3, #215	@ 0xd7
 800cd66:	005b      	lsls	r3, r3, #1
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d20e      	bcs.n	800cd8a <temper+0x176>
			goto sens_ok;       // S, indica sensor OK

sens_open:
 800cd6c:	e000      	b.n	800cd70 <temper+0x15c>
		goto sens_open;
 800cd6e:	46c0      	nop			@ (mov r8, r8)
		Bset_Clear_trfst(&trefst[0], &trefst[0],1, 0);
 800cd70:	497a      	ldr	r1, [pc, #488]	@ (800cf5c <temper+0x348>)
 800cd72:	487a      	ldr	r0, [pc, #488]	@ (800cf5c <temper+0x348>)
 800cd74:	2300      	movs	r3, #0
 800cd76:	2201      	movs	r2, #1
 800cd78:	f000 fc74 	bl	800d664 <Bset_Clear_trfst>
		//BitSet(trefst_aux,1);      //0x02;	/ Indica la falla (Sensor de ambiente abierto)
//		BitClear(trefst,0);    //0x01;	/ Cancela la otras falla del sensor de ambiente interno
		//BitClear(trefst_aux,0);    //0x01;	/ Cancela la otras falla del sensor de ambiente interno

loadret:
		retcncfa = 0x0F;   	   // Carga retardo de cancelacin de falla; 1.5 segundos
 800cd7c:	4b6d      	ldr	r3, [pc, #436]	@ (800cf34 <temper+0x320>)
 800cd7e:	220f      	movs	r2, #15
 800cd80:	701a      	strb	r2, [r3, #0]
		cnthold = 0;           // Cancela el retardo de retencin de display
 800cd82:	4b77      	ldr	r3, [pc, #476]	@ (800cf60 <temper+0x34c>)
 800cd84:	2200      	movs	r2, #0
 800cd86:	701a      	strb	r2, [r3, #0]
		goto tempe13;
 800cd88:	e00d      	b.n	800cda6 <temper+0x192>
			goto sens_ok;       // S, indica sensor OK
 800cd8a:	46c0      	nop			@ (mov r8, r8)

sens_ok:
		//A = retcncfa;
		if(retcncfa != 0)            // Ya se agot el retardo?
 800cd8c:	4b69      	ldr	r3, [pc, #420]	@ (800cf34 <temper+0x320>)
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d107      	bne.n	800cda4 <temper+0x190>
			goto tempe13;
sens_ok10:
 800cd94:	46c0      	nop			@ (mov r8, r8)
		Bclear_Clear_trfst(&trefst[0], &trefst[0],0, 1);
 800cd96:	4971      	ldr	r1, [pc, #452]	@ (800cf5c <temper+0x348>)
 800cd98:	4870      	ldr	r0, [pc, #448]	@ (800cf5c <temper+0x348>)
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	f000 fc7c 	bl	800d69a <Bclear_Clear_trfst>
 800cda2:	e000      	b.n	800cda6 <temper+0x192>
			goto tempe13;
 800cda4:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst,0);   // Cancela banderas de falla de sensor de ambiente
//		BitClear(trefst,1);   // Cancela banderas de falla de sensor de ambiente

tempe13:
		tambram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800cda6:	4b6b      	ldr	r3, [pc, #428]	@ (800cf54 <temper+0x340>)
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	001a      	movs	r2, r3
 800cdac:	4b66      	ldr	r3, [pc, #408]	@ (800cf48 <temper+0x334>)
 800cdae:	8819      	ldrh	r1, [r3, #0]
 800cdb0:	4b6c      	ldr	r3, [pc, #432]	@ (800cf64 <temper+0x350>)
 800cdb2:	0052      	lsls	r2, r2, #1
 800cdb4:	52d1      	strh	r1, [r2, r3]
//-------------------------------------------------------------------------------------------------
	//; ADC Temperatura Deshielo

		ADC1->CHSELR = 0;
 800cdb6:	4b62      	ldr	r3, [pc, #392]	@ (800cf40 <temper+0x32c>)
 800cdb8:	2200      	movs	r2, #0
 800cdba:	629a      	str	r2, [r3, #40]	@ 0x28
		ADC1->CHSELR |= ADC_CHSELR_CHSEL14;  // Canal 0
 800cdbc:	4b60      	ldr	r3, [pc, #384]	@ (800cf40 <temper+0x32c>)
 800cdbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cdc0:	4b5f      	ldr	r3, [pc, #380]	@ (800cf40 <temper+0x32c>)
 800cdc2:	2180      	movs	r1, #128	@ 0x80
 800cdc4:	01c9      	lsls	r1, r1, #7
 800cdc6:	430a      	orrs	r2, r1
 800cdc8:	629a      	str	r2, [r3, #40]	@ 0x28
		capturaAD ();
 800cdca:	f000 fbaf 	bl	800d52c <capturaAD>

		//Y_A();
		//Y = adcramh;
		//A = edorefri;

		if(edorefri == 1)
 800cdce:	4b5d      	ldr	r3, [pc, #372]	@ (800cf44 <temper+0x330>)
 800cdd0:	781b      	ldrb	r3, [r3, #0]
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d005      	beq.n	800cde2 <temper+0x1ce>
			goto cmp_man_03;   // En autoprueba deja estos lmites
		if(adcramh < 950)            // Lmite superior 942 (4.6v (rt = 27.4k rs = 55))
 800cdd6:	4b5c      	ldr	r3, [pc, #368]	@ (800cf48 <temper+0x334>)
 800cdd8:	881b      	ldrh	r3, [r3, #0]
 800cdda:	4a5c      	ldr	r2, [pc, #368]	@ (800cf4c <temper+0x338>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d808      	bhi.n	800cdf2 <temper+0x1de>
			goto lookopene;    // No, revise lmite inferior
 800cde0:	e010      	b.n	800ce04 <temper+0x1f0>
			goto cmp_man_03;   // En autoprueba deja estos lmites
 800cde2:	46c0      	nop			@ (mov r8, r8)
		goto senshorte;

cmp_man_03:
	if(adcramh < 0x01C4)         // Lmite superior 0x1BE \  Lmites para autoprueba | Para una resistencia de 22 [Kohm]
 800cde4:	4b58      	ldr	r3, [pc, #352]	@ (800cf48 <temper+0x334>)
 800cde6:	881a      	ldrh	r2, [r3, #0]
 800cde8:	23e2      	movs	r3, #226	@ 0xe2
 800cdea:	005b      	lsls	r3, r3, #1
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d308      	bcc.n	800ce02 <temper+0x1ee>
		goto lookopene;    // No, revise lmite inferior

senshorte:
 800cdf0:	e000      	b.n	800cdf4 <temper+0x1e0>
		goto senshorte;
 800cdf2:	46c0      	nop			@ (mov r8, r8)
	Bset_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800cdf4:	4959      	ldr	r1, [pc, #356]	@ (800cf5c <temper+0x348>)
 800cdf6:	4859      	ldr	r0, [pc, #356]	@ (800cf5c <temper+0x348>)
 800cdf8:	2303      	movs	r3, #3
 800cdfa:	2202      	movs	r2, #2
 800cdfc:	f000 fc32 	bl	800d664 <Bset_Clear_trfst>

//	BitSet(trefst,2);      //0x04   / Indica sensor del evaporador en corto
//	BitClear(trefst,3);     //0x28;	/ Cancela las otras dos fallas del sensor de evaporador
	goto loadret2;         // Carga retardo de cancelacin de falla
 800ce00:	e018      	b.n	800ce34 <temper+0x220>
		goto lookopene;    // No, revise lmite inferior
 800ce02:	46c0      	nop			@ (mov r8, r8)

lookopene:
	//A = edorefri;
	if(edorefri == 1)
 800ce04:	4b4f      	ldr	r3, [pc, #316]	@ (800cf44 <temper+0x330>)
 800ce06:	781b      	ldrb	r3, [r3, #0]
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d004      	beq.n	800ce16 <temper+0x202>
		goto cmp_man_04;   // En autoprueba deja estos lmites
	if(adcramh >= 0x002B)        // Ajuste en comportamiento de la Falla del sensor evaporador IJG 30/07/14
 800ce0c:	4b4e      	ldr	r3, [pc, #312]	@ (800cf48 <temper+0x334>)
 800ce0e:	881b      	ldrh	r3, [r3, #0]
 800ce10:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce12:	d908      	bls.n	800ce26 <temper+0x212>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla
 800ce14:	e013      	b.n	800ce3e <temper+0x22a>
		goto cmp_man_04;   // En autoprueba deja estos lmites
 800ce16:	46c0      	nop			@ (mov r8, r8)
	goto sens_opene;

cmp_man_04:
	if(adcramh >= 0x01AE)        // Lmite inferior 0x1B4 /  con tolerancia del 1% en el probador.
 800ce18:	4b4b      	ldr	r3, [pc, #300]	@ (800cf48 <temper+0x334>)
 800ce1a:	881a      	ldrh	r2, [r3, #0]
 800ce1c:	23d7      	movs	r3, #215	@ 0xd7
 800ce1e:	005b      	lsls	r3, r3, #1
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d20b      	bcs.n	800ce3c <temper+0x228>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla

sens_opene:
 800ce24:	e000      	b.n	800ce28 <temper+0x214>
	goto sens_opene;
 800ce26:	46c0      	nop			@ (mov r8, r8)
	Bset_Clear_trfst(&trefst[0], &trefst[0],3, 2);
 800ce28:	494c      	ldr	r1, [pc, #304]	@ (800cf5c <temper+0x348>)
 800ce2a:	484c      	ldr	r0, [pc, #304]	@ (800cf5c <temper+0x348>)
 800ce2c:	2302      	movs	r3, #2
 800ce2e:	2203      	movs	r2, #3
 800ce30:	f000 fc18 	bl	800d664 <Bset_Clear_trfst>
//	BitSet(trefst,3);   //0x08;	/ Indica sensor del evaporador abierto
//	BitClear(trefst,2); //0x24;	/ Cancela las otras dos fallas del sensor de evaporador

loadret2:
	retcncfe = 0x14;    // Carga retardo de cancelacin de falla; 2 segundos
 800ce34:	4b40      	ldr	r3, [pc, #256]	@ (800cf38 <temper+0x324>)
 800ce36:	2214      	movs	r2, #20
 800ce38:	701a      	strb	r2, [r3, #0]
	goto tempe16;
 800ce3a:	e00c      	b.n	800ce56 <temper+0x242>
		goto sens_oke;     // Si, entrega el dato medido y cancela las banderas de falla
 800ce3c:	46c0      	nop			@ (mov r8, r8)

sens_oke:
	//A = retcncfe;
	if(retcncfe != 0)          // Ya se agot el retardo?
 800ce3e:	4b3e      	ldr	r3, [pc, #248]	@ (800cf38 <temper+0x324>)
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d106      	bne.n	800ce54 <temper+0x240>
		goto tempe16;
	Bclear_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800ce46:	4945      	ldr	r1, [pc, #276]	@ (800cf5c <temper+0x348>)
 800ce48:	4844      	ldr	r0, [pc, #272]	@ (800cf5c <temper+0x348>)
 800ce4a:	2303      	movs	r3, #3
 800ce4c:	2202      	movs	r2, #2
 800ce4e:	f000 fc24 	bl	800d69a <Bclear_Clear_trfst>
 800ce52:	e000      	b.n	800ce56 <temper+0x242>
		goto tempe16;
 800ce54:	46c0      	nop			@ (mov r8, r8)
//	BitClear(trefst,2); //0x0C;	/ Cancela indicaciones de falla del sensor del evaporador
//	BitClear(trefst,3); //0x0C;	/ Cancela indicaciones de falla del sensor del evaporador

tempe16:
	if(trefst[f_sdc]) //#f_sdc // El sensor del evaporador esta en corto?
 800ce56:	4b41      	ldr	r3, [pc, #260]	@ (800cf5c <temper+0x348>)
 800ce58:	789b      	ldrb	r3, [r3, #2]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d004      	beq.n	800ce68 <temper+0x254>
	//if(GetRegFlagState(trefst_aux, 2)) //#f_sdc // El sensor del evaporador esta en corto?
		goto temper_j01;
 800ce5e:	46c0      	nop			@ (mov r8, r8)
	goto tempe16a;                 // No, revisa temperatura alta

temper_j01:
		adcramh = 0x000A;           // Carga el dato de temperatura del evaporador con < -50C
 800ce60:	4b39      	ldr	r3, [pc, #228]	@ (800cf48 <temper+0x334>)
 800ce62:	220a      	movs	r2, #10
 800ce64:	801a      	strh	r2, [r3, #0]
 800ce66:	e000      	b.n	800ce6a <temper+0x256>
	goto tempe16a;                 // No, revisa temperatura alta
 800ce68:	46c0      	nop			@ (mov r8, r8)
tempe16a:
		tevaram[cntmues] = adcramh;//////////////////////////////////////////////////////Reduccion de obtencion de muestra
 800ce6a:	4b3a      	ldr	r3, [pc, #232]	@ (800cf54 <temper+0x340>)
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	001a      	movs	r2, r3
 800ce70:	4b35      	ldr	r3, [pc, #212]	@ (800cf48 <temper+0x334>)
 800ce72:	8819      	ldrh	r1, [r3, #0]
 800ce74:	4b3c      	ldr	r3, [pc, #240]	@ (800cf68 <temper+0x354>)
 800ce76:	0052      	lsls	r2, r2, #1
 800ce78:	52d1      	strh	r1, [r2, r3]

		cntmues++;         //Incrementa el contador de muestra
 800ce7a:	4b36      	ldr	r3, [pc, #216]	@ (800cf54 <temper+0x340>)
 800ce7c:	781b      	ldrb	r3, [r3, #0]
 800ce7e:	3301      	adds	r3, #1
 800ce80:	b2da      	uxtb	r2, r3
 800ce82:	4b34      	ldr	r3, [pc, #208]	@ (800cf54 <temper+0x340>)
 800ce84:	701a      	strb	r2, [r3, #0]
		A = cntmues;
 800ce86:	4b33      	ldr	r3, [pc, #204]	@ (800cf54 <temper+0x340>)
 800ce88:	781a      	ldrb	r2, [r3, #0]
 800ce8a:	4b38      	ldr	r3, [pc, #224]	@ (800cf6c <temper+0x358>)
 800ce8c:	701a      	strb	r2, [r3, #0]
		if(A >= 8)         // Ya fueron 8 muestras?
 800ce8e:	4b37      	ldr	r3, [pc, #220]	@ (800cf6c <temper+0x358>)
 800ce90:	781b      	ldrb	r3, [r3, #0]
 800ce92:	2b07      	cmp	r3, #7
 800ce94:	d800      	bhi.n	800ce98 <temper+0x284>
 800ce96:	e1ac      	b.n	800d1f2 <temper+0x5de>
			goto tempe17;  // Si, obten el promedio
 800ce98:	46c0      	nop			@ (mov r8, r8)
		goto fintemp;

tempe17:

	resul = promedio_8(&tretram[0]);
 800ce9a:	4b2f      	ldr	r3, [pc, #188]	@ (800cf58 <temper+0x344>)
 800ce9c:	0018      	movs	r0, r3
 800ce9e:	f000 fbb5 	bl	800d60c <promedio_8>
 800cea2:	0003      	movs	r3, r0
 800cea4:	001a      	movs	r2, r3
 800cea6:	4b32      	ldr	r3, [pc, #200]	@ (800cf70 <temper+0x35c>)
 800cea8:	801a      	strh	r2, [r3, #0]
	linealiza();
 800ceaa:	f000 fa07 	bl	800d2bc <linealiza>
	tret_w = tempo;    /// Entrega el dato de temperatura de salida linealizada
 800ceae:	4b31      	ldr	r3, [pc, #196]	@ (800cf74 <temper+0x360>)
 800ceb0:	881a      	ldrh	r2, [r3, #0]
 800ceb2:	4b31      	ldr	r3, [pc, #196]	@ (800cf78 <temper+0x364>)
 800ceb4:	801a      	strh	r2, [r3, #0]

	resul = promedio_8(&tevaram[0]);
 800ceb6:	4b2c      	ldr	r3, [pc, #176]	@ (800cf68 <temper+0x354>)
 800ceb8:	0018      	movs	r0, r3
 800ceba:	f000 fba7 	bl	800d60c <promedio_8>
 800cebe:	0003      	movs	r3, r0
 800cec0:	001a      	movs	r2, r3
 800cec2:	4b2b      	ldr	r3, [pc, #172]	@ (800cf70 <temper+0x35c>)
 800cec4:	801a      	strh	r2, [r3, #0]

tempe24:

	linealiza();
 800cec6:	f000 f9f9 	bl	800d2bc <linealiza>
	tevaf = lowByte(tempo);      // Entrega el dato de temperatura del evaporador a 10 bits
 800ceca:	4b2a      	ldr	r3, [pc, #168]	@ (800cf74 <temper+0x360>)
 800cecc:	881b      	ldrh	r3, [r3, #0]
 800cece:	b2da      	uxtb	r2, r3
 800ced0:	4b2a      	ldr	r3, [pc, #168]	@ (800cf7c <temper+0x368>)
 800ced2:	701a      	strb	r2, [r3, #0]
	teval = highByte(tempo);
 800ced4:	4b27      	ldr	r3, [pc, #156]	@ (800cf74 <temper+0x360>)
 800ced6:	881b      	ldrh	r3, [r3, #0]
 800ced8:	0a1b      	lsrs	r3, r3, #8
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	b2da      	uxtb	r2, r3
 800cede:	4b28      	ldr	r3, [pc, #160]	@ (800cf80 <temper+0x36c>)
 800cee0:	701a      	strb	r2, [r3, #0]

	resul = promedio_8(&tambram[0]);
 800cee2:	4b20      	ldr	r3, [pc, #128]	@ (800cf64 <temper+0x350>)
 800cee4:	0018      	movs	r0, r3
 800cee6:	f000 fb91 	bl	800d60c <promedio_8>
 800ceea:	0003      	movs	r3, r0
 800ceec:	001a      	movs	r2, r3
 800ceee:	4b20      	ldr	r3, [pc, #128]	@ (800cf70 <temper+0x35c>)
 800cef0:	801a      	strh	r2, [r3, #0]

	if (resul == promant)
 800cef2:	4b1f      	ldr	r3, [pc, #124]	@ (800cf70 <temper+0x35c>)
 800cef4:	881a      	ldrh	r2, [r3, #0]
 800cef6:	4b23      	ldr	r3, [pc, #140]	@ (800cf84 <temper+0x370>)
 800cef8:	881b      	ldrh	r3, [r3, #0]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d100      	bne.n	800cf00 <temper+0x2ec>
 800cefe:	e093      	b.n	800d028 <temper+0x414>
		goto tempe27;                //nota1: checar comparaciones
tempe25a:
 800cf00:	46c0      	nop			@ (mov r8, r8)
	if (promant >= resul)
 800cf02:	4b20      	ldr	r3, [pc, #128]	@ (800cf84 <temper+0x370>)
 800cf04:	881a      	ldrh	r2, [r3, #0]
 800cf06:	4b1a      	ldr	r3, [pc, #104]	@ (800cf70 <temper+0x35c>)
 800cf08:	881b      	ldrh	r3, [r3, #0]
 800cf0a:	429a      	cmp	r2, r3
 800cf0c:	d23e      	bcs.n	800cf8c <temper+0x378>
		goto tempe25b;            //La diferencia de promedios es positiva?

	//Y = Y - 0xFFFF;               // La diferencia es igual a -1?
	if ((resul - promant)== 0xFFFF)
 800cf0e:	4b18      	ldr	r3, [pc, #96]	@ (800cf70 <temper+0x35c>)
 800cf10:	881b      	ldrh	r3, [r3, #0]
 800cf12:	001a      	movs	r2, r3
 800cf14:	4b1b      	ldr	r3, [pc, #108]	@ (800cf84 <temper+0x370>)
 800cf16:	881b      	ldrh	r3, [r3, #0]
 800cf18:	1ad3      	subs	r3, r2, r3
 800cf1a:	4a1b      	ldr	r2, [pc, #108]	@ (800cf88 <temper+0x374>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d045      	beq.n	800cfac <temper+0x398>
		goto vesiestab;  		  // Si, revisa estabilidad

	resul = resul - 1;
 800cf20:	4b13      	ldr	r3, [pc, #76]	@ (800cf70 <temper+0x35c>)
 800cf22:	881b      	ldrh	r3, [r3, #0]
 800cf24:	3b01      	subs	r3, #1
 800cf26:	b29a      	uxth	r2, r3
 800cf28:	4b11      	ldr	r3, [pc, #68]	@ (800cf70 <temper+0x35c>)
 800cf2a:	801a      	strh	r2, [r3, #0]
	goto tempe26;
 800cf2c:	e065      	b.n	800cffa <temper+0x3e6>
 800cf2e:	46c0      	nop			@ (mov r8, r8)
 800cf30:	20000bdb 	.word	0x20000bdb
 800cf34:	20000be0 	.word	0x20000be0
 800cf38:	20000be1 	.word	0x20000be1
 800cf3c:	20000c6e 	.word	0x20000c6e
 800cf40:	40012400 	.word	0x40012400
 800cf44:	20000bb4 	.word	0x20000bb4
 800cf48:	20000b7c 	.word	0x20000b7c
 800cf4c:	000003b5 	.word	0x000003b5
 800cf50:	20000b9c 	.word	0x20000b9c
 800cf54:	20000bdc 	.word	0x20000bdc
 800cf58:	200021f8 	.word	0x200021f8
 800cf5c:	20000ba4 	.word	0x20000ba4
 800cf60:	20000be3 	.word	0x20000be3
 800cf64:	20002208 	.word	0x20002208
 800cf68:	20002218 	.word	0x20002218
 800cf6c:	2000222a 	.word	0x2000222a
 800cf70:	20002230 	.word	0x20002230
 800cf74:	20002232 	.word	0x20002232
 800cf78:	20000c70 	.word	0x20000c70
 800cf7c:	20000bcf 	.word	0x20000bcf
 800cf80:	20000bce 	.word	0x20000bce
 800cf84:	20002236 	.word	0x20002236
 800cf88:	0000ffff 	.word	0x0000ffff
		goto tempe25b;            //La diferencia de promedios es positiva?
 800cf8c:	46c0      	nop			@ (mov r8, r8)

tempe25b:
		if ((promant-resul) == 1)
 800cf8e:	4baf      	ldr	r3, [pc, #700]	@ (800d24c <temper+0x638>)
 800cf90:	881b      	ldrh	r3, [r3, #0]
 800cf92:	001a      	movs	r2, r3
 800cf94:	4bae      	ldr	r3, [pc, #696]	@ (800d250 <temper+0x63c>)
 800cf96:	881b      	ldrh	r3, [r3, #0]
 800cf98:	1ad3      	subs	r3, r2, r3
 800cf9a:	2b01      	cmp	r3, #1
 800cf9c:	d008      	beq.n	800cfb0 <temper+0x39c>
			goto vesiestab;       // Si, revisa estabilidad
		resul = resul + 0x0001;          // Decrementa el promedio actual
 800cf9e:	4bac      	ldr	r3, [pc, #688]	@ (800d250 <temper+0x63c>)
 800cfa0:	881b      	ldrh	r3, [r3, #0]
 800cfa2:	3301      	adds	r3, #1
 800cfa4:	b29a      	uxth	r2, r3
 800cfa6:	4baa      	ldr	r3, [pc, #680]	@ (800d250 <temper+0x63c>)
 800cfa8:	801a      	strh	r2, [r3, #0]
		goto tempe26;
 800cfaa:	e026      	b.n	800cffa <temper+0x3e6>
		goto vesiestab;  		  // Si, revisa estabilidad
 800cfac:	46c0      	nop			@ (mov r8, r8)
 800cfae:	e000      	b.n	800cfb2 <temper+0x39e>
			goto vesiestab;       // Si, revisa estabilidad
 800cfb0:	46c0      	nop			@ (mov r8, r8)

vesiestab:
		if (ultimoprm = resul)
 800cfb2:	4ba7      	ldr	r3, [pc, #668]	@ (800d250 <temper+0x63c>)
 800cfb4:	881a      	ldrh	r2, [r3, #0]
 800cfb6:	4ba7      	ldr	r3, [pc, #668]	@ (800d254 <temper+0x640>)
 800cfb8:	801a      	strh	r2, [r3, #0]
 800cfba:	4ba6      	ldr	r3, [pc, #664]	@ (800d254 <temper+0x640>)
 800cfbc:	881b      	ldrh	r3, [r3, #0]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d103      	bne.n	800cfca <temper+0x3b6>
			goto estable;  // El nuevo dato es igual a ltimo?
		cntsame = 0;       // No, inicia el contador de promedios iguales
 800cfc2:	4ba5      	ldr	r3, [pc, #660]	@ (800d258 <temper+0x644>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	701a      	strb	r2, [r3, #0]
		goto noestab;
 800cfc8:	e006      	b.n	800cfd8 <temper+0x3c4>
			goto estable;  // El nuevo dato es igual a ltimo?
 800cfca:	46c0      	nop			@ (mov r8, r8)

estable:
		cntsame++;         // Si, incrementa el contador
 800cfcc:	4ba2      	ldr	r3, [pc, #648]	@ (800d258 <temper+0x644>)
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	3301      	adds	r3, #1
 800cfd2:	b2da      	uxtb	r2, r3
 800cfd4:	4ba0      	ldr	r3, [pc, #640]	@ (800d258 <temper+0x644>)
 800cfd6:	701a      	strb	r2, [r3, #0]

noestab:
		Y = resul;
 800cfd8:	4b9d      	ldr	r3, [pc, #628]	@ (800d250 <temper+0x63c>)
 800cfda:	881a      	ldrh	r2, [r3, #0]
 800cfdc:	4b9f      	ldr	r3, [pc, #636]	@ (800d25c <temper+0x648>)
 800cfde:	801a      	strh	r2, [r3, #0]
		ultimoprm = Y;     // Almacena el ltimo dato para la siguiente comparacin
 800cfe0:	4b9e      	ldr	r3, [pc, #632]	@ (800d25c <temper+0x648>)
 800cfe2:	881a      	ldrh	r2, [r3, #0]
 800cfe4:	4b9b      	ldr	r3, [pc, #620]	@ (800d254 <temper+0x640>)
 800cfe6:	801a      	strh	r2, [r3, #0]
		A = cntsame;
 800cfe8:	4b9b      	ldr	r3, [pc, #620]	@ (800d258 <temper+0x644>)
 800cfea:	781a      	ldrb	r2, [r3, #0]
 800cfec:	4b9c      	ldr	r3, [pc, #624]	@ (800d260 <temper+0x64c>)
 800cfee:	701a      	strb	r2, [r3, #0]
		if (cntsame < 0x0F) // Ya esta estable por lo menos por 12 segundos?
 800cff0:	4b99      	ldr	r3, [pc, #612]	@ (800d258 <temper+0x644>)
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	2b0e      	cmp	r3, #14
 800cff6:	d920      	bls.n	800d03a <temper+0x426>
			goto tempe29;

tempe26:
 800cff8:	46c0      	nop			@ (mov r8, r8)
		X = resul;          // Almacena el dato anteriorpara la siguiente comparacin
 800cffa:	4b95      	ldr	r3, [pc, #596]	@ (800d250 <temper+0x63c>)
 800cffc:	881a      	ldrh	r2, [r3, #0]
 800cffe:	4b99      	ldr	r3, [pc, #612]	@ (800d264 <temper+0x650>)
 800d000:	801a      	strh	r2, [r3, #0]
		promant = resul;
 800d002:	4b93      	ldr	r3, [pc, #588]	@ (800d250 <temper+0x63c>)
 800d004:	881a      	ldrh	r2, [r3, #0]
 800d006:	4b91      	ldr	r3, [pc, #580]	@ (800d24c <temper+0x638>)
 800d008:	801a      	strh	r2, [r3, #0]
		linealiza();
 800d00a:	f000 f957 	bl	800d2bc <linealiza>
		tdevf = lowByte(tempo);  // Entrega el dato de temperatura del ambiente en C con fraccin
 800d00e:	4b96      	ldr	r3, [pc, #600]	@ (800d268 <temper+0x654>)
 800d010:	881b      	ldrh	r3, [r3, #0]
 800d012:	b2da      	uxtb	r2, r3
 800d014:	4b95      	ldr	r3, [pc, #596]	@ (800d26c <temper+0x658>)
 800d016:	701a      	strb	r2, [r3, #0]
		tdevl = highByte(tempo);
 800d018:	4b93      	ldr	r3, [pc, #588]	@ (800d268 <temper+0x654>)
 800d01a:	881b      	ldrh	r3, [r3, #0]
 800d01c:	0a1b      	lsrs	r3, r3, #8
 800d01e:	b29b      	uxth	r3, r3
 800d020:	b2da      	uxtb	r2, r3
 800d022:	4b93      	ldr	r3, [pc, #588]	@ (800d270 <temper+0x65c>)
 800d024:	701a      	strb	r2, [r3, #0]
 800d026:	e000      	b.n	800d02a <temper+0x416>
		goto tempe27;                //nota1: checar comparaciones
 800d028:	46c0      	nop			@ (mov r8, r8)

tempe27:
		ultimoprm = promant;  // Actualiza el dato del ltimo promedio
 800d02a:	4b88      	ldr	r3, [pc, #544]	@ (800d24c <temper+0x638>)
 800d02c:	881a      	ldrh	r2, [r3, #0]
 800d02e:	4b89      	ldr	r3, [pc, #548]	@ (800d254 <temper+0x640>)
 800d030:	801a      	strh	r2, [r3, #0]
		cntsame = 0;          // Inicia el contador de promedios iguales hacia arriba
 800d032:	4b89      	ldr	r3, [pc, #548]	@ (800d258 <temper+0x644>)
 800d034:	2200      	movs	r2, #0
 800d036:	701a      	strb	r2, [r3, #0]
 800d038:	e000      	b.n	800d03c <temper+0x428>
			goto tempe29;
 800d03a:	46c0      	nop			@ (mov r8, r8)

tempe29:
		//ld			A,retcncfa;
		if(retcncfa == 0)			//cp			A,#$00;		/ Ya lleg a cero el retardo
 800d03c:	4b8d      	ldr	r3, [pc, #564]	@ (800d274 <temper+0x660>)
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00b      	beq.n	800d05c <temper+0x448>
			goto tempe30;			//jreq		tempe30;		/ Si
		//cp			A,#$09;		/ Ya se obtuvo un promedio correcto?
		if(retcncfa < 0x9)
 800d044:	4b8b      	ldr	r3, [pc, #556]	@ (800d274 <temper+0x660>)
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	2b08      	cmp	r3, #8
 800d04a:	d800      	bhi.n	800d04e <temper+0x43a>
 800d04c:	e079      	b.n	800d142 <temper+0x52e>
			goto tempe39;	//jrult		tempe39;		/ Si, cargalo al display
		//;//manuel reduc...     jp			tempe40
		//
		//ldw			X,#$FE34
		//ldw			tdevl,X
		tdevf = 0x34;		//
 800d04e:	4b87      	ldr	r3, [pc, #540]	@ (800d26c <temper+0x658>)
 800d050:	2234      	movs	r2, #52	@ 0x34
 800d052:	701a      	strb	r2, [r3, #0]
		tdevl = 0xFE;
 800d054:	4b86      	ldr	r3, [pc, #536]	@ (800d270 <temper+0x65c>)
 800d056:	22fe      	movs	r2, #254	@ 0xfe
 800d058:	701a      	strb	r2, [r3, #0]
		goto tempe40;		//jra			tempe40
 800d05a:	e0a6      	b.n	800d1aa <temper+0x596>
			goto tempe30;			//jreq		tempe30;		/ Si
 800d05c:	46c0      	nop			@ (mov r8, r8)


tempe30:
		if(!flagsa[arran]) //#arran   // Estas en perodo de arranque?     nota 2: Cambiar flagsa a registro
 800d05e:	4b86      	ldr	r3, [pc, #536]	@ (800d278 <temper+0x664>)
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	2201      	movs	r2, #1
 800d064:	4053      	eors	r3, r2
 800d066:	b2db      	uxtb	r3, r3
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d100      	bne.n	800d06e <temper+0x45a>
 800d06c:	e06b      	b.n	800d146 <temper+0x532>
			goto temper_j02;      // Si, toma el dato de temperatura medido
 800d06e:	46c0      	nop			@ (mov r8, r8)
		goto tempe39;

temper_j02:
		tdev_w = (uint16_t) ( (tdevl << 8) + tdevf);
 800d070:	4b7f      	ldr	r3, [pc, #508]	@ (800d270 <temper+0x65c>)
 800d072:	781b      	ldrb	r3, [r3, #0]
 800d074:	021b      	lsls	r3, r3, #8
 800d076:	b29b      	uxth	r3, r3
 800d078:	4a7c      	ldr	r2, [pc, #496]	@ (800d26c <temper+0x658>)
 800d07a:	7812      	ldrb	r2, [r2, #0]
 800d07c:	189b      	adds	r3, r3, r2
 800d07e:	b29a      	uxth	r2, r3
 800d080:	4b7e      	ldr	r3, [pc, #504]	@ (800d27c <temper+0x668>)
 800d082:	801a      	strh	r2, [r3, #0]

		if (tdevdpy_w == tdev_w)
 800d084:	4b7e      	ldr	r3, [pc, #504]	@ (800d280 <temper+0x66c>)
 800d086:	881a      	ldrh	r2, [r3, #0]
 800d088:	4b7c      	ldr	r3, [pc, #496]	@ (800d27c <temper+0x668>)
 800d08a:	881b      	ldrh	r3, [r3, #0]
 800d08c:	429a      	cmp	r2, r3
 800d08e:	d100      	bne.n	800d092 <temper+0x47e>
 800d090:	e088      	b.n	800d1a4 <temper+0x590>
			goto tempe40;
tempe35:
 800d092:	46c0      	nop			@ (mov r8, r8)
		if ( (int16_t)(tdevdpy_w) > (int16_t)(tdev_w) )                               //nota3 checar combinacion con JRSGT
 800d094:	4b7a      	ldr	r3, [pc, #488]	@ (800d280 <temper+0x66c>)
 800d096:	881b      	ldrh	r3, [r3, #0]
 800d098:	b21a      	sxth	r2, r3
 800d09a:	4b78      	ldr	r3, [pc, #480]	@ (800d27c <temper+0x668>)
 800d09c:	881b      	ldrh	r3, [r3, #0]
 800d09e:	b21b      	sxth	r3, r3
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	dc52      	bgt.n	800d14a <temper+0x536>
			goto tempe39;      // La diferencia es positiva?

		//A =  Plantilla [filtro];
		if(Plantilla [filtro] == 0)
 800d0a4:	4b77      	ldr	r3, [pc, #476]	@ (800d284 <temper+0x670>)
 800d0a6:	2254      	movs	r2, #84	@ 0x54
 800d0a8:	5c9b      	ldrb	r3, [r3, r2]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d04f      	beq.n	800d14e <temper+0x53a>
			goto tempe39;
		//A = A << 1;
		ret_up++;              // 800 ms ms de retardo
 800d0ae:	4b76      	ldr	r3, [pc, #472]	@ (800d288 <temper+0x674>)
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	b2da      	uxtb	r2, r3
 800d0b6:	4b74      	ldr	r3, [pc, #464]	@ (800d288 <temper+0x674>)
 800d0b8:	701a      	strb	r2, [r3, #0]

		if((Plantilla [filtro] << 1) > ret_up)
 800d0ba:	4b72      	ldr	r3, [pc, #456]	@ (800d284 <temper+0x670>)
 800d0bc:	2254      	movs	r2, #84	@ 0x54
 800d0be:	5c9b      	ldrb	r3, [r3, r2]
 800d0c0:	005b      	lsls	r3, r3, #1
 800d0c2:	4a71      	ldr	r2, [pc, #452]	@ (800d288 <temper+0x674>)
 800d0c4:	7812      	ldrb	r2, [r2, #0]
 800d0c6:	4293      	cmp	r3, r2
 800d0c8:	dd00      	ble.n	800d0cc <temper+0x4b8>
 800d0ca:	e072      	b.n	800d1b2 <temper+0x59e>
			goto tempe50;

tempe37:
 800d0cc:	46c0      	nop			@ (mov r8, r8)
		//Y = (Y ^ 0xFFFF) + 1;
		if ( (-(tdevdpy_w - tdev_w)) < 11)           // Se compara con 0xFE si se quieren dos decrementos abajo
 800d0ce:	4b6b      	ldr	r3, [pc, #428]	@ (800d27c <temper+0x668>)
 800d0d0:	881b      	ldrh	r3, [r3, #0]
 800d0d2:	001a      	movs	r2, r3
 800d0d4:	4b6a      	ldr	r3, [pc, #424]	@ (800d280 <temper+0x66c>)
 800d0d6:	881b      	ldrh	r3, [r3, #0]
 800d0d8:	1ad3      	subs	r3, r2, r3
 800d0da:	2b0a      	cmp	r3, #10
 800d0dc:	dd1d      	ble.n	800d11a <temper+0x506>
			goto tempe37b;
tempe37a:
 800d0de:	46c0      	nop			@ (mov r8, r8)
		tdev_w = (uint16_t) ( (tdevl << 8) + tdevf);
 800d0e0:	4b63      	ldr	r3, [pc, #396]	@ (800d270 <temper+0x65c>)
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	021b      	lsls	r3, r3, #8
 800d0e6:	b29b      	uxth	r3, r3
 800d0e8:	4a60      	ldr	r2, [pc, #384]	@ (800d26c <temper+0x658>)
 800d0ea:	7812      	ldrb	r2, [r2, #0]
 800d0ec:	189b      	adds	r3, r3, r2
 800d0ee:	b29a      	uxth	r2, r3
 800d0f0:	4b62      	ldr	r3, [pc, #392]	@ (800d27c <temper+0x668>)
 800d0f2:	801a      	strh	r2, [r3, #0]
		X = tdev_w - 10;
 800d0f4:	4b61      	ldr	r3, [pc, #388]	@ (800d27c <temper+0x668>)
 800d0f6:	881b      	ldrh	r3, [r3, #0]
 800d0f8:	3b0a      	subs	r3, #10
 800d0fa:	b29a      	uxth	r2, r3
 800d0fc:	4b59      	ldr	r3, [pc, #356]	@ (800d264 <temper+0x650>)
 800d0fe:	801a      	strh	r2, [r3, #0]
		wreg = (uint8_t)(X & 0xFF);
 800d100:	4b58      	ldr	r3, [pc, #352]	@ (800d264 <temper+0x650>)
 800d102:	881b      	ldrh	r3, [r3, #0]
 800d104:	b2da      	uxtb	r2, r3
 800d106:	4b61      	ldr	r3, [pc, #388]	@ (800d28c <temper+0x678>)
 800d108:	701a      	strb	r2, [r3, #0]
		waux = (uint8_t)(X >> 8);
 800d10a:	4b56      	ldr	r3, [pc, #344]	@ (800d264 <temper+0x650>)
 800d10c:	881b      	ldrh	r3, [r3, #0]
 800d10e:	0a1b      	lsrs	r3, r3, #8
 800d110:	b29b      	uxth	r3, r3
 800d112:	b2da      	uxtb	r2, r3
 800d114:	4b5e      	ldr	r3, [pc, #376]	@ (800d290 <temper+0x67c>)
 800d116:	701a      	strb	r2, [r3, #0]

		goto tempe39a;
 800d118:	e025      	b.n	800d166 <temper+0x552>
			goto tempe37b;
 800d11a:	46c0      	nop			@ (mov r8, r8)

tempe37b:
		X = tdevdpy_w + 1;
 800d11c:	4b58      	ldr	r3, [pc, #352]	@ (800d280 <temper+0x66c>)
 800d11e:	881b      	ldrh	r3, [r3, #0]
 800d120:	3301      	adds	r3, #1
 800d122:	b29a      	uxth	r2, r3
 800d124:	4b4f      	ldr	r3, [pc, #316]	@ (800d264 <temper+0x650>)
 800d126:	801a      	strh	r2, [r3, #0]
		 wreg = (uint8_t)(X & 0xFF);
 800d128:	4b4e      	ldr	r3, [pc, #312]	@ (800d264 <temper+0x650>)
 800d12a:	881b      	ldrh	r3, [r3, #0]
 800d12c:	b2da      	uxtb	r2, r3
 800d12e:	4b57      	ldr	r3, [pc, #348]	@ (800d28c <temper+0x678>)
 800d130:	701a      	strb	r2, [r3, #0]
		 waux= (uint8_t)(X >> 8);
 800d132:	4b4c      	ldr	r3, [pc, #304]	@ (800d264 <temper+0x650>)
 800d134:	881b      	ldrh	r3, [r3, #0]
 800d136:	0a1b      	lsrs	r3, r3, #8
 800d138:	b29b      	uxth	r3, r3
 800d13a:	b2da      	uxtb	r2, r3
 800d13c:	4b54      	ldr	r3, [pc, #336]	@ (800d290 <temper+0x67c>)
 800d13e:	701a      	strb	r2, [r3, #0]

		goto tempe39a;
 800d140:	e011      	b.n	800d166 <temper+0x552>
			goto tempe39;	//jrult		tempe39;		/ Si, cargalo al display
 800d142:	46c0      	nop			@ (mov r8, r8)
 800d144:	e004      	b.n	800d150 <temper+0x53c>
		goto tempe39;
 800d146:	46c0      	nop			@ (mov r8, r8)
 800d148:	e002      	b.n	800d150 <temper+0x53c>
			goto tempe39;      // La diferencia es positiva?
 800d14a:	46c0      	nop			@ (mov r8, r8)
 800d14c:	e000      	b.n	800d150 <temper+0x53c>
			goto tempe39;
 800d14e:	46c0      	nop			@ (mov r8, r8)

tempe39:
		wreg = tdevf;		//call		ld_tdev_to_wreg
 800d150:	4b46      	ldr	r3, [pc, #280]	@ (800d26c <temper+0x658>)
 800d152:	781a      	ldrb	r2, [r3, #0]
 800d154:	4b4d      	ldr	r3, [pc, #308]	@ (800d28c <temper+0x678>)
 800d156:	701a      	strb	r2, [r3, #0]
		waux = tdevl;
 800d158:	4b45      	ldr	r3, [pc, #276]	@ (800d270 <temper+0x65c>)
 800d15a:	781a      	ldrb	r2, [r3, #0]
 800d15c:	4b4c      	ldr	r3, [pc, #304]	@ (800d290 <temper+0x67c>)
 800d15e:	701a      	strb	r2, [r3, #0]
		//clr			cnthold;	/ Cancela el retardo
		cnthold = 0;                  // Cancela el retardo
 800d160:	4b4c      	ldr	r3, [pc, #304]	@ (800d294 <temper+0x680>)
 800d162:	2200      	movs	r2, #0
 800d164:	701a      	strb	r2, [r3, #0]

// manuel_math_change ............................. filtro digital
tempe39a:

		if (cnthold == 0)                   // Ya termin el tiempo?
 800d166:	4b4b      	ldr	r3, [pc, #300]	@ (800d294 <temper+0x680>)
 800d168:	781b      	ldrb	r3, [r3, #0]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d00e      	beq.n	800d18c <temper+0x578>
			goto tempe39b;            // Si, carga el dato a tdevdpy


		if((int16_t)limsup_w < (int16_t)((waux << 8) + wreg))
 800d16e:	4b48      	ldr	r3, [pc, #288]	@ (800d290 <temper+0x67c>)
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	021b      	lsls	r3, r3, #8
 800d174:	b29b      	uxth	r3, r3
 800d176:	4a45      	ldr	r2, [pc, #276]	@ (800d28c <temper+0x678>)
 800d178:	7812      	ldrb	r2, [r2, #0]
 800d17a:	189b      	adds	r3, r3, r2
 800d17c:	b29b      	uxth	r3, r3
 800d17e:	b21a      	sxth	r2, r3
 800d180:	4b45      	ldr	r3, [pc, #276]	@ (800d298 <temper+0x684>)
 800d182:	881b      	ldrh	r3, [r3, #0]
 800d184:	b21b      	sxth	r3, r3
 800d186:	429a      	cmp	r2, r3
 800d188:	dc0e      	bgt.n	800d1a8 <temper+0x594>
			goto tempe40;             // Si, congela el display en limsup
tempe39b:
 800d18a:	e000      	b.n	800d18e <temper+0x57a>
			goto tempe39b;            // Si, carga el dato a tdevdpy
 800d18c:	46c0      	nop			@ (mov r8, r8)
		/*
		 * No se hizo correctamente el cargado de la Palabra
		 */
		// X = waux;

		tdevdpy_w = (uint16_t)((waux << 8) + wreg);
 800d18e:	4b40      	ldr	r3, [pc, #256]	@ (800d290 <temper+0x67c>)
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	021b      	lsls	r3, r3, #8
 800d194:	b29b      	uxth	r3, r3
 800d196:	4a3d      	ldr	r2, [pc, #244]	@ (800d28c <temper+0x678>)
 800d198:	7812      	ldrb	r2, [r2, #0]
 800d19a:	189b      	adds	r3, r3, r2
 800d19c:	b29a      	uxth	r2, r3
 800d19e:	4b38      	ldr	r3, [pc, #224]	@ (800d280 <temper+0x66c>)
 800d1a0:	801a      	strh	r2, [r3, #0]
 800d1a2:	e002      	b.n	800d1aa <temper+0x596>
			goto tempe40;
 800d1a4:	46c0      	nop			@ (mov r8, r8)
 800d1a6:	e000      	b.n	800d1aa <temper+0x596>
			goto tempe40;             // Si, congela el display en limsup
 800d1a8:	46c0      	nop			@ (mov r8, r8)
tempe40:
		ret_up = 0;  // Inicia el retardo hacia arriba
 800d1aa:	4b37      	ldr	r3, [pc, #220]	@ (800d288 <temper+0x674>)
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	701a      	strb	r2, [r3, #0]
 800d1b0:	e000      	b.n	800d1b4 <temper+0x5a0>
			goto tempe50;
 800d1b2:	46c0      	nop			@ (mov r8, r8)
tempe50:
		cntmues = 0;
 800d1b4:	4b39      	ldr	r3, [pc, #228]	@ (800d29c <temper+0x688>)
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	701a      	strb	r2, [r3, #0]
		if (!trefst[f_sda]) //#f_sda
 800d1ba:	4b39      	ldr	r3, [pc, #228]	@ (800d2a0 <temper+0x68c>)
 800d1bc:	78db      	ldrb	r3, [r3, #3]
 800d1be:	2201      	movs	r2, #1
 800d1c0:	4053      	eors	r3, r2
 800d1c2:	b2db      	uxtb	r3, r3
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d106      	bne.n	800d1d6 <temper+0x5c2>
		//if (GetRegFlagState(trefst_aux, 3) == 0) //#f_sda
			goto tempe52;
		teval = 0xFE;
 800d1c8:	4b36      	ldr	r3, [pc, #216]	@ (800d2a4 <temper+0x690>)
 800d1ca:	22fe      	movs	r2, #254	@ 0xfe
 800d1cc:	701a      	strb	r2, [r3, #0]
		tevaf = 0x34;		//
 800d1ce:	4b36      	ldr	r3, [pc, #216]	@ (800d2a8 <temper+0x694>)
 800d1d0:	2234      	movs	r2, #52	@ 0x34
 800d1d2:	701a      	strb	r2, [r3, #0]
 800d1d4:	e000      	b.n	800d1d8 <temper+0x5c4>
			goto tempe52;
 800d1d6:	46c0      	nop			@ (mov r8, r8)


tempe52:
		if (!trefst2[f_s3open]) //#f_s3open
 800d1d8:	4b34      	ldr	r3, [pc, #208]	@ (800d2ac <temper+0x698>)
 800d1da:	795b      	ldrb	r3, [r3, #5]
 800d1dc:	2201      	movs	r2, #1
 800d1de:	4053      	eors	r3, r2
 800d1e0:	b2db      	uxtb	r3, r3
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d107      	bne.n	800d1f6 <temper+0x5e2>
		//if (GetRegFlagState(trefst2_aux, 5) == 0) //#f_s3open
			goto tempe53;
		tret_w = 0xFE34;
 800d1e6:	4b32      	ldr	r3, [pc, #200]	@ (800d2b0 <temper+0x69c>)
 800d1e8:	4a32      	ldr	r2, [pc, #200]	@ (800d2b4 <temper+0x6a0>)
 800d1ea:	801a      	strh	r2, [r3, #0]
 800d1ec:	e004      	b.n	800d1f8 <temper+0x5e4>
	goto fintemp;      // No, sincroniza la lectura con el dgito 1
 800d1ee:	46c0      	nop			@ (mov r8, r8)
 800d1f0:	e002      	b.n	800d1f8 <temper+0x5e4>
		goto fintemp;
 800d1f2:	46c0      	nop			@ (mov r8, r8)
 800d1f4:	e000      	b.n	800d1f8 <temper+0x5e4>
			goto tempe53;
 800d1f6:	46c0      	nop			@ (mov r8, r8)

tempe53:

fintemp:

		if (edorefri == 1)
 800d1f8:	4b2f      	ldr	r3, [pc, #188]	@ (800d2b8 <temper+0x6a4>)
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	2b01      	cmp	r3, #1
 800d1fe:	d01d      	beq.n	800d23c <temper+0x628>
			goto noClrSensFail;  // s ests en autoprueba permite fallas

clrEvaFail:
 800d200:	46c0      	nop			@ (mov r8, r8)

		if( GetRegFlagState(Plantilla[numSens],f_sen2) )
 800d202:	4b20      	ldr	r3, [pc, #128]	@ (800d284 <temper+0x670>)
 800d204:	2259      	movs	r2, #89	@ 0x59
 800d206:	5c9b      	ldrb	r3, [r3, r2]
 800d208:	001a      	movs	r2, r3
 800d20a:	2302      	movs	r3, #2
 800d20c:	4013      	ands	r3, r2
 800d20e:	d106      	bne.n	800d21e <temper+0x60a>
			goto clrRetFail;
		Bclear_Clear_trfst(&trefst[0], &trefst[0],2, 3);
 800d210:	4923      	ldr	r1, [pc, #140]	@ (800d2a0 <temper+0x68c>)
 800d212:	4823      	ldr	r0, [pc, #140]	@ (800d2a0 <temper+0x68c>)
 800d214:	2303      	movs	r3, #3
 800d216:	2202      	movs	r2, #2
 800d218:	f000 fa3f 	bl	800d69a <Bclear_Clear_trfst>
 800d21c:	e000      	b.n	800d220 <temper+0x60c>
			goto clrRetFail;
 800d21e:	46c0      	nop			@ (mov r8, r8)

clrRetFail:
		if( GetRegFlagState(Plantilla[numSens],f_sen3) )
 800d220:	4b18      	ldr	r3, [pc, #96]	@ (800d284 <temper+0x670>)
 800d222:	2259      	movs	r2, #89	@ 0x59
 800d224:	5c9b      	ldrb	r3, [r3, r2]
 800d226:	001a      	movs	r2, r3
 800d228:	2304      	movs	r3, #4
 800d22a:	4013      	ands	r3, r2
 800d22c:	d108      	bne.n	800d240 <temper+0x62c>
			goto noClrSensFail;
		Bclear_Clear_trfst(trefst2, trefst2,4, 5);
 800d22e:	491f      	ldr	r1, [pc, #124]	@ (800d2ac <temper+0x698>)
 800d230:	481e      	ldr	r0, [pc, #120]	@ (800d2ac <temper+0x698>)
 800d232:	2305      	movs	r3, #5
 800d234:	2204      	movs	r2, #4
 800d236:	f000 fa30 	bl	800d69a <Bclear_Clear_trfst>
 800d23a:	e002      	b.n	800d242 <temper+0x62e>
			goto noClrSensFail;  // s ests en autoprueba permite fallas
 800d23c:	46c0      	nop			@ (mov r8, r8)
 800d23e:	e000      	b.n	800d242 <temper+0x62e>
			goto noClrSensFail;
 800d240:	46c0      	nop			@ (mov r8, r8)
//		BitClear(trefst2,4);     // Cancela la fallas del sensor de retorno
//		BitClear(trefst2,5);

noClrSensFail:
		asm ("nop");
 800d242:	46c0      	nop			@ (mov r8, r8)




}
 800d244:	46c0      	nop			@ (mov r8, r8)
 800d246:	46bd      	mov	sp, r7
 800d248:	bd80      	pop	{r7, pc}
 800d24a:	46c0      	nop			@ (mov r8, r8)
 800d24c:	20002236 	.word	0x20002236
 800d250:	20002230 	.word	0x20002230
 800d254:	20002238 	.word	0x20002238
 800d258:	20000be2 	.word	0x20000be2
 800d25c:	2000222c 	.word	0x2000222c
 800d260:	2000222a 	.word	0x2000222a
 800d264:	2000222e 	.word	0x2000222e
 800d268:	20002232 	.word	0x20002232
 800d26c:	20000bcd 	.word	0x20000bcd
 800d270:	20000bcc 	.word	0x20000bcc
 800d274:	20000be0 	.word	0x20000be0
 800d278:	20000b94 	.word	0x20000b94
 800d27c:	2000223a 	.word	0x2000223a
 800d280:	20000bd0 	.word	0x20000bd0
 800d284:	200000b8 	.word	0x200000b8
 800d288:	20000bdf 	.word	0x20000bdf
 800d28c:	20000b70 	.word	0x20000b70
 800d290:	20000b6f 	.word	0x20000b6f
 800d294:	20000be3 	.word	0x20000be3
 800d298:	20000bca 	.word	0x20000bca
 800d29c:	20000bdc 	.word	0x20000bdc
 800d2a0:	20000ba4 	.word	0x20000ba4
 800d2a4:	20000bce 	.word	0x20000bce
 800d2a8:	20000bcf 	.word	0x20000bcf
 800d2ac:	20000b9c 	.word	0x20000b9c
 800d2b0:	20000c70 	.word	0x20000c70
 800d2b4:	fffffe34 	.word	0xfffffe34
 800d2b8:	20000bb4 	.word	0x20000bb4

0800d2bc <linealiza>:

//*************************************************************************************************

void linealiza (void)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	af00      	add	r7, sp, #0
	tempo = 0;
 800d2c0:	4b57      	ldr	r3, [pc, #348]	@ (800d420 <linealiza+0x164>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	801a      	strh	r2, [r3, #0]
	Y = resul;
 800d2c6:	4b57      	ldr	r3, [pc, #348]	@ (800d424 <linealiza+0x168>)
 800d2c8:	881a      	ldrh	r2, [r3, #0]
 800d2ca:	4b57      	ldr	r3, [pc, #348]	@ (800d428 <linealiza+0x16c>)
 800d2cc:	801a      	strh	r2, [r3, #0]
	curva = Y;                  // Almacena el dato para ajuste de curva
 800d2ce:	4b56      	ldr	r3, [pc, #344]	@ (800d428 <linealiza+0x16c>)
 800d2d0:	881a      	ldrh	r2, [r3, #0]
 800d2d2:	4b56      	ldr	r3, [pc, #344]	@ (800d42c <linealiza+0x170>)
 800d2d4:	801a      	strh	r2, [r3, #0]

	//  verifica en que rango de la curva cae
	if(curva >= 910)
 800d2d6:	4b55      	ldr	r3, [pc, #340]	@ (800d42c <linealiza+0x170>)
 800d2d8:	881b      	ldrh	r3, [r3, #0]
 800d2da:	4a55      	ldr	r2, [pc, #340]	@ (800d430 <linealiza+0x174>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d80e      	bhi.n	800d2fe <linealiza+0x42>
		goto wise_hot_3;
	else if(curva >= 826)
 800d2e0:	4b52      	ldr	r3, [pc, #328]	@ (800d42c <linealiza+0x170>)
 800d2e2:	881b      	ldrh	r3, [r3, #0]
 800d2e4:	4a53      	ldr	r2, [pc, #332]	@ (800d434 <linealiza+0x178>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d810      	bhi.n	800d30c <linealiza+0x50>
		goto wise_hot_2;
	else if(curva >= 683)
 800d2ea:	4b50      	ldr	r3, [pc, #320]	@ (800d42c <linealiza+0x170>)
 800d2ec:	881b      	ldrh	r3, [r3, #0]
 800d2ee:	4a52      	ldr	r2, [pc, #328]	@ (800d438 <linealiza+0x17c>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d812      	bhi.n	800d31a <linealiza+0x5e>
		goto wise_hot_1;
	else if(curva >= 203)
 800d2f4:	4b4d      	ldr	r3, [pc, #308]	@ (800d42c <linealiza+0x170>)
 800d2f6:	881b      	ldrh	r3, [r3, #0]
 800d2f8:	2bca      	cmp	r3, #202	@ 0xca
 800d2fa:	d91c      	bls.n	800d336 <linealiza+0x7a>
		goto lil_principal;
 800d2fc:	e015      	b.n	800d32a <linealiza+0x6e>
		goto wise_hot_3;
 800d2fe:	46c0      	nop			@ (mov r8, r8)
	else
		goto curva_fria;


wise_hot_3:
	wise_hot_rep (83, 0xFFFF);
 800d300:	4b4e      	ldr	r3, [pc, #312]	@ (800d43c <linealiza+0x180>)
 800d302:	0019      	movs	r1, r3
 800d304:	2053      	movs	r0, #83	@ 0x53
 800d306:	f000 f94d 	bl	800d5a4 <wise_hot_rep>
	goto fincurva;
 800d30a:	e01b      	b.n	800d344 <linealiza+0x88>
		goto wise_hot_2;
 800d30c:	46c0      	nop			@ (mov r8, r8)

wise_hot_2:
	wise_hot_rep (52, 0x93CC);
 800d30e:	4b4c      	ldr	r3, [pc, #304]	@ (800d440 <linealiza+0x184>)
 800d310:	0019      	movs	r1, r3
 800d312:	2034      	movs	r0, #52	@ 0x34
 800d314:	f000 f946 	bl	800d5a4 <wise_hot_rep>
	goto fincurva;
 800d318:	e014      	b.n	800d344 <linealiza+0x88>
		goto wise_hot_1;
 800d31a:	46c0      	nop			@ (mov r8, r8)

wise_hot_1:
	wise_hot_rep (29, 0x4980);
 800d31c:	2393      	movs	r3, #147	@ 0x93
 800d31e:	01db      	lsls	r3, r3, #7
 800d320:	0019      	movs	r1, r3
 800d322:	201d      	movs	r0, #29
 800d324:	f000 f93e 	bl	800d5a4 <wise_hot_rep>
	goto fincurva;
 800d328:	e00c      	b.n	800d344 <linealiza+0x88>

lil_principal:

	wise_hot_rep (19, 0x2ECC);
 800d32a:	4b46      	ldr	r3, [pc, #280]	@ (800d444 <linealiza+0x188>)
 800d32c:	0019      	movs	r1, r3
 800d32e:	2013      	movs	r0, #19
 800d330:	f000 f938 	bl	800d5a4 <wise_hot_rep>
	goto fincurva;
 800d334:	e006      	b.n	800d344 <linealiza+0x88>
		goto curva_fria;
 800d336:	46c0      	nop			@ (mov r8, r8)

curva_fria:
	wise_hot_rep (30, 0x3780);
 800d338:	23de      	movs	r3, #222	@ 0xde
 800d33a:	019b      	lsls	r3, r3, #6
 800d33c:	0019      	movs	r1, r3
 800d33e:	201e      	movs	r0, #30
 800d340:	f000 f930 	bl	800d5a4 <wise_hot_rep>

fincurva:

	X = tempo;
 800d344:	4b36      	ldr	r3, [pc, #216]	@ (800d420 <linealiza+0x164>)
 800d346:	881a      	ldrh	r2, [r3, #0]
 800d348:	4b3f      	ldr	r3, [pc, #252]	@ (800d448 <linealiza+0x18c>)
 800d34a:	801a      	strh	r2, [r3, #0]
	Y = X;                   //guarda una copia en Y
 800d34c:	4b3e      	ldr	r3, [pc, #248]	@ (800d448 <linealiza+0x18c>)
 800d34e:	881a      	ldrh	r2, [r3, #0]
 800d350:	4b35      	ldr	r3, [pc, #212]	@ (800d428 <linealiza+0x16c>)
 800d352:	801a      	strh	r2, [r3, #0]
	if(GetRegFlagState(Y, 15))  //es dato positivo o negativo ?
 800d354:	4b34      	ldr	r3, [pc, #208]	@ (800d428 <linealiza+0x16c>)
 800d356:	881b      	ldrh	r3, [r3, #0]
 800d358:	b21b      	sxth	r3, r3
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	da05      	bge.n	800d36a <linealiza+0xae>
		X = (X ^ 0xFFFF) + 1;
 800d35e:	4b3a      	ldr	r3, [pc, #232]	@ (800d448 <linealiza+0x18c>)
 800d360:	881b      	ldrh	r3, [r3, #0]
 800d362:	425b      	negs	r3, r3
 800d364:	b29a      	uxth	r2, r3
 800d366:	4b38      	ldr	r3, [pc, #224]	@ (800d448 <linealiza+0x18c>)
 800d368:	801a      	strh	r2, [r3, #0]


	A = highByte(X);          //guarda el valor de la parte alta
 800d36a:	4b37      	ldr	r3, [pc, #220]	@ (800d448 <linealiza+0x18c>)
 800d36c:	881b      	ldrh	r3, [r3, #0]
 800d36e:	0a1b      	lsrs	r3, r3, #8
 800d370:	b29b      	uxth	r3, r3
 800d372:	b2da      	uxtb	r2, r3
 800d374:	4b35      	ldr	r3, [pc, #212]	@ (800d44c <linealiza+0x190>)
 800d376:	701a      	strb	r2, [r3, #0]
	waux = A;
 800d378:	4b34      	ldr	r3, [pc, #208]	@ (800d44c <linealiza+0x190>)
 800d37a:	781a      	ldrb	r2, [r3, #0]
 800d37c:	4b34      	ldr	r3, [pc, #208]	@ (800d450 <linealiza+0x194>)
 800d37e:	701a      	strb	r2, [r3, #0]
	A = 10;
 800d380:	4b32      	ldr	r3, [pc, #200]	@ (800d44c <linealiza+0x190>)
 800d382:	220a      	movs	r2, #10
 800d384:	701a      	strb	r2, [r3, #0]

	X = lowByte(X) * A;
 800d386:	4b30      	ldr	r3, [pc, #192]	@ (800d448 <linealiza+0x18c>)
 800d388:	881b      	ldrh	r3, [r3, #0]
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	001a      	movs	r2, r3
 800d38e:	4b2f      	ldr	r3, [pc, #188]	@ (800d44c <linealiza+0x190>)
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	4353      	muls	r3, r2
 800d394:	b29a      	uxth	r2, r3
 800d396:	4b2c      	ldr	r3, [pc, #176]	@ (800d448 <linealiza+0x18c>)
 800d398:	801a      	strh	r2, [r3, #0]
	A = highByte(X);
 800d39a:	4b2b      	ldr	r3, [pc, #172]	@ (800d448 <linealiza+0x18c>)
 800d39c:	881b      	ldrh	r3, [r3, #0]
 800d39e:	0a1b      	lsrs	r3, r3, #8
 800d3a0:	b29b      	uxth	r3, r3
 800d3a2:	b2da      	uxtb	r2, r3
 800d3a4:	4b29      	ldr	r3, [pc, #164]	@ (800d44c <linealiza+0x190>)
 800d3a6:	701a      	strb	r2, [r3, #0]
	X = 0;                    //borra la parte baja no interesa ya que son centesimas y milesimas etc.....
 800d3a8:	4b27      	ldr	r3, [pc, #156]	@ (800d448 <linealiza+0x18c>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	801a      	strh	r2, [r3, #0]
	X = A;
 800d3ae:	4b27      	ldr	r3, [pc, #156]	@ (800d44c <linealiza+0x190>)
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	001a      	movs	r2, r3
 800d3b4:	4b24      	ldr	r3, [pc, #144]	@ (800d448 <linealiza+0x18c>)
 800d3b6:	801a      	strh	r2, [r3, #0]

	tempo = X;                //esta es la parte de la decena
 800d3b8:	4b23      	ldr	r3, [pc, #140]	@ (800d448 <linealiza+0x18c>)
 800d3ba:	881a      	ldrh	r2, [r3, #0]
 800d3bc:	4b18      	ldr	r3, [pc, #96]	@ (800d420 <linealiza+0x164>)
 800d3be:	801a      	strh	r2, [r3, #0]

	//procesa la parte entera
	A = waux;                 //guarda el valor de l parte alta
 800d3c0:	4b23      	ldr	r3, [pc, #140]	@ (800d450 <linealiza+0x194>)
 800d3c2:	781a      	ldrb	r2, [r3, #0]
 800d3c4:	4b21      	ldr	r3, [pc, #132]	@ (800d44c <linealiza+0x190>)
 800d3c6:	701a      	strb	r2, [r3, #0]
	X = A;
 800d3c8:	4b20      	ldr	r3, [pc, #128]	@ (800d44c <linealiza+0x190>)
 800d3ca:	781b      	ldrb	r3, [r3, #0]
 800d3cc:	001a      	movs	r2, r3
 800d3ce:	4b1e      	ldr	r3, [pc, #120]	@ (800d448 <linealiza+0x18c>)
 800d3d0:	801a      	strh	r2, [r3, #0]

	A = 10;
 800d3d2:	4b1e      	ldr	r3, [pc, #120]	@ (800d44c <linealiza+0x190>)
 800d3d4:	220a      	movs	r2, #10
 800d3d6:	701a      	strb	r2, [r3, #0]
	X = lowByte(X) * A;
 800d3d8:	4b1b      	ldr	r3, [pc, #108]	@ (800d448 <linealiza+0x18c>)
 800d3da:	881b      	ldrh	r3, [r3, #0]
 800d3dc:	b2db      	uxtb	r3, r3
 800d3de:	001a      	movs	r2, r3
 800d3e0:	4b1a      	ldr	r3, [pc, #104]	@ (800d44c <linealiza+0x190>)
 800d3e2:	781b      	ldrb	r3, [r3, #0]
 800d3e4:	4353      	muls	r3, r2
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	4b17      	ldr	r3, [pc, #92]	@ (800d448 <linealiza+0x18c>)
 800d3ea:	801a      	strh	r2, [r3, #0]

	X = X + tempo;
 800d3ec:	4b16      	ldr	r3, [pc, #88]	@ (800d448 <linealiza+0x18c>)
 800d3ee:	881a      	ldrh	r2, [r3, #0]
 800d3f0:	4b0b      	ldr	r3, [pc, #44]	@ (800d420 <linealiza+0x164>)
 800d3f2:	881b      	ldrh	r3, [r3, #0]
 800d3f4:	18d3      	adds	r3, r2, r3
 800d3f6:	b29a      	uxth	r2, r3
 800d3f8:	4b13      	ldr	r3, [pc, #76]	@ (800d448 <linealiza+0x18c>)
 800d3fa:	801a      	strh	r2, [r3, #0]

	if(GetRegFlagState(Y, 15))
 800d3fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d428 <linealiza+0x16c>)
 800d3fe:	881b      	ldrh	r3, [r3, #0]
 800d400:	b21b      	sxth	r3, r3
 800d402:	2b00      	cmp	r3, #0
 800d404:	da05      	bge.n	800d412 <linealiza+0x156>
	X = (X ^ 0xFFFF) + 1;
 800d406:	4b10      	ldr	r3, [pc, #64]	@ (800d448 <linealiza+0x18c>)
 800d408:	881b      	ldrh	r3, [r3, #0]
 800d40a:	425b      	negs	r3, r3
 800d40c:	b29a      	uxth	r2, r3
 800d40e:	4b0e      	ldr	r3, [pc, #56]	@ (800d448 <linealiza+0x18c>)
 800d410:	801a      	strh	r2, [r3, #0]

	tempo = X;              //esta es la parte de la decena
 800d412:	4b0d      	ldr	r3, [pc, #52]	@ (800d448 <linealiza+0x18c>)
 800d414:	881a      	ldrh	r2, [r3, #0]
 800d416:	4b02      	ldr	r3, [pc, #8]	@ (800d420 <linealiza+0x164>)
 800d418:	801a      	strh	r2, [r3, #0]
}
 800d41a:	46c0      	nop			@ (mov r8, r8)
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	20002232 	.word	0x20002232
 800d424:	20002230 	.word	0x20002230
 800d428:	2000222c 	.word	0x2000222c
 800d42c:	20002228 	.word	0x20002228
 800d430:	0000038d 	.word	0x0000038d
 800d434:	00000339 	.word	0x00000339
 800d438:	000002aa 	.word	0x000002aa
 800d43c:	0000ffff 	.word	0x0000ffff
 800d440:	000093cc 	.word	0x000093cc
 800d444:	00002ecc 	.word	0x00002ecc
 800d448:	2000222e 	.word	0x2000222e
 800d44c:	2000222a 	.word	0x2000222a
 800d450:	20000b6f 	.word	0x20000b6f

0800d454 <mult1x2>:

void mult1x2(void)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	af00      	add	r7, sp, #0
	resul = Y;                   // salva el valor a multiplicar
 800d458:	4b2f      	ldr	r3, [pc, #188]	@ (800d518 <mult1x2+0xc4>)
 800d45a:	881a      	ldrh	r2, [r3, #0]
 800d45c:	4b2f      	ldr	r3, [pc, #188]	@ (800d51c <mult1x2+0xc8>)
 800d45e:	801a      	strh	r2, [r3, #0]

	A = highByte(resul);
 800d460:	4b2e      	ldr	r3, [pc, #184]	@ (800d51c <mult1x2+0xc8>)
 800d462:	881b      	ldrh	r3, [r3, #0]
 800d464:	0a1b      	lsrs	r3, r3, #8
 800d466:	b29b      	uxth	r3, r3
 800d468:	b2da      	uxtb	r2, r3
 800d46a:	4b2d      	ldr	r3, [pc, #180]	@ (800d520 <mult1x2+0xcc>)
 800d46c:	701a      	strb	r2, [r3, #0]
	Y = A;
 800d46e:	4b2c      	ldr	r3, [pc, #176]	@ (800d520 <mult1x2+0xcc>)
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	001a      	movs	r2, r3
 800d474:	4b28      	ldr	r3, [pc, #160]	@ (800d518 <mult1x2+0xc4>)
 800d476:	801a      	strh	r2, [r3, #0]
	A = wreg;                    //multiplicador
 800d478:	4b2a      	ldr	r3, [pc, #168]	@ (800d524 <mult1x2+0xd0>)
 800d47a:	781a      	ldrb	r2, [r3, #0]
 800d47c:	4b28      	ldr	r3, [pc, #160]	@ (800d520 <mult1x2+0xcc>)
 800d47e:	701a      	strb	r2, [r3, #0]

	Y = Y * A;                   // Realiza la multiplicacin de las dieciseisenas
 800d480:	4b27      	ldr	r3, [pc, #156]	@ (800d520 <mult1x2+0xcc>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	001a      	movs	r2, r3
 800d486:	4b24      	ldr	r3, [pc, #144]	@ (800d518 <mult1x2+0xc4>)
 800d488:	881b      	ldrh	r3, [r3, #0]
 800d48a:	4353      	muls	r3, r2
 800d48c:	b29a      	uxth	r2, r3
 800d48e:	4b22      	ldr	r3, [pc, #136]	@ (800d518 <mult1x2+0xc4>)
 800d490:	801a      	strh	r2, [r3, #0]

	raux = Y;                    //Y Guardalo
 800d492:	4b21      	ldr	r3, [pc, #132]	@ (800d518 <mult1x2+0xc4>)
 800d494:	881a      	ldrh	r2, [r3, #0]
 800d496:	4b24      	ldr	r3, [pc, #144]	@ (800d528 <mult1x2+0xd4>)
 800d498:	801a      	strh	r2, [r3, #0]

	A = lowByte(resul);
 800d49a:	4b20      	ldr	r3, [pc, #128]	@ (800d51c <mult1x2+0xc8>)
 800d49c:	881b      	ldrh	r3, [r3, #0]
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	4b1f      	ldr	r3, [pc, #124]	@ (800d520 <mult1x2+0xcc>)
 800d4a2:	701a      	strb	r2, [r3, #0]
	Y = A;
 800d4a4:	4b1e      	ldr	r3, [pc, #120]	@ (800d520 <mult1x2+0xcc>)
 800d4a6:	781b      	ldrb	r3, [r3, #0]
 800d4a8:	001a      	movs	r2, r3
 800d4aa:	4b1b      	ldr	r3, [pc, #108]	@ (800d518 <mult1x2+0xc4>)
 800d4ac:	801a      	strh	r2, [r3, #0]
	A = wreg;                    //multiplicador
 800d4ae:	4b1d      	ldr	r3, [pc, #116]	@ (800d524 <mult1x2+0xd0>)
 800d4b0:	781a      	ldrb	r2, [r3, #0]
 800d4b2:	4b1b      	ldr	r3, [pc, #108]	@ (800d520 <mult1x2+0xcc>)
 800d4b4:	701a      	strb	r2, [r3, #0]
	Y = Y*A;                     // Realiza la multiplicacin de las unidades
 800d4b6:	4b1a      	ldr	r3, [pc, #104]	@ (800d520 <mult1x2+0xcc>)
 800d4b8:	781b      	ldrb	r3, [r3, #0]
 800d4ba:	001a      	movs	r2, r3
 800d4bc:	4b16      	ldr	r3, [pc, #88]	@ (800d518 <mult1x2+0xc4>)
 800d4be:	881b      	ldrh	r3, [r3, #0]
 800d4c0:	4353      	muls	r3, r2
 800d4c2:	b29a      	uxth	r2, r3
 800d4c4:	4b14      	ldr	r3, [pc, #80]	@ (800d518 <mult1x2+0xc4>)
 800d4c6:	801a      	strh	r2, [r3, #0]

	A = lowByte(Y);
 800d4c8:	4b13      	ldr	r3, [pc, #76]	@ (800d518 <mult1x2+0xc4>)
 800d4ca:	881b      	ldrh	r3, [r3, #0]
 800d4cc:	b2da      	uxtb	r2, r3
 800d4ce:	4b14      	ldr	r3, [pc, #80]	@ (800d520 <mult1x2+0xcc>)
 800d4d0:	701a      	strb	r2, [r3, #0]
	resul = A;
 800d4d2:	4b13      	ldr	r3, [pc, #76]	@ (800d520 <mult1x2+0xcc>)
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	001a      	movs	r2, r3
 800d4d8:	4b10      	ldr	r3, [pc, #64]	@ (800d51c <mult1x2+0xc8>)
 800d4da:	801a      	strh	r2, [r3, #0]
	A = highByte(Y);
 800d4dc:	4b0e      	ldr	r3, [pc, #56]	@ (800d518 <mult1x2+0xc4>)
 800d4de:	881b      	ldrh	r3, [r3, #0]
 800d4e0:	0a1b      	lsrs	r3, r3, #8
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	b2da      	uxtb	r2, r3
 800d4e6:	4b0e      	ldr	r3, [pc, #56]	@ (800d520 <mult1x2+0xcc>)
 800d4e8:	701a      	strb	r2, [r3, #0]
	A = A + lowByte(raux);      //Suma dieciseisenas
 800d4ea:	4b0f      	ldr	r3, [pc, #60]	@ (800d528 <mult1x2+0xd4>)
 800d4ec:	881b      	ldrh	r3, [r3, #0]
 800d4ee:	b2da      	uxtb	r2, r3
 800d4f0:	4b0b      	ldr	r3, [pc, #44]	@ (800d520 <mult1x2+0xcc>)
 800d4f2:	781b      	ldrb	r3, [r3, #0]
 800d4f4:	18d3      	adds	r3, r2, r3
 800d4f6:	b2da      	uxtb	r2, r3
 800d4f8:	4b09      	ldr	r3, [pc, #36]	@ (800d520 <mult1x2+0xcc>)
 800d4fa:	701a      	strb	r2, [r3, #0]

	resul = (A << 8) + resul;
 800d4fc:	4b08      	ldr	r3, [pc, #32]	@ (800d520 <mult1x2+0xcc>)
 800d4fe:	781b      	ldrb	r3, [r3, #0]
 800d500:	021b      	lsls	r3, r3, #8
 800d502:	b29a      	uxth	r2, r3
 800d504:	4b05      	ldr	r3, [pc, #20]	@ (800d51c <mult1x2+0xc8>)
 800d506:	881b      	ldrh	r3, [r3, #0]
 800d508:	18d3      	adds	r3, r2, r3
 800d50a:	b29a      	uxth	r2, r3
 800d50c:	4b03      	ldr	r3, [pc, #12]	@ (800d51c <mult1x2+0xc8>)
 800d50e:	801a      	strh	r2, [r3, #0]
}
 800d510:	46c0      	nop			@ (mov r8, r8)
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	46c0      	nop			@ (mov r8, r8)
 800d518:	2000222c 	.word	0x2000222c
 800d51c:	20002230 	.word	0x20002230
 800d520:	2000222a 	.word	0x2000222a
 800d524:	20000b70 	.word	0x20000b70
 800d528:	20002234 	.word	0x20002234

0800d52c <capturaAD>:

void capturaAD(void)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b082      	sub	sp, #8
 800d530:	af00      	add	r7, sp, #0
	ADC1->CR |= ADC_CR_ADEN;
 800d532:	4b1a      	ldr	r3, [pc, #104]	@ (800d59c <capturaAD+0x70>)
 800d534:	689a      	ldr	r2, [r3, #8]
 800d536:	4b19      	ldr	r3, [pc, #100]	@ (800d59c <capturaAD+0x70>)
 800d538:	2101      	movs	r1, #1
 800d53a:	430a      	orrs	r2, r1
 800d53c:	609a      	str	r2, [r3, #8]
	ADC1->ISR |= (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR);
 800d53e:	4b17      	ldr	r3, [pc, #92]	@ (800d59c <capturaAD+0x70>)
 800d540:	681a      	ldr	r2, [r3, #0]
 800d542:	4b16      	ldr	r3, [pc, #88]	@ (800d59c <capturaAD+0x70>)
 800d544:	211c      	movs	r1, #28
 800d546:	430a      	orrs	r2, r1
 800d548:	601a      	str	r2, [r3, #0]
	ADC1->CR |= ADC_CR_ADSTART;
 800d54a:	4b14      	ldr	r3, [pc, #80]	@ (800d59c <capturaAD+0x70>)
 800d54c:	689a      	ldr	r2, [r3, #8]
 800d54e:	4b13      	ldr	r3, [pc, #76]	@ (800d59c <capturaAD+0x70>)
 800d550:	2104      	movs	r1, #4
 800d552:	430a      	orrs	r2, r1
 800d554:	609a      	str	r2, [r3, #8]

	while ((ADC1->ISR & ADC_FLAG_EOC) == 0)
 800d556:	46c0      	nop			@ (mov r8, r8)
 800d558:	4b10      	ldr	r3, [pc, #64]	@ (800d59c <capturaAD+0x70>)
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	2204      	movs	r2, #4
 800d55e:	4013      	ands	r3, r2
 800d560:	d0fa      	beq.n	800d558 <capturaAD+0x2c>
	{
	}
	ADC1->CR &= ~(ADC_IER_EOCIE | ADC_IER_EOSIE);
 800d562:	4b0e      	ldr	r3, [pc, #56]	@ (800d59c <capturaAD+0x70>)
 800d564:	689a      	ldr	r2, [r3, #8]
 800d566:	4b0d      	ldr	r3, [pc, #52]	@ (800d59c <capturaAD+0x70>)
 800d568:	210c      	movs	r1, #12
 800d56a:	438a      	bics	r2, r1
 800d56c:	609a      	str	r2, [r3, #8]

	for(uint8_t i=0; i < 10; i++);
 800d56e:	1dfb      	adds	r3, r7, #7
 800d570:	2200      	movs	r2, #0
 800d572:	701a      	strb	r2, [r3, #0]
 800d574:	e004      	b.n	800d580 <capturaAD+0x54>
 800d576:	1dfb      	adds	r3, r7, #7
 800d578:	781a      	ldrb	r2, [r3, #0]
 800d57a:	1dfb      	adds	r3, r7, #7
 800d57c:	3201      	adds	r2, #1
 800d57e:	701a      	strb	r2, [r3, #0]
 800d580:	1dfb      	adds	r3, r7, #7
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	2b09      	cmp	r3, #9
 800d586:	d9f6      	bls.n	800d576 <capturaAD+0x4a>

	adcramh = ADC1->DR;
 800d588:	4b04      	ldr	r3, [pc, #16]	@ (800d59c <capturaAD+0x70>)
 800d58a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d58c:	b29a      	uxth	r2, r3
 800d58e:	4b04      	ldr	r3, [pc, #16]	@ (800d5a0 <capturaAD+0x74>)
 800d590:	801a      	strh	r2, [r3, #0]
}
 800d592:	46c0      	nop			@ (mov r8, r8)
 800d594:	46bd      	mov	sp, r7
 800d596:	b002      	add	sp, #8
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	46c0      	nop			@ (mov r8, r8)
 800d59c:	40012400 	.word	0x40012400
 800d5a0:	20000b7c 	.word	0x20000b7c

0800d5a4 <wise_hot_rep>:

void wise_hot_rep (uint8_t wreg_p, uint16_t X_p)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b082      	sub	sp, #8
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	0002      	movs	r2, r0
 800d5ac:	1dfb      	adds	r3, r7, #7
 800d5ae:	701a      	strb	r2, [r3, #0]
 800d5b0:	1d3b      	adds	r3, r7, #4
 800d5b2:	1c0a      	adds	r2, r1, #0
 800d5b4:	801a      	strh	r2, [r3, #0]
	wreg = wreg_p;              // Multiplica el dato por el factor
 800d5b6:	4b0f      	ldr	r3, [pc, #60]	@ (800d5f4 <wise_hot_rep+0x50>)
 800d5b8:	1dfa      	adds	r2, r7, #7
 800d5ba:	7812      	ldrb	r2, [r2, #0]
 800d5bc:	701a      	strb	r2, [r3, #0]
	Y = curva;
 800d5be:	4b0e      	ldr	r3, [pc, #56]	@ (800d5f8 <wise_hot_rep+0x54>)
 800d5c0:	881a      	ldrh	r2, [r3, #0]
 800d5c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d5fc <wise_hot_rep+0x58>)
 800d5c4:	801a      	strh	r2, [r3, #0]

	mult1x2();              // Multiplica
 800d5c6:	f7ff ff45 	bl	800d454 <mult1x2>

	X = resul;              // En tempo2 qued el entero del dato de temperatura
 800d5ca:	4b0d      	ldr	r3, [pc, #52]	@ (800d600 <wise_hot_rep+0x5c>)
 800d5cc:	881a      	ldrh	r2, [r3, #0]
 800d5ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d604 <wise_hot_rep+0x60>)
 800d5d0:	801a      	strh	r2, [r3, #0]
	X = X - X_p;         // ordenada al origen en C  (-255.996)
 800d5d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d604 <wise_hot_rep+0x60>)
 800d5d4:	881a      	ldrh	r2, [r3, #0]
 800d5d6:	1d3b      	adds	r3, r7, #4
 800d5d8:	881b      	ldrh	r3, [r3, #0]
 800d5da:	1ad3      	subs	r3, r2, r3
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	4b09      	ldr	r3, [pc, #36]	@ (800d604 <wise_hot_rep+0x60>)
 800d5e0:	801a      	strh	r2, [r3, #0]
	tempo = X;
 800d5e2:	4b08      	ldr	r3, [pc, #32]	@ (800d604 <wise_hot_rep+0x60>)
 800d5e4:	881a      	ldrh	r2, [r3, #0]
 800d5e6:	4b08      	ldr	r3, [pc, #32]	@ (800d608 <wise_hot_rep+0x64>)
 800d5e8:	801a      	strh	r2, [r3, #0]
}
 800d5ea:	46c0      	nop			@ (mov r8, r8)
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	b002      	add	sp, #8
 800d5f0:	bd80      	pop	{r7, pc}
 800d5f2:	46c0      	nop			@ (mov r8, r8)
 800d5f4:	20000b70 	.word	0x20000b70
 800d5f8:	20002228 	.word	0x20002228
 800d5fc:	2000222c 	.word	0x2000222c
 800d600:	20002230 	.word	0x20002230
 800d604:	2000222e 	.word	0x2000222e
 800d608:	20002232 	.word	0x20002232

0800d60c <promedio_8>:

/* 		CGM 06/05/2025
 * 		Se realiza un promedio de las  muestras guardadas en un arreglo de 8 elementos
 */

uint16_t promedio_8(uint16_t * muestras_){
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b084      	sub	sp, #16
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
	uint16_t promedioX = 0;
 800d614:	230e      	movs	r3, #14
 800d616:	18fb      	adds	r3, r7, r3
 800d618:	2200      	movs	r2, #0
 800d61a:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++ ){
 800d61c:	230d      	movs	r3, #13
 800d61e:	18fb      	adds	r3, r7, r3
 800d620:	2200      	movs	r2, #0
 800d622:	701a      	strb	r2, [r3, #0]
 800d624:	e010      	b.n	800d648 <promedio_8+0x3c>
		promedioX +=  (*muestras_);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	8819      	ldrh	r1, [r3, #0]
 800d62a:	220e      	movs	r2, #14
 800d62c:	18bb      	adds	r3, r7, r2
 800d62e:	18ba      	adds	r2, r7, r2
 800d630:	8812      	ldrh	r2, [r2, #0]
 800d632:	188a      	adds	r2, r1, r2
 800d634:	801a      	strh	r2, [r3, #0]
		muestras_++;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	3302      	adds	r3, #2
 800d63a:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < 8; i++ ){
 800d63c:	210d      	movs	r1, #13
 800d63e:	187b      	adds	r3, r7, r1
 800d640:	781a      	ldrb	r2, [r3, #0]
 800d642:	187b      	adds	r3, r7, r1
 800d644:	3201      	adds	r2, #1
 800d646:	701a      	strb	r2, [r3, #0]
 800d648:	230d      	movs	r3, #13
 800d64a:	18fb      	adds	r3, r7, r3
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	2b07      	cmp	r3, #7
 800d650:	d9e9      	bls.n	800d626 <promedio_8+0x1a>
	}
	return (promedioX >> 3);
 800d652:	230e      	movs	r3, #14
 800d654:	18fb      	adds	r3, r7, r3
 800d656:	881b      	ldrh	r3, [r3, #0]
 800d658:	08db      	lsrs	r3, r3, #3
 800d65a:	b29b      	uxth	r3, r3
}
 800d65c:	0018      	movs	r0, r3
 800d65e:	46bd      	mov	sp, r7
 800d660:	b004      	add	sp, #16
 800d662:	bd80      	pop	{r7, pc}

0800d664 <Bset_Clear_trfst>:
	Y = adcramh;
	A = edorefri;
}

void Bset_Clear_trfst(uint8_t * trfst_1, uint8_t * trfst_2,uint8_t X, uint8_t Y)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b084      	sub	sp, #16
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	60b9      	str	r1, [r7, #8]
 800d66e:	0019      	movs	r1, r3
 800d670:	1dfb      	adds	r3, r7, #7
 800d672:	701a      	strb	r2, [r3, #0]
 800d674:	1dbb      	adds	r3, r7, #6
 800d676:	1c0a      	adds	r2, r1, #0
 800d678:	701a      	strb	r2, [r3, #0]
	*(trfst_1 + X) = 1; // BitSet(trfst_1,X);   //#f_s4short   // Indica la falla (Sensor de salida en corto)
 800d67a:	1dfb      	adds	r3, r7, #7
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	68fa      	ldr	r2, [r7, #12]
 800d680:	18d3      	adds	r3, r2, r3
 800d682:	2201      	movs	r2, #1
 800d684:	701a      	strb	r2, [r3, #0]
	//BitSet(trefst_aux,5);   //#f_s4short   // Indica la falla (Sensor de salida en corto)
	*(trfst_2 + Y) = 0; // BitClear(trfst_2,Y); //#f_s4open   // Cancela la otras falla del sensor de salida
 800d686:	1dbb      	adds	r3, r7, #6
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	68ba      	ldr	r2, [r7, #8]
 800d68c:	18d3      	adds	r3, r2, r3
 800d68e:	2200      	movs	r2, #0
 800d690:	701a      	strb	r2, [r3, #0]
}
 800d692:	46c0      	nop			@ (mov r8, r8)
 800d694:	46bd      	mov	sp, r7
 800d696:	b004      	add	sp, #16
 800d698:	bd80      	pop	{r7, pc}

0800d69a <Bclear_Clear_trfst>:

void Bclear_Clear_trfst(uint8_t * trfst_3, uint8_t * trfst_4,uint8_t V, uint8_t W)
{
 800d69a:	b580      	push	{r7, lr}
 800d69c:	b084      	sub	sp, #16
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	60f8      	str	r0, [r7, #12]
 800d6a2:	60b9      	str	r1, [r7, #8]
 800d6a4:	0019      	movs	r1, r3
 800d6a6:	1dfb      	adds	r3, r7, #7
 800d6a8:	701a      	strb	r2, [r3, #0]
 800d6aa:	1dbb      	adds	r3, r7, #6
 800d6ac:	1c0a      	adds	r2, r1, #0
 800d6ae:	701a      	strb	r2, [r3, #0]
	*(trfst_3 + V) = 0;// BitClear(trfst_3,V);      // Cancela la fallas del sensor de evaporador
 800d6b0:	1dfb      	adds	r3, r7, #7
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	68fa      	ldr	r2, [r7, #12]
 800d6b6:	18d3      	adds	r3, r2, r3
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	701a      	strb	r2, [r3, #0]
	//BitClear(trefst_aux,2);      // Cancela la fallas del sensor de evaporador
	*(trfst_4 + W) = 0;// BitClear(trfst_4,W);
 800d6bc:	1dbb      	adds	r3, r7, #6
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	68ba      	ldr	r2, [r7, #8]
 800d6c2:	18d3      	adds	r3, r2, r3
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	701a      	strb	r2, [r3, #0]
}
 800d6c8:	46c0      	nop			@ (mov r8, r8)
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	b004      	add	sp, #16
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <tiempo>:

#include "main.h"
#include "customMain.h"


void tiempo (void){
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	af00      	add	r7, sp, #0

    asm ("nop");
 800d6d4:	46c0      	nop			@ (mov r8, r8)



		if(cntbase < 8){				//  Esta iniciando la centsima?
 800d6d6:	4bdb      	ldr	r3, [pc, #876]	@ (800da44 <tiempo+0x374>)
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	2b07      	cmp	r3, #7
 800d6dc:	d900      	bls.n	800d6e0 <tiempo+0x10>
 800d6de:	e27b      	b.n	800dbd8 <tiempo+0x508>
			goto tiempo10;				//	jrult		tiempo10;
 800d6e0:	46c0      	nop			@ (mov r8, r8)
		}  //compara a cntbase
		goto fintiem;					// jp			fintiem;		/ No, termina

	////    Variables que se decrenetan cada centesima
tiempo10:
				cntblkh++;						/// Cada 10 ms
 800d6e2:	4bd9      	ldr	r3, [pc, #868]	@ (800da48 <tiempo+0x378>)
 800d6e4:	881b      	ldrh	r3, [r3, #0]
 800d6e6:	3301      	adds	r3, #1
 800d6e8:	b29a      	uxth	r2, r3
 800d6ea:	4bd7      	ldr	r3, [pc, #860]	@ (800da48 <tiempo+0x378>)
 800d6ec:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 800d6ee:	2380      	movs	r3, #128	@ 0x80
 800d6f0:	00db      	lsls	r3, r3, #3
 800d6f2:	4ad6      	ldr	r2, [pc, #856]	@ (800da4c <tiempo+0x37c>)
 800d6f4:	0019      	movs	r1, r3
 800d6f6:	0010      	movs	r0, r2
 800d6f8:	f006 f84c 	bl	8013794 <HAL_GPIO_TogglePin>
			   decword(&timeDpyS3);		/// decrementa tiempo de despliegue sensor 3
 800d6fc:	4bd4      	ldr	r3, [pc, #848]	@ (800da50 <tiempo+0x380>)
 800d6fe:	0018      	movs	r0, r3
 800d700:	f7f9 ff77 	bl	80075f2 <decword>


			   decwreg(&delayComStat);
 800d704:	4bd3      	ldr	r3, [pc, #844]	@ (800da54 <tiempo+0x384>)
 800d706:	0018      	movs	r0, r3
 800d708:	f7f9 ff85 	bl	8007616 <decwreg>

			   decwreg(&cntMsgCmd);			//	Decrementa tiempo de desplegado de mensajes de comando
 800d70c:	4bd2      	ldr	r3, [pc, #840]	@ (800da58 <tiempo+0x388>)
 800d70e:	0018      	movs	r0, r3
 800d710:	f7f9 ff81 	bl	8007616 <decwreg>
			   decwreg(&timeBuzzOn);		//	Decrementa tiempo de encedido del buzzer
 800d714:	4bd1      	ldr	r3, [pc, #836]	@ (800da5c <tiempo+0x38c>)
 800d716:	0018      	movs	r0, r3
 800d718:	f7f9 ff7d 	bl	8007616 <decwreg>

			   decwreg(&cntdpysp);			//	Decrementa tiempo de desplegado de nuevo setpoint
 800d71c:	4bd0      	ldr	r3, [pc, #832]	@ (800da60 <tiempo+0x390>)
 800d71e:	0018      	movs	r0, r3
 800d720:	f7f9 ff79 	bl	8007616 <decwreg>
		       decwreg(&retcapfc);			//	Agota el retardo para capturar seal de Fotocelda
 800d724:	4bcf      	ldr	r3, [pc, #828]	@ (800da64 <tiempo+0x394>)
 800d726:	0018      	movs	r0, r3
 800d728:	f7f9 ff75 	bl	8007616 <decwreg>

		       decwreg(&cnt_ecom);			//	Agota el retardo
 800d72c:	4bce      	ldr	r3, [pc, #824]	@ (800da68 <tiempo+0x398>)
 800d72e:	0018      	movs	r0, r3
 800d730:	f7f9 ff71 	bl	8007616 <decwreg>
		       decwreg(&cnt_dpyrst);		//	Agota el retardo
 800d734:	4bcd      	ldr	r3, [pc, #820]	@ (800da6c <tiempo+0x39c>)
 800d736:	0018      	movs	r0, r3
 800d738:	f7f9 ff6d 	bl	8007616 <decwreg>
		       decwreg(&cnt_btn);			//	Agota el retardo
 800d73c:	4bcc      	ldr	r3, [pc, #816]	@ (800da70 <tiempo+0x3a0>)
 800d73e:	0018      	movs	r0, r3
 800d740:	f7f9 ff69 	bl	8007616 <decwreg>
		       decwreg(&cnt_blk_btn);		//	Agota el retardo
 800d744:	4bcb      	ldr	r3, [pc, #812]	@ (800da74 <tiempo+0x3a4>)
 800d746:	0018      	movs	r0, r3
 800d748:	f7f9 ff65 	bl	8007616 <decwreg>

		       cntcent++;					//	Una centsima ms
 800d74c:	4bca      	ldr	r3, [pc, #808]	@ (800da78 <tiempo+0x3a8>)
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	3301      	adds	r3, #1
 800d752:	b2da      	uxtb	r2, r3
 800d754:	4bc8      	ldr	r3, [pc, #800]	@ (800da78 <tiempo+0x3a8>)
 800d756:	701a      	strb	r2, [r3, #0]
		       if (!GetRegFlagState(cntcent, 0)){  		//	btjf		cntcent,#0,no_dec_deb
 800d758:	4bc7      	ldr	r3, [pc, #796]	@ (800da78 <tiempo+0x3a8>)
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	001a      	movs	r2, r3
 800d75e:	2301      	movs	r3, #1
 800d760:	4013      	ands	r3, r2
 800d762:	d01c      	beq.n	800d79e <tiempo+0xce>
			        goto no_dec_deb;
		       }

		       decwreg(&deb2_btn1);			// Agota el retardo para funcin secundaria de botones
 800d764:	4bc5      	ldr	r3, [pc, #788]	@ (800da7c <tiempo+0x3ac>)
 800d766:	0018      	movs	r0, r3
 800d768:	f7f9 ff55 	bl	8007616 <decwreg>
		       decwreg(&deb2_btn2);			// Agota el retardo para funcin secundaria de botones
 800d76c:	4bc4      	ldr	r3, [pc, #784]	@ (800da80 <tiempo+0x3b0>)
 800d76e:	0018      	movs	r0, r3
 800d770:	f7f9 ff51 	bl	8007616 <decwreg>
		       decwreg(&deb2_btn3);			// Agota el retardo para funcin secundaria de botones
 800d774:	4bc3      	ldr	r3, [pc, #780]	@ (800da84 <tiempo+0x3b4>)
 800d776:	0018      	movs	r0, r3
 800d778:	f7f9 ff4d 	bl	8007616 <decwreg>
		       decwreg(&deb2_btn4);			// Agota el retardo para funcin secundaria de botones
 800d77c:	4bc2      	ldr	r3, [pc, #776]	@ (800da88 <tiempo+0x3b8>)
 800d77e:	0018      	movs	r0, r3
 800d780:	f7f9 ff49 	bl	8007616 <decwreg>
		       decwreg(&deb1_btn2);			// Agota el retardo para funcin secundaria de botones
 800d784:	4bc1      	ldr	r3, [pc, #772]	@ (800da8c <tiempo+0x3bc>)
 800d786:	0018      	movs	r0, r3
 800d788:	f7f9 ff45 	bl	8007616 <decwreg>
		       decwreg(&deb1_btn3);			// Agota el retardo para funcin secundaria de botones
 800d78c:	4bc0      	ldr	r3, [pc, #768]	@ (800da90 <tiempo+0x3c0>)
 800d78e:	0018      	movs	r0, r3
 800d790:	f7f9 ff41 	bl	8007616 <decwreg>
		       decwreg(&deb_2btn);			// Agota el retardo para funcin secundaria de botones
 800d794:	4bbf      	ldr	r3, [pc, #764]	@ (800da94 <tiempo+0x3c4>)
 800d796:	0018      	movs	r0, r3
 800d798:	f7f9 ff3d 	bl	8007616 <decwreg>
 800d79c:	e000      	b.n	800d7a0 <tiempo+0xd0>
			        goto no_dec_deb;
 800d79e:	46c0      	nop			@ (mov r8, r8)
no_dec_deb:

		        if(cntcent >= 100){ 		// cp			A,#$64;	/ Se completo un segundo?
 800d7a0:	4bb5      	ldr	r3, [pc, #724]	@ (800da78 <tiempo+0x3a8>)
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	2b63      	cmp	r3, #99	@ 0x63
 800d7a6:	d800      	bhi.n	800d7aa <tiempo+0xda>
 800d7a8:	e218      	b.n	800dbdc <tiempo+0x50c>
		        	goto tiempo12;			//;jruge		tiempo12
 800d7aa:	46c0      	nop			@ (mov r8, r8)
		        }
		        goto fintiem;

tiempo12:
				cntcent = 0;				//clr			cntcent;		/ Si, inicia desde 0 centsimas
 800d7ac:	4bb2      	ldr	r3, [pc, #712]	@ (800da78 <tiempo+0x3a8>)
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	701a      	strb	r2, [r3, #0]

				decwreg(&tiempoPrCargas);   //ldw			X,#tiempoPrCargas;   RM_20240819 Para comando de activacin de cargas
 800d7b2:	4bb9      	ldr	r3, [pc, #740]	@ (800da98 <tiempo+0x3c8>)
 800d7b4:	0018      	movs	r0, r3
 800d7b6:	f7f9 ff2e 	bl	8007616 <decwreg>
//;-----------------------------------------------------------------------------------

				//; Funciones de est secccin no se ejecutan hasta que la maquina de estados BLE est en transmit/recieve
				//ld			A,BluetoothState
				//cp			A,#3
				if(BluetoothState!=3)//jrne		endSelect
 800d7ba:	4bb8      	ldr	r3, [pc, #736]	@ (800da9c <tiempo+0x3cc>)
 800d7bc:	781b      	ldrb	r3, [r3, #0]
 800d7be:	2b03      	cmp	r3, #3
 800d7c0:	d142      	bne.n	800d848 <tiempo+0x178>
					goto endSelect;
				//ldw			X,#cntSetName;
				decword(&cntSetName);//call		decword
 800d7c2:	4bb7      	ldr	r3, [pc, #732]	@ (800daa0 <tiempo+0x3d0>)
 800d7c4:	0018      	movs	r0, r3
 800d7c6:	f7f9 ff14 	bl	80075f2 <decword>
				//btjt	flagsTxControl,#f_statBLE,no_toggleCOM;  Con conexin BLE activa no cambies el canal de comunicacion
				//; no cambies de canal de comunicacin si se est transmitiendo algun logger via wifi
				//btjt	flagsWIFI,#f_timeLoggerCmd,no_toggleCOM;
				//btjt	flagsWIFI,#f_eventLoggerCmd,no_toggleCOM;

				if(flagsTxControl[f_statBLE] || flagsWIFI[f_timeLoggerCmd] || flagsWIFI[f_eventLoggerCmd])
 800d7ca:	4bb6      	ldr	r3, [pc, #728]	@ (800daa4 <tiempo+0x3d4>)
 800d7cc:	785b      	ldrb	r3, [r3, #1]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d11e      	bne.n	800d810 <tiempo+0x140>
 800d7d2:	4bb5      	ldr	r3, [pc, #724]	@ (800daa8 <tiempo+0x3d8>)
 800d7d4:	78db      	ldrb	r3, [r3, #3]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d11a      	bne.n	800d810 <tiempo+0x140>
 800d7da:	4bb3      	ldr	r3, [pc, #716]	@ (800daa8 <tiempo+0x3d8>)
 800d7dc:	791b      	ldrb	r3, [r3, #4]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d116      	bne.n	800d810 <tiempo+0x140>
					goto no_toggleCOM;

toggleCOM:
 800d7e2:	46c0      	nop			@ (mov r8, r8)
				//; no cambies el canal de comunicacin si hay una respuesta en transmisin en progreso
				//tnz		keyTx
				if(keyTx != 0)//jrne	no_toggleCOM
 800d7e4:	4bb1      	ldr	r3, [pc, #708]	@ (800daac <tiempo+0x3dc>)
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d113      	bne.n	800d814 <tiempo+0x144>
					goto no_toggleCOM;
				flagsTxControl[f_select] = !(flagsTxControl[f_select]);// bcpl		flagsTxControl,#f_select
 800d7ec:	4bad      	ldr	r3, [pc, #692]	@ (800daa4 <tiempo+0x3d4>)
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	1e5a      	subs	r2, r3, #1
 800d7f2:	4193      	sbcs	r3, r2
 800d7f4:	b2db      	uxtb	r3, r3
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	4053      	eors	r3, r2
 800d7fa:	b2db      	uxtb	r3, r3
 800d7fc:	1c1a      	adds	r2, r3, #0
 800d7fe:	2301      	movs	r3, #1
 800d800:	4013      	ands	r3, r2
 800d802:	b2da      	uxtb	r2, r3
 800d804:	4ba7      	ldr	r3, [pc, #668]	@ (800daa4 <tiempo+0x3d4>)
 800d806:	701a      	strb	r2, [r3, #0]
				delayComStat = 10;//mov			delayComStat,#10
 800d808:	4b92      	ldr	r3, [pc, #584]	@ (800da54 <tiempo+0x384>)
 800d80a:	220a      	movs	r2, #10
 800d80c:	701a      	strb	r2, [r3, #0]
 800d80e:	e002      	b.n	800d816 <tiempo+0x146>
					goto no_toggleCOM;
 800d810:	46c0      	nop			@ (mov r8, r8)
 800d812:	e000      	b.n	800d816 <tiempo+0x146>
					goto no_toggleCOM;
 800d814:	46c0      	nop			@ (mov r8, r8)
no_toggleCOM:

				if(!flagsTxControl[f_select])//btjf		flagsTxControl,#f_select,BLEselect
 800d816:	4ba3      	ldr	r3, [pc, #652]	@ (800daa4 <tiempo+0x3d4>)
 800d818:	781b      	ldrb	r3, [r3, #0]
 800d81a:	2201      	movs	r2, #1
 800d81c:	4053      	eors	r3, r2
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	2b00      	cmp	r3, #0
 800d822:	d108      	bne.n	800d836 <tiempo+0x166>
					goto BLEselect;
WIFIselect:
 800d824:	46c0      	nop			@ (mov r8, r8)
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_SET);//bset		PE_ODR,#2
 800d826:	2380      	movs	r3, #128	@ 0x80
 800d828:	015b      	lsls	r3, r3, #5
 800d82a:	4888      	ldr	r0, [pc, #544]	@ (800da4c <tiempo+0x37c>)
 800d82c:	2201      	movs	r2, #1
 800d82e:	0019      	movs	r1, r3
 800d830:	f005 ff93 	bl	801375a <HAL_GPIO_WritePin>
				goto endSelect;//jra			endSelect
 800d834:	e009      	b.n	800d84a <tiempo+0x17a>
					goto BLEselect;
 800d836:	46c0      	nop			@ (mov r8, r8)
BLEselect:
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12,GPIO_PIN_RESET);//bres		PE_ODR,#2
 800d838:	2380      	movs	r3, #128	@ 0x80
 800d83a:	015b      	lsls	r3, r3, #5
 800d83c:	4883      	ldr	r0, [pc, #524]	@ (800da4c <tiempo+0x37c>)
 800d83e:	2200      	movs	r2, #0
 800d840:	0019      	movs	r1, r3
 800d842:	f005 ff8a 	bl	801375a <HAL_GPIO_WritePin>
 800d846:	e000      	b.n	800d84a <tiempo+0x17a>
					goto endSelect;
 800d848:	46c0      	nop			@ (mov r8, r8)
//    		    }
//    		    timeSeconds_HW++;				// S, Incrementa parte alta del tiempo UNIX
//no_inc_timeH:
//
//noIncTime:
				decword(&timeOnVaho_w);
 800d84a:	4b99      	ldr	r3, [pc, #612]	@ (800dab0 <tiempo+0x3e0>)
 800d84c:	0018      	movs	r0, r3
 800d84e:	f7f9 fed0 	bl	80075f2 <decword>
				decword(&timeOffVaho_w);
 800d852:	4b98      	ldr	r3, [pc, #608]	@ (800dab4 <tiempo+0x3e4>)
 800d854:	0018      	movs	r0, r3
 800d856:	f7f9 fecc 	bl	80075f2 <decword>
				decword(&timeAlarmRetCo_w);
 800d85a:	4b97      	ldr	r3, [pc, #604]	@ (800dab8 <tiempo+0x3e8>)
 800d85c:	0018      	movs	r0, r3
 800d85e:	f7f9 fec8 	bl	80075f2 <decword>
				decwreg(&cntRetCo);
 800d862:	4b96      	ldr	r3, [pc, #600]	@ (800dabc <tiempo+0x3ec>)
 800d864:	0018      	movs	r0, r3
 800d866:	f7f9 fed6 	bl	8007616 <decwreg>


				decword(&temp_doorEvent);		// decremnta registro de duracin evento puerta
 800d86a:	4b95      	ldr	r3, [pc, #596]	@ (800dac0 <tiempo+0x3f0>)
 800d86c:	0018      	movs	r0, r3
 800d86e:	f7f9 fec0 	bl	80075f2 <decword>
				decwreg(&timeDpyDf);			//; decrementa tiempo para mostrar mensaje "dF"
 800d872:	4b94      	ldr	r3, [pc, #592]	@ (800dac4 <tiempo+0x3f4>)
 800d874:	0018      	movs	r0, r3
 800d876:	f7f9 fece 	bl	8007616 <decwreg>
				decwreg(&timeTxTBLE);
 800d87a:	4b93      	ldr	r3, [pc, #588]	@ (800dac8 <tiempo+0x3f8>)
 800d87c:	0018      	movs	r0, r3
 800d87e:	f7f9 feca 	bl	8007616 <decwreg>
				decword(&timeoutTBLE);
 800d882:	4b92      	ldr	r3, [pc, #584]	@ (800dacc <tiempo+0x3fc>)
 800d884:	0018      	movs	r0, r3
 800d886:	f7f9 feb4 	bl	80075f2 <decword>
	            decwreg(&timeTxTWF);
 800d88a:	4b91      	ldr	r3, [pc, #580]	@ (800dad0 <tiempo+0x400>)
 800d88c:	0018      	movs	r0, r3
 800d88e:	f7f9 fec2 	bl	8007616 <decwreg>
		    	decword(&timeoutTWF);			// decrementa timeout token wifi
 800d892:	4b90      	ldr	r3, [pc, #576]	@ (800dad4 <tiempo+0x404>)
 800d894:	0018      	movs	r0, r3
 800d896:	f7f9 feac 	bl	80075f2 <decword>
		    	decwreg(&timeoutTxWifi);		// decrementa timeout respuesta de wifi
 800d89a:	4b8f      	ldr	r3, [pc, #572]	@ (800dad8 <tiempo+0x408>)
 800d89c:	0018      	movs	r0, r3
 800d89e:	f7f9 feba 	bl	8007616 <decwreg>
		    	decwreg(&delayTxLoggWifi);		// decrementa tiempo entre envos de logger
 800d8a2:	4b8e      	ldr	r3, [pc, #568]	@ (800dadc <tiempo+0x40c>)
 800d8a4:	0018      	movs	r0, r3
 800d8a6:	f7f9 feb6 	bl	8007616 <decwreg>
		    	decwreg(&retPowerOn);			// decrementa tiempo de retardo para apagado de lampara
 800d8aa:	4b8d      	ldr	r3, [pc, #564]	@ (800dae0 <tiempo+0x410>)
 800d8ac:	0018      	movs	r0, r3
 800d8ae:	f7f9 feb2 	bl	8007616 <decwreg>
		    	decwreg(&timeUnlockWIFI);		// decrementa tiempo de desbloqueo de comandos protegidos por password
 800d8b2:	4b8c      	ldr	r3, [pc, #560]	@ (800dae4 <tiempo+0x414>)
 800d8b4:	0018      	movs	r0, r3
 800d8b6:	f7f9 feae 	bl	8007616 <decwreg>


		    	decword(&silencioAlarmH);		// decremnta registro de duracin evento puerta
 800d8ba:	4b8b      	ldr	r3, [pc, #556]	@ (800dae8 <tiempo+0x418>)
 800d8bc:	0018      	movs	r0, r3
 800d8be:	f7f9 fe98 	bl	80075f2 <decword>
		    	decwreg(&temp_wifiEvent);
 800d8c2:	4b8a      	ldr	r3, [pc, #552]	@ (800daec <tiempo+0x41c>)
 800d8c4:	0018      	movs	r0, r3
 800d8c6:	f7f9 fea6 	bl	8007616 <decwreg>
tiempo16:		//call		decwreg;
				//incw		X;
				//cpw			X,#End_sec;
				//jrult		tiempo16;

		    	decwreg(&retvent);//	Retardo para el encendido del ventilor
 800d8ca:	4b89      	ldr	r3, [pc, #548]	@ (800daf0 <tiempo+0x420>)
 800d8cc:	0018      	movs	r0, r3
 800d8ce:	f7f9 fea2 	bl	8007616 <decwreg>
		    	decwreg(&minfunc);//		Tiempo mnimo de funcin activa
 800d8d2:	4b88      	ldr	r3, [pc, #544]	@ (800daf4 <tiempo+0x424>)
 800d8d4:	0018      	movs	r0, r3
 800d8d6:	f7f9 fe9e 	bl	8007616 <decwreg>
		    	decwreg(&durautop);//	Duracin de autoprueba
 800d8da:	4b87      	ldr	r3, [pc, #540]	@ (800daf8 <tiempo+0x428>)
 800d8dc:	0018      	movs	r0, r3
 800d8de:	f7f9 fe9a 	bl	8007616 <decwreg>
		    	decwreg(&cntdpyev);//	Tiempo desplegado temperatura de evaporador
 800d8e2:	4b86      	ldr	r3, [pc, #536]	@ (800dafc <tiempo+0x42c>)
 800d8e4:	0018      	movs	r0, r3
 800d8e6:	f7f9 fe96 	bl	8007616 <decwreg>
		    	decwreg(&cntobscu);//	Contador de tiempo de obscuridad en la fotocelda
 800d8ea:	4b85      	ldr	r3, [pc, #532]	@ (800db00 <tiempo+0x430>)
 800d8ec:	0018      	movs	r0, r3
 800d8ee:	f7f9 fe92 	bl	8007616 <decwreg>
		    	decwreg(&cntfail);//		Contador para indicar fallas
 800d8f2:	4b84      	ldr	r3, [pc, #528]	@ (800db04 <tiempo+0x434>)
 800d8f4:	0018      	movs	r0, r3
 800d8f6:	f7f9 fe8e 	bl	8007616 <decwreg>
		    	decwreg(&valflvl);//
 800d8fa:	4b83      	ldr	r3, [pc, #524]	@ (800db08 <tiempo+0x438>)
 800d8fc:	0018      	movs	r0, r3
 800d8fe:	f7f9 fe8a 	bl	8007616 <decwreg>
		    	decwreg(&valfhvl);//
 800d902:	4b82      	ldr	r3, [pc, #520]	@ (800db0c <tiempo+0x43c>)
 800d904:	0018      	movs	r0, r3
 800d906:	f7f9 fe86 	bl	8007616 <decwreg>
		    	decwreg(&cnt_prog);//
 800d90a:	4b81      	ldr	r3, [pc, #516]	@ (800db10 <tiempo+0x440>)
 800d90c:	0018      	movs	r0, r3
 800d90e:	f7f9 fe82 	bl	8007616 <decwreg>
		    	decwreg(&cnt_btn_hld);//
 800d912:	4b80      	ldr	r3, [pc, #512]	@ (800db14 <tiempo+0x444>)
 800d914:	0018      	movs	r0, r3
 800d916:	f7f9 fe7e 	bl	8007616 <decwreg>
		    	decwreg(&ret_fan_co);//	Retardo para el encendido del ventilor por compresor recien encendido
 800d91a:	4b7f      	ldr	r3, [pc, #508]	@ (800db18 <tiempo+0x448>)
 800d91c:	0018      	movs	r0, r3
 800d91e:	f7f9 fe7a 	bl	8007616 <decwreg>
		    	decwreg(&End_sec);//
 800d922:	4b7e      	ldr	r3, [pc, #504]	@ (800db1c <tiempo+0x44c>)
 800d924:	0018      	movs	r0, r3
 800d926:	f7f9 fe76 	bl	8007616 <decwreg>



		    	decword(&cntDefi_H); // decrementa tiempo de desficiencia
 800d92a:	4b7d      	ldr	r3, [pc, #500]	@ (800db20 <tiempo+0x450>)
 800d92c:	0018      	movs	r0, r3
 800d92e:	f7f9 fe60 	bl	80075f2 <decword>

		    	decwreg(&timeOutRst);
 800d932:	4b7c      	ldr	r3, [pc, #496]	@ (800db24 <tiempo+0x454>)
 800d934:	0018      	movs	r0, r3
 800d936:	f7f9 fe6e 	bl	8007616 <decwreg>
		    	decwreg(&timeOutRx);
 800d93a:	4b7b      	ldr	r3, [pc, #492]	@ (800db28 <tiempo+0x458>)
 800d93c:	0018      	movs	r0, r3
 800d93e:	f7f9 fe6a 	bl	8007616 <decwreg>
		    	decwreg(&timeRstBLE);
 800d942:	4b7a      	ldr	r3, [pc, #488]	@ (800db2c <tiempo+0x45c>)
 800d944:	0018      	movs	r0, r3
 800d946:	f7f9 fe66 	bl	8007616 <decwreg>
		    	//decword(&cntLogger_H);			// decrementra contador de logger
		    	decwreg(&cntInitTx);
 800d94a:	4b79      	ldr	r3, [pc, #484]	@ (800db30 <tiempo+0x460>)
 800d94c:	0018      	movs	r0, r3
 800d94e:	f7f9 fe62 	bl	8007616 <decwreg>
//		    	decword(&timeDataWF_H);			// decrementra contador de envio de datos por tiempo WIFI

		    	decword(&t_ahorro1_H);
 800d952:	4b78      	ldr	r3, [pc, #480]	@ (800db34 <tiempo+0x464>)
 800d954:	0018      	movs	r0, r3
 800d956:	f7f9 fe4c 	bl	80075f2 <decword>
		    	decword(&t_ahorro2_H);
 800d95a:	4b77      	ldr	r3, [pc, #476]	@ (800db38 <tiempo+0x468>)
 800d95c:	0018      	movs	r0, r3
 800d95e:	f7f9 fe48 	bl	80075f2 <decword>
		    	decword(&cntNoct_H);
 800d962:	4b76      	ldr	r3, [pc, #472]	@ (800db3c <tiempo+0x46c>)
 800d964:	0018      	movs	r0, r3
 800d966:	f7f9 fe44 	bl	80075f2 <decword>

		    	if(GetRegFlagState(durautop, 0)){   //btjt durautop,#0,no_dec2
 800d96a:	4b63      	ldr	r3, [pc, #396]	@ (800daf8 <tiempo+0x428>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	001a      	movs	r2, r3
 800d970:	2301      	movs	r3, #1
 800d972:	4013      	ands	r3, r2
 800d974:	d104      	bne.n	800d980 <tiempo+0x2b0>
		    		goto no_dec2;
		    	}
	    		decwreg(&durautop2);
 800d976:	4b72      	ldr	r3, [pc, #456]	@ (800db40 <tiempo+0x470>)
 800d978:	0018      	movs	r0, r3
 800d97a:	f7f9 fe4c 	bl	8007616 <decwreg>
 800d97e:	e000      	b.n	800d982 <tiempo+0x2b2>
		    		goto no_dec2;
 800d980:	46c0      	nop			@ (mov r8, r8)
		    	  //btjt		durautop,#0,no_dec2

no_dec2:

		    	decword(&retproth);
 800d982:	4b70      	ldr	r3, [pc, #448]	@ (800db44 <tiempo+0x474>)
 800d984:	0018      	movs	r0, r3
 800d986:	f7f9 fe34 	bl	80075f2 <decword>
		    	decword(&tminstoph);			// Decrementa tiempo de descanso del compresor
 800d98a:	4b6f      	ldr	r3, [pc, #444]	@ (800db48 <tiempo+0x478>)
 800d98c:	0018      	movs	r0, r3
 800d98e:	f7f9 fe30 	bl	80075f2 <decword>
		    	decword(&cntpah);				// Decremetna tiempo permitido de puerta abierta.
 800d992:	4b6e      	ldr	r3, [pc, #440]	@ (800db4c <tiempo+0x47c>)
 800d994:	0018      	movs	r0, r3
 800d996:	f7f9 fe2c 	bl	80075f2 <decword>
		    	decword(&drp_fanh);
 800d99a:	4b6d      	ldr	r3, [pc, #436]	@ (800db50 <tiempo+0x480>)
 800d99c:	0018      	movs	r0, r3
 800d99e:	f7f9 fe28 	bl	80075f2 <decword>
		    	decword(&drp_comph);
 800d9a2:	4b6c      	ldr	r3, [pc, #432]	@ (800db54 <tiempo+0x484>)
 800d9a4:	0018      	movs	r0, r3
 800d9a6:	f7f9 fe24 	bl	80075f2 <decword>


		    	if(interdhh >= coontimeh ){  //jruge tiempo 17, salta si c = 0  *************************
 800d9aa:	4b6b      	ldr	r3, [pc, #428]	@ (800db58 <tiempo+0x488>)
 800d9ac:	881a      	ldrh	r2, [r3, #0]
 800d9ae:	4b6b      	ldr	r3, [pc, #428]	@ (800db5c <tiempo+0x48c>)
 800d9b0:	881b      	ldrh	r3, [r3, #0]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d204      	bcs.n	800d9c0 <tiempo+0x2f0>
		    		goto tiempo_17;
		    	}

		        if(portX[rel_co]){  //tiempo_j00 = tiempo_17
 800d9b6:	4b6a      	ldr	r3, [pc, #424]	@ (800db60 <tiempo+0x490>)
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d006      	beq.n	800d9cc <tiempo+0x2fc>
		        	goto	tiempo_j00;		//tiempo_j00;	/ Esta encendido el compresor?    ;RM_20220623  Cambio de puerto para compresor
 800d9be:	e000      	b.n	800d9c2 <tiempo+0x2f2>
		    		goto tiempo_17;
 800d9c0:	46c0      	nop			@ (mov r8, r8)
		        }
	        	goto tiempo20; //jra tiempo20

tiempo_j00:
tiempo_17:       decword(&interdhh);			// Agota el tiempo de interdeshielo
 800d9c2:	4b65      	ldr	r3, [pc, #404]	@ (800db58 <tiempo+0x488>)
 800d9c4:	0018      	movs	r0, r3
 800d9c6:	f7f9 fe14 	bl	80075f2 <decword>
 800d9ca:	e000      	b.n	800d9ce <tiempo+0x2fe>
	        	goto tiempo20; //jra tiempo20
 800d9cc:	46c0      	nop			@ (mov r8, r8)

tiempo20:		 decword(&durdhh);				// Agota la duracin del deshielo
 800d9ce:	4b65      	ldr	r3, [pc, #404]	@ (800db64 <tiempo+0x494>)
 800d9d0:	0018      	movs	r0, r3
 800d9d2:	f7f9 fe0e 	bl	80075f2 <decword>

				holdseg++;						// Contador de segundos para retencion de display
 800d9d6:	4b64      	ldr	r3, [pc, #400]	@ (800db68 <tiempo+0x498>)
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	3301      	adds	r3, #1
 800d9dc:	b2da      	uxtb	r2, r3
 800d9de:	4b62      	ldr	r3, [pc, #392]	@ (800db68 <tiempo+0x498>)
 800d9e0:	701a      	strb	r2, [r3, #0]
    	    	if(holdseg < 60){
 800d9e2:	4b61      	ldr	r3, [pc, #388]	@ (800db68 <tiempo+0x498>)
 800d9e4:	781b      	ldrb	r3, [r3, #0]
 800d9e6:	2b3b      	cmp	r3, #59	@ 0x3b
 800d9e8:	d907      	bls.n	800d9fa <tiempo+0x32a>
    	    		 goto tiempo40;				//jrult		tiempo40;		/ No, continua
		    	 }
	 			holdseg = 0;					//clr			holdseg;		/ S, reinicia contador de segundos
 800d9ea:	4b5f      	ldr	r3, [pc, #380]	@ (800db68 <tiempo+0x498>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	701a      	strb	r2, [r3, #0]
		        decwreg(&cnthold);
 800d9f0:	4b5e      	ldr	r3, [pc, #376]	@ (800db6c <tiempo+0x49c>)
 800d9f2:	0018      	movs	r0, r3
 800d9f4:	f7f9 fe0f 	bl	8007616 <decwreg>
 800d9f8:	e000      	b.n	800d9fc <tiempo+0x32c>
    	    		 goto tiempo40;				//jrult		tiempo40;		/ No, continua
 800d9fa:	46c0      	nop			@ (mov r8, r8)

tiempo40:
				//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
				//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);	 //28-May-2024: Salida IO7 toogle test
				if(GetRegFlagState(cntseg, 3)){
 800d9fc:	4b5c      	ldr	r3, [pc, #368]	@ (800db70 <tiempo+0x4a0>)
 800d9fe:	781b      	ldrb	r3, [r3, #0]
 800da00:	001a      	movs	r2, r3
 800da02:	2308      	movs	r3, #8
 800da04:	4013      	ands	r3, r2
 800da06:	d001      	beq.n	800da0c <tiempo+0x33c>
					asm ("nop");
 800da08:	46c0      	nop			@ (mov r8, r8)
 800da0a:	e000      	b.n	800da0e <tiempo+0x33e>
					// GPIOR0[f_dh]  = 0;				// Apaga DH       		..   Toogle FUNIONA OK
					// GPIOR1[f_fan] = 0;					// Apaga FAN		  	..   Toogle FUNIONA OK
					//GPIOR0[f_lamp] = 0;				// Apaga  lampara 		..   Toogle FUNIONA OK
				}
				else{
					asm ("nop");
 800da0c:	46c0      	nop			@ (mov r8, r8)
					// GPIOR1[f_fan] = 1;					// Enciende FAN
					// GPIOR0[f_lamp] = 1;				// Enciende lampara
				}
				//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

				cntseg++;							//inc			cntseg;			/ Un segundo ms
 800da0e:	4b58      	ldr	r3, [pc, #352]	@ (800db70 <tiempo+0x4a0>)
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	3301      	adds	r3, #1
 800da14:	b2da      	uxtb	r2, r3
 800da16:	4b56      	ldr	r3, [pc, #344]	@ (800db70 <tiempo+0x4a0>)
 800da18:	701a      	strb	r2, [r3, #0]
				if(cntseg < (uint8_t)time_auto){ //cp cntseg, #9
 800da1a:	4b55      	ldr	r3, [pc, #340]	@ (800db70 <tiempo+0x4a0>)
 800da1c:	781b      	ldrb	r3, [r3, #0]
 800da1e:	2b08      	cmp	r3, #8
 800da20:	d903      	bls.n	800da2a <tiempo+0x35a>
		    		goto tiempo50;				//jrult		tiempo50;		/ No, espera otro segundo
		    	}
				flagsa[0]= 0;		 // bres		flagsa,#0;0x01;	/ Si, termina arranque
 800da22:	4b54      	ldr	r3, [pc, #336]	@ (800db74 <tiempo+0x4a4>)
 800da24:	2200      	movs	r2, #0
 800da26:	701a      	strb	r2, [r3, #0]
 800da28:	e000      	b.n	800da2c <tiempo+0x35c>
		    		goto tiempo50;				//jrult		tiempo50;		/ No, espera otro segundo
 800da2a:	46c0      	nop			@ (mov r8, r8)
tiempo50: 		if(!GetRegFlagState(cntseg, 4)){ // btjf		//cntseg,#4,tiempo_j01; **********************************
 800da2c:	4b50      	ldr	r3, [pc, #320]	@ (800db70 <tiempo+0x4a0>)
 800da2e:	781b      	ldrb	r3, [r3, #0]
 800da30:	001a      	movs	r2, r3
 800da32:	2310      	movs	r3, #16
 800da34:	4013      	ands	r3, r2
 800da36:	d100      	bne.n	800da3a <tiempo+0x36a>
 800da38:	e09e      	b.n	800db78 <tiempo+0x4a8>
					goto	tiempo_j01;		// Ya son 16 segundos?
		    	}
				flagsa[7] = 0;			 //bres		flagsa,#7    / Si, termina inicalizacin
 800da3a:	4b4e      	ldr	r3, [pc, #312]	@ (800db74 <tiempo+0x4a4>)
 800da3c:	2200      	movs	r2, #0
 800da3e:	71da      	strb	r2, [r3, #7]
 800da40:	e09b      	b.n	800db7a <tiempo+0x4aa>
 800da42:	46c0      	nop			@ (mov r8, r8)
 800da44:	20000bda 	.word	0x20000bda
 800da48:	20000b68 	.word	0x20000b68
 800da4c:	50000400 	.word	0x50000400
 800da50:	200021c0 	.word	0x200021c0
 800da54:	200021cc 	.word	0x200021cc
 800da58:	2000211c 	.word	0x2000211c
 800da5c:	20002159 	.word	0x20002159
 800da60:	20000bde 	.word	0x20000bde
 800da64:	20000be5 	.word	0x20000be5
 800da68:	20000c3c 	.word	0x20000c3c
 800da6c:	20000c3d 	.word	0x20000c3d
 800da70:	20000c3e 	.word	0x20000c3e
 800da74:	20000c50 	.word	0x20000c50
 800da78:	20000b65 	.word	0x20000b65
 800da7c:	20000c2c 	.word	0x20000c2c
 800da80:	20000c2d 	.word	0x20000c2d
 800da84:	20000c2e 	.word	0x20000c2e
 800da88:	20000c2f 	.word	0x20000c2f
 800da8c:	20000c30 	.word	0x20000c30
 800da90:	20000c31 	.word	0x20000c31
 800da94:	20000c32 	.word	0x20000c32
 800da98:	200021be 	.word	0x200021be
 800da9c:	2000004c 	.word	0x2000004c
 800daa0:	200021d0 	.word	0x200021d0
 800daa4:	200021c4 	.word	0x200021c4
 800daa8:	2000200c 	.word	0x2000200c
 800daac:	20001ed5 	.word	0x20001ed5
 800dab0:	2000215e 	.word	0x2000215e
 800dab4:	20002160 	.word	0x20002160
 800dab8:	2000216c 	.word	0x2000216c
 800dabc:	2000216e 	.word	0x2000216e
 800dac0:	20001f94 	.word	0x20001f94
 800dac4:	200001f4 	.word	0x200001f4
 800dac8:	200021d2 	.word	0x200021d2
 800dacc:	200021d4 	.word	0x200021d4
 800dad0:	20001ff6 	.word	0x20001ff6
 800dad4:	20002008 	.word	0x20002008
 800dad8:	20002036 	.word	0x20002036
 800dadc:	20002037 	.word	0x20002037
 800dae0:	2000215a 	.word	0x2000215a
 800dae4:	20001fa3 	.word	0x20001fa3
 800dae8:	2000205c 	.word	0x2000205c
 800daec:	200021ea 	.word	0x200021ea
 800daf0:	20000b86 	.word	0x20000b86
 800daf4:	20000b87 	.word	0x20000b87
 800daf8:	20000b88 	.word	0x20000b88
 800dafc:	20000b89 	.word	0x20000b89
 800db00:	20000b8a 	.word	0x20000b8a
 800db04:	20000b8b 	.word	0x20000b8b
 800db08:	20000b8c 	.word	0x20000b8c
 800db0c:	20000b8d 	.word	0x20000b8d
 800db10:	20000b8e 	.word	0x20000b8e
 800db14:	20000b8f 	.word	0x20000b8f
 800db18:	20000b90 	.word	0x20000b90
 800db1c:	20000b91 	.word	0x20000b91
 800db20:	20000c52 	.word	0x20000c52
 800db24:	20001fa1 	.word	0x20001fa1
 800db28:	20001fa2 	.word	0x20001fa2
 800db2c:	20001fa5 	.word	0x20001fa5
 800db30:	20001ed6 	.word	0x20001ed6
 800db34:	20000c4c 	.word	0x20000c4c
 800db38:	20000c4e 	.word	0x20000c4e
 800db3c:	20000c60 	.word	0x20000c60
 800db40:	20000c44 	.word	0x20000c44
 800db44:	20000b84 	.word	0x20000b84
 800db48:	20000b7e 	.word	0x20000b7e
 800db4c:	20000b82 	.word	0x20000b82
 800db50:	20000c18 	.word	0x20000c18
 800db54:	20000c16 	.word	0x20000c16
 800db58:	20000bd2 	.word	0x20000bd2
 800db5c:	20000bd8 	.word	0x20000bd8
 800db60:	20000b74 	.word	0x20000b74
 800db64:	20000bd4 	.word	0x20000bd4
 800db68:	20000b6e 	.word	0x20000b6e
 800db6c:	20000be3 	.word	0x20000be3
 800db70:	20000b66 	.word	0x20000b66
 800db74:	20000b94 	.word	0x20000b94
					goto	tiempo_j01;		// Ya son 16 segundos?
 800db78:	46c0      	nop			@ (mov r8, r8)
tiempo_j01:		if(cntseg < 60){  				//cp			A,#$3C;	/ Ya se complet un minuto?
 800db7a:	4b1c      	ldr	r3, [pc, #112]	@ (800dbec <tiempo+0x51c>)
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	2b3b      	cmp	r3, #59	@ 0x3b
 800db80:	d92e      	bls.n	800dbe0 <tiempo+0x510>
					goto fintiem;				//jrult fintiem
		    	 }
		    	 cntseg = 0;
 800db82:	4b1a      	ldr	r3, [pc, #104]	@ (800dbec <tiempo+0x51c>)
 800db84:	2200      	movs	r2, #0
 800db86:	701a      	strb	r2, [r3, #0]

		    	 fauto [7] = 0; //bres		fauto,#7 ********************************* esta declarado como 8 bits
 800db88:	4b19      	ldr	r3, [pc, #100]	@ (800dbf0 <tiempo+0x520>)
 800db8a:	2200      	movs	r2, #0
 800db8c:	71da      	strb	r2, [r3, #7]

 ////    Variables que se decrementan cada minuto

		    	 decwreg(&cnt_pta_fan); // Agota tiempo de encendido de ventilador
 800db8e:	4b19      	ldr	r3, [pc, #100]	@ (800dbf4 <tiempo+0x524>)
 800db90:	0018      	movs	r0, r3
 800db92:	f7f9 fd40 	bl	8007616 <decwreg>
	    		 decwreg(&ton_fan);  //Agota tiempo de encendido de ventilador
 800db96:	4b18      	ldr	r3, [pc, #96]	@ (800dbf8 <tiempo+0x528>)
 800db98:	0018      	movs	r0, r3
 800db9a:	f7f9 fd3c 	bl	8007616 <decwreg>
	    	     decwreg(&toff_fan); //Agota tiempo de apagado de ventilador
 800db9e:	4b17      	ldr	r3, [pc, #92]	@ (800dbfc <tiempo+0x52c>)
 800dba0:	0018      	movs	r0, r3
 800dba2:	f7f9 fd38 	bl	8007616 <decwreg>
	    		 decwreg(&retnoct); // Agota el retardo para entrar a modo nocturno de forma automtica
 800dba6:	4b16      	ldr	r3, [pc, #88]	@ (800dc00 <tiempo+0x530>)
 800dba8:	0018      	movs	r0, r3
 800dbaa:	f7f9 fd34 	bl	8007616 <decwreg>
	    		 decwreg(&cnthitemp); //Agota el tiempo temperatura alta
 800dbae:	4b15      	ldr	r3, [pc, #84]	@ (800dc04 <tiempo+0x534>)
 800dbb0:	0018      	movs	r0, r3
 800dbb2:	f7f9 fd30 	bl	8007616 <decwreg>
	    		 decword(&retnocth); //Agota el retardo para entrar a modo nocturno con luz
 800dbb6:	4b14      	ldr	r3, [pc, #80]	@ (800dc08 <tiempo+0x538>)
 800dbb8:	0018      	movs	r0, r3
 800dbba:	f7f9 fd1a 	bl	80075f2 <decword>
	    		 decword(&cntworkh); //Agota el tiempo maximo de trabajo de compresor
 800dbbe:	4b13      	ldr	r3, [pc, #76]	@ (800dc0c <tiempo+0x53c>)
 800dbc0:	0018      	movs	r0, r3
 800dbc2:	f7f9 fd16 	bl	80075f2 <decword>
	    		 decword(&cntexhah); //Agota el tiempo de descanso de compresor por compresor exhausto
 800dbc6:	4b12      	ldr	r3, [pc, #72]	@ (800dc10 <tiempo+0x540>)
 800dbc8:	0018      	movs	r0, r3
 800dbca:	f7f9 fd12 	bl	80075f2 <decword>

	    		 decwreg(&timerOffManto); // Agota tiempo de apagado de mantenimiento
 800dbce:	4b11      	ldr	r3, [pc, #68]	@ (800dc14 <tiempo+0x544>)
 800dbd0:	0018      	movs	r0, r3
 800dbd2:	f7f9 fd20 	bl	8007616 <decwreg>
	    		 goto fintiem;
 800dbd6:	e004      	b.n	800dbe2 <tiempo+0x512>
		goto fintiem;					// jp			fintiem;		/ No, termina
 800dbd8:	46c0      	nop			@ (mov r8, r8)
 800dbda:	e002      	b.n	800dbe2 <tiempo+0x512>
		        goto fintiem;
 800dbdc:	46c0      	nop			@ (mov r8, r8)
 800dbde:	e000      	b.n	800dbe2 <tiempo+0x512>
					goto fintiem;				//jrult fintiem
 800dbe0:	46c0      	nop			@ (mov r8, r8)


fintiem:
tiempo_j02:
	             goto main_tiempo;
 800dbe2:	46c0      	nop			@ (mov r8, r8)
main_tiempo:

}
 800dbe4:	46c0      	nop			@ (mov r8, r8)
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}
 800dbea:	46c0      	nop			@ (mov r8, r8)
 800dbec:	20000b66 	.word	0x20000b66
 800dbf0:	20000bf4 	.word	0x20000bf4
 800dbf4:	20000c43 	.word	0x20000c43
 800dbf8:	20000c14 	.word	0x20000c14
 800dbfc:	20000c15 	.word	0x20000c15
 800dc00:	20000be4 	.word	0x20000be4
 800dc04:	20000be7 	.word	0x20000be7
 800dc08:	20000b80 	.word	0x20000b80
 800dc0c:	20000c48 	.word	0x20000c48
 800dc10:	20000c4a 	.word	0x20000c4a
 800dc14:	20000c6d 	.word	0x20000c6d

0800dc18 <tx_buffer_prep>:

#include "main.h"
#include "customMain.h"


void tx_buffer_prep (void){
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b082      	sub	sp, #8
 800dc1c:	af00      	add	r7, sp, #0
	uint8_t *point_X;
	uint8_t *point_Y;

tx_buffer_pr:
		// ((Paso:1)) Nota, se envia primero el header y (Paso:2) Despues la informacion y (Paso:3) checksum
		if(flagsTX [2]){							// Hay que transmitir Header ??
 800dc1e:	4b6f      	ldr	r3, [pc, #444]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dc20:	789b      	ldrb	r3, [r3, #2]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d023      	beq.n	800dc6e <tx_buffer_prep+0x56>
			goto	tx_header;
 800dc26:	46c0      	nop			@ (mov r8, r8)
		}
		goto	tx_buffer;		//	jp		tx_buffer
//;----------------------------------------------------------------------------------------------------------------
tx_header:
									;//---- Carga datos a array de transmisin
	    point_Y = &Bloque_Header [softVersion1];	//&softVersion1;
 800dc28:	4b6d      	ldr	r3, [pc, #436]	@ (800dde0 <tx_buffer_prep+0x1c8>)
 800dc2a:	603b      	str	r3, [r7, #0]
	    point_X = &ImberaProtocolBuffer [0];
 800dc2c:	4b6d      	ldr	r3, [pc, #436]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dc2e:	607b      	str	r3, [r7, #4]
	    //uint8_t A_STM8;

load_header_tx:

		    STM8_A = *point_Y;          			// *ImberaProtocolBuffer = *softVersion1
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	781a      	ldrb	r2, [r3, #0]
 800dc34:	4b6c      	ldr	r3, [pc, #432]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dc36:	701a      	strb	r2, [r3, #0]
	    	*point_X = STM8_A;
 800dc38:	4b6b      	ldr	r3, [pc, #428]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dc3a:	781a      	ldrb	r2, [r3, #0]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	701a      	strb	r2, [r3, #0]
	    	build_chksum(STM8_A);
 800dc40:	4b69      	ldr	r3, [pc, #420]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dc42:	781b      	ldrb	r3, [r3, #0]
 800dc44:	0018      	movs	r0, r3
 800dc46:	f7f9 fcb9 	bl	80075bc <build_chksum>
	    	point_X++;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	3301      	adds	r3, #1
 800dc4e:	607b      	str	r3, [r7, #4]
	    	point_Y++;
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	3301      	adds	r3, #1
 800dc54:	603b      	str	r3, [r7, #0]
	   if( point_Y <= &Bloque_Header [dataSize]){
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	4b64      	ldr	r3, [pc, #400]	@ (800ddec <tx_buffer_prep+0x1d4>)
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	d800      	bhi.n	800dc60 <tx_buffer_prep+0x48>
		   goto load_header_tx;		//jrule load_header_tx
 800dc5e:	e7e7      	b.n	800dc30 <tx_buffer_prep+0x18>
	   }

	    sizeTX = size_Header;					// Indica tamao de header
 800dc60:	4b63      	ldr	r3, [pc, #396]	@ (800ddf0 <tx_buffer_prep+0x1d8>)
 800dc62:	2208      	movs	r2, #8
 800dc64:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;						// indica que ya se envi header
 800dc66:	4b5d      	ldr	r3, [pc, #372]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dc68:	2200      	movs	r2, #0
 800dc6a:	709a      	strb	r2, [r3, #2]
		goto	endTx;  //jp		endTx
 800dc6c:	e0b1      	b.n	800ddd2 <tx_buffer_prep+0x1ba>
		goto	tx_buffer;		//	jp		tx_buffer
 800dc6e:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------------------------------------------------------------
tx_buffer:
		// (Paso:3) checksum
		if(!flagsTX [0]){					//btjf	flagsTX,#0,notest;		// Hay que tomar en cuenta que viene de memoria llena ?
 800dc70:	4b5a      	ldr	r3, [pc, #360]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	2201      	movs	r2, #1
 800dc76:	4053      	eors	r3, r2
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d107      	bne.n	800dc8e <tx_buffer_prep+0x76>
			goto	notest;
		}
		if(!flagsTX [1]){					//btjf	flagsTX,#1,load_buffer_tx_prep
 800dc7e:	4b57      	ldr	r3, [pc, #348]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dc80:	785b      	ldrb	r3, [r3, #1]
 800dc82:	2201      	movs	r2, #1
 800dc84:	4053      	eors	r3, r2
 800dc86:	b2db      	uxtb	r3, r3
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d140      	bne.n	800dd0e <tx_buffer_prep+0xf6>
			goto	load_buffer_tx_prep;
		}
notest:
 800dc8c:	e000      	b.n	800dc90 <tx_buffer_prep+0x78>
			goto	notest;
 800dc8e:	46c0      	nop			@ (mov r8, r8)
		//notest: : poner aqui el codigo de "notest"
		if(pointTx < pointEndTx){
 800dc90:	4b58      	ldr	r3, [pc, #352]	@ (800ddf4 <tx_buffer_prep+0x1dc>)
 800dc92:	681a      	ldr	r2, [r3, #0]
 800dc94:	4b58      	ldr	r3, [pc, #352]	@ (800ddf8 <tx_buffer_prep+0x1e0>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d33a      	bcc.n	800dd12 <tx_buffer_prep+0xfa>
//	;							;btjf	flagsTX,#0,noTestLoop
//	;							nop
//	;							jra		testLoop
//	;noTestLoop:

chksum_tx:
 800dc9c:	46c0      	nop			@ (mov r8, r8)
		if(flagsTX [3]){			//btjt flagsTX,#3,prep_endTx; // ya se envi chksum ?
 800dc9e:	4b4f      	ldr	r3, [pc, #316]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dca0:	78db      	ldrb	r3, [r3, #3]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d122      	bne.n	800dcec <tx_buffer_prep+0xd4>
			goto	prep_endTx;
		}
		// LDW		Y,#chksum_HW;					// Apunta a bloque de chksum
		point_X = &ImberaProtocolBuffer[0];
 800dca6:	4b4f      	ldr	r3, [pc, #316]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dca8:	607b      	str	r3, [r7, #4]
		cntByteTx = 0;						// limpia contrador de datos cargados
 800dcaa:	4b54      	ldr	r3, [pc, #336]	@ (800ddfc <tx_buffer_prep+0x1e4>)
 800dcac:	2200      	movs	r2, #0
 800dcae:	701a      	strb	r2, [r3, #0]

		ImberaProtocolBuffer [0] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800dcb0:	4b53      	ldr	r3, [pc, #332]	@ (800de00 <tx_buffer_prep+0x1e8>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	0e1b      	lsrs	r3, r3, #24
 800dcb6:	b2da      	uxtb	r2, r3
 800dcb8:	4b4a      	ldr	r3, [pc, #296]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dcba:	701a      	strb	r2, [r3, #0]
		ImberaProtocolBuffer [1] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800dcbc:	4b50      	ldr	r3, [pc, #320]	@ (800de00 <tx_buffer_prep+0x1e8>)
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	0c1b      	lsrs	r3, r3, #16
 800dcc2:	b2da      	uxtb	r2, r3
 800dcc4:	4b47      	ldr	r3, [pc, #284]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dcc6:	705a      	strb	r2, [r3, #1]
		ImberaProtocolBuffer [2] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800dcc8:	4b4d      	ldr	r3, [pc, #308]	@ (800de00 <tx_buffer_prep+0x1e8>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	0a1b      	lsrs	r3, r3, #8
 800dcce:	b2da      	uxtb	r2, r3
 800dcd0:	4b44      	ldr	r3, [pc, #272]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dcd2:	709a      	strb	r2, [r3, #2]
		ImberaProtocolBuffer [3] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800dcd4:	4b4a      	ldr	r3, [pc, #296]	@ (800de00 <tx_buffer_prep+0x1e8>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	b2da      	uxtb	r2, r3
 800dcda:	4b42      	ldr	r3, [pc, #264]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dcdc:	70da      	strb	r2, [r3, #3]

		sizeTX = 4;					// Indica tamao de chksum
 800dcde:	4b44      	ldr	r3, [pc, #272]	@ (800ddf0 <tx_buffer_prep+0x1d8>)
 800dce0:	2204      	movs	r2, #4
 800dce2:	701a      	strb	r2, [r3, #0]
		flagsTX [3] = 1;			// indica que ya se envi header
 800dce4:	4b3d      	ldr	r3, [pc, #244]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dce6:	2201      	movs	r2, #1
 800dce8:	70da      	strb	r2, [r3, #3]
		goto	endTx;		//jp		endTx
 800dcea:	e072      	b.n	800ddd2 <tx_buffer_prep+0x1ba>
			goto	prep_endTx;
 800dcec:	46c0      	nop			@ (mov r8, r8)

prep_endTx:
		keyTx = 0;								// termina Tx
 800dcee:	4b45      	ldr	r3, [pc, #276]	@ (800de04 <tx_buffer_prep+0x1ec>)
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	701a      	strb	r2, [r3, #0]
		flagsTX [1] = 0;
 800dcf4:	4b39      	ldr	r3, [pc, #228]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	705a      	strb	r2, [r3, #1]
		flagsTX [0] = 0;
 800dcfa:	4b38      	ldr	r3, [pc, #224]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	701a      	strb	r2, [r3, #0]
		flagsLogger[4] = 0;				// permite loggeo de eventos
 800dd00:	4b41      	ldr	r3, [pc, #260]	@ (800de08 <tx_buffer_prep+0x1f0>)
 800dd02:	2200      	movs	r2, #0
 800dd04:	711a      	strb	r2, [r3, #4]
		flagsLogger[5] = 0;				// permite loggeo de datos
 800dd06:	4b40      	ldr	r3, [pc, #256]	@ (800de08 <tx_buffer_prep+0x1f0>)
 800dd08:	2200      	movs	r2, #0
 800dd0a:	715a      	strb	r2, [r3, #5]
		goto  endTx;  //			jra		endTx
 800dd0c:	e061      	b.n	800ddd2 <tx_buffer_prep+0x1ba>
			goto	load_buffer_tx_prep;
 800dd0e:	46c0      	nop			@ (mov r8, r8)
 800dd10:	e000      	b.n	800dd14 <tx_buffer_prep+0xfc>
			goto	load_buffer_tx_prep;					//jrult load_buffer_tx_prep
 800dd12:	46c0      	nop			@ (mov r8, r8)

load_buffer_tx_prep:
		//;//---- Carga datos a array de transmisin
		point_Y = pointTx;					// Apunta a los datos a loggear
 800dd14:	4b37      	ldr	r3, [pc, #220]	@ (800ddf4 <tx_buffer_prep+0x1dc>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	603b      	str	r3, [r7, #0]
		point_X = &ImberaProtocolBuffer[0];	// Apunta al buffer de datos en RAM
 800dd1a:	4b32      	ldr	r3, [pc, #200]	@ (800dde4 <tx_buffer_prep+0x1cc>)
 800dd1c:	607b      	str	r3, [r7, #4]
		cntByteTx = 0;								// limpia contrador de datos cargados
 800dd1e:	4b37      	ldr	r3, [pc, #220]	@ (800ddfc <tx_buffer_prep+0x1e4>)
 800dd20:	2200      	movs	r2, #0
 800dd22:	701a      	strb	r2, [r3, #0]
load_buffer_tx:
		STM8_A = *point_Y;
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	781a      	ldrb	r2, [r3, #0]
 800dd28:	4b2f      	ldr	r3, [pc, #188]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dd2a:	701a      	strb	r2, [r3, #0]



		if (flagsRxFirm [0]){
 800dd2c:	4b37      	ldr	r3, [pc, #220]	@ (800de0c <tx_buffer_prep+0x1f4>)
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d111      	bne.n	800dd58 <tx_buffer_prep+0x140>
			goto  noLoadLoggerDir;		// btjt	flagsRxFirm,#0,noLoadLoggerDir
		}
		//; S se est transmitiendo logger considera su direccin
		if (flagsLogger [4]){
 800dd34:	4b34      	ldr	r3, [pc, #208]	@ (800de08 <tx_buffer_prep+0x1f0>)
 800dd36:	791b      	ldrb	r3, [r3, #4]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d107      	bne.n	800dd4c <tx_buffer_prep+0x134>
			goto  loadLoggerDir;		// btjt	flagsLogger,#4,loadLoggerDir
		}
		if (!flagsLogger [5]){
 800dd3c:	4b32      	ldr	r3, [pc, #200]	@ (800de08 <tx_buffer_prep+0x1f0>)
 800dd3e:	795b      	ldrb	r3, [r3, #5]
 800dd40:	2201      	movs	r2, #1
 800dd42:	4053      	eors	r3, r2
 800dd44:	b2db      	uxtb	r3, r3
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d108      	bne.n	800dd5c <tx_buffer_prep+0x144>
			goto  noLoadLoggerDir;		// btjf	flagsLogger,#5,noLoadLoggerDir
		}
loadLoggerDir:
 800dd4a:	e000      	b.n	800dd4e <tx_buffer_prep+0x136>
			goto  loadLoggerDir;		// btjt	flagsLogger,#4,loadLoggerDir
 800dd4c:	46c0      	nop			@ (mov r8, r8)
		STM8_A = *point_Y;		//	LDF		A,($010000,Y)
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	781a      	ldrb	r2, [r3, #0]
 800dd52:	4b25      	ldr	r3, [pc, #148]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dd54:	701a      	strb	r2, [r3, #0]
 800dd56:	e002      	b.n	800dd5e <tx_buffer_prep+0x146>
			goto  noLoadLoggerDir;		// btjt	flagsRxFirm,#0,noLoadLoggerDir
 800dd58:	46c0      	nop			@ (mov r8, r8)
 800dd5a:	e000      	b.n	800dd5e <tx_buffer_prep+0x146>
			goto  noLoadLoggerDir;		// btjf	flagsLogger,#5,noLoadLoggerDir
 800dd5c:	46c0      	nop			@ (mov r8, r8)
noLoadLoggerDir:

		*point_X = STM8_A;
 800dd5e:	4b22      	ldr	r3, [pc, #136]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dd60:	781a      	ldrb	r2, [r3, #0]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	701a      	strb	r2, [r3, #0]
		*point_X++;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	3301      	adds	r3, #1
 800dd6a:	607b      	str	r3, [r7, #4]
		*point_Y++;
 800dd6c:	683b      	ldr	r3, [r7, #0]
 800dd6e:	3301      	adds	r3, #1
 800dd70:	603b      	str	r3, [r7, #0]
		cntByteTx++;
 800dd72:	4b22      	ldr	r3, [pc, #136]	@ (800ddfc <tx_buffer_prep+0x1e4>)
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	3301      	adds	r3, #1
 800dd78:	b2da      	uxtb	r2, r3
 800dd7a:	4b20      	ldr	r3, [pc, #128]	@ (800ddfc <tx_buffer_prep+0x1e4>)
 800dd7c:	701a      	strb	r2, [r3, #0]

		build_chksum(STM8_A);
 800dd7e:	4b1a      	ldr	r3, [pc, #104]	@ (800dde8 <tx_buffer_prep+0x1d0>)
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	0018      	movs	r0, r3
 800dd84:	f7f9 fc1a 	bl	80075bc <build_chksum>

		if(!flagsTX [0]){
 800dd88:	4b14      	ldr	r3, [pc, #80]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	2201      	movs	r2, #1
 800dd8e:	4053      	eors	r3, r2
 800dd90:	b2db      	uxtb	r3, r3
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10b      	bne.n	800ddae <tx_buffer_prep+0x196>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
		}

		if(point_Y != loggerEnd){
 800dd96:	4b1e      	ldr	r3, [pc, #120]	@ (800de10 <tx_buffer_prep+0x1f8>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	683a      	ldr	r2, [r7, #0]
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	d108      	bne.n	800ddb2 <tx_buffer_prep+0x19a>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger

		}
		point_Y = loggerStart; 			// ldw		Y,loggerStart;							// si se desborda vuelve al inicio de la flash reservada
 800dda0:	4b1c      	ldr	r3, [pc, #112]	@ (800de14 <tx_buffer_prep+0x1fc>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	603b      	str	r3, [r7, #0]
		flagsTX [1] = 1;				//bset	flagsTX,#1;				// indica que ya di la vuelta
 800dda6:	4b0d      	ldr	r3, [pc, #52]	@ (800dddc <tx_buffer_prep+0x1c4>)
 800dda8:	2201      	movs	r2, #1
 800ddaa:	705a      	strb	r2, [r3, #1]
 800ddac:	e002      	b.n	800ddb4 <tx_buffer_prep+0x19c>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
 800ddae:	46c0      	nop			@ (mov r8, r8)
 800ddb0:	e000      	b.n	800ddb4 <tx_buffer_prep+0x19c>
			goto  no_clr_pointer;		// 	btjf	flagsTX,#0,no_clr_pointer; / no reinicies puntero si no hay que pasar por fin de logger
 800ddb2:	46c0      	nop			@ (mov r8, r8)
no_clr_pointer:

		//ld		A,cntByteTx;					// Ya se cargaron los 10 datos ?

		if(cntByteTx < blockSizeTX){
 800ddb4:	4b11      	ldr	r3, [pc, #68]	@ (800ddfc <tx_buffer_prep+0x1e4>)
 800ddb6:	781a      	ldrb	r2, [r3, #0]
 800ddb8:	4b17      	ldr	r3, [pc, #92]	@ (800de18 <tx_buffer_prep+0x200>)
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	429a      	cmp	r2, r3
 800ddbe:	d200      	bcs.n	800ddc2 <tx_buffer_prep+0x1aa>
			goto	load_buffer_tx;			//jrult	load_buffer_tx;						// No, continua cargadno
 800ddc0:	e7b0      	b.n	800dd24 <tx_buffer_prep+0x10c>
		}
// cierra el : while(cntByteTx < blockSizeTX)

		pointTx = point_Y;						// guarda el nuevo puntero de transmisin
 800ddc2:	4b0c      	ldr	r3, [pc, #48]	@ (800ddf4 <tx_buffer_prep+0x1dc>)
 800ddc4:	683a      	ldr	r2, [r7, #0]
 800ddc6:	601a      	str	r2, [r3, #0]
		sizeTX = blockSizeTX;
 800ddc8:	4b13      	ldr	r3, [pc, #76]	@ (800de18 <tx_buffer_prep+0x200>)
 800ddca:	781a      	ldrb	r2, [r3, #0]
 800ddcc:	4b08      	ldr	r3, [pc, #32]	@ (800ddf0 <tx_buffer_prep+0x1d8>)
 800ddce:	701a      	strb	r2, [r3, #0]
		goto	endTx;		 //jp		endTx
 800ddd0:	46c0      	nop			@ (mov r8, r8)



endTx:
}
 800ddd2:	46c0      	nop			@ (mov r8, r8)
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	b002      	add	sp, #8
 800ddd8:	bd80      	pop	{r7, pc}
 800ddda:	46c0      	nop			@ (mov r8, r8)
 800dddc:	20001ed8 	.word	0x20001ed8
 800dde0:	20001e94 	.word	0x20001e94
 800dde4:	20001ef4 	.word	0x20001ef4
 800dde8:	200008d4 	.word	0x200008d4
 800ddec:	20001e9b 	.word	0x20001e9b
 800ddf0:	20001eee 	.word	0x20001eee
 800ddf4:	20001ed0 	.word	0x20001ed0
 800ddf8:	20001ecc 	.word	0x20001ecc
 800ddfc:	20001ed4 	.word	0x20001ed4
 800de00:	20001ef0 	.word	0x20001ef0
 800de04:	20001ed5 	.word	0x20001ed5
 800de08:	20001ec0 	.word	0x20001ec0
 800de0c:	20001f98 	.word	0x20001f98
 800de10:	20001ee8 	.word	0x20001ee8
 800de14:	20001ee4 	.word	0x20001ee4
 800de18:	20001eec 	.word	0x20001eec

0800de1c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800de20:	f3bf 8f4f 	dsb	sy
}
 800de24:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800de26:	4b04      	ldr	r3, [pc, #16]	@ (800de38 <__NVIC_SystemReset+0x1c>)
 800de28:	4a04      	ldr	r2, [pc, #16]	@ (800de3c <__NVIC_SystemReset+0x20>)
 800de2a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800de2c:	f3bf 8f4f 	dsb	sy
}
 800de30:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800de32:	46c0      	nop			@ (mov r8, r8)
 800de34:	e7fd      	b.n	800de32 <__NVIC_SystemReset+0x16>
 800de36:	46c0      	nop			@ (mov r8, r8)
 800de38:	e000ed00 	.word	0xe000ed00
 800de3c:	05fa0004 	.word	0x05fa0004

0800de40 <tx_control>:
uint32_t direccion_fw = 0x8020000;
uint32_t   chksum_to_compare = 0;
uint8_t    contador_bloques_fw = 16;
//_Bool FlagEraseLogger = 0;

void tx_control(void){
 800de40:	b580      	push	{r7, lr}
 800de42:	b096      	sub	sp, #88	@ 0x58
 800de44:	af00      	add	r7, sp, #0

	//; Funciones de est secccin no se ejecutan hasta que la maquina de estados BLE est en transmit/recieve
	//ld			A,BluetoothState
	//cp			A,#3
	//jrne		end_tx_control_b ; directamente sal de tx_control
	if(BluetoothState != 3)
 800de46:	4bd3      	ldr	r3, [pc, #844]	@ (800e194 <tx_control+0x354>)
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	2b03      	cmp	r3, #3
 800de4c:	d001      	beq.n	800de52 <tx_control+0x12>
 800de4e:	f003 fa6d 	bl	801132c <tx_control+0x34ec>
		goto end_tx_control_b;

	//; / define el estado actual de la conexion correspondiente
	//tnz			delayComStat
	//jrne		end_tx_control
	if(delayComStat)
 800de52:	4bd1      	ldr	r3, [pc, #836]	@ (800e198 <tx_control+0x358>)
 800de54:	781b      	ldrb	r3, [r3, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d001      	beq.n	800de5e <tx_control+0x1e>
 800de5a:	f002 f97b 	bl	8010154 <tx_control+0x2314>
		goto end_tx_control;
statDef:
 800de5e:	46c0      	nop			@ (mov r8, r8)
	//tnz			statComFlag
	//jreq		statDef_clr
	if(statComFlag==0)
 800de60:	4bce      	ldr	r3, [pc, #824]	@ (800e19c <tx_control+0x35c>)
 800de62:	781b      	ldrb	r3, [r3, #0]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d029      	beq.n	800debc <tx_control+0x7c>
		goto statDef_clr;
	//;si el pin de estado est en 1 , pregunta por que comunicacion est activa
	if(flagsTxControl[f_select])//btjt		flagsTxControl,#f_select,statDef_WIFI
 800de68:	4bcd      	ldr	r3, [pc, #820]	@ (800e1a0 <tx_control+0x360>)
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d11d      	bne.n	800deac <tx_control+0x6c>
		goto statDef_WIFI;
statDef_BLE:
 800de70:	46c0      	nop			@ (mov r8, r8)
	flagsTxControl[f_statBLE] = 1;	//bset		flagsTxControl,#f_statBLE
 800de72:	4bcb      	ldr	r3, [pc, #812]	@ (800e1a0 <tx_control+0x360>)
 800de74:	2201      	movs	r2, #1
 800de76:	705a      	strb	r2, [r3, #1]
	//ldw		X,#300;
	timeoutTWF = 300;	//ldw		timeoutTWF,X;					/ manten carga time out de Token (5 min)
 800de78:	4bca      	ldr	r3, [pc, #808]	@ (800e1a4 <tx_control+0x364>)
 800de7a:	2296      	movs	r2, #150	@ 0x96
 800de7c:	0052      	lsls	r2, r2, #1
 800de7e:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i<8; i++)		//clr		flagsWIFI;/				limpia banderas para permitir logger mientras hay conexin BLE
 800de80:	234f      	movs	r3, #79	@ 0x4f
 800de82:	18fb      	adds	r3, r7, r3
 800de84:	2200      	movs	r2, #0
 800de86:	701a      	strb	r2, [r3, #0]
 800de88:	e00a      	b.n	800dea0 <tx_control+0x60>
		flagsWIFI[i] = 0;
 800de8a:	204f      	movs	r0, #79	@ 0x4f
 800de8c:	183b      	adds	r3, r7, r0
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	4ac5      	ldr	r2, [pc, #788]	@ (800e1a8 <tx_control+0x368>)
 800de92:	2100      	movs	r1, #0
 800de94:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<8; i++)		//clr		flagsWIFI;/				limpia banderas para permitir logger mientras hay conexin BLE
 800de96:	183b      	adds	r3, r7, r0
 800de98:	781a      	ldrb	r2, [r3, #0]
 800de9a:	183b      	adds	r3, r7, r0
 800de9c:	3201      	adds	r2, #1
 800de9e:	701a      	strb	r2, [r3, #0]
 800dea0:	234f      	movs	r3, #79	@ 0x4f
 800dea2:	18fb      	adds	r3, r7, r3
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	2b07      	cmp	r3, #7
 800dea8:	d9ef      	bls.n	800de8a <tx_control+0x4a>
	goto end_statDef;//jra			end_statDef
 800deaa:	e04d      	b.n	800df48 <tx_control+0x108>
		goto statDef_WIFI;
 800deac:	46c0      	nop			@ (mov r8, r8)
statDef_WIFI:
	flagsTxControl[f_statWIFI] = 1;	//bset		flagsTxControl,#f_statWIFI
 800deae:	4bbc      	ldr	r3, [pc, #752]	@ (800e1a0 <tx_control+0x360>)
 800deb0:	2201      	movs	r2, #1
 800deb2:	709a      	strb	r2, [r3, #2]
	statComWIFIFlag = 255;			// mov			statComWIFIFlag,#255
 800deb4:	4bbd      	ldr	r3, [pc, #756]	@ (800e1ac <tx_control+0x36c>)
 800deb6:	22ff      	movs	r2, #255	@ 0xff
 800deb8:	701a      	strb	r2, [r3, #0]
	goto end_statDef;				// jra			end_statDef
 800deba:	e045      	b.n	800df48 <tx_control+0x108>
		goto statDef_clr;
 800debc:	46c0      	nop			@ (mov r8, r8)
statDef_clr:
	//;pregunta por que comunicacion est inactiva
	//btjt		flagsTxControl,#f_select,statDef_clrWIFI
	if(flagsTxControl[f_select])
 800debe:	4bb8      	ldr	r3, [pc, #736]	@ (800e1a0 <tx_control+0x360>)
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d139      	bne.n	800df3a <tx_control+0xfa>
		goto statDef_clrWIFI;
statDef_clrBLE:
 800dec6:	46c0      	nop			@ (mov r8, r8)

	//btjf	flagsTxControl,#f_statBLE,noCancelTx ;// slo si viene de una desconexin cancela la transmisin que estuviera en progreso
	if(!flagsTxControl[f_statBLE])
 800dec8:	4bb5      	ldr	r3, [pc, #724]	@ (800e1a0 <tx_control+0x360>)
 800deca:	785b      	ldrb	r3, [r3, #1]
 800decc:	2201      	movs	r2, #1
 800dece:	4053      	eors	r3, r2
 800ded0:	b2db      	uxtb	r3, r3
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d129      	bne.n	800df2a <tx_control+0xea>
		goto noCancelTx;

	keyTx = 0;				//clr		keyTx  ;// en caso de desconexion cancela toda transmisin
 800ded6:	4bb6      	ldr	r3, [pc, #728]	@ (800e1b0 <tx_control+0x370>)
 800ded8:	2200      	movs	r2, #0
 800deda:	701a      	strb	r2, [r3, #0]
	// clr		flagsTX
	//clr		flagsRxFirm
	if(flagsRxFirm[0])
 800dedc:	4bb5      	ldr	r3, [pc, #724]	@ (800e1b4 <tx_control+0x374>)
 800dede:	781b      	ldrb	r3, [r3, #0]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d001      	beq.n	800dee8 <tx_control+0xa8>
		reinicio_valores_act_fw();
 800dee4:	f003 fd58 	bl	8011998 <reinicio_valores_act_fw>

	for(uint8_t i=0 ; i<8 ; i++){
 800dee8:	234e      	movs	r3, #78	@ 0x4e
 800deea:	18fb      	adds	r3, r7, r3
 800deec:	2200      	movs	r2, #0
 800deee:	701a      	strb	r2, [r3, #0]
 800def0:	e00f      	b.n	800df12 <tx_control+0xd2>
		flagsTX[i] = 0;
 800def2:	204e      	movs	r0, #78	@ 0x4e
 800def4:	183b      	adds	r3, r7, r0
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	4aaf      	ldr	r2, [pc, #700]	@ (800e1b8 <tx_control+0x378>)
 800defa:	2100      	movs	r1, #0
 800defc:	54d1      	strb	r1, [r2, r3]
		flagsRxFirm[i] = 0;
 800defe:	183b      	adds	r3, r7, r0
 800df00:	781b      	ldrb	r3, [r3, #0]
 800df02:	4aac      	ldr	r2, [pc, #688]	@ (800e1b4 <tx_control+0x374>)
 800df04:	2100      	movs	r1, #0
 800df06:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0 ; i<8 ; i++){
 800df08:	183b      	adds	r3, r7, r0
 800df0a:	781a      	ldrb	r2, [r3, #0]
 800df0c:	183b      	adds	r3, r7, r0
 800df0e:	3201      	adds	r2, #1
 800df10:	701a      	strb	r2, [r3, #0]
 800df12:	234e      	movs	r3, #78	@ 0x4e
 800df14:	18fb      	adds	r3, r7, r3
 800df16:	781b      	ldrb	r3, [r3, #0]
 800df18:	2b07      	cmp	r3, #7
 800df1a:	d9ea      	bls.n	800def2 <tx_control+0xb2>
	}


	flagsLogger[4] = 0;			//bres	flagsLogger,#4;				// permite loggeo de eventos
 800df1c:	4ba7      	ldr	r3, [pc, #668]	@ (800e1bc <tx_control+0x37c>)
 800df1e:	2200      	movs	r2, #0
 800df20:	711a      	strb	r2, [r3, #4]
	flagsLogger[5] = 0;			//bres	flagsLogger,#5;				// permite loggeo de datos
 800df22:	4ba6      	ldr	r3, [pc, #664]	@ (800e1bc <tx_control+0x37c>)
 800df24:	2200      	movs	r2, #0
 800df26:	715a      	strb	r2, [r3, #5]
 800df28:	e000      	b.n	800df2c <tx_control+0xec>
		goto noCancelTx;
 800df2a:	46c0      	nop			@ (mov r8, r8)
noCancelTx:

	flagsTxControl[f_statBLE] = 0;		//bres		flagsTxControl,#f_statBLE
 800df2c:	4b9c      	ldr	r3, [pc, #624]	@ (800e1a0 <tx_control+0x360>)
 800df2e:	2200      	movs	r2, #0
 800df30:	705a      	strb	r2, [r3, #1]
	DevLock = 0;						//clr			DevLock;			s se pierde conexin BLE el candado vuelve a estar activo
 800df32:	4ba3      	ldr	r3, [pc, #652]	@ (800e1c0 <tx_control+0x380>)
 800df34:	2200      	movs	r2, #0
 800df36:	701a      	strb	r2, [r3, #0]
	goto end_statDef;					//jra			end_statDef
 800df38:	e006      	b.n	800df48 <tx_control+0x108>
		goto statDef_clrWIFI;
 800df3a:	46c0      	nop			@ (mov r8, r8)
statDef_clrWIFI:
	flagsTxControl[f_statWIFI] = 0;		//bres		flagsTxControl,#f_statWIFI
 800df3c:	4b98      	ldr	r3, [pc, #608]	@ (800e1a0 <tx_control+0x360>)
 800df3e:	2200      	movs	r2, #0
 800df40:	709a      	strb	r2, [r3, #2]
	statComWIFIFlag = 0;				//clr			statComWIFIFlag
 800df42:	4b9a      	ldr	r3, [pc, #616]	@ (800e1ac <tx_control+0x36c>)
 800df44:	2200      	movs	r2, #0
 800df46:	701a      	strb	r2, [r3, #0]
//;===========================================================
//;										TOKEN BLE
//;===========================================================
tokenBLE:
	//;Token solo se manda cuando est seleccionada la comunicacin BLE
	if(!flagsTxControl[f_select])//btjf	flagsTxControl,#f_select,tokenBLE_01
 800df48:	4b95      	ldr	r3, [pc, #596]	@ (800e1a0 <tx_control+0x360>)
 800df4a:	781b      	ldrb	r3, [r3, #0]
 800df4c:	2201      	movs	r2, #1
 800df4e:	4053      	eors	r3, r2
 800df50:	b2db      	uxtb	r3, r3
 800df52:	2b00      	cmp	r3, #0
 800df54:	d061      	beq.n	800e01a <tx_control+0x1da>
		goto tokenBLE_01;
 800df56:	46c0      	nop			@ (mov r8, r8)
tokenBLE_01:

//	btjt	flagsRxFirm,#0,tokenBLE_02; Empez recepcin de Firmware ?
//	btjt	flagsLogger,#5,tokenBLE_02; Empez Tx logger datos
//	btjt	flagsLogger,#4,tokenBLE_02; Empez Tx logger eventos
	if(flagsRxFirm[0] || flagsLogger[4] || flagsLogger[5])
 800df58:	4b96      	ldr	r3, [pc, #600]	@ (800e1b4 <tx_control+0x374>)
 800df5a:	781b      	ldrb	r3, [r3, #0]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d117      	bne.n	800df90 <tx_control+0x150>
 800df60:	4b96      	ldr	r3, [pc, #600]	@ (800e1bc <tx_control+0x37c>)
 800df62:	791b      	ldrb	r3, [r3, #4]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d113      	bne.n	800df90 <tx_control+0x150>
 800df68:	4b94      	ldr	r3, [pc, #592]	@ (800e1bc <tx_control+0x37c>)
 800df6a:	795b      	ldrb	r3, [r3, #5]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d10f      	bne.n	800df90 <tx_control+0x150>
		goto tokenBLE_02;

	//tnz		codeTX
	if(codeTX == 0)//jreq	tx_tokenBLE;			/se recibi algun comando valido? No, checa s hay que mandar token
 800df70:	4b94      	ldr	r3, [pc, #592]	@ (800e1c4 <tx_control+0x384>)
 800df72:	781b      	ldrb	r3, [r3, #0]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d019      	beq.n	800dfac <tx_control+0x16c>
		goto tx_tokenBLE;
	//;Interpreta comando

	//ld		A,codeTX
	//cp		A,#$80;						/ se recibi respuesta WIFI ?
	if(codeTX == 0x80)		//jreq	finTokenBLE
 800df78:	4b92      	ldr	r3, [pc, #584]	@ (800e1c4 <tx_control+0x384>)
 800df7a:	781b      	ldrb	r3, [r3, #0]
 800df7c:	2b80      	cmp	r3, #128	@ 0x80
 800df7e:	d04e      	beq.n	800e01e <tx_control+0x1de>
		goto finTokenBLE;
	//cp		A,#$81;						/ se recibi respuesta BLE ?
	if(codeTX != 0x81)		//jrne	tokenBLE_03;			/ no, es otro comando, deja correr la ejecucin
 800df80:	4b90      	ldr	r3, [pc, #576]	@ (800e1c4 <tx_control+0x384>)
 800df82:	781b      	ldrb	r3, [r3, #0]
 800df84:	2b81      	cmp	r3, #129	@ 0x81
 800df86:	d108      	bne.n	800df9a <tx_control+0x15a>
		goto tokenBLE_03;
	codeTX = 0;				// clr		codeTX;						/ s, limpia cdigo de Tx
 800df88:	4b8e      	ldr	r3, [pc, #568]	@ (800e1c4 <tx_control+0x384>)
 800df8a:	2200      	movs	r2, #0
 800df8c:	701a      	strb	r2, [r3, #0]
 800df8e:	e000      	b.n	800df92 <tx_control+0x152>
		goto tokenBLE_02;
 800df90:	46c0      	nop			@ (mov r8, r8)
tokenBLE_02:
	flagsTX2[2] = 1;		//bset	flagsTX2,#2;			/ s se recibi repuesta, levanta bandera de token recibido
 800df92:	4b8d      	ldr	r3, [pc, #564]	@ (800e1c8 <tx_control+0x388>)
 800df94:	2201      	movs	r2, #1
 800df96:	709a      	strb	r2, [r3, #2]
 800df98:	e000      	b.n	800df9c <tx_control+0x15c>
		goto tokenBLE_03;
 800df9a:	46c0      	nop			@ (mov r8, r8)

tokenBLE_03:
	//; la recepccion de cualquier comando tomala como una respuesta de  modulo de counicacin
	timeTxTBLE = 20;			//mov		timeTxTBLE,#20;		/ vuelve a cargar tiempo para enviar Token (cada 30s)
 800df9c:	4b8b      	ldr	r3, [pc, #556]	@ (800e1cc <tx_control+0x38c>)
 800df9e:	2214      	movs	r2, #20
 800dfa0:	701a      	strb	r2, [r3, #0]
	//ldw		X,#300;
	timeoutTBLE = 300;			//ldw		timeoutTBLE,X;					/ carga time out de Token BLE (5 min)
 800dfa2:	4b8b      	ldr	r3, [pc, #556]	@ (800e1d0 <tx_control+0x390>)
 800dfa4:	2296      	movs	r2, #150	@ 0x96
 800dfa6:	0052      	lsls	r2, r2, #1
 800dfa8:	801a      	strh	r2, [r3, #0]
	goto finTokenBLE;			//jra		finTokenBLE
 800dfaa:	e03d      	b.n	800e028 <tx_control+0x1e8>
		goto tx_tokenBLE;
 800dfac:	46c0      	nop			@ (mov r8, r8)

tx_tokenBLE:
	//tnz		keyTx;									/ se est atendiendo alguna transmisin?
	if(keyTx)//jrne	finTokenBLE;						/ espera a que termin
 800dfae:	4b80      	ldr	r3, [pc, #512]	@ (800e1b0 <tx_control+0x370>)
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d135      	bne.n	800e022 <tx_control+0x1e2>
		goto finTokenBLE;
	//tnz		timeTxTBLE;						/ ya se cumpli tiempo para enviar Token Wifi ?
	if(timeTxTBLE)//jrne	finTokenBLE;					/ no, continua
 800dfb6:	4b85      	ldr	r3, [pc, #532]	@ (800e1cc <tx_control+0x38c>)
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d133      	bne.n	800e026 <tx_control+0x1e6>
		goto finTokenBLE;

	timeTxTBLE = 20;//mov		timeTxTBLE,#20;				/ vuelve a cargar tiempo para enviar Token (cada 30s)
 800dfbe:	4b83      	ldr	r3, [pc, #524]	@ (800e1cc <tx_control+0x38c>)
 800dfc0:	2214      	movs	r2, #20
 800dfc2:	701a      	strb	r2, [r3, #0]

	//ldw		X,#$40FA
	//ldw		bufferTxControl,X
	bufferTxControl[0] = 0x40;
 800dfc4:	4b83      	ldr	r3, [pc, #524]	@ (800e1d4 <tx_control+0x394>)
 800dfc6:	2240      	movs	r2, #64	@ 0x40
 800dfc8:	701a      	strb	r2, [r3, #0]
	bufferTxControl[1] = 0xFA;
 800dfca:	4b82      	ldr	r3, [pc, #520]	@ (800e1d4 <tx_control+0x394>)
 800dfcc:	22fa      	movs	r2, #250	@ 0xfa
 800dfce:	705a      	strb	r2, [r3, #1]

//	ldw		X,#directorioMQTT
//	ldw		Y,#(bufferTxControl+2)
//	mov		wreg,#17
//	call	copyVector
	wreg = 17;
 800dfd0:	4b81      	ldr	r3, [pc, #516]	@ (800e1d8 <tx_control+0x398>)
 800dfd2:	2211      	movs	r2, #17
 800dfd4:	701a      	strb	r2, [r3, #0]
	copyVector(&directorioMQTT[0],&bufferTxControl[2]);
 800dfd6:	4a81      	ldr	r2, [pc, #516]	@ (800e1dc <tx_control+0x39c>)
 800dfd8:	4b81      	ldr	r3, [pc, #516]	@ (800e1e0 <tx_control+0x3a0>)
 800dfda:	0011      	movs	r1, r2
 800dfdc:	0018      	movs	r0, r3
 800dfde:	f7f9 f943 	bl	8007268 <copyVector>

	flagsTX[2] = 0;				//bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800dfe2:	4b75      	ldr	r3, [pc, #468]	@ (800e1b8 <tx_control+0x378>)
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	709a      	strb	r2, [r3, #2]
	//ldw		pointTx,X
	//ldw		pointInitTx,X
	//incw	X
	//ldw		pointEndTx,X
	//mov		blockSizeTX,#2
	pointTx = &bufferTxControl[0];
 800dfe8:	4b7e      	ldr	r3, [pc, #504]	@ (800e1e4 <tx_control+0x3a4>)
 800dfea:	4a7a      	ldr	r2, [pc, #488]	@ (800e1d4 <tx_control+0x394>)
 800dfec:	601a      	str	r2, [r3, #0]
	pointInitTx = &bufferTxControl[0];
 800dfee:	4b7e      	ldr	r3, [pc, #504]	@ (800e1e8 <tx_control+0x3a8>)
 800dff0:	4a78      	ldr	r2, [pc, #480]	@ (800e1d4 <tx_control+0x394>)
 800dff2:	601a      	str	r2, [r3, #0]
	pointEndTx = &bufferTxControl[19];
 800dff4:	4b7d      	ldr	r3, [pc, #500]	@ (800e1ec <tx_control+0x3ac>)
 800dff6:	4a7e      	ldr	r2, [pc, #504]	@ (800e1f0 <tx_control+0x3b0>)
 800dff8:	601a      	str	r2, [r3, #0]
	blockSizeTX = 19;
 800dffa:	4b7e      	ldr	r3, [pc, #504]	@ (800e1f4 <tx_control+0x3b4>)
 800dffc:	2213      	movs	r2, #19
 800dffe:	701a      	strb	r2, [r3, #0]

	//clrw	X
	//ldw		chksum_HW,X
	//ldw		chksum_LW,X;					/ limpia registros de checksum
	chksum_32_HW_LW = 0;
 800e000:	4b7d      	ldr	r3, [pc, #500]	@ (800e1f8 <tx_control+0x3b8>)
 800e002:	2200      	movs	r2, #0
 800e004:	601a      	str	r2, [r3, #0]
	flagsTX[3] = 1;					// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800e006:	4b6c      	ldr	r3, [pc, #432]	@ (800e1b8 <tx_control+0x378>)
 800e008:	2201      	movs	r2, #1
 800e00a:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;					//mov		keyTx,#$55;						/ listo para mandar transmisin
 800e00c:	4b68      	ldr	r3, [pc, #416]	@ (800e1b0 <tx_control+0x370>)
 800e00e:	2255      	movs	r2, #85	@ 0x55
 800e010:	701a      	strb	r2, [r3, #0]
	codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 800e012:	4b6c      	ldr	r3, [pc, #432]	@ (800e1c4 <tx_control+0x384>)
 800e014:	2200      	movs	r2, #0
 800e016:	701a      	strb	r2, [r3, #0]

	goto finTokenBLE;//jra		finTokenBLE
 800e018:	e006      	b.n	800e028 <tx_control+0x1e8>
	goto finTokenBLE;//jra		finTokenBLE
 800e01a:	46c0      	nop			@ (mov r8, r8)
 800e01c:	e004      	b.n	800e028 <tx_control+0x1e8>
		goto finTokenBLE;
 800e01e:	46c0      	nop			@ (mov r8, r8)
 800e020:	e002      	b.n	800e028 <tx_control+0x1e8>
		goto finTokenBLE;
 800e022:	46c0      	nop			@ (mov r8, r8)
 800e024:	e000      	b.n	800e028 <tx_control+0x1e8>
		goto finTokenBLE;
 800e026:	46c0      	nop			@ (mov r8, r8)
//;										TOKEN WiFi
//;===========================================================
tokenWiFi:

	//;Token solo se manda cuando est seleccionada la comunicacin WIFI
	if(flagsTxControl[f_select])	//btjt	flagsTxControl,#f_select,tokenWiFi_01
 800e028:	4b5d      	ldr	r3, [pc, #372]	@ (800e1a0 <tx_control+0x360>)
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d100      	bne.n	800e032 <tx_control+0x1f2>
 800e030:	e131      	b.n	800e296 <tx_control+0x456>
		goto tokenWiFi_01;
 800e032:	46c0      	nop			@ (mov r8, r8)
	goto finTokenWiFi;				//jra		finTokenWiFi
tokenWiFi_01:

	//btjt	flagsWIFI,#f_timeLoggerCmd,tokenWiFi_02; si se est transmitiendo logger Wifi no mandes nombre de difusion
	//btjt	flagsWIFI,#f_eventLoggerCmd,tokenWiFi_02; si se est transmitiendo logger Wifi no mandes nombre de difusion
	if(flagsWIFI[f_timeLoggerCmd] || flagsWIFI[f_eventLoggerCmd])
 800e034:	4b5c      	ldr	r3, [pc, #368]	@ (800e1a8 <tx_control+0x368>)
 800e036:	78db      	ldrb	r3, [r3, #3]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d130      	bne.n	800e09e <tx_control+0x25e>
 800e03c:	4b5a      	ldr	r3, [pc, #360]	@ (800e1a8 <tx_control+0x368>)
 800e03e:	791b      	ldrb	r3, [r3, #4]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d12c      	bne.n	800e09e <tx_control+0x25e>
		goto tokenWiFi_02;

	//ldw		X,cntSetName
	//tnzw	X
	if(cntSetName)//jrne	tokenWiFi_02
 800e044:	4b6d      	ldr	r3, [pc, #436]	@ (800e1fc <tx_control+0x3bc>)
 800e046:	881b      	ldrh	r3, [r3, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d12a      	bne.n	800e0a2 <tx_control+0x262>
		goto tokenWiFi_02;

	//ldw			X,#600
	cntSetName = 600;	//ldw			cntSetName,X
 800e04c:	4b6b      	ldr	r3, [pc, #428]	@ (800e1fc <tx_control+0x3bc>)
 800e04e:	2296      	movs	r2, #150	@ 0x96
 800e050:	0092      	lsls	r2, r2, #2
 800e052:	801a      	strh	r2, [r3, #0]

	//;Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
	//;copia los datos al buffer de tx
	//ldw		X,#difName
	//ldw		Y,#bufferTxControl
	wreg = 50;//mov		wreg,#50
 800e054:	4b60      	ldr	r3, [pc, #384]	@ (800e1d8 <tx_control+0x398>)
 800e056:	2232      	movs	r2, #50	@ 0x32
 800e058:	701a      	strb	r2, [r3, #0]
	copyVector(&difName[0],&bufferTxControl[0]);//call	copyVector
 800e05a:	4a5e      	ldr	r2, [pc, #376]	@ (800e1d4 <tx_control+0x394>)
 800e05c:	4b68      	ldr	r3, [pc, #416]	@ (800e200 <tx_control+0x3c0>)
 800e05e:	0011      	movs	r1, r2
 800e060:	0018      	movs	r0, r3
 800e062:	f7f9 f901 	bl	8007268 <copyVector>
//	ldw		pointTx,X
//	ldw		pointInitTx,X
//	ldw		X,#(bufferTxControl+50)
//	ldw		pointEndTx,X
//	mov		blockSizeTX,#50
	pointTx = &bufferTxControl[0];
 800e066:	4b5f      	ldr	r3, [pc, #380]	@ (800e1e4 <tx_control+0x3a4>)
 800e068:	4a5a      	ldr	r2, [pc, #360]	@ (800e1d4 <tx_control+0x394>)
 800e06a:	601a      	str	r2, [r3, #0]
	pointInitTx = &bufferTxControl[0];
 800e06c:	4b5e      	ldr	r3, [pc, #376]	@ (800e1e8 <tx_control+0x3a8>)
 800e06e:	4a59      	ldr	r2, [pc, #356]	@ (800e1d4 <tx_control+0x394>)
 800e070:	601a      	str	r2, [r3, #0]
	pointEndTx = &bufferTxControl[50];
 800e072:	4b5e      	ldr	r3, [pc, #376]	@ (800e1ec <tx_control+0x3ac>)
 800e074:	4a63      	ldr	r2, [pc, #396]	@ (800e204 <tx_control+0x3c4>)
 800e076:	601a      	str	r2, [r3, #0]
	blockSizeTX = 50;
 800e078:	4b5e      	ldr	r3, [pc, #376]	@ (800e1f4 <tx_control+0x3b4>)
 800e07a:	2232      	movs	r2, #50	@ 0x32
 800e07c:	701a      	strb	r2, [r3, #0]

	flagsTX[2] = 0;		//bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800e07e:	4b4e      	ldr	r3, [pc, #312]	@ (800e1b8 <tx_control+0x378>)
 800e080:	2200      	movs	r2, #0
 800e082:	709a      	strb	r2, [r3, #2]

	//clrw	X
	//ldw		chksum_HW,X
	chksum_32_HW_LW = 0;		//ldw		chksum_LW,X;					/ limpia registros de checksum
 800e084:	4b5c      	ldr	r3, [pc, #368]	@ (800e1f8 <tx_control+0x3b8>)
 800e086:	2200      	movs	r2, #0
 800e088:	601a      	str	r2, [r3, #0]
	flagsTX[3] = 1;				//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800e08a:	4b4b      	ldr	r3, [pc, #300]	@ (800e1b8 <tx_control+0x378>)
 800e08c:	2201      	movs	r2, #1
 800e08e:	70da      	strb	r2, [r3, #3]
	keyTx = 0x55;				//mov		keyTx,#$55;						/ listo para mandar transmisin
 800e090:	4b47      	ldr	r3, [pc, #284]	@ (800e1b0 <tx_control+0x370>)
 800e092:	2255      	movs	r2, #85	@ 0x55
 800e094:	701a      	strb	r2, [r3, #0]
	codeTX= 0;					//clr		codeTX;								/ limpia cdigo de Tx
 800e096:	4b4b      	ldr	r3, [pc, #300]	@ (800e1c4 <tx_control+0x384>)
 800e098:	2200      	movs	r2, #0
 800e09a:	701a      	strb	r2, [r3, #0]

	goto finTokenWiFi;//jra		finTokenWiFi
 800e09c:	e100      	b.n	800e2a0 <tx_control+0x460>
		goto tokenWiFi_02;
 800e09e:	46c0      	nop			@ (mov r8, r8)
 800e0a0:	e000      	b.n	800e0a4 <tx_control+0x264>
		goto tokenWiFi_02;
 800e0a2:	46c0      	nop			@ (mov r8, r8)
		}
		if(flagsWIFI[f_eventLoggerCmd]){//btjt	flagsWIFI,#f_eventLoggerCmd,rx_tokenWiFi_02 / si se est transmitiendo logger Wifi no mandes token y consideralo como OK
			goto rx_tokenWiFi_02;
		}*/
		// CGM 06/01/2024
		if(flagsRxFirm[0] | flagsLogger[5] | flagsLogger[4] | flagsWIFI[f_timeLoggerCmd] | flagsWIFI[f_eventLoggerCmd]){//btjt	flagsRxFirm,#0,rx_tokenWiFi_02 / Empez recepcin de Firmware ?
 800e0a4:	4b43      	ldr	r3, [pc, #268]	@ (800e1b4 <tx_control+0x374>)
 800e0a6:	781a      	ldrb	r2, [r3, #0]
 800e0a8:	4b44      	ldr	r3, [pc, #272]	@ (800e1bc <tx_control+0x37c>)
 800e0aa:	795b      	ldrb	r3, [r3, #5]
 800e0ac:	4313      	orrs	r3, r2
 800e0ae:	b2da      	uxtb	r2, r3
 800e0b0:	4b42      	ldr	r3, [pc, #264]	@ (800e1bc <tx_control+0x37c>)
 800e0b2:	791b      	ldrb	r3, [r3, #4]
 800e0b4:	4313      	orrs	r3, r2
 800e0b6:	b2da      	uxtb	r2, r3
 800e0b8:	4b3b      	ldr	r3, [pc, #236]	@ (800e1a8 <tx_control+0x368>)
 800e0ba:	78db      	ldrb	r3, [r3, #3]
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	b2da      	uxtb	r2, r3
 800e0c0:	4b39      	ldr	r3, [pc, #228]	@ (800e1a8 <tx_control+0x368>)
 800e0c2:	791b      	ldrb	r3, [r3, #4]
 800e0c4:	4313      	orrs	r3, r2
 800e0c6:	b2db      	uxtb	r3, r3
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d000      	beq.n	800e0ce <tx_control+0x28e>
 800e0cc:	e0db      	b.n	800e286 <tx_control+0x446>
			goto rx_tokenWiFi_02;
		}

		if (codeTX){
 800e0ce:	4b3d      	ldr	r3, [pc, #244]	@ (800e1c4 <tx_control+0x384>)
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d000      	beq.n	800e0d8 <tx_control+0x298>
 800e0d6:	e0cc      	b.n	800e272 <tx_control+0x432>
			goto	rx_tokenWiFi_02b;			//jrne	rx_tokenWiFi_02b;			/ si llego algn comando no mandes token y consideralo como OK
		}

tx_tokenWiFi:
 800e0d8:	46c0      	nop			@ (mov r8, r8)
		if(keyTx != 0){//tnz keyTx;	/ se est atendiendo alguna transmisin?
 800e0da:	4b35      	ldr	r3, [pc, #212]	@ (800e1b0 <tx_control+0x370>)
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d000      	beq.n	800e0e4 <tx_control+0x2a4>
 800e0e2:	e0da      	b.n	800e29a <tx_control+0x45a>
			goto finTokenWiFi; /// jrne	finTokenWiFi; / espera a que termin
		}
		if(timeTxTWF != 0){//tnz timeTxTWF; / ya se cumpli tiempo para enviar Token Wifi ?
 800e0e4:	4b48      	ldr	r3, [pc, #288]	@ (800e208 <tx_control+0x3c8>)
 800e0e6:	781b      	ldrb	r3, [r3, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d000      	beq.n	800e0ee <tx_control+0x2ae>
 800e0ec:	e0a6      	b.n	800e23c <tx_control+0x3fc>
			goto rx_tokenWiFi; //jrne rx_tokenWiFi; / no, continua
		}

		timeTxTWF = 30; //mov timeTxTWF,#30;  / vuelve a cargar tiempo para enviar Token (cada 30s)
 800e0ee:	4b46      	ldr	r3, [pc, #280]	@ (800e208 <tx_control+0x3c8>)
 800e0f0:	221e      	movs	r2, #30
 800e0f2:	701a      	strb	r2, [r3, #0]

		bufferTxControl[0] = 0x40;		//ldw X,#$40F8
 800e0f4:	4b37      	ldr	r3, [pc, #220]	@ (800e1d4 <tx_control+0x394>)
 800e0f6:	2240      	movs	r2, #64	@ 0x40
 800e0f8:	701a      	strb	r2, [r3, #0]
		bufferTxControl[1] = 0xF8;		//ldw bufferTxControl,X
 800e0fa:	4b36      	ldr	r3, [pc, #216]	@ (800e1d4 <tx_control+0x394>)
 800e0fc:	22f8      	movs	r2, #248	@ 0xf8
 800e0fe:	705a      	strb	r2, [r3, #1]
//		bufferTxControl[6] = eeLong1;	//ldw X,eeLong1
//		bufferTxControl[7] = eeLong2;	//ldw bufferTxControl+6,X
//		bufferTxControl[8] = eeLong3;	//ldw X,eeLong3
//		bufferTxControl[9] = eeLong4;	//ldw bufferTxControl+8,X

		bufferTxControl[2] = reeLat1;	//ldw X,eeLat1
 800e100:	4b42      	ldr	r3, [pc, #264]	@ (800e20c <tx_control+0x3cc>)
 800e102:	781a      	ldrb	r2, [r3, #0]
 800e104:	4b33      	ldr	r3, [pc, #204]	@ (800e1d4 <tx_control+0x394>)
 800e106:	709a      	strb	r2, [r3, #2]
		bufferTxControl[3] = reeLat2;	//ldw bufferTxControl+2,X
 800e108:	4b41      	ldr	r3, [pc, #260]	@ (800e210 <tx_control+0x3d0>)
 800e10a:	781a      	ldrb	r2, [r3, #0]
 800e10c:	4b31      	ldr	r3, [pc, #196]	@ (800e1d4 <tx_control+0x394>)
 800e10e:	70da      	strb	r2, [r3, #3]
		bufferTxControl[4] = reeLat3;	//ldw X,eeLat3
 800e110:	4b40      	ldr	r3, [pc, #256]	@ (800e214 <tx_control+0x3d4>)
 800e112:	781a      	ldrb	r2, [r3, #0]
 800e114:	4b2f      	ldr	r3, [pc, #188]	@ (800e1d4 <tx_control+0x394>)
 800e116:	711a      	strb	r2, [r3, #4]
		bufferTxControl[5] = reeLat4;	//ldw bufferTxControl+4,X
 800e118:	4b3f      	ldr	r3, [pc, #252]	@ (800e218 <tx_control+0x3d8>)
 800e11a:	781a      	ldrb	r2, [r3, #0]
 800e11c:	4b2d      	ldr	r3, [pc, #180]	@ (800e1d4 <tx_control+0x394>)
 800e11e:	715a      	strb	r2, [r3, #5]
		bufferTxControl[6] = reeLong1;	//ldw X,eeLong1
 800e120:	4b3e      	ldr	r3, [pc, #248]	@ (800e21c <tx_control+0x3dc>)
 800e122:	781a      	ldrb	r2, [r3, #0]
 800e124:	4b2b      	ldr	r3, [pc, #172]	@ (800e1d4 <tx_control+0x394>)
 800e126:	719a      	strb	r2, [r3, #6]
		bufferTxControl[7] = reeLong2;	//ldw bufferTxControl+6,X
 800e128:	4b3d      	ldr	r3, [pc, #244]	@ (800e220 <tx_control+0x3e0>)
 800e12a:	781a      	ldrb	r2, [r3, #0]
 800e12c:	4b29      	ldr	r3, [pc, #164]	@ (800e1d4 <tx_control+0x394>)
 800e12e:	71da      	strb	r2, [r3, #7]
		bufferTxControl[8] = reeLong3;	//ldw X,eeLong3
 800e130:	4b3c      	ldr	r3, [pc, #240]	@ (800e224 <tx_control+0x3e4>)
 800e132:	781a      	ldrb	r2, [r3, #0]
 800e134:	4b27      	ldr	r3, [pc, #156]	@ (800e1d4 <tx_control+0x394>)
 800e136:	721a      	strb	r2, [r3, #8]
		bufferTxControl[9] = reeLong4;	//ldw bufferTxControl+8,X
 800e138:	4b3b      	ldr	r3, [pc, #236]	@ (800e228 <tx_control+0x3e8>)
 800e13a:	781a      	ldrb	r2, [r3, #0]
 800e13c:	4b25      	ldr	r3, [pc, #148]	@ (800e1d4 <tx_control+0x394>)
 800e13e:	725a      	strb	r2, [r3, #9]
		bufferTxControl[10] = versionFirm1;
 800e140:	4b3a      	ldr	r3, [pc, #232]	@ (800e22c <tx_control+0x3ec>)
 800e142:	781a      	ldrb	r2, [r3, #0]
 800e144:	4b23      	ldr	r3, [pc, #140]	@ (800e1d4 <tx_control+0x394>)
 800e146:	729a      	strb	r2, [r3, #10]
		bufferTxControl[11] = versionFirm2;
 800e148:	4b39      	ldr	r3, [pc, #228]	@ (800e230 <tx_control+0x3f0>)
 800e14a:	781a      	ldrb	r2, [r3, #0]
 800e14c:	4b21      	ldr	r3, [pc, #132]	@ (800e1d4 <tx_control+0x394>)
 800e14e:	72da      	strb	r2, [r3, #11]
		bufferTxControl[12] = fm_hardware;
 800e150:	4b38      	ldr	r3, [pc, #224]	@ (800e234 <tx_control+0x3f4>)
 800e152:	781a      	ldrb	r2, [r3, #0]
 800e154:	4b1f      	ldr	r3, [pc, #124]	@ (800e1d4 <tx_control+0x394>)
 800e156:	731a      	strb	r2, [r3, #12]

		flagsTX[2] = 0; //bres flagsTX,#2;	/ Indica que no hay que transmitir Header
 800e158:	4b17      	ldr	r3, [pc, #92]	@ (800e1b8 <tx_control+0x378>)
 800e15a:	2200      	movs	r2, #0
 800e15c:	709a      	strb	r2, [r3, #2]

		point_X = &bufferTxControl[0];  // ldw	X,#bufferTxControl
 800e15e:	4b1d      	ldr	r3, [pc, #116]	@ (800e1d4 <tx_control+0x394>)
 800e160:	657b      	str	r3, [r7, #84]	@ 0x54
		pointTx = point_X;				// ldw		pointTx,X
 800e162:	4b20      	ldr	r3, [pc, #128]	@ (800e1e4 <tx_control+0x3a4>)
 800e164:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e166:	601a      	str	r2, [r3, #0]
		pointInitTx = point_X;			// ldw		pointInitTx,X
 800e168:	4b1f      	ldr	r3, [pc, #124]	@ (800e1e8 <tx_control+0x3a8>)
 800e16a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e16c:	601a      	str	r2, [r3, #0]

		//pointEndTx = &bufferTxControl[10];		// ldw		X,#(bufferTxControl+10)
    										// ldw		pointEndTx,X
		pointEndTx = &bufferTxControl[13];
 800e16e:	4b1f      	ldr	r3, [pc, #124]	@ (800e1ec <tx_control+0x3ac>)
 800e170:	4a31      	ldr	r2, [pc, #196]	@ (800e238 <tx_control+0x3f8>)
 800e172:	601a      	str	r2, [r3, #0]
		//blockSizeTX = 10;						// mov		blockSizeTX,#10
		blockSizeTX = 13;
 800e174:	4b1f      	ldr	r3, [pc, #124]	@ (800e1f4 <tx_control+0x3b4>)
 800e176:	220d      	movs	r2, #13
 800e178:	701a      	strb	r2, [r3, #0]
		//clrw	X
		//ldw	chksum_HW,X
		chksum_32_HW_LW = 0;		// ldw	chksum_LW,X;					/ limpia registros de checksum
 800e17a:	4b1f      	ldr	r3, [pc, #124]	@ (800e1f8 <tx_control+0x3b8>)
 800e17c:	2200      	movs	r2, #0
 800e17e:	601a      	str	r2, [r3, #0]
		flagsTX [3] = 1;			//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 800e180:	4b0d      	ldr	r3, [pc, #52]	@ (800e1b8 <tx_control+0x378>)
 800e182:	2201      	movs	r2, #1
 800e184:	70da      	strb	r2, [r3, #3]
		keyTx = 0X55;				//mov	keyTx,#$55;						/ listo para mandar transmisin
 800e186:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b0 <tx_control+0x370>)
 800e188:	2255      	movs	r2, #85	@ 0x55
 800e18a:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					//clr		codeTX;								/ limpia cdigo de Tx
 800e18c:	4b0d      	ldr	r3, [pc, #52]	@ (800e1c4 <tx_control+0x384>)
 800e18e:	2200      	movs	r2, #0
 800e190:	701a      	strb	r2, [r3, #0]

		goto finTokenWiFi;			//		jra		finTokenWiFi
 800e192:	e085      	b.n	800e2a0 <tx_control+0x460>
 800e194:	2000004c 	.word	0x2000004c
 800e198:	200021cc 	.word	0x200021cc
 800e19c:	200021ce 	.word	0x200021ce
 800e1a0:	200021c4 	.word	0x200021c4
 800e1a4:	20002008 	.word	0x20002008
 800e1a8:	2000200c 	.word	0x2000200c
 800e1ac:	200021cf 	.word	0x200021cf
 800e1b0:	20001ed5 	.word	0x20001ed5
 800e1b4:	20001f98 	.word	0x20001f98
 800e1b8:	20001ed8 	.word	0x20001ed8
 800e1bc:	20001ec0 	.word	0x20001ec0
 800e1c0:	200021cd 	.word	0x200021cd
 800e1c4:	20001ee0 	.word	0x20001ee0
 800e1c8:	20002000 	.word	0x20002000
 800e1cc:	200021d2 	.word	0x200021d2
 800e1d0:	200021d4 	.word	0x200021d4
 800e1d4:	20002060 	.word	0x20002060
 800e1d8:	20000b70 	.word	0x20000b70
 800e1dc:	20002062 	.word	0x20002062
 800e1e0:	20000264 	.word	0x20000264
 800e1e4:	20001ed0 	.word	0x20001ed0
 800e1e8:	20001ec8 	.word	0x20001ec8
 800e1ec:	20001ecc 	.word	0x20001ecc
 800e1f0:	20002073 	.word	0x20002073
 800e1f4:	20001eec 	.word	0x20001eec
 800e1f8:	20001ef0 	.word	0x20001ef0
 800e1fc:	200021d0 	.word	0x200021d0
 800e200:	20000230 	.word	0x20000230
 800e204:	20002092 	.word	0x20002092
 800e208:	20001ff6 	.word	0x20001ff6
 800e20c:	200001bb 	.word	0x200001bb
 800e210:	200001bc 	.word	0x200001bc
 800e214:	200001bd 	.word	0x200001bd
 800e218:	200001be 	.word	0x200001be
 800e21c:	200001bf 	.word	0x200001bf
 800e220:	200001c0 	.word	0x200001c0
 800e224:	200001c1 	.word	0x200001c1
 800e228:	200001c2 	.word	0x200001c2
 800e22c:	0801eff0 	.word	0x0801eff0
 800e230:	0801eff1 	.word	0x0801eff1
 800e234:	0801eff2 	.word	0x0801eff2
 800e238:	2000206d 	.word	0x2000206d
			goto rx_tokenWiFi; //jrne rx_tokenWiFi; / no, continua
 800e23c:	46c0      	nop			@ (mov r8, r8)

rx_tokenWiFi:
		//ld A,codeTX
		if(codeTX == 0x80){ // cp	A,#$80;	/ se recibi respuesta del modulo WiFi ?
 800e23e:	4bea      	ldr	r3, [pc, #936]	@ (800e5e8 <tx_control+0x7a8>)
 800e240:	781b      	ldrb	r3, [r3, #0]
 800e242:	2b80      	cmp	r3, #128	@ 0x80
 800e244:	d00e      	beq.n	800e264 <tx_control+0x424>
			goto rx_tokenWiFi_01;//jreq rx_tokenWiFi_01; / s
		}
		//ldw	X,timeoutTWF;	/ No,checa time out
		if(timeoutTWF != 1){//cpw X,#1  // ya se ciumpli time out ?
 800e246:	4be9      	ldr	r3, [pc, #932]	@ (800e5ec <tx_control+0x7ac>)
 800e248:	881b      	ldrh	r3, [r3, #0]
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	d127      	bne.n	800e29e <tx_control+0x45e>
			goto finTokenWiFi;//jrne  inTokenWiFi;   / No, contina
		}
		flagsTX2[1] = 0;//bres flagsTX2,#1; / s, cancela bandera de token recibido
 800e24e:	4be8      	ldr	r3, [pc, #928]	@ (800e5f0 <tx_control+0x7b0>)
 800e250:	2200      	movs	r2, #0
 800e252:	705a      	strb	r2, [r3, #1]
		timeRstBLE = 5; //mov timeRstBLE,#5; / carga 5 segundos de apagado para BLE (reinicia el modulo wifi)
 800e254:	4be7      	ldr	r3, [pc, #924]	@ (800e5f4 <tx_control+0x7b4>)
 800e256:	2205      	movs	r2, #5
 800e258:	701a      	strb	r2, [r3, #0]
		//ldw	X,#300;
		timeoutTWF = 300;//ldw timeoutTWF,X;/ carga time out de Token (5 min)
 800e25a:	4be4      	ldr	r3, [pc, #912]	@ (800e5ec <tx_control+0x7ac>)
 800e25c:	2296      	movs	r2, #150	@ 0x96
 800e25e:	0052      	lsls	r2, r2, #1
 800e260:	801a      	strh	r2, [r3, #0]
		goto finTokenWiFi;//jra finTokenWiFi
 800e262:	e01d      	b.n	800e2a0 <tx_control+0x460>
			goto rx_tokenWiFi_01;//jreq rx_tokenWiFi_01; / s
 800e264:	46c0      	nop			@ (mov r8, r8)
 800e266:	e000      	b.n	800e26a <tx_control+0x42a>

rx_tokenWiFi_02b:

		//	ld	A,codeTX
		if(codeTX == 0x80){//	cp	A,#$80;			/ se recibi respuesta del modulo WiFi ?
			goto rx_tokenWiFi_01;//	jreq rx_tokenWiFi_01;  / S
 800e268:	46c0      	nop			@ (mov r8, r8)
		codeTX = 0;//clr codeTX / / limpia cdigo de Tx
 800e26a:	4bdf      	ldr	r3, [pc, #892]	@ (800e5e8 <tx_control+0x7a8>)
 800e26c:	2200      	movs	r2, #0
 800e26e:	701a      	strb	r2, [r3, #0]
 800e270:	e000      	b.n	800e274 <tx_control+0x434>
			goto	rx_tokenWiFi_02b;			//jrne	rx_tokenWiFi_02b;			/ si llego algn comando no mandes token y consideralo como OK
 800e272:	46c0      	nop			@ (mov r8, r8)
		if(codeTX == 0x80){//	cp	A,#$80;			/ se recibi respuesta del modulo WiFi ?
 800e274:	4bdc      	ldr	r3, [pc, #880]	@ (800e5e8 <tx_control+0x7a8>)
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	2b80      	cmp	r3, #128	@ 0x80
 800e27a:	d0f5      	beq.n	800e268 <tx_control+0x428>
		}
		timeoutTWF = 300;
 800e27c:	4bdb      	ldr	r3, [pc, #876]	@ (800e5ec <tx_control+0x7ac>)
 800e27e:	2296      	movs	r2, #150	@ 0x96
 800e280:	0052      	lsls	r2, r2, #1
 800e282:	801a      	strh	r2, [r3, #0]
 800e284:	e000      	b.n	800e288 <tx_control+0x448>
			goto rx_tokenWiFi_02;
 800e286:	46c0      	nop			@ (mov r8, r8)

rx_tokenWiFi_02:

		timeTxTWF = 30;			// mov		timeTxTWF,#30;				/ vuelve a cargar tiempo para enviar Token (cada 30s) (carga de nuevo delay para evitar que el token se enve al instante despues de ciertas transmisiones)
 800e288:	4bdb      	ldr	r3, [pc, #876]	@ (800e5f8 <tx_control+0x7b8>)
 800e28a:	221e      	movs	r2, #30
 800e28c:	701a      	strb	r2, [r3, #0]

		flagsTX2[1]=1; //bset	flagsTX2,#1; // s se recibi repuesta, levanta bandera de token recibido
 800e28e:	4bd8      	ldr	r3, [pc, #864]	@ (800e5f0 <tx_control+0x7b0>)
 800e290:	2201      	movs	r2, #1
 800e292:	705a      	strb	r2, [r3, #1]
		//ldw	X,#300;
		//timeoutTWF = 300;		//ldw	timeoutTWF,X;	/ carga time out de Token (5 min)
		goto finTokenWiFi;		//jra	finTokenWiFi;
 800e294:	e004      	b.n	800e2a0 <tx_control+0x460>
	goto finTokenWiFi;				//jra		finTokenWiFi
 800e296:	46c0      	nop			@ (mov r8, r8)
 800e298:	e002      	b.n	800e2a0 <tx_control+0x460>
			goto finTokenWiFi; /// jrne	finTokenWiFi; / espera a que termin
 800e29a:	46c0      	nop			@ (mov r8, r8)
 800e29c:	e000      	b.n	800e2a0 <tx_control+0x460>
			goto finTokenWiFi;//jrne  inTokenWiFi;   / No, contina
 800e29e:	46c0      	nop			@ (mov r8, r8)

finTokenWiFi:
		if(flagsTX2[1]){//	btjt flagsTX2,#1,tokenWiFi_OK; / si ya se recibi Token Wifi permite Rx/Tx de comandos
 800e2a0:	4bd3      	ldr	r3, [pc, #844]	@ (800e5f0 <tx_control+0x7b0>)
 800e2a2:	785b      	ldrb	r3, [r3, #1]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d101      	bne.n	800e2ac <tx_control+0x46c>
 800e2a8:	f001 ff56 	bl	8010158 <tx_control+0x2318>
			goto tokenWiFi_OK;
 800e2ac:	46c0      	nop			@ (mov r8, r8)

tokenWiFi_OK:


//;===========================================================
		if(!flagsWIFI[f_timeLoggerCmd]){//	btjf flagsWIFI,#f_timeLoggerCmd,tx_control_00; si se est transmitiendo logger Wifi no revisa comando BLE
 800e2ae:	4bd3      	ldr	r3, [pc, #844]	@ (800e5fc <tx_control+0x7bc>)
 800e2b0:	78db      	ldrb	r3, [r3, #3]
 800e2b2:	2201      	movs	r2, #1
 800e2b4:	4053      	eors	r3, r2
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d101      	bne.n	800e2c0 <tx_control+0x480>
 800e2bc:	f000 fd61 	bl	800ed82 <tx_control+0xf42>
			goto tx_control_00;
 800e2c0:	46c0      	nop			@ (mov r8, r8)
		}
		goto jmp_tx_wifi;//  jp jmp_tx_wifi;
tx_control_00:
		if(!flagsWIFI[f_eventLoggerCmd]){//btjf flagsWIFI,#f_eventLoggerCmd,tx_control_00b /  si se est transmitiendo logger Wifi no revisa comando BLE
 800e2c2:	4bce      	ldr	r3, [pc, #824]	@ (800e5fc <tx_control+0x7bc>)
 800e2c4:	791b      	ldrb	r3, [r3, #4]
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	4053      	eors	r3, r2
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d101      	bne.n	800e2d4 <tx_control+0x494>
 800e2d0:	f000 fd59 	bl	800ed86 <tx_control+0xf46>
			goto tx_control_00b;
 800e2d4:	46c0      	nop			@ (mov r8, r8)
		//		goto noLoadResetBLE;		//	jrne noLoadResetBLE;	/ no, contina
		//}

noLoadResetBLE:

		if(!flagsRxFirm[0]){//	btjf	flagsRxFirm,#0,ask_tx_control_01; Empez recepcin de Firmware ?
 800e2d6:	4bca      	ldr	r3, [pc, #808]	@ (800e600 <tx_control+0x7c0>)
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	2201      	movs	r2, #1
 800e2dc:	4053      	eors	r3, r2
 800e2de:	b2db      	uxtb	r3, r3
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d13c      	bne.n	800e35e <tx_control+0x51e>
			goto ask_tx_control_01;
		}
		timeOutRst = 241;//	mov timeOutRst,#241; / carga time out de resetcon 60 segundos
 800e2e4:	4bc7      	ldr	r3, [pc, #796]	@ (800e604 <tx_control+0x7c4>)
 800e2e6:	22f1      	movs	r2, #241	@ 0xf1
 800e2e8:	701a      	strb	r2, [r3, #0]

		//ldw		X,#300;
		timeoutTWF = 300;//ldw		timeoutTWF,X;	/ carga time out de Token (5 min)
 800e2ea:	4bc0      	ldr	r3, [pc, #768]	@ (800e5ec <tx_control+0x7ac>)
 800e2ec:	2296      	movs	r2, #150	@ 0x96
 800e2ee:	0052      	lsls	r2, r2, #1
 800e2f0:	801a      	strh	r2, [r3, #0]
		timeoutTBLE = 300;
 800e2f2:	4bc5      	ldr	r3, [pc, #788]	@ (800e608 <tx_control+0x7c8>)
 800e2f4:	2296      	movs	r2, #150	@ 0x96
 800e2f6:	0052      	lsls	r2, r2, #1
 800e2f8:	801a      	strh	r2, [r3, #0]
		if(timeOutRx != 0){//tnz timeOutRx
 800e2fa:	4bc4      	ldr	r3, [pc, #784]	@ (800e60c <tx_control+0x7cc>)
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d11a      	bne.n	800e338 <tx_control+0x4f8>
			goto noTimeOutRx;//jrne	noTimeOutRx;	/ se cumpli el time out de recepcin ?
		}
		for(uint8_t i=0; i<8; i++){//clr flagsRxFirm;	/ borra banderas de Rx de firmware para cancelar proceso
 800e302:	234d      	movs	r3, #77	@ 0x4d
 800e304:	18fb      	adds	r3, r7, r3
 800e306:	2200      	movs	r2, #0
 800e308:	701a      	strb	r2, [r3, #0]
 800e30a:	e00a      	b.n	800e322 <tx_control+0x4e2>
			flagsRxFirm [i]= 0;
 800e30c:	204d      	movs	r0, #77	@ 0x4d
 800e30e:	183b      	adds	r3, r7, r0
 800e310:	781b      	ldrb	r3, [r3, #0]
 800e312:	4abb      	ldr	r2, [pc, #748]	@ (800e600 <tx_control+0x7c0>)
 800e314:	2100      	movs	r1, #0
 800e316:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0; i<8; i++){//clr flagsRxFirm;	/ borra banderas de Rx de firmware para cancelar proceso
 800e318:	183b      	adds	r3, r7, r0
 800e31a:	781a      	ldrb	r2, [r3, #0]
 800e31c:	183b      	adds	r3, r7, r0
 800e31e:	3201      	adds	r2, #1
 800e320:	701a      	strb	r2, [r3, #0]
 800e322:	234d      	movs	r3, #77	@ 0x4d
 800e324:	18fb      	adds	r3, r7, r3
 800e326:	781b      	ldrb	r3, [r3, #0]
 800e328:	2b07      	cmp	r3, #7
 800e32a:	d9ef      	bls.n	800e30c <tx_control+0x4cc>
		}
		reinicio_valores_act_fw();
 800e32c:	f003 fb34 	bl	8011998 <reinicio_valores_act_fw>
		codeTX = 0;//clr	codeTX;		/ ignora comandos si es que se producieron
 800e330:	4bad      	ldr	r3, [pc, #692]	@ (800e5e8 <tx_control+0x7a8>)
 800e332:	2200      	movs	r2, #0
 800e334:	701a      	strb	r2, [r3, #0]
		goto ask_tx_control_01;//jp	ask_tx_control_01;	/ no entres a proceso de Rx firmware
 800e336:	e013      	b.n	800e360 <tx_control+0x520>
			goto noTimeOutRx;//jrne	noTimeOutRx;	/ se cumpli el time out de recepcin ?
 800e338:	46c0      	nop			@ (mov r8, r8)

noTimeOutRx:
		goto 	rx_firmware;			//jp		rx_firmware
 800e33a:	46c0      	nop			@ (mov r8, r8)
//;----------------------------------------------------------
//;										Rx Firmware(Nmero de Bloques)
//;----------------------------------------------------------
rx_firmware:
//			bandera_act_fw_j = 1;   //Parche para evitar loggeo miesntras se realiza actualizacion de fw
			flagsLogger[4]=1;		// bset	flagsLogger,#4;				/ cancela loggeo de eventos
 800e33c:	4bb4      	ldr	r3, [pc, #720]	@ (800e610 <tx_control+0x7d0>)
 800e33e:	2201      	movs	r2, #1
 800e340:	711a      	strb	r2, [r3, #4]
			flagsLogger[5]=1;		// bset	flagsLogger,#5;				/ cancela loggeo de datos
 800e342:	4bb3      	ldr	r3, [pc, #716]	@ (800e610 <tx_control+0x7d0>)
 800e344:	2201      	movs	r2, #1
 800e346:	715a      	strb	r2, [r3, #5]
			if(!flagsRxFirm[3]){ // btjf	flagsRxFirm,#3,rx_firmware01; Ya se completo la recepcin de bloques de firmware ?
 800e348:	4bad      	ldr	r3, [pc, #692]	@ (800e600 <tx_control+0x7c0>)
 800e34a:	78db      	ldrb	r3, [r3, #3]
 800e34c:	2201      	movs	r2, #1
 800e34e:	4053      	eors	r3, r2
 800e350:	b2db      	uxtb	r3, r3
 800e352:	2b00      	cmp	r3, #0
 800e354:	d101      	bne.n	800e35a <tx_control+0x51a>
 800e356:	f001 fa00 	bl	800f75a <tx_control+0x191a>
				goto rx_firmware01;
 800e35a:	f001 f8b8 	bl	800f4ce <tx_control+0x168e>
			goto ask_tx_control_01;
 800e35e:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x21){					//	cp	A,#$21
 800e360:	4ba1      	ldr	r3, [pc, #644]	@ (800e5e8 <tx_control+0x7a8>)
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	2b21      	cmp	r3, #33	@ 0x21
 800e366:	d131      	bne.n	800e3cc <tx_control+0x58c>
		timeOutRst = 241;					//	mov	 timeOutRst,#241;	/ carga time out de resetcon 60 segundos
 800e368:	4ba6      	ldr	r3, [pc, #664]	@ (800e604 <tx_control+0x7c4>)
 800e36a:	22f1      	movs	r2, #241	@ 0xf1
 800e36c:	701a      	strb	r2, [r3, #0]
		goto tx_control_handshake;//		jp	tx_control_handshake
 800e36e:	46c0      	nop			@ (mov r8, r8)
		Bloque_handshake[comando1] = 0xF1; 				// comando1 = 0xF1;
 800e370:	4ba8      	ldr	r3, [pc, #672]	@ (800e614 <tx_control+0x7d4>)
 800e372:	22f1      	movs	r2, #241	@ 0xf1
 800e374:	701a      	strb	r2, [r3, #0]
		Bloque_handshake[comando2] = 0x3F;   		 	//comando2 = 0x3F;
 800e376:	4ba7      	ldr	r3, [pc, #668]	@ (800e614 <tx_control+0x7d4>)
 800e378:	223f      	movs	r2, #63	@ 0x3f
 800e37a:	705a      	strb	r2, [r3, #1]
		Bloque_handshake[model] = fm_modelo;   			// model = fm_modelo;
 800e37c:	4ba6      	ldr	r3, [pc, #664]	@ (800e618 <tx_control+0x7d8>)
 800e37e:	781a      	ldrb	r2, [r3, #0]
 800e380:	4ba4      	ldr	r3, [pc, #656]	@ (800e614 <tx_control+0x7d4>)
 800e382:	739a      	strb	r2, [r3, #14]
		Bloque_handshake[versionSoft1] = versionFirm1;	// versionSoft1 = versionFirm1;
 800e384:	4ba5      	ldr	r3, [pc, #660]	@ (800e61c <tx_control+0x7dc>)
 800e386:	781a      	ldrb	r2, [r3, #0]
 800e388:	4ba2      	ldr	r3, [pc, #648]	@ (800e614 <tx_control+0x7d4>)
 800e38a:	73da      	strb	r2, [r3, #15]
		Bloque_handshake[versionSoft2] = versionFirm2;	// versionSoft2 = versionFirm2;
 800e38c:	4ba4      	ldr	r3, [pc, #656]	@ (800e620 <tx_control+0x7e0>)
 800e38e:	781a      	ldrb	r2, [r3, #0]
 800e390:	4ba0      	ldr	r3, [pc, #640]	@ (800e614 <tx_control+0x7d4>)
 800e392:	741a      	strb	r2, [r3, #16]
		Bloque_handshake[plantParam1] = Plantilla[plantilla1];		// plantParam1 = plantilla1;
 800e394:	4ba3      	ldr	r3, [pc, #652]	@ (800e624 <tx_control+0x7e4>)
 800e396:	227d      	movs	r2, #125	@ 0x7d
 800e398:	5c9a      	ldrb	r2, [r3, r2]
 800e39a:	4b9e      	ldr	r3, [pc, #632]	@ (800e614 <tx_control+0x7d4>)
 800e39c:	745a      	strb	r2, [r3, #17]
		Bloque_handshake[plantParam2] = Plantilla[plantilla2];		// plantParam2 = plantilla2;
 800e39e:	4ba1      	ldr	r3, [pc, #644]	@ (800e624 <tx_control+0x7e4>)
 800e3a0:	227e      	movs	r2, #126	@ 0x7e
 800e3a2:	5c9a      	ldrb	r2, [r3, r2]
 800e3a4:	4b9b      	ldr	r3, [pc, #620]	@ (800e614 <tx_control+0x7d4>)
 800e3a6:	749a      	strb	r2, [r3, #18]
		Bloque_handshake[checkList1] = fm_modelo0;		// checkList1 = fm_modelo0;
 800e3a8:	4b9f      	ldr	r3, [pc, #636]	@ (800e628 <tx_control+0x7e8>)
 800e3aa:	781a      	ldrb	r2, [r3, #0]
 800e3ac:	4b99      	ldr	r3, [pc, #612]	@ (800e614 <tx_control+0x7d4>)
 800e3ae:	74da      	strb	r2, [r3, #19]
		Bloque_handshake[checkList2] = fm_hardware;		// checkList2 = fm_hardware;
 800e3b0:	4b9e      	ldr	r3, [pc, #632]	@ (800e62c <tx_control+0x7ec>)
 800e3b2:	781a      	ldrb	r2, [r3, #0]
 800e3b4:	4b97      	ldr	r3, [pc, #604]	@ (800e614 <tx_control+0x7d4>)
 800e3b6:	751a      	strb	r2, [r3, #20]
		point_X = &Bloque_handshake[0];	 // Apunta a los datos
 800e3b8:	4b96      	ldr	r3, [pc, #600]	@ (800e614 <tx_control+0x7d4>)
 800e3ba:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 // Apunta al buffer de datos en RAM
 800e3bc:	4b9c      	ldr	r3, [pc, #624]	@ (800e630 <tx_control+0x7f0>)
 800e3be:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < size_handshake ; i++ )
 800e3c0:	234c      	movs	r3, #76	@ 0x4c
 800e3c2:	18fb      	adds	r3, r7, r3
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	701a      	strb	r2, [r3, #0]
 800e3c8:	f000 fcf9 	bl	800edbe <tx_control+0xf7e>
			goto ask_tx_control_02;			//	jrne ask_tx_control_02
 800e3cc:	46c0      	nop			@ (mov r8, r8)
		if(flagsWIFI[f_serverConnect]){//	btjt flagsWIFI,#f_serverConnect,ask_tx_control_04; / S hay conexin con servidor no permitas comando de petiucin de logger
 800e3ce:	4b8b      	ldr	r3, [pc, #556]	@ (800e5fc <tx_control+0x7bc>)
 800e3d0:	781b      	ldrb	r3, [r3, #0]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d14e      	bne.n	800e474 <tx_control+0x634>
		if(codeTX != 0x60){//	cp	A,#$60
 800e3d6:	4b84      	ldr	r3, [pc, #528]	@ (800e5e8 <tx_control+0x7a8>)
 800e3d8:	781b      	ldrb	r3, [r3, #0]
 800e3da:	2b60      	cmp	r3, #96	@ 0x60
 800e3dc:	d122      	bne.n	800e424 <tx_control+0x5e4>
		timeOutRst = 241;//	mov	timeOutRst,#241; / carga time out de resetcon 60 segundos
 800e3de:	4b89      	ldr	r3, [pc, #548]	@ (800e604 <tx_control+0x7c4>)
 800e3e0:	22f1      	movs	r2, #241	@ 0xf1
 800e3e2:	701a      	strb	r2, [r3, #0]
		goto tx_control_dataLogger;//	jp	tx_control_dataLogger
 800e3e4:	46c0      	nop			@ (mov r8, r8)
		cntBlockFlash = cntBlockDATA;//mov cntBlockFlash,cntBlockDATA
 800e3e6:	4b93      	ldr	r3, [pc, #588]	@ (800e634 <tx_control+0x7f4>)
 800e3e8:	781a      	ldrb	r2, [r3, #0]
 800e3ea:	4b93      	ldr	r3, [pc, #588]	@ (800e638 <tx_control+0x7f8>)
 800e3ec:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA; //mov	cntByteBlock,cntByteBlockDATA
 800e3ee:	4b93      	ldr	r3, [pc, #588]	@ (800e63c <tx_control+0x7fc>)
 800e3f0:	781a      	ldrb	r2, [r3, #0]
 800e3f2:	4b93      	ldr	r3, [pc, #588]	@ (800e640 <tx_control+0x800>)
 800e3f4:	701a      	strb	r2, [r3, #0]
		offsetInitTX = 3; //mov	offsetInitTX,#3; // Indica el offset a tomar en cuenta en caso de que el Loogger se haya llenado alguna vez
 800e3f6:	4b93      	ldr	r3, [pc, #588]	@ (800e644 <tx_control+0x804>)
 800e3f8:	2203      	movs	r2, #3
 800e3fa:	701a      	strb	r2, [r3, #0]
		dirBuffer = &data_buffer[0];
 800e3fc:	4b92      	ldr	r3, [pc, #584]	@ (800e648 <tx_control+0x808>)
 800e3fe:	4a93      	ldr	r2, [pc, #588]	@ (800e64c <tx_control+0x80c>)
 800e400:	601a      	str	r2, [r3, #0]
		dirLogger = &dataLogger[0];
 800e402:	4b93      	ldr	r3, [pc, #588]	@ (800e650 <tx_control+0x810>)
 800e404:	4a93      	ldr	r2, [pc, #588]	@ (800e654 <tx_control+0x814>)
 800e406:	601a      	str	r2, [r3, #0]
		dirBufferPage = &bufferPageDATA[0];
 800e408:	4b93      	ldr	r3, [pc, #588]	@ (800e658 <tx_control+0x818>)
 800e40a:	4a94      	ldr	r2, [pc, #592]	@ (800e65c <tx_control+0x81c>)
 800e40c:	601a      	str	r2, [r3, #0]
		if(!flagsLogger[1]){//btjf	flagsLogger,#1,noFullFlagTXDATA;	/ se llen al menos una vez el DATA logger ?
 800e40e:	4b80      	ldr	r3, [pc, #512]	@ (800e610 <tx_control+0x7d0>)
 800e410:	785b      	ldrb	r3, [r3, #1]
 800e412:	2201      	movs	r2, #1
 800e414:	4053      	eors	r3, r2
 800e416:	b2db      	uxtb	r3, r3
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d101      	bne.n	800e420 <tx_control+0x5e0>
 800e41c:	f000 fd48 	bl	800eeb0 <tx_control+0x1070>
			goto noFullFlagTXDATA;
 800e420:	f000 fd49 	bl	800eeb6 <tx_control+0x1076>
			goto ask_tx_control_03;//	jrne ask_tx_control_03
 800e424:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x61){//	cp		A,#$61
 800e426:	4b70      	ldr	r3, [pc, #448]	@ (800e5e8 <tx_control+0x7a8>)
 800e428:	781b      	ldrb	r3, [r3, #0]
 800e42a:	2b61      	cmp	r3, #97	@ 0x61
 800e42c:	d124      	bne.n	800e478 <tx_control+0x638>
		timeOutRst = 241;//	mov		timeOutRst,#241;		/ carga time out de resetcon 60 segundos
 800e42e:	4b75      	ldr	r3, [pc, #468]	@ (800e604 <tx_control+0x7c4>)
 800e430:	22f1      	movs	r2, #241	@ 0xf1
 800e432:	701a      	strb	r2, [r3, #0]
		goto tx_control_eventLogger;//	jp		tx_control_eventLogger
 800e434:	46c0      	nop			@ (mov r8, r8)
		cntBlockFlash = cntBlockEVENT;//mov cntBlockFlash,cntBlockEVENT; /pasa el nmero de bloques de datos grabados
 800e436:	4b8a      	ldr	r3, [pc, #552]	@ (800e660 <tx_control+0x820>)
 800e438:	781a      	ldrb	r2, [r3, #0]
 800e43a:	4b7f      	ldr	r3, [pc, #508]	@ (800e638 <tx_control+0x7f8>)
 800e43c:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;//mov cntByteBlock,cntByteBlockEVENT
 800e43e:	4b89      	ldr	r3, [pc, #548]	@ (800e664 <tx_control+0x824>)
 800e440:	781a      	ldrb	r2, [r3, #0]
 800e442:	4b7f      	ldr	r3, [pc, #508]	@ (800e640 <tx_control+0x800>)
 800e444:	701a      	strb	r2, [r3, #0]
		offsetInitTX = 10;//mov offsetInitTX,#10;			/ Indica el offset a tomar en cuenta en caso de que el Loogger se haya llenado alguna vez
 800e446:	4b7f      	ldr	r3, [pc, #508]	@ (800e644 <tx_control+0x804>)
 800e448:	220a      	movs	r2, #10
 800e44a:	701a      	strb	r2, [r3, #0]
		dirBuffer = &event_buffer[0];
 800e44c:	4b7e      	ldr	r3, [pc, #504]	@ (800e648 <tx_control+0x808>)
 800e44e:	4a86      	ldr	r2, [pc, #536]	@ (800e668 <tx_control+0x828>)
 800e450:	601a      	str	r2, [r3, #0]
		dirLogger = &eventLogger[0];
 800e452:	4b7f      	ldr	r3, [pc, #508]	@ (800e650 <tx_control+0x810>)
 800e454:	4a85      	ldr	r2, [pc, #532]	@ (800e66c <tx_control+0x82c>)
 800e456:	601a      	str	r2, [r3, #0]
		dirBufferPage = &bufferPageEVENT[0];
 800e458:	4b7f      	ldr	r3, [pc, #508]	@ (800e658 <tx_control+0x818>)
 800e45a:	4a85      	ldr	r2, [pc, #532]	@ (800e670 <tx_control+0x830>)
 800e45c:	601a      	str	r2, [r3, #0]
		if(!flagsLogger[2]){//btjf	flagsLogger,#2,noFullFlagTXEVENT;	/ se llen al menos una vez el EVENT logger ?
 800e45e:	4b6c      	ldr	r3, [pc, #432]	@ (800e610 <tx_control+0x7d0>)
 800e460:	789b      	ldrb	r3, [r3, #2]
 800e462:	2201      	movs	r2, #1
 800e464:	4053      	eors	r3, r2
 800e466:	b2db      	uxtb	r3, r3
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d101      	bne.n	800e470 <tx_control+0x630>
 800e46c:	f000 fd71 	bl	800ef52 <tx_control+0x1112>
			goto noFullFlagTXEVENT;
 800e470:	f000 fd72 	bl	800ef58 <tx_control+0x1118>
			goto ask_tx_control_04;
 800e474:	46c0      	nop			@ (mov r8, r8)
 800e476:	e000      	b.n	800e47a <tx_control+0x63a>
			goto ask_tx_control_04;//	jrne	ask_tx_control_04
 800e478:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x53){//	cp	A,#$53
 800e47a:	4b5b      	ldr	r3, [pc, #364]	@ (800e5e8 <tx_control+0x7a8>)
 800e47c:	781b      	ldrb	r3, [r3, #0]
 800e47e:	2b53      	cmp	r3, #83	@ 0x53
 800e480:	d140      	bne.n	800e504 <tx_control+0x6c4>
		timeOutRst = 241;//	mov	timeOutRst,#241;	/ carga time out de resetcon 60 segundos
 800e482:	4b60      	ldr	r3, [pc, #384]	@ (800e604 <tx_control+0x7c4>)
 800e484:	22f1      	movs	r2, #241	@ 0xf1
 800e486:	701a      	strb	r2, [r3, #0]
		goto tx_control_realTimeState;//	jp	tx_control_realTimeState
 800e488:	46c0      	nop			@ (mov r8, r8)
		Bloque_TiempoReal [tempAmb_RT_H] = tdevl;								// copia el dato de temperatura ambiente
 800e48a:	4b7a      	ldr	r3, [pc, #488]	@ (800e674 <tx_control+0x834>)
 800e48c:	781a      	ldrb	r2, [r3, #0]
 800e48e:	4b7a      	ldr	r3, [pc, #488]	@ (800e678 <tx_control+0x838>)
 800e490:	701a      	strb	r2, [r3, #0]
		Bloque_TiempoReal [tempAmb_RT_L] = tdevf;								// copia el dato de temperatura ambiente
 800e492:	4b7a      	ldr	r3, [pc, #488]	@ (800e67c <tx_control+0x83c>)
 800e494:	781a      	ldrb	r2, [r3, #0]
 800e496:	4b78      	ldr	r3, [pc, #480]	@ (800e678 <tx_control+0x838>)
 800e498:	705a      	strb	r2, [r3, #1]
		Bloque_TiempoReal [tempEva_RT_H] = teval;								// copia el dato de temperatura evaporador
 800e49a:	4b79      	ldr	r3, [pc, #484]	@ (800e680 <tx_control+0x840>)
 800e49c:	781a      	ldrb	r2, [r3, #0]
 800e49e:	4b76      	ldr	r3, [pc, #472]	@ (800e678 <tx_control+0x838>)
 800e4a0:	709a      	strb	r2, [r3, #2]
		Bloque_TiempoReal [tempEva_RT_L] = tevaf;								// copia el dato de temperatura evaporador
 800e4a2:	4b78      	ldr	r3, [pc, #480]	@ (800e684 <tx_control+0x844>)
 800e4a4:	781a      	ldrb	r2, [r3, #0]
 800e4a6:	4b74      	ldr	r3, [pc, #464]	@ (800e678 <tx_control+0x838>)
 800e4a8:	70da      	strb	r2, [r3, #3]
		Bloque_TiempoReal [tempSal_RT_H] = highByte(tret_w);	// copia el dato de temperatura de salida
 800e4aa:	4b77      	ldr	r3, [pc, #476]	@ (800e688 <tx_control+0x848>)
 800e4ac:	881b      	ldrh	r3, [r3, #0]
 800e4ae:	0a1b      	lsrs	r3, r3, #8
 800e4b0:	b29b      	uxth	r3, r3
 800e4b2:	b2da      	uxtb	r2, r3
 800e4b4:	4b70      	ldr	r3, [pc, #448]	@ (800e678 <tx_control+0x838>)
 800e4b6:	711a      	strb	r2, [r3, #4]
		Bloque_TiempoReal [tempSal_RT_L] = lowByte(tret_w);			// copia el dato de temperatura de salida
 800e4b8:	4b73      	ldr	r3, [pc, #460]	@ (800e688 <tx_control+0x848>)
 800e4ba:	881b      	ldrh	r3, [r3, #0]
 800e4bc:	b2da      	uxtb	r2, r3
 800e4be:	4b6e      	ldr	r3, [pc, #440]	@ (800e678 <tx_control+0x838>)
 800e4c0:	715a      	strb	r2, [r3, #5]
		Bloque_TiempoReal [volt_RT]= voltl;				//volt_RT,voltl;	/ toma el volatje de la funcin de medicin rms
 800e4c2:	4b72      	ldr	r3, [pc, #456]	@ (800e68c <tx_control+0x84c>)
 800e4c4:	781a      	ldrb	r2, [r3, #0]
 800e4c6:	4b6c      	ldr	r3, [pc, #432]	@ (800e678 <tx_control+0x838>)
 800e4c8:	719a      	strb	r2, [r3, #6]
		Bloque_TiempoReal [actuadores_RT] = 0;			// Cambios CTOFF
 800e4ca:	4b6b      	ldr	r3, [pc, #428]	@ (800e678 <tx_control+0x838>)
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal [actuadores_RT] |= (uint8_t) GPIOR0[0];
 800e4d0:	4b69      	ldr	r3, [pc, #420]	@ (800e678 <tx_control+0x838>)
 800e4d2:	79db      	ldrb	r3, [r3, #7]
 800e4d4:	4a6e      	ldr	r2, [pc, #440]	@ (800e690 <tx_control+0x850>)
 800e4d6:	7812      	ldrb	r2, [r2, #0]
 800e4d8:	4313      	orrs	r3, r2
 800e4da:	b2da      	uxtb	r2, r3
 800e4dc:	4b66      	ldr	r3, [pc, #408]	@ (800e678 <tx_control+0x838>)
 800e4de:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal [actuadores_RT] |= (uint8_t) (GPIOR0[1] << 1);
 800e4e0:	4b65      	ldr	r3, [pc, #404]	@ (800e678 <tx_control+0x838>)
 800e4e2:	79da      	ldrb	r2, [r3, #7]
 800e4e4:	4b6a      	ldr	r3, [pc, #424]	@ (800e690 <tx_control+0x850>)
 800e4e6:	785b      	ldrb	r3, [r3, #1]
 800e4e8:	18db      	adds	r3, r3, r3
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	4313      	orrs	r3, r2
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	4b61      	ldr	r3, [pc, #388]	@ (800e678 <tx_control+0x838>)
 800e4f2:	71da      	strb	r2, [r3, #7]
		if (flagsC[0])													// puerta abierta ?
 800e4f4:	4b67      	ldr	r3, [pc, #412]	@ (800e694 <tx_control+0x854>)
 800e4f6:	781b      	ldrb	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d101      	bne.n	800e500 <tx_control+0x6c0>
 800e4fc:	f000 fd81 	bl	800f002 <tx_control+0x11c2>
 800e500:	f000 fd78 	bl	800eff4 <tx_control+0x11b4>
			goto ask_tx_control_05;//	jrne ask_tx_control_05
 800e504:	46c0      	nop			@ (mov r8, r8)
		if(codeTX != 0x51){ //cp	A,#$51
 800e506:	4b38      	ldr	r3, [pc, #224]	@ (800e5e8 <tx_control+0x7a8>)
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	2b51      	cmp	r3, #81	@ 0x51
 800e50c:	d129      	bne.n	800e562 <tx_control+0x722>
		timeOutRst = 241;//timeOutRst,#241;;  /carga time out de resetcon 60 segundos
 800e50e:	4b3d      	ldr	r3, [pc, #244]	@ (800e604 <tx_control+0x7c4>)
 800e510:	22f1      	movs	r2, #241	@ 0xf1
 800e512:	701a      	strb	r2, [r3, #0]
		goto tx_control_parameters; //jp tx_control_parameters
 800e514:	46c0      	nop			@ (mov r8, r8)
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800e516:	4b43      	ldr	r3, [pc, #268]	@ (800e624 <tx_control+0x7e4>)
 800e518:	227b      	movs	r2, #123	@ 0x7b
 800e51a:	5c9a      	ldrb	r2, [r3, r2]
 800e51c:	4b5e      	ldr	r3, [pc, #376]	@ (800e698 <tx_control+0x858>)
 800e51e:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];		// mov		softVersion2,version2;	/ Carga versin del firmware
 800e520:	4b40      	ldr	r3, [pc, #256]	@ (800e624 <tx_control+0x7e4>)
 800e522:	227c      	movs	r2, #124	@ 0x7c
 800e524:	5c9a      	ldrb	r2, [r3, r2]
 800e526:	4b5c      	ldr	r3, [pc, #368]	@ (800e698 <tx_control+0x858>)
 800e528:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = 0;				// bufferSize_HW
 800e52a:	4b5b      	ldr	r3, [pc, #364]	@ (800e698 <tx_control+0x858>)
 800e52c:	2200      	movs	r2, #0
 800e52e:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = 0;				// bufferSize_HW
 800e530:	4b59      	ldr	r3, [pc, #356]	@ (800e698 <tx_control+0x858>)
 800e532:	2200      	movs	r2, #0
 800e534:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = 0;				// bufferSize_LW
 800e536:	4b58      	ldr	r3, [pc, #352]	@ (800e698 <tx_control+0x858>)
 800e538:	2200      	movs	r2, #0
 800e53a:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = 1;				// bufferSize_LW
 800e53c:	4b56      	ldr	r3, [pc, #344]	@ (800e698 <tx_control+0x858>)
 800e53e:	2201      	movs	r2, #1
 800e540:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 04;					//mov		dataType,#04
 800e542:	4b55      	ldr	r3, [pc, #340]	@ (800e698 <tx_control+0x858>)
 800e544:	2204      	movs	r2, #4
 800e546:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = 128;					//mov		dataSize,#128
 800e548:	4b53      	ldr	r3, [pc, #332]	@ (800e698 <tx_control+0x858>)
 800e54a:	2280      	movs	r2, #128	@ 0x80
 800e54c:	71da      	strb	r2, [r3, #7]
		point_X = &Bloque_Header[softVersion1];	 // ldw		X,#softVersion1
 800e54e:	4b52      	ldr	r3, [pc, #328]	@ (800e698 <tx_control+0x858>)
 800e550:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 //
 800e552:	4b37      	ldr	r3, [pc, #220]	@ (800e630 <tx_control+0x7f0>)
 800e554:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 8 ; i++ )
 800e556:	2344      	movs	r3, #68	@ 0x44
 800e558:	18fb      	adds	r3, r7, r3
 800e55a:	2200      	movs	r2, #0
 800e55c:	701a      	strb	r2, [r3, #0]
 800e55e:	f000 fecd 	bl	800f2fc <tx_control+0x14bc>
			goto ask_tx_control_06;//jrne	ask_tx_control_06
 800e562:	46c0      	nop			@ (mov r8, r8)
	    if(codeTX != 0x50){ //cp A,#$50
 800e564:	4b20      	ldr	r3, [pc, #128]	@ (800e5e8 <tx_control+0x7a8>)
 800e566:	781b      	ldrb	r3, [r3, #0]
 800e568:	2b50      	cmp	r3, #80	@ 0x50
 800e56a:	d10f      	bne.n	800e58c <tx_control+0x74c>
		timeOutRst = 241;				// carga time out de resetcon 60 segundos
 800e56c:	4b25      	ldr	r3, [pc, #148]	@ (800e604 <tx_control+0x7c4>)
 800e56e:	22f1      	movs	r2, #241	@ 0xf1
 800e570:	701a      	strb	r2, [r3, #0]
		goto tx_control_writeParam;  //jp	tx_control_writeParam
 800e572:	46c0      	nop			@ (mov r8, r8)
			if (RxBuffer_Ble[125] == reePlantilla[eeversion1]){
 800e574:	4b49      	ldr	r3, [pc, #292]	@ (800e69c <tx_control+0x85c>)
 800e576:	227d      	movs	r2, #125	@ 0x7d
 800e578:	5c9a      	ldrb	r2, [r3, r2]
 800e57a:	4b49      	ldr	r3, [pc, #292]	@ (800e6a0 <tx_control+0x860>)
 800e57c:	217b      	movs	r1, #123	@ 0x7b
 800e57e:	5c5b      	ldrb	r3, [r3, r1]
 800e580:	429a      	cmp	r2, r3
 800e582:	d001      	beq.n	800e588 <tx_control+0x748>
 800e584:	f000 ff7b 	bl	800f47e <tx_control+0x163e>
				goto 	verifica_version2;		//jreq	verifica_version2
 800e588:	f000 ff18 	bl	800f3bc <tx_control+0x157c>
		goto	ask_tx_control_07;	// jrne	ask_tx_control_07
 800e58c:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x46){//	cp	A,#$46
 800e58e:	4b16      	ldr	r3, [pc, #88]	@ (800e5e8 <tx_control+0x7a8>)
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	2b46      	cmp	r3, #70	@ 0x46
 800e594:	d000      	beq.n	800e598 <tx_control+0x758>
 800e596:	e093      	b.n	800e6c0 <tx_control+0x880>
			timeOutRst = 241;//	mov	timeOutRst,#241;				/ carga time out de resetcon 60 segundos
 800e598:	4b1a      	ldr	r3, [pc, #104]	@ (800e604 <tx_control+0x7c4>)
 800e59a:	22f1      	movs	r2, #241	@ 0xf1
 800e59c:	701a      	strb	r2, [r3, #0]
			goto tx_control_writeFirm;//jp tx_control_writeFirm
 800e59e:	46c0      	nop			@ (mov r8, r8)
            Bloque_handshake [comando1] = 0xF1;//	mov	comando1,#$F1
 800e5a0:	4b1c      	ldr	r3, [pc, #112]	@ (800e614 <tx_control+0x7d4>)
 800e5a2:	22f1      	movs	r2, #241	@ 0xf1
 800e5a4:	701a      	strb	r2, [r3, #0]
            Bloque_handshake [comando2] = 0X03;//	mov	comando2,#$03;	/ indica que est listo para la recepcin del firmware
 800e5a6:	4b1b      	ldr	r3, [pc, #108]	@ (800e614 <tx_control+0x7d4>)
 800e5a8:	2203      	movs	r2, #3
 800e5aa:	705a      	strb	r2, [r3, #1]
            flagsRxFirm[0] = 1;//	bset flagsRxFirm,#0;	/ indica que se comienza con recepcin de fimware
 800e5ac:	4b14      	ldr	r3, [pc, #80]	@ (800e600 <tx_control+0x7c0>)
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	701a      	strb	r2, [r3, #0]
            pointTx = &Bloque_handshake [comando1];//ldw	pointTx,X
 800e5b2:	4b3c      	ldr	r3, [pc, #240]	@ (800e6a4 <tx_control+0x864>)
 800e5b4:	4a17      	ldr	r2, [pc, #92]	@ (800e614 <tx_control+0x7d4>)
 800e5b6:	601a      	str	r2, [r3, #0]
            pointInitTx = &Bloque_handshake [comando1];//	ldw	pointInitTx,X
 800e5b8:	4b3b      	ldr	r3, [pc, #236]	@ (800e6a8 <tx_control+0x868>)
 800e5ba:	4a16      	ldr	r2, [pc, #88]	@ (800e614 <tx_control+0x7d4>)
 800e5bc:	601a      	str	r2, [r3, #0]
            pointEndTx =  &Bloque_handshake [comando2];//	ldw	pointEndTx,X
 800e5be:	4b3b      	ldr	r3, [pc, #236]	@ (800e6ac <tx_control+0x86c>)
 800e5c0:	4a3b      	ldr	r2, [pc, #236]	@ (800e6b0 <tx_control+0x870>)
 800e5c2:	601a      	str	r2, [r3, #0]
            blockSizeTX = 2;//	mov	blockSizeTX,#2
 800e5c4:	4b3b      	ldr	r3, [pc, #236]	@ (800e6b4 <tx_control+0x874>)
 800e5c6:	2202      	movs	r2, #2
 800e5c8:	701a      	strb	r2, [r3, #0]
            flagsTX [3] = 1; //	bset flagsTX,#3;	/ evita que se mande checksum
 800e5ca:	4b3b      	ldr	r3, [pc, #236]	@ (800e6b8 <tx_control+0x878>)
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	70da      	strb	r2, [r3, #3]
            keyTx = 0x55;//	mov	 keyTx,#$55;	/ listo para mandar transmisin
 800e5d0:	4b3a      	ldr	r3, [pc, #232]	@ (800e6bc <tx_control+0x87c>)
 800e5d2:	2255      	movs	r2, #85	@ 0x55
 800e5d4:	701a      	strb	r2, [r3, #0]
            codeTX = 0x00;//	clr	codeTX;
 800e5d6:	4b04      	ldr	r3, [pc, #16]	@ (800e5e8 <tx_control+0x7a8>)
 800e5d8:	2200      	movs	r2, #0
 800e5da:	701a      	strb	r2, [r3, #0]
            timeOutRx = 5;//	mov	timeOutRx,#5;	/ carga time out para recibir respuestas
 800e5dc:	4b0b      	ldr	r3, [pc, #44]	@ (800e60c <tx_control+0x7cc>)
 800e5de:	2205      	movs	r2, #5
 800e5e0:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;//	jp	end_tx_control
 800e5e2:	f001 fdbc 	bl	801015e <tx_control+0x231e>
 800e5e6:	46c0      	nop			@ (mov r8, r8)
 800e5e8:	20001ee0 	.word	0x20001ee0
 800e5ec:	20002008 	.word	0x20002008
 800e5f0:	20002000 	.word	0x20002000
 800e5f4:	20001fa5 	.word	0x20001fa5
 800e5f8:	20001ff6 	.word	0x20001ff6
 800e5fc:	2000200c 	.word	0x2000200c
 800e600:	20001f98 	.word	0x20001f98
 800e604:	20001fa1 	.word	0x20001fa1
 800e608:	200021d4 	.word	0x200021d4
 800e60c:	20001fa2 	.word	0x20001fa2
 800e610:	20001ec0 	.word	0x20001ec0
 800e614:	20001e9c 	.word	0x20001e9c
 800e618:	0801eff4 	.word	0x0801eff4
 800e61c:	0801eff0 	.word	0x0801eff0
 800e620:	0801eff1 	.word	0x0801eff1
 800e624:	200000b8 	.word	0x200000b8
 800e628:	0801eff3 	.word	0x0801eff3
 800e62c:	0801eff2 	.word	0x0801eff2
 800e630:	20002060 	.word	0x20002060
 800e634:	20000e61 	.word	0x20000e61
 800e638:	20000e4e 	.word	0x20000e4e
 800e63c:	20000e60 	.word	0x20000e60
 800e640:	20000e4f 	.word	0x20000e4f
 800e644:	20001eed 	.word	0x20001eed
 800e648:	20000e58 	.word	0x20000e58
 800e64c:	20000d40 	.word	0x20000d40
 800e650:	20000e54 	.word	0x20000e54
 800e654:	0803c000 	.word	0x0803c000
 800e658:	20001e68 	.word	0x20001e68
 800e65c:	20000e68 	.word	0x20000e68
 800e660:	20000e63 	.word	0x20000e63
 800e664:	20000e62 	.word	0x20000e62
 800e668:	20000dc0 	.word	0x20000dc0
 800e66c:	08037000 	.word	0x08037000
 800e670:	20001668 	.word	0x20001668
 800e674:	20000bcc 	.word	0x20000bcc
 800e678:	20001eb4 	.word	0x20001eb4
 800e67c:	20000bcd 	.word	0x20000bcd
 800e680:	20000bce 	.word	0x20000bce
 800e684:	20000bcf 	.word	0x20000bcf
 800e688:	20000c70 	.word	0x20000c70
 800e68c:	20000bea 	.word	0x20000bea
 800e690:	20000bc0 	.word	0x20000bc0
 800e694:	20000c58 	.word	0x20000c58
 800e698:	20001e94 	.word	0x20001e94
 800e69c:	20000988 	.word	0x20000988
 800e6a0:	20000cb4 	.word	0x20000cb4
 800e6a4:	20001ed0 	.word	0x20001ed0
 800e6a8:	20001ec8 	.word	0x20001ec8
 800e6ac:	20001ecc 	.word	0x20001ecc
 800e6b0:	20001e9d 	.word	0x20001e9d
 800e6b4:	20001eec 	.word	0x20001eec
 800e6b8:	20001ed8 	.word	0x20001ed8
 800e6bc:	20001ed5 	.word	0x20001ed5
					goto ask_tx_control_08;//	jrne	ask_tx_control_08
 800e6c0:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x54){//	cp	A,#$54
 800e6c2:	4bd8      	ldr	r3, [pc, #864]	@ (800ea24 <tx_control+0xbe4>)
 800e6c4:	781b      	ldrb	r3, [r3, #0]
 800e6c6:	2b54      	cmp	r3, #84	@ 0x54
 800e6c8:	d148      	bne.n	800e75c <tx_control+0x91c>
			timeOutRst = 241;//	mov		timeOutRst,#241;				/ carga time out de resetcon 60 segundos
 800e6ca:	4bd7      	ldr	r3, [pc, #860]	@ (800ea28 <tx_control+0xbe8>)
 800e6cc:	22f1      	movs	r2, #241	@ 0xf1
 800e6ce:	701a      	strb	r2, [r3, #0]
			goto tx_clean_logger;//jp tx_clean_logger
 800e6d0:	46c0      	nop			@ (mov r8, r8)

//			;										Clean logger
//			;----------------------------------------------------------
tx_clean_logger:

			clean_buffer();	//	call	clean_buffer
 800e6d2:	f7f8 fda9 	bl	8007228 <clean_buffer>
			cntBloqFirm = 0;//	clr		cntBloqFirm
 800e6d6:	4bd5      	ldr	r3, [pc, #852]	@ (800ea2c <tx_control+0xbec>)
 800e6d8:	2200      	movs	r2, #0
 800e6da:	801a      	strh	r2, [r3, #0]


tx_clean_logger_loop:
			ProgMemCode = 0xAA; // mov		ProgMemCode,#$AA;			/ Indica que se va a grabar bloque de FLASH
 800e6dc:	4bd4      	ldr	r3, [pc, #848]	@ (800ea30 <tx_control+0xbf0>)
 800e6de:	22aa      	movs	r2, #170	@ 0xaa
 800e6e0:	701a      	strb	r2, [r3, #0]
			// ldw		X,#data_buffer
			dataPointer = &data_buffer[0];		// LDW		dataPointer,X
 800e6e2:	4bd4      	ldr	r3, [pc, #848]	@ (800ea34 <tx_control+0xbf4>)
 800e6e4:	4ad4      	ldr	r2, [pc, #848]	@ (800ea38 <tx_control+0xbf8>)
 800e6e6:	601a      	str	r2, [r3, #0]

			// ld    A,cntBloqFirm;				/ Toma el nmero de bloques recibidos al momento
			// ldw		X,#128;								/ Carga el tamao de los bloques (128 bytes)
			// mul		X,A;									/ Multiplicalos
			// addw	X,#eventLogger;						/	apunta al inicio de la Memoria de logger + el nmero de bloques grabados
			dirPointer  = (cntBloqFirm*128+&eventLogger[0]);		// LDW		dirPointer,X
 800e6e8:	4bd0      	ldr	r3, [pc, #832]	@ (800ea2c <tx_control+0xbec>)
 800e6ea:	881b      	ldrh	r3, [r3, #0]
 800e6ec:	01db      	lsls	r3, r3, #7
 800e6ee:	001a      	movs	r2, r3
 800e6f0:	4bd2      	ldr	r3, [pc, #840]	@ (800ea3c <tx_control+0xbfc>)
 800e6f2:	18d2      	adds	r2, r2, r3
 800e6f4:	4bd2      	ldr	r3, [pc, #840]	@ (800ea40 <tx_control+0xc00>)
 800e6f6:	601a      	str	r2, [r3, #0]
			 * CGM 10/04/2025
			 * Borrado Total de todo el Logger, es decir de la pagina 110 a la pagina 125 sern borradas.
			 * Logger de Eventos:			110 - 119 pagina
			 * Logger de Datos o Tiempo:	120 - 125 pagina
			 */
			clean_logger();
 800e6f8:	f003 f990 	bl	8011a1c <clean_logger>
			// Se comenta debido a que ya se realiza rl borrado total, en las anteriores lineas.
			//if(cntBloqFirm!= 0){ // jrne	tx_clean_logger_loop
			//	goto tx_clean_logger_loop;
			//}

			BloqDatalooger[comando1] = 0xF1; // mov		comando1,#$F1
 800e6fc:	4bd1      	ldr	r3, [pc, #836]	@ (800ea44 <tx_control+0xc04>)
 800e6fe:	22f1      	movs	r2, #241	@ 0xf1
 800e700:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D; // mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800e702:	4bd0      	ldr	r3, [pc, #832]	@ (800ea44 <tx_control+0xc04>)
 800e704:	223d      	movs	r2, #61	@ 0x3d
 800e706:	705a      	strb	r2, [r3, #1]
			// ; omite el reinicio del control y en su lugar inicializa los apuntadores de loggeo y carga los buffer de loggeo
			cntByteBlockDATA = 0; 	// clr		cntByteBlockDATA
 800e708:	4bcf      	ldr	r3, [pc, #828]	@ (800ea48 <tx_control+0xc08>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	701a      	strb	r2, [r3, #0]
			cntBlockDATA = 0; 		// clr		cntBlockDATA
 800e70e:	4bcf      	ldr	r3, [pc, #828]	@ (800ea4c <tx_control+0xc0c>)
 800e710:	2200      	movs	r2, #0
 800e712:	701a      	strb	r2, [r3, #0]
			cntByteBlockEVENT = 0; // clr		cntByteBlockEVENT
 800e714:	4bce      	ldr	r3, [pc, #824]	@ (800ea50 <tx_control+0xc10>)
 800e716:	2200      	movs	r2, #0
 800e718:	701a      	strb	r2, [r3, #0]
			cntBlockEVENT = 0;		// clr		cntBlockEVENT
 800e71a:	4bce      	ldr	r3, [pc, #824]	@ (800ea54 <tx_control+0xc14>)
 800e71c:	2200      	movs	r2, #0
 800e71e:	701a      	strb	r2, [r3, #0]
			// ldw		X,#data_buffer
			dirBuffer = &data_buffer[0];	// ldw		dirBuffer,X
 800e720:	4bcd      	ldr	r3, [pc, #820]	@ (800ea58 <tx_control+0xc18>)
 800e722:	4ac5      	ldr	r2, [pc, #788]	@ (800ea38 <tx_control+0xbf8>)
 800e724:	601a      	str	r2, [r3, #0]
			// ldw		X,#dataLogger
			dirLogger = &dataLogger[0];		// ldw		dirLogger,X
 800e726:	4bcd      	ldr	r3, [pc, #820]	@ (800ea5c <tx_control+0xc1c>)
 800e728:	4acd      	ldr	r2, [pc, #820]	@ (800ea60 <tx_control+0xc20>)
 800e72a:	601a      	str	r2, [r3, #0]
			cntBlockFlash = cntBlockDATA; 	// mov		cntBlockFlash,cntBlockDATA
 800e72c:	4bc7      	ldr	r3, [pc, #796]	@ (800ea4c <tx_control+0xc0c>)
 800e72e:	781a      	ldrb	r2, [r3, #0]
 800e730:	4bcc      	ldr	r3, [pc, #816]	@ (800ea64 <tx_control+0xc24>)
 800e732:	701a      	strb	r2, [r3, #0]
			load_next_buffer();				// call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 800e734:	f7f8 fc92 	bl	800705c <load_next_buffer>

			// ldw		X,#event_buffer
			dirBuffer = &event_buffer[0];  // ldw		dirBuffer,X
 800e738:	4bc7      	ldr	r3, [pc, #796]	@ (800ea58 <tx_control+0xc18>)
 800e73a:	4acb      	ldr	r2, [pc, #812]	@ (800ea68 <tx_control+0xc28>)
 800e73c:	601a      	str	r2, [r3, #0]
			// ldw		X,#eventLogger
			dirLogger = & eventLogger[0];// ldw		dirLogger,X
 800e73e:	4bc7      	ldr	r3, [pc, #796]	@ (800ea5c <tx_control+0xc1c>)
 800e740:	4abe      	ldr	r2, [pc, #760]	@ (800ea3c <tx_control+0xbfc>)
 800e742:	601a      	str	r2, [r3, #0]
			cntBlockFlash = cntBlockEVENT;// mov		cntBlockFlash,cntBlockEVENT
 800e744:	4bc3      	ldr	r3, [pc, #780]	@ (800ea54 <tx_control+0xc14>)
 800e746:	781a      	ldrb	r2, [r3, #0]
 800e748:	4bc6      	ldr	r3, [pc, #792]	@ (800ea64 <tx_control+0xc24>)
 800e74a:	701a      	strb	r2, [r3, #0]
			load_next_buffer(); // call	load_next_buffer	; carga buffer de RAM con el bloque de datos
 800e74c:	f7f8 fc86 	bl	800705c <load_next_buffer>
			for(uint8_t i = 0; i<8; i++)
 800e750:	2337      	movs	r3, #55	@ 0x37
 800e752:	18fb      	adds	r3, r7, r3
 800e754:	2200      	movs	r2, #0
 800e756:	701a      	strb	r2, [r3, #0]
 800e758:	f001 f874 	bl	800f844 <tx_control+0x1a04>
				goto ask_tx_control_09;//	jrne ask_tx_control_09
 800e75c:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x55){//	cp	A,#$55
 800e75e:	4bb1      	ldr	r3, [pc, #708]	@ (800ea24 <tx_control+0xbe4>)
 800e760:	781b      	ldrb	r3, [r3, #0]
 800e762:	2b55      	cmp	r3, #85	@ 0x55
 800e764:	d10f      	bne.n	800e786 <tx_control+0x946>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e766:	4bb0      	ldr	r3, [pc, #704]	@ (800ea28 <tx_control+0xbe8>)
 800e768:	22f0      	movs	r2, #240	@ 0xf0
 800e76a:	701a      	strb	r2, [r3, #0]
			goto tx_modParam;//	jp tx_modParam
 800e76c:	46c0      	nop			@ (mov r8, r8)

			//;/ toma el nmero de bytes que sern grabados
			//ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			//addw	X,#2;									/ agrega offset para cargar numero de bytes a modificar
			//ld		A,(X);								/ carga numero de bytes a modificar
			numByte = RxBuffer_Ble[2];//ld		numByte,A;						/ guardalo en variable numByte
 800e76e:	4bbf      	ldr	r3, [pc, #764]	@ (800ea6c <tx_control+0xc2c>)
 800e770:	789a      	ldrb	r2, [r3, #2]
 800e772:	4bbf      	ldr	r3, [pc, #764]	@ (800ea70 <tx_control+0xc30>)
 800e774:	701a      	strb	r2, [r3, #0]
			if(numByte>60)//cp		A,#60
 800e776:	4bbe      	ldr	r3, [pc, #760]	@ (800ea70 <tx_control+0xc30>)
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	2b3c      	cmp	r3, #60	@ 0x3c
 800e77c:	d801      	bhi.n	800e782 <tx_control+0x942>
 800e77e:	f001 f87e 	bl	800f87e <tx_control+0x1a3e>
				goto tx_modParam_error; //jrugt	tx_modParam_error;		/ si el numero de bytes es mayor a 60 manda error y no ejecutes comando
 800e782:	f001 f930 	bl	800f9e6 <tx_control+0x1ba6>
				goto ask_tx_control_10;//	jrne ask_tx_control_10
 800e786:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x56){//cp A,#$56
 800e788:	4ba6      	ldr	r3, [pc, #664]	@ (800ea24 <tx_control+0xbe4>)
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	2b56      	cmp	r3, #86	@ 0x56
 800e78e:	d132      	bne.n	800e7f6 <tx_control+0x9b6>
			timeOutRst = 240;//mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e790:	4ba5      	ldr	r3, [pc, #660]	@ (800ea28 <tx_control+0xbe8>)
 800e792:	22f0      	movs	r2, #240	@ 0xf0
 800e794:	701a      	strb	r2, [r3, #0]
			goto tx_write_status;//jp	tx_write_status
 800e796:	46c0      	nop			@ (mov r8, r8)
			goto end_tx_control;		//jp		end_tx_control
//----------------------------------------------------------
tx_write_status:
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e798:	4bb6      	ldr	r3, [pc, #728]	@ (800ea74 <tx_control+0xc34>)
 800e79a:	2200      	movs	r2, #0
 800e79c:	601a      	str	r2, [r3, #0]

			//ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0;	// clr		wreg
 800e79e:	4bb6      	ldr	r3, [pc, #728]	@ (800ea78 <tx_control+0xc38>)
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	701a      	strb	r2, [r3, #0]
			waux = 6;	// mov 	waux,#6;							/ tamao del bloque a calcular el chksum
 800e7a4:	4bb5      	ldr	r3, [pc, #724]	@ (800ea7c <tx_control+0xc3c>)
 800e7a6:	2206      	movs	r2, #6
 800e7a8:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&RxBuffer_Ble[0],6);		// call	buildChksumBloq
 800e7aa:	4bb0      	ldr	r3, [pc, #704]	@ (800ea6c <tx_control+0xc2c>)
 800e7ac:	2106      	movs	r1, #6
 800e7ae:	0018      	movs	r0, r3
 800e7b0:	f7f8 fd04 	bl	80071bc <buildChksumBloq>
			chksum_to_compare = 0;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[6])  <<24;
 800e7b8:	4bac      	ldr	r3, [pc, #688]	@ (800ea6c <tx_control+0xc2c>)
 800e7ba:	799b      	ldrb	r3, [r3, #6]
 800e7bc:	061b      	lsls	r3, r3, #24
 800e7be:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[7]) <<16;
 800e7c0:	4baa      	ldr	r3, [pc, #680]	@ (800ea6c <tx_control+0xc2c>)
 800e7c2:	79db      	ldrb	r3, [r3, #7]
 800e7c4:	041b      	lsls	r3, r3, #16
 800e7c6:	68ba      	ldr	r2, [r7, #8]
 800e7c8:	18d3      	adds	r3, r2, r3
 800e7ca:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[8]) <<8;
 800e7cc:	4ba7      	ldr	r3, [pc, #668]	@ (800ea6c <tx_control+0xc2c>)
 800e7ce:	7a1b      	ldrb	r3, [r3, #8]
 800e7d0:	021b      	lsls	r3, r3, #8
 800e7d2:	68ba      	ldr	r2, [r7, #8]
 800e7d4:	18d3      	adds	r3, r2, r3
 800e7d6:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[9]);
 800e7d8:	4ba4      	ldr	r3, [pc, #656]	@ (800ea6c <tx_control+0xc2c>)
 800e7da:	7a5b      	ldrb	r3, [r3, #9]
 800e7dc:	001a      	movs	r2, r3
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	189b      	adds	r3, r3, r2
 800e7e2:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e7e4:	4ba3      	ldr	r3, [pc, #652]	@ (800ea74 <tx_control+0xc34>)
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	68ba      	ldr	r2, [r7, #8]
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d101      	bne.n	800e7f2 <tx_control+0x9b2>
 800e7ee:	f001 f916 	bl	800fa1e <tx_control+0x1bde>
				goto tx_write_status_error;
 800e7f2:	f001 fa05 	bl	800fc00 <tx_control+0x1dc0>
				goto ask_tx_control_11;//jrne	ask_tx_control_11
 800e7f6:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x57){//	cp	A,#$57
 800e7f8:	4b8a      	ldr	r3, [pc, #552]	@ (800ea24 <tx_control+0xbe4>)
 800e7fa:	781b      	ldrb	r3, [r3, #0]
 800e7fc:	2b57      	cmp	r3, #87	@ 0x57
 800e7fe:	d10b      	bne.n	800e818 <tx_control+0x9d8>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e800:	4b89      	ldr	r3, [pc, #548]	@ (800ea28 <tx_control+0xbe8>)
 800e802:	22f0      	movs	r2, #240	@ 0xf0
 800e804:	701a      	strb	r2, [r3, #0]
			goto tx_read_status;//jp	tx_read_status
 800e806:	46c0      	nop			@ (mov r8, r8)
// ----------------------------------------------------------//----------------------------------------------------------

tx_read_status:
		// carga informacin a enviar.
		// mov		estado1,eeEstado1
		uint8_t estado1_Aux = reeEstado1;
 800e808:	1dfb      	adds	r3, r7, #7
 800e80a:	4a9d      	ldr	r2, [pc, #628]	@ (800ea80 <tx_control+0xc40>)
 800e80c:	7812      	ldrb	r2, [r2, #0]
 800e80e:	701a      	strb	r2, [r3, #0]
		for(int k=0;k<8;k++)
 800e810:	2300      	movs	r3, #0
 800e812:	623b      	str	r3, [r7, #32]
 800e814:	f001 fa22 	bl	800fc5c <tx_control+0x1e1c>
				goto ask_tx_control_12;//	jrne ask_tx_control_12
 800e818:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x58){//	cp	A,#$58
 800e81a:	4b82      	ldr	r3, [pc, #520]	@ (800ea24 <tx_control+0xbe4>)
 800e81c:	781b      	ldrb	r3, [r3, #0]
 800e81e:	2b58      	cmp	r3, #88	@ 0x58
 800e820:	d132      	bne.n	800e888 <tx_control+0xa48>
			timeOutRst = 240;//	mov	timeOutRst,#240;	// carga time out de resetcon 240 segundos
 800e822:	4b81      	ldr	r3, [pc, #516]	@ (800ea28 <tx_control+0xbe8>)
 800e824:	22f0      	movs	r2, #240	@ 0xf0
 800e826:	701a      	strb	r2, [r3, #0]
			goto tx_timeUNIX;//	jp	tx_timeUNIX
 800e828:	46c0      	nop			@ (mov r8, r8)

//----------------------------------------------------------
tx_timeUNIX:
		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0; // ldw		chksum_LW,X;					/ limpia registros de checksum
 800e82a:	4b92      	ldr	r3, [pc, #584]	@ (800ea74 <tx_control+0xc34>)
 800e82c:	2200      	movs	r2, #0
 800e82e:	601a      	str	r2, [r3, #0]

		// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
		wreg = 0;// clr		wreg
 800e830:	4b91      	ldr	r3, [pc, #580]	@ (800ea78 <tx_control+0xc38>)
 800e832:	2200      	movs	r2, #0
 800e834:	701a      	strb	r2, [r3, #0]
		waux = 6;// mov 	waux,#6;							/ tamao del bloque a calcular el chksum
 800e836:	4b91      	ldr	r3, [pc, #580]	@ (800ea7c <tx_control+0xc3c>)
 800e838:	2206      	movs	r2, #6
 800e83a:	701a      	strb	r2, [r3, #0]

		buildChksumBloq(&RxBuffer_Ble[0],6);		// call	buildChksumBloq
 800e83c:	4b8b      	ldr	r3, [pc, #556]	@ (800ea6c <tx_control+0xc2c>)
 800e83e:	2106      	movs	r1, #6
 800e840:	0018      	movs	r0, r3
 800e842:	f7f8 fcbb 	bl	80071bc <buildChksumBloq>
		chksum_to_compare = 0;
 800e846:	2300      	movs	r3, #0
 800e848:	60bb      	str	r3, [r7, #8]
		chksum_to_compare = ((uint32_t)RxBuffer_Ble[6])  <<24;
 800e84a:	4b88      	ldr	r3, [pc, #544]	@ (800ea6c <tx_control+0xc2c>)
 800e84c:	799b      	ldrb	r3, [r3, #6]
 800e84e:	061b      	lsls	r3, r3, #24
 800e850:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[7]) <<16;
 800e852:	4b86      	ldr	r3, [pc, #536]	@ (800ea6c <tx_control+0xc2c>)
 800e854:	79db      	ldrb	r3, [r3, #7]
 800e856:	041b      	lsls	r3, r3, #16
 800e858:	68ba      	ldr	r2, [r7, #8]
 800e85a:	18d3      	adds	r3, r2, r3
 800e85c:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[8]) <<8;
 800e85e:	4b83      	ldr	r3, [pc, #524]	@ (800ea6c <tx_control+0xc2c>)
 800e860:	7a1b      	ldrb	r3, [r3, #8]
 800e862:	021b      	lsls	r3, r3, #8
 800e864:	68ba      	ldr	r2, [r7, #8]
 800e866:	18d3      	adds	r3, r2, r3
 800e868:	60bb      	str	r3, [r7, #8]
		chksum_to_compare += ((uint32_t)RxBuffer_Ble[9]);
 800e86a:	4b80      	ldr	r3, [pc, #512]	@ (800ea6c <tx_control+0xc2c>)
 800e86c:	7a5b      	ldrb	r3, [r3, #9]
 800e86e:	001a      	movs	r2, r3
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	189b      	adds	r3, r3, r2
 800e874:	60bb      	str	r3, [r7, #8]

		if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e876:	4b7f      	ldr	r3, [pc, #508]	@ (800ea74 <tx_control+0xc34>)
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	68ba      	ldr	r2, [r7, #8]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d101      	bne.n	800e884 <tx_control+0xa44>
 800e880:	f001 fb2c 	bl	800fedc <tx_control+0x209c>
			goto tx_write_status_error;
 800e884:	f001 f9bc 	bl	800fc00 <tx_control+0x1dc0>
				goto ask_tx_control_13;//	jrne ask_tx_control_13
 800e888:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x59){//	cp		A,#$59
 800e88a:	4b66      	ldr	r3, [pc, #408]	@ (800ea24 <tx_control+0xbe4>)
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	2b59      	cmp	r3, #89	@ 0x59
 800e890:	d132      	bne.n	800e8f8 <tx_control+0xab8>
			timeOutRst = 240;//	mov		timeOutRst,#240; // carga time out de resetcon 240 segundos
 800e892:	4b65      	ldr	r3, [pc, #404]	@ (800ea28 <tx_control+0xbe8>)
 800e894:	22f0      	movs	r2, #240	@ 0xf0
 800e896:	701a      	strb	r2, [r3, #0]
			goto tx_write_GEO;//jp tx_write_GEO
 800e898:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_write_GEO:
// checa el chksum
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;		// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e89a:	4b76      	ldr	r3, [pc, #472]	@ (800ea74 <tx_control+0xc34>)
 800e89c:	2200      	movs	r2, #0
 800e89e:	601a      	str	r2, [r3, #0]

			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0;					// clr		wreg
 800e8a0:	4b75      	ldr	r3, [pc, #468]	@ (800ea78 <tx_control+0xc38>)
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	701a      	strb	r2, [r3, #0]
			waux = 10;					// mov 	waux,#10;							/ tamao del bloque a calcular el chksum
 800e8a6:	4b75      	ldr	r3, [pc, #468]	@ (800ea7c <tx_control+0xc3c>)
 800e8a8:	220a      	movs	r2, #10
 800e8aa:	701a      	strb	r2, [r3, #0]
			// ldw		X,tempo2;
			// cpw		X,chksum_LW;					/ compara la parte baja del checksum
			// ldw		X,resulh;
			// cpw		X,chksum_HW;					/ compara la parte baja del checksum

			buildChksumBloq(&RxBuffer_Ble[0],10);		// call	buildChksumBloq
 800e8ac:	4b6f      	ldr	r3, [pc, #444]	@ (800ea6c <tx_control+0xc2c>)
 800e8ae:	210a      	movs	r1, #10
 800e8b0:	0018      	movs	r0, r3
 800e8b2:	f7f8 fc83 	bl	80071bc <buildChksumBloq>
			chksum_to_compare = 0;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[10])  <<24;
 800e8ba:	4b6c      	ldr	r3, [pc, #432]	@ (800ea6c <tx_control+0xc2c>)
 800e8bc:	7a9b      	ldrb	r3, [r3, #10]
 800e8be:	061b      	lsls	r3, r3, #24
 800e8c0:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[11]) <<16;
 800e8c2:	4b6a      	ldr	r3, [pc, #424]	@ (800ea6c <tx_control+0xc2c>)
 800e8c4:	7adb      	ldrb	r3, [r3, #11]
 800e8c6:	041b      	lsls	r3, r3, #16
 800e8c8:	68ba      	ldr	r2, [r7, #8]
 800e8ca:	18d3      	adds	r3, r2, r3
 800e8cc:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[12]) <<8;
 800e8ce:	4b67      	ldr	r3, [pc, #412]	@ (800ea6c <tx_control+0xc2c>)
 800e8d0:	7b1b      	ldrb	r3, [r3, #12]
 800e8d2:	021b      	lsls	r3, r3, #8
 800e8d4:	68ba      	ldr	r2, [r7, #8]
 800e8d6:	18d3      	adds	r3, r2, r3
 800e8d8:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[13]);
 800e8da:	4b64      	ldr	r3, [pc, #400]	@ (800ea6c <tx_control+0xc2c>)
 800e8dc:	7b5b      	ldrb	r3, [r3, #13]
 800e8de:	001a      	movs	r2, r3
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	189b      	adds	r3, r3, r2
 800e8e4:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800e8e6:	4b63      	ldr	r3, [pc, #396]	@ (800ea74 <tx_control+0xc34>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	68ba      	ldr	r2, [r7, #8]
 800e8ec:	429a      	cmp	r2, r3
 800e8ee:	d101      	bne.n	800e8f4 <tx_control+0xab4>
 800e8f0:	f001 fb11 	bl	800ff16 <tx_control+0x20d6>
				goto tx_write_GEO_error;
 800e8f4:	f001 fb76 	bl	800ffe4 <tx_control+0x21a4>
				goto ask_tx_control_14;//	jrne	ask_tx_control_14
 800e8f8:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5A){//cp	A,#$5A
 800e8fa:	4b4a      	ldr	r3, [pc, #296]	@ (800ea24 <tx_control+0xbe4>)
 800e8fc:	781b      	ldrb	r3, [r3, #0]
 800e8fe:	2b5a      	cmp	r3, #90	@ 0x5a
 800e900:	d000      	beq.n	800e904 <tx_control+0xac4>
 800e902:	e0e3      	b.n	800eacc <tx_control+0xc8c>
			timeOutRst = 240;//mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800e904:	4b48      	ldr	r3, [pc, #288]	@ (800ea28 <tx_control+0xbe8>)
 800e906:	22f0      	movs	r2, #240	@ 0xf0
 800e908:	701a      	strb	r2, [r3, #0]
			goto tx_read_GEO;//jp tx_read_GEO
 800e90a:	46c0      	nop			@ (mov r8, r8)

fin_tx_write_GEO:
			goto end_tx_control;		//jp		end_tx_control
//----------------------------------------------------------
tx_read_GEO:
			blockSizeTX = 8; // mov		blockSizeTX,#8;				/ tamao del bloque
 800e90c:	4b5d      	ldr	r3, [pc, #372]	@ (800ea84 <tx_control+0xc44>)
 800e90e:	2208      	movs	r2, #8
 800e910:	701a      	strb	r2, [r3, #0]

			// Carga datos de Header
			Bloque_Header[softVersion1] = Plantilla[version1]; // mov		softVersion1,version1
 800e912:	4b5d      	ldr	r3, [pc, #372]	@ (800ea88 <tx_control+0xc48>)
 800e914:	227b      	movs	r2, #123	@ 0x7b
 800e916:	5c9a      	ldrb	r2, [r3, r2]
 800e918:	4b5c      	ldr	r3, [pc, #368]	@ (800ea8c <tx_control+0xc4c>)
 800e91a:	701a      	strb	r2, [r3, #0]
			Bloque_Header[softVersion2] = Plantilla[version2]; // mov		softVersion2,version2;	/ Carga versin del firmware
 800e91c:	4b5a      	ldr	r3, [pc, #360]	@ (800ea88 <tx_control+0xc48>)
 800e91e:	227c      	movs	r2, #124	@ 0x7c
 800e920:	5c9a      	ldrb	r2, [r3, r2]
 800e922:	4b5a      	ldr	r3, [pc, #360]	@ (800ea8c <tx_control+0xc4c>)
 800e924:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800e926:	4b59      	ldr	r3, [pc, #356]	@ (800ea8c <tx_control+0xc4c>)
 800e928:	2200      	movs	r2, #0
 800e92a:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800e92c:	4b57      	ldr	r3, [pc, #348]	@ (800ea8c <tx_control+0xc4c>)
 800e92e:	2200      	movs	r2, #0
 800e930:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800e932:	4b56      	ldr	r3, [pc, #344]	@ (800ea8c <tx_control+0xc4c>)
 800e934:	2200      	movs	r2, #0
 800e936:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800e938:	4b54      	ldr	r3, [pc, #336]	@ (800ea8c <tx_control+0xc4c>)
 800e93a:	2201      	movs	r2, #1
 800e93c:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType] = 6;// mov		dataType,#06
 800e93e:	4b53      	ldr	r3, [pc, #332]	@ (800ea8c <tx_control+0xc4c>)
 800e940:	2206      	movs	r2, #6
 800e942:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;				// mov		dataSize,blockSizeTX
 800e944:	4b4f      	ldr	r3, [pc, #316]	@ (800ea84 <tx_control+0xc44>)
 800e946:	781a      	ldrb	r2, [r3, #0]
 800e948:	4b50      	ldr	r3, [pc, #320]	@ (800ea8c <tx_control+0xc4c>)
 800e94a:	71da      	strb	r2, [r3, #7]
			// ;Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
			// ;copia los datos al buffer de tx

			// ldw		X,#softVersion1
			// ldw		Y,#bufferTxControl
			wreg = 8;// mov		wreg,#8
 800e94c:	4b4a      	ldr	r3, [pc, #296]	@ (800ea78 <tx_control+0xc38>)
 800e94e:	2208      	movs	r2, #8
 800e950:	701a      	strb	r2, [r3, #0]
			copyVector(&Bloque_Header[softVersion1],&bufferTxControl);// call	copyVector
 800e952:	4a4f      	ldr	r2, [pc, #316]	@ (800ea90 <tx_control+0xc50>)
 800e954:	4b4d      	ldr	r3, [pc, #308]	@ (800ea8c <tx_control+0xc4c>)
 800e956:	0011      	movs	r1, r2
 800e958:	0018      	movs	r0, r3
 800e95a:	f7f8 fc85 	bl	8007268 <copyVector>
//			bufferTxControl[12]	= eeLong1;
//			bufferTxControl[13]	= eeLong2;
//			bufferTxControl[14] = eeLong3;
//			bufferTxControl[15] = eeLong4;

			bufferTxControl[8] = reeLat1;
 800e95e:	4b4d      	ldr	r3, [pc, #308]	@ (800ea94 <tx_control+0xc54>)
 800e960:	781a      	ldrb	r2, [r3, #0]
 800e962:	4b4b      	ldr	r3, [pc, #300]	@ (800ea90 <tx_control+0xc50>)
 800e964:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] = reeLat2;
 800e966:	4b4c      	ldr	r3, [pc, #304]	@ (800ea98 <tx_control+0xc58>)
 800e968:	781a      	ldrb	r2, [r3, #0]
 800e96a:	4b49      	ldr	r3, [pc, #292]	@ (800ea90 <tx_control+0xc50>)
 800e96c:	725a      	strb	r2, [r3, #9]
			bufferTxControl[10] = reeLat3;
 800e96e:	4b4b      	ldr	r3, [pc, #300]	@ (800ea9c <tx_control+0xc5c>)
 800e970:	781a      	ldrb	r2, [r3, #0]
 800e972:	4b47      	ldr	r3, [pc, #284]	@ (800ea90 <tx_control+0xc50>)
 800e974:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] = reeLat4;
 800e976:	4b4a      	ldr	r3, [pc, #296]	@ (800eaa0 <tx_control+0xc60>)
 800e978:	781a      	ldrb	r2, [r3, #0]
 800e97a:	4b45      	ldr	r3, [pc, #276]	@ (800ea90 <tx_control+0xc50>)
 800e97c:	72da      	strb	r2, [r3, #11]
			bufferTxControl[12]	= reeLong1;
 800e97e:	4b49      	ldr	r3, [pc, #292]	@ (800eaa4 <tx_control+0xc64>)
 800e980:	781a      	ldrb	r2, [r3, #0]
 800e982:	4b43      	ldr	r3, [pc, #268]	@ (800ea90 <tx_control+0xc50>)
 800e984:	731a      	strb	r2, [r3, #12]
			bufferTxControl[13]	= reeLong2;
 800e986:	4b48      	ldr	r3, [pc, #288]	@ (800eaa8 <tx_control+0xc68>)
 800e988:	781a      	ldrb	r2, [r3, #0]
 800e98a:	4b41      	ldr	r3, [pc, #260]	@ (800ea90 <tx_control+0xc50>)
 800e98c:	735a      	strb	r2, [r3, #13]
			bufferTxControl[14] = reeLong3;
 800e98e:	4b47      	ldr	r3, [pc, #284]	@ (800eaac <tx_control+0xc6c>)
 800e990:	781a      	ldrb	r2, [r3, #0]
 800e992:	4b3f      	ldr	r3, [pc, #252]	@ (800ea90 <tx_control+0xc50>)
 800e994:	739a      	strb	r2, [r3, #14]
			bufferTxControl[15] = reeLong4;
 800e996:	4b46      	ldr	r3, [pc, #280]	@ (800eab0 <tx_control+0xc70>)
 800e998:	781a      	ldrb	r2, [r3, #0]
 800e99a:	4b3d      	ldr	r3, [pc, #244]	@ (800ea90 <tx_control+0xc50>)
 800e99c:	73da      	strb	r2, [r3, #15]

			// Aade chksum al buffer a transmiir
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800e99e:	4b35      	ldr	r3, [pc, #212]	@ (800ea74 <tx_control+0xc34>)
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	601a      	str	r2, [r3, #0]

			// ldw		X,#bufferTxControl;			/ carga direccin del buffer a calcular chksum
			wreg = 0;		// clr		wreg
 800e9a4:	4b34      	ldr	r3, [pc, #208]	@ (800ea78 <tx_control+0xc38>)
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	701a      	strb	r2, [r3, #0]
			waux = 16;		// mov 	waux,#16;							/ tamao del bloque a calcular el chksum
 800e9aa:	4b34      	ldr	r3, [pc, #208]	@ (800ea7c <tx_control+0xc3c>)
 800e9ac:	2210      	movs	r2, #16
 800e9ae:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&bufferTxControl[0],waux);// call	buildChksumBloq
 800e9b0:	4b32      	ldr	r3, [pc, #200]	@ (800ea7c <tx_control+0xc3c>)
 800e9b2:	781b      	ldrb	r3, [r3, #0]
 800e9b4:	001a      	movs	r2, r3
 800e9b6:	4b36      	ldr	r3, [pc, #216]	@ (800ea90 <tx_control+0xc50>)
 800e9b8:	0011      	movs	r1, r2
 800e9ba:	0018      	movs	r0, r3
 800e9bc:	f7f8 fbfe 	bl	80071bc <buildChksumBloq>

			// ldw		X,chksum_HW
			// ldw		bufferTxControl+16,X
			// ldw		X,chksum_LW
			// ldw		bufferTxControl+18,X
			bufferTxControl[16] = ((chksum_32_HW_LW & 0xFF000000)>>24);
 800e9c0:	4b2c      	ldr	r3, [pc, #176]	@ (800ea74 <tx_control+0xc34>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	0e1b      	lsrs	r3, r3, #24
 800e9c6:	b2da      	uxtb	r2, r3
 800e9c8:	4b31      	ldr	r3, [pc, #196]	@ (800ea90 <tx_control+0xc50>)
 800e9ca:	741a      	strb	r2, [r3, #16]
			bufferTxControl[17] = ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800e9cc:	4b29      	ldr	r3, [pc, #164]	@ (800ea74 <tx_control+0xc34>)
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	0c1b      	lsrs	r3, r3, #16
 800e9d2:	b2da      	uxtb	r2, r3
 800e9d4:	4b2e      	ldr	r3, [pc, #184]	@ (800ea90 <tx_control+0xc50>)
 800e9d6:	745a      	strb	r2, [r3, #17]
			bufferTxControl[18] = ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800e9d8:	4b26      	ldr	r3, [pc, #152]	@ (800ea74 <tx_control+0xc34>)
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	0a1b      	lsrs	r3, r3, #8
 800e9de:	b2da      	uxtb	r2, r3
 800e9e0:	4b2b      	ldr	r3, [pc, #172]	@ (800ea90 <tx_control+0xc50>)
 800e9e2:	749a      	strb	r2, [r3, #18]
			bufferTxControl[19] = (chksum_32_HW_LW & 0x000000FF);
 800e9e4:	4b23      	ldr	r3, [pc, #140]	@ (800ea74 <tx_control+0xc34>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	b2da      	uxtb	r2, r3
 800e9ea:	4b29      	ldr	r3, [pc, #164]	@ (800ea90 <tx_control+0xc50>)
 800e9ec:	74da      	strb	r2, [r3, #19]

			// ldw		X,#bufferTxControl
			pointTx = &bufferTxControl[0]; 			// ldw		pointTx,X
 800e9ee:	4b31      	ldr	r3, [pc, #196]	@ (800eab4 <tx_control+0xc74>)
 800e9f0:	4a27      	ldr	r2, [pc, #156]	@ (800ea90 <tx_control+0xc50>)
 800e9f2:	601a      	str	r2, [r3, #0]
			pointInitTx = &bufferTxControl[0];		// ldw		pointInitTx,X
 800e9f4:	4b30      	ldr	r3, [pc, #192]	@ (800eab8 <tx_control+0xc78>)
 800e9f6:	4a26      	ldr	r2, [pc, #152]	@ (800ea90 <tx_control+0xc50>)
 800e9f8:	601a      	str	r2, [r3, #0]
			// ldw		X,#(bufferTxControl+20)
			pointEndTx = &bufferTxControl[20];// ldw		pointEndTx,X
 800e9fa:	4b30      	ldr	r3, [pc, #192]	@ (800eabc <tx_control+0xc7c>)
 800e9fc:	4a30      	ldr	r2, [pc, #192]	@ (800eac0 <tx_control+0xc80>)
 800e9fe:	601a      	str	r2, [r3, #0]
			blockSizeTX = 20;// mov		blockSizeTX,#20
 800ea00:	4b20      	ldr	r3, [pc, #128]	@ (800ea84 <tx_control+0xc44>)
 800ea02:	2214      	movs	r2, #20
 800ea04:	701a      	strb	r2, [r3, #0]

			flagsTX[2] = 0;		// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800ea06:	4b2f      	ldr	r3, [pc, #188]	@ (800eac4 <tx_control+0xc84>)
 800ea08:	2200      	movs	r2, #0
 800ea0a:	709a      	strb	r2, [r3, #2]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita enviar chksum
 800ea0c:	4b2d      	ldr	r3, [pc, #180]	@ (800eac4 <tx_control+0xc84>)
 800ea0e:	2201      	movs	r2, #1
 800ea10:	70da      	strb	r2, [r3, #3]

			keyTx = 0X55;		// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ea12:	4b2d      	ldr	r3, [pc, #180]	@ (800eac8 <tx_control+0xc88>)
 800ea14:	2255      	movs	r2, #85	@ 0x55
 800ea16:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			// clr		codeTX;
 800ea18:	4b02      	ldr	r3, [pc, #8]	@ (800ea24 <tx_control+0xbe4>)
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	701a      	strb	r2, [r3, #0]

fin_tx_read_GEO:
			goto end_tx_control;		//jp		end_tx_control
 800ea1e:	f001 fb9e 	bl	801015e <tx_control+0x231e>
 800ea22:	46c0      	nop			@ (mov r8, r8)
 800ea24:	20001ee0 	.word	0x20001ee0
 800ea28:	20001fa1 	.word	0x20001fa1
 800ea2c:	20001f8e 	.word	0x20001f8e
 800ea30:	20000e40 	.word	0x20000e40
 800ea34:	20000e48 	.word	0x20000e48
 800ea38:	20000d40 	.word	0x20000d40
 800ea3c:	08037000 	.word	0x08037000
 800ea40:	20000e44 	.word	0x20000e44
 800ea44:	20001e70 	.word	0x20001e70
 800ea48:	20000e60 	.word	0x20000e60
 800ea4c:	20000e61 	.word	0x20000e61
 800ea50:	20000e62 	.word	0x20000e62
 800ea54:	20000e63 	.word	0x20000e63
 800ea58:	20000e58 	.word	0x20000e58
 800ea5c:	20000e54 	.word	0x20000e54
 800ea60:	0803c000 	.word	0x0803c000
 800ea64:	20000e4e 	.word	0x20000e4e
 800ea68:	20000dc0 	.word	0x20000dc0
 800ea6c:	20000988 	.word	0x20000988
 800ea70:	20000e52 	.word	0x20000e52
 800ea74:	20001ef0 	.word	0x20001ef0
 800ea78:	20000b70 	.word	0x20000b70
 800ea7c:	20000b6f 	.word	0x20000b6f
 800ea80:	200001ba 	.word	0x200001ba
 800ea84:	20001eec 	.word	0x20001eec
 800ea88:	200000b8 	.word	0x200000b8
 800ea8c:	20001e94 	.word	0x20001e94
 800ea90:	20002060 	.word	0x20002060
 800ea94:	200001bb 	.word	0x200001bb
 800ea98:	200001bc 	.word	0x200001bc
 800ea9c:	200001bd 	.word	0x200001bd
 800eaa0:	200001be 	.word	0x200001be
 800eaa4:	200001bf 	.word	0x200001bf
 800eaa8:	200001c0 	.word	0x200001c0
 800eaac:	200001c1 	.word	0x200001c1
 800eab0:	200001c2 	.word	0x200001c2
 800eab4:	20001ed0 	.word	0x20001ed0
 800eab8:	20001ec8 	.word	0x20001ec8
 800eabc:	20001ecc 	.word	0x20001ecc
 800eac0:	20002074 	.word	0x20002074
 800eac4:	20001ed8 	.word	0x20001ed8
 800eac8:	20001ed5 	.word	0x20001ed5
				goto ask_tx_control_15;//jrne	ask_tx_control_15
 800eacc:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5B){//	cp	A,#$5B
 800eace:	4bdf      	ldr	r3, [pc, #892]	@ (800ee4c <tx_control+0x100c>)
 800ead0:	781b      	ldrb	r3, [r3, #0]
 800ead2:	2b5b      	cmp	r3, #91	@ 0x5b
 800ead4:	d000      	beq.n	800ead8 <tx_control+0xc98>
 800ead6:	e089      	b.n	800ebec <tx_control+0xdac>
			timeOutRst = 240;//	mov	timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ead8:	4bdd      	ldr	r3, [pc, #884]	@ (800ee50 <tx_control+0x1010>)
 800eada:	22f0      	movs	r2, #240	@ 0xf0
 800eadc:	701a      	strb	r2, [r3, #0]
			goto tx_read_timeUNIX;//	jp	tx_read_timeUNIX
 800eade:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_read_timeUNIX:
			blockSizeTX = 4 ; // mov		blockSizeTX,#4;				/ tamao del bloque
 800eae0:	4bdc      	ldr	r3, [pc, #880]	@ (800ee54 <tx_control+0x1014>)
 800eae2:	2204      	movs	r2, #4
 800eae4:	701a      	strb	r2, [r3, #0]

			// Carga datos de Header
			Bloque_Header[softVersion1] = Plantilla[version1]; 	// mov		softVersion1,version1
 800eae6:	4bdc      	ldr	r3, [pc, #880]	@ (800ee58 <tx_control+0x1018>)
 800eae8:	227b      	movs	r2, #123	@ 0x7b
 800eaea:	5c9a      	ldrb	r2, [r3, r2]
 800eaec:	4bdb      	ldr	r3, [pc, #876]	@ (800ee5c <tx_control+0x101c>)
 800eaee:	701a      	strb	r2, [r3, #0]
			Bloque_Header[softVersion2] = Plantilla[version2];	// mov		softVersion2,version2;	/ Carga versin del firmware
 800eaf0:	4bd9      	ldr	r3, [pc, #868]	@ (800ee58 <tx_control+0x1018>)
 800eaf2:	227c      	movs	r2, #124	@ 0x7c
 800eaf4:	5c9a      	ldrb	r2, [r3, r2]
 800eaf6:	4bd9      	ldr	r3, [pc, #868]	@ (800ee5c <tx_control+0x101c>)
 800eaf8:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800eafa:	4bd8      	ldr	r3, [pc, #864]	@ (800ee5c <tx_control+0x101c>)
 800eafc:	2200      	movs	r2, #0
 800eafe:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800eb00:	4bd6      	ldr	r3, [pc, #856]	@ (800ee5c <tx_control+0x101c>)
 800eb02:	2200      	movs	r2, #0
 800eb04:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800eb06:	4bd5      	ldr	r3, [pc, #852]	@ (800ee5c <tx_control+0x101c>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800eb0c:	4bd3      	ldr	r3, [pc, #844]	@ (800ee5c <tx_control+0x101c>)
 800eb0e:	2201      	movs	r2, #1
 800eb10:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType]  = 7;				// mov		dataType,#07
 800eb12:	4bd2      	ldr	r3, [pc, #840]	@ (800ee5c <tx_control+0x101c>)
 800eb14:	2207      	movs	r2, #7
 800eb16:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;		// mov		dataSize,blockSizeTX
 800eb18:	4bce      	ldr	r3, [pc, #824]	@ (800ee54 <tx_control+0x1014>)
 800eb1a:	781a      	ldrb	r2, [r3, #0]
 800eb1c:	4bcf      	ldr	r3, [pc, #828]	@ (800ee5c <tx_control+0x101c>)
 800eb1e:	71da      	strb	r2, [r3, #7]
			flagsTX[2] = 1;								// bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800eb20:	4bcf      	ldr	r3, [pc, #828]	@ (800ee60 <tx_control+0x1020>)
 800eb22:	2201      	movs	r2, #1
 800eb24:	709a      	strb	r2, [r3, #2]
			//Indica direcciones iniciales de datos a copiar y cantidad de datos (X origen, Y destino, wreg tamao)
			//copia los datos al buffer de tx

			//ldw		X,#softVersion1
			//ldw		Y,#bufferTxControl
			wreg = 8;// mov		wreg,#8
 800eb26:	4bcf      	ldr	r3, [pc, #828]	@ (800ee64 <tx_control+0x1024>)
 800eb28:	2208      	movs	r2, #8
 800eb2a:	701a      	strb	r2, [r3, #0]
			copyVector(&Bloque_Header[softVersion1],&bufferTxControl[0]);// call	copyVector
 800eb2c:	4ace      	ldr	r2, [pc, #824]	@ (800ee68 <tx_control+0x1028>)
 800eb2e:	4bcb      	ldr	r3, [pc, #812]	@ (800ee5c <tx_control+0x101c>)
 800eb30:	0011      	movs	r1, r2
 800eb32:	0018      	movs	r0, r3
 800eb34:	f7f8 fb98 	bl	8007268 <copyVector>

			// Carga informacin de tiempo UNIX en el buffer a tranmitir
			// ldw		X,timeSeconds_HW
			bufferTxControl[8] = (uint8_t) ((timeSeconds_HW )>>8);	// ldw		bufferTxControl+8,X
 800eb38:	4bcc      	ldr	r3, [pc, #816]	@ (800ee6c <tx_control+0x102c>)
 800eb3a:	881b      	ldrh	r3, [r3, #0]
 800eb3c:	0a1b      	lsrs	r3, r3, #8
 800eb3e:	b29b      	uxth	r3, r3
 800eb40:	b2da      	uxtb	r2, r3
 800eb42:	4bc9      	ldr	r3, [pc, #804]	@ (800ee68 <tx_control+0x1028>)
 800eb44:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] = (uint8_t) (timeSeconds_HW & 0x00FF);
 800eb46:	4bc9      	ldr	r3, [pc, #804]	@ (800ee6c <tx_control+0x102c>)
 800eb48:	881b      	ldrh	r3, [r3, #0]
 800eb4a:	b2da      	uxtb	r2, r3
 800eb4c:	4bc6      	ldr	r3, [pc, #792]	@ (800ee68 <tx_control+0x1028>)
 800eb4e:	725a      	strb	r2, [r3, #9]
			// ldw		X,timeSeconds_LW
			bufferTxControl[10] = (uint8_t) ((timeSeconds_LW )>>8);	// ldw		bufferTxControl+10,X
 800eb50:	4bc7      	ldr	r3, [pc, #796]	@ (800ee70 <tx_control+0x1030>)
 800eb52:	881b      	ldrh	r3, [r3, #0]
 800eb54:	0a1b      	lsrs	r3, r3, #8
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	b2da      	uxtb	r2, r3
 800eb5a:	4bc3      	ldr	r3, [pc, #780]	@ (800ee68 <tx_control+0x1028>)
 800eb5c:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] = (uint8_t) (timeSeconds_LW & 0x00FF);
 800eb5e:	4bc4      	ldr	r3, [pc, #784]	@ (800ee70 <tx_control+0x1030>)
 800eb60:	881b      	ldrh	r3, [r3, #0]
 800eb62:	b2da      	uxtb	r2, r3
 800eb64:	4bc0      	ldr	r3, [pc, #768]	@ (800ee68 <tx_control+0x1028>)
 800eb66:	72da      	strb	r2, [r3, #11]

			// Aade chksum al buffer a transmiir
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW=0;	// ldw		chksum_LW,X;					/ limpia registros de checksum
 800eb68:	4bc2      	ldr	r3, [pc, #776]	@ (800ee74 <tx_control+0x1034>)
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	601a      	str	r2, [r3, #0]

			// ldw		X,#bufferTxControl;			/ carga direccin del buffer a calcular chksum
			wreg=0;				// clr		wreg
 800eb6e:	4bbd      	ldr	r3, [pc, #756]	@ (800ee64 <tx_control+0x1024>)
 800eb70:	2200      	movs	r2, #0
 800eb72:	701a      	strb	r2, [r3, #0]
			waux=12;			// mov 	waux,#12;							/ tamao del bloque a calcular el chksum
 800eb74:	4bc0      	ldr	r3, [pc, #768]	@ (800ee78 <tx_control+0x1038>)
 800eb76:	220c      	movs	r2, #12
 800eb78:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&bufferTxControl[0],waux);	// call	buildChksumBloq
 800eb7a:	4bbf      	ldr	r3, [pc, #764]	@ (800ee78 <tx_control+0x1038>)
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	001a      	movs	r2, r3
 800eb80:	4bb9      	ldr	r3, [pc, #740]	@ (800ee68 <tx_control+0x1028>)
 800eb82:	0011      	movs	r1, r2
 800eb84:	0018      	movs	r0, r3
 800eb86:	f7f8 fb19 	bl	80071bc <buildChksumBloq>

			// ldw		X,chksum_HW
			// ldw		bufferTxControl+12,X
			// ldw		X,chksum_LW
			// ldw		bufferTxControl+14,X
			bufferTxControl[12] = (uint8_t) ((chksum_32_HW_LW & 0xFF000000)>>24);
 800eb8a:	4bba      	ldr	r3, [pc, #744]	@ (800ee74 <tx_control+0x1034>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	0e1b      	lsrs	r3, r3, #24
 800eb90:	b2da      	uxtb	r2, r3
 800eb92:	4bb5      	ldr	r3, [pc, #724]	@ (800ee68 <tx_control+0x1028>)
 800eb94:	731a      	strb	r2, [r3, #12]
			bufferTxControl[13] = (uint8_t) ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800eb96:	4bb7      	ldr	r3, [pc, #732]	@ (800ee74 <tx_control+0x1034>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	0c1b      	lsrs	r3, r3, #16
 800eb9c:	b2da      	uxtb	r2, r3
 800eb9e:	4bb2      	ldr	r3, [pc, #712]	@ (800ee68 <tx_control+0x1028>)
 800eba0:	735a      	strb	r2, [r3, #13]
			bufferTxControl[14] = (uint8_t) ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800eba2:	4bb4      	ldr	r3, [pc, #720]	@ (800ee74 <tx_control+0x1034>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	0a1b      	lsrs	r3, r3, #8
 800eba8:	b2da      	uxtb	r2, r3
 800ebaa:	4baf      	ldr	r3, [pc, #700]	@ (800ee68 <tx_control+0x1028>)
 800ebac:	739a      	strb	r2, [r3, #14]
			bufferTxControl[15] = (uint8_t) (chksum_32_HW_LW & 0x000000FF);
 800ebae:	4bb1      	ldr	r3, [pc, #708]	@ (800ee74 <tx_control+0x1034>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	b2da      	uxtb	r2, r3
 800ebb4:	4bac      	ldr	r3, [pc, #688]	@ (800ee68 <tx_control+0x1028>)
 800ebb6:	73da      	strb	r2, [r3, #15]

			// ldw		X,#bufferTxControl
			pointTx = &bufferTxControl[0];			// ldw		pointTx,X
 800ebb8:	4bb0      	ldr	r3, [pc, #704]	@ (800ee7c <tx_control+0x103c>)
 800ebba:	4aab      	ldr	r2, [pc, #684]	@ (800ee68 <tx_control+0x1028>)
 800ebbc:	601a      	str	r2, [r3, #0]
			pointInitTx = &bufferTxControl[0];		// ldw		pointInitTx,X
 800ebbe:	4bb0      	ldr	r3, [pc, #704]	@ (800ee80 <tx_control+0x1040>)
 800ebc0:	4aa9      	ldr	r2, [pc, #676]	@ (800ee68 <tx_control+0x1028>)
 800ebc2:	601a      	str	r2, [r3, #0]
			// ldw		X,#(bufferTxControl+16)
			pointEndTx = &bufferTxControl[16];		// ldw		pointEndTx,X
 800ebc4:	4baf      	ldr	r3, [pc, #700]	@ (800ee84 <tx_control+0x1044>)
 800ebc6:	4ab0      	ldr	r2, [pc, #704]	@ (800ee88 <tx_control+0x1048>)
 800ebc8:	601a      	str	r2, [r3, #0]
			blockSizeTX = 16; 						// mov		blockSizeTX,#16
 800ebca:	4ba2      	ldr	r3, [pc, #648]	@ (800ee54 <tx_control+0x1014>)
 800ebcc:	2210      	movs	r2, #16
 800ebce:	701a      	strb	r2, [r3, #0]

			flagsTX[2] = 0; 						// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800ebd0:	4ba3      	ldr	r3, [pc, #652]	@ (800ee60 <tx_control+0x1020>)
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	709a      	strb	r2, [r3, #2]
			flagsTX[3] = 1;							// bset	flagsTX,#3;						/ evita enviar chksum
 800ebd6:	4ba2      	ldr	r3, [pc, #648]	@ (800ee60 <tx_control+0x1020>)
 800ebd8:	2201      	movs	r2, #1
 800ebda:	70da      	strb	r2, [r3, #3]

			keyTx = 0x55; 							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ebdc:	4bab      	ldr	r3, [pc, #684]	@ (800ee8c <tx_control+0x104c>)
 800ebde:	2255      	movs	r2, #85	@ 0x55
 800ebe0:	701a      	strb	r2, [r3, #0]
			codeTX = 0; 							// clr		codeTX;
 800ebe2:	4b9a      	ldr	r3, [pc, #616]	@ (800ee4c <tx_control+0x100c>)
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	701a      	strb	r2, [r3, #0]

fin_tx_read_timeUNIX:
			goto end_tx_control;				//jp		end_tx_control
 800ebe8:	f001 fab9 	bl	801015e <tx_control+0x231e>
				goto ask_tx_control_16;//	jrne ask_tx_control_16
 800ebec:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5C){//cp A,#$5C
 800ebee:	4b97      	ldr	r3, [pc, #604]	@ (800ee4c <tx_control+0x100c>)
 800ebf0:	781b      	ldrb	r3, [r3, #0]
 800ebf2:	2b5c      	cmp	r3, #92	@ 0x5c
 800ebf4:	d132      	bne.n	800ec5c <tx_control+0xe1c>
			timeOutRst = 240;//mov timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ebf6:	4b96      	ldr	r3, [pc, #600]	@ (800ee50 <tx_control+0x1010>)
 800ebf8:	22f0      	movs	r2, #240	@ 0xf0
 800ebfa:	701a      	strb	r2, [r3, #0]
			goto tx_timeBCD;//jp tx_timeBCD
 800ebfc:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_timeBCD:
// checa el chksum
			// clrw	X
			// ldw		chksum_HW,X
			chksum_32_HW_LW = 0;	// ldw		chksum_LW,X;					/ limpia registros de checksum
 800ebfe:	4b9d      	ldr	r3, [pc, #628]	@ (800ee74 <tx_control+0x1034>)
 800ec00:	2200      	movs	r2, #0
 800ec02:	601a      	str	r2, [r3, #0]

			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			wreg = 0; 				// clr		wreg
 800ec04:	4b97      	ldr	r3, [pc, #604]	@ (800ee64 <tx_control+0x1024>)
 800ec06:	2200      	movs	r2, #0
 800ec08:	701a      	strb	r2, [r3, #0]
			waux = 11;				// mov 	waux,#11;							/ tamao del bloque a calcular el chksum
 800ec0a:	4b9b      	ldr	r3, [pc, #620]	@ (800ee78 <tx_control+0x1038>)
 800ec0c:	220b      	movs	r2, #11
 800ec0e:	701a      	strb	r2, [r3, #0]
			// toma los datos de tiempo
			// ldw		X,#RxBuffer_Ble;			/ carga direccin del buffer de recepcin
			// addw	X,#2;
			// ldw		X,tempo2;
			// cpw		X,chksum_LW;
			buildChksumBloq(&RxBuffer_Ble[0],11);		// call	buildChksumBloq
 800ec10:	4b9f      	ldr	r3, [pc, #636]	@ (800ee90 <tx_control+0x1050>)
 800ec12:	210b      	movs	r1, #11
 800ec14:	0018      	movs	r0, r3
 800ec16:	f7f8 fad1 	bl	80071bc <buildChksumBloq>
			chksum_to_compare = 0;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[11])  <<24;
 800ec1e:	4b9c      	ldr	r3, [pc, #624]	@ (800ee90 <tx_control+0x1050>)
 800ec20:	7adb      	ldrb	r3, [r3, #11]
 800ec22:	061b      	lsls	r3, r3, #24
 800ec24:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[12]) <<16;
 800ec26:	4b9a      	ldr	r3, [pc, #616]	@ (800ee90 <tx_control+0x1050>)
 800ec28:	7b1b      	ldrb	r3, [r3, #12]
 800ec2a:	041b      	lsls	r3, r3, #16
 800ec2c:	68ba      	ldr	r2, [r7, #8]
 800ec2e:	18d3      	adds	r3, r2, r3
 800ec30:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[13]) <<8;
 800ec32:	4b97      	ldr	r3, [pc, #604]	@ (800ee90 <tx_control+0x1050>)
 800ec34:	7b5b      	ldrb	r3, [r3, #13]
 800ec36:	021b      	lsls	r3, r3, #8
 800ec38:	68ba      	ldr	r2, [r7, #8]
 800ec3a:	18d3      	adds	r3, r2, r3
 800ec3c:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[14]);
 800ec3e:	4b94      	ldr	r3, [pc, #592]	@ (800ee90 <tx_control+0x1050>)
 800ec40:	7b9b      	ldrb	r3, [r3, #14]
 800ec42:	001a      	movs	r2, r3
 800ec44:	68bb      	ldr	r3, [r7, #8]
 800ec46:	189b      	adds	r3, r3, r2
 800ec48:	60bb      	str	r3, [r7, #8]

			if(chksum_to_compare!= chksum_32_HW_LW){// jrne	tx_timeBCD_error;			/ si no iguales sal sin modificar Geolocalizacin
 800ec4a:	4b8a      	ldr	r3, [pc, #552]	@ (800ee74 <tx_control+0x1034>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	68ba      	ldr	r2, [r7, #8]
 800ec50:	429a      	cmp	r2, r3
 800ec52:	d101      	bne.n	800ec58 <tx_control+0xe18>
 800ec54:	f001 f9e2 	bl	801001c <tx_control+0x21dc>
				goto tx_timeBCD_error;
 800ec58:	f001 fa60 	bl	801011c <tx_control+0x22dc>
				goto ask_tx_control_17;//jrne	ask_tx_control_17
 800ec5c:	46c0      	nop			@ (mov r8, r8)
			if(codeTX != 0x5F){//cp		A,#$5F
 800ec5e:	4b7b      	ldr	r3, [pc, #492]	@ (800ee4c <tx_control+0x100c>)
 800ec60:	781b      	ldrb	r3, [r3, #0]
 800ec62:	2b5f      	cmp	r3, #95	@ 0x5f
 800ec64:	d142      	bne.n	800ecec <tx_control+0xeac>
			timeOutRst = 240;//mov timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ec66:	4b7a      	ldr	r3, [pc, #488]	@ (800ee50 <tx_control+0x1010>)
 800ec68:	22f0      	movs	r2, #240	@ 0xf0
 800ec6a:	701a      	strb	r2, [r3, #0]
			goto tx_infoReloj;//jp		tx_infoReloj
 800ec6c:	46c0      	nop			@ (mov r8, r8)
			//typeClock = 0;					// mov		typeClock,#0;				Reloj interno
			// ;mov		typeClock,#1;				Reloj con seal de CA
			//if(!flagsTime[f_timeConfigRTC]){// btjf		flagsTime,#f_timeConfigRTC,noCristal;// Ya se configuro RTC ? no, no actualices tiempos
			//	goto noCristal;
			//}
			typeClock = 2;					// mov		typeClock,#2;				Reloj cristal
 800ec6e:	4b89      	ldr	r3, [pc, #548]	@ (800ee94 <tx_control+0x1054>)
 800ec70:	2202      	movs	r2, #2
 800ec72:	701a      	strb	r2, [r3, #0]
//noCristal:

			// ldw		X,#typeClock;				/ inicio del bloque
			pointTx = &typeClock ;				// ldw		pointTx,X
 800ec74:	4b81      	ldr	r3, [pc, #516]	@ (800ee7c <tx_control+0x103c>)
 800ec76:	4a87      	ldr	r2, [pc, #540]	@ (800ee94 <tx_control+0x1054>)
 800ec78:	601a      	str	r2, [r3, #0]
			pointInitTx = &typeClock;			// ldw		pointInitTx,X
 800ec7a:	4b81      	ldr	r3, [pc, #516]	@ (800ee80 <tx_control+0x1040>)
 800ec7c:	4a85      	ldr	r2, [pc, #532]	@ (800ee94 <tx_control+0x1054>)
 800ec7e:	601a      	str	r2, [r3, #0]
			// ldw		X,#(typeClock + 1);				/ fin del bloque
			pointEndTx = pointInitTx + 1;// ldw		pointEndTx,X
 800ec80:	4b7f      	ldr	r3, [pc, #508]	@ (800ee80 <tx_control+0x1040>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	1c5a      	adds	r2, r3, #1
 800ec86:	4b7f      	ldr	r3, [pc, #508]	@ (800ee84 <tx_control+0x1044>)
 800ec88:	601a      	str	r2, [r3, #0]
			blockSizeTX = 1;// mov		blockSizeTX,#1;				/ tamao del bloque
 800ec8a:	4b72      	ldr	r3, [pc, #456]	@ (800ee54 <tx_control+0x1014>)
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	701a      	strb	r2, [r3, #0]

			//; Carga datos de Header
			Bloque_Header [softVersion1] = Plantilla[version1];	 // mov		softVersion1,version1
 800ec90:	4b71      	ldr	r3, [pc, #452]	@ (800ee58 <tx_control+0x1018>)
 800ec92:	227b      	movs	r2, #123	@ 0x7b
 800ec94:	5c9a      	ldrb	r2, [r3, r2]
 800ec96:	4b71      	ldr	r3, [pc, #452]	@ (800ee5c <tx_control+0x101c>)
 800ec98:	701a      	strb	r2, [r3, #0]
			Bloque_Header [softVersion2] = Plantilla[version2];	// mov		softVersion2,version2;	/ Carga versin del firmware
 800ec9a:	4b6f      	ldr	r3, [pc, #444]	@ (800ee58 <tx_control+0x1018>)
 800ec9c:	227c      	movs	r2, #124	@ 0x7c
 800ec9e:	5c9a      	ldrb	r2, [r3, r2]
 800eca0:	4b6e      	ldr	r3, [pc, #440]	@ (800ee5c <tx_control+0x101c>)
 800eca2:	705a      	strb	r2, [r3, #1]

			//ldw		X,#0
			//ldw		bufferSize_HW,X
			Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800eca4:	4b6d      	ldr	r3, [pc, #436]	@ (800ee5c <tx_control+0x101c>)
 800eca6:	2200      	movs	r2, #0
 800eca8:	709a      	strb	r2, [r3, #2]
			Bloque_Header [bufferSize_3] = lowByte(0);
 800ecaa:	4b6c      	ldr	r3, [pc, #432]	@ (800ee5c <tx_control+0x101c>)
 800ecac:	2200      	movs	r2, #0
 800ecae:	70da      	strb	r2, [r3, #3]

			//ldw	X,#1
			Bloque_Header [bufferSize_2] = highByte(1); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800ecb0:	4b6a      	ldr	r3, [pc, #424]	@ (800ee5c <tx_control+0x101c>)
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	711a      	strb	r2, [r3, #4]
			Bloque_Header [bufferSize_1] = lowByte(1);
 800ecb6:	4b69      	ldr	r3, [pc, #420]	@ (800ee5c <tx_control+0x101c>)
 800ecb8:	2201      	movs	r2, #1
 800ecba:	715a      	strb	r2, [r3, #5]

			Bloque_Header[dataType] = 9;				// mov		dataType,#09
 800ecbc:	4b67      	ldr	r3, [pc, #412]	@ (800ee5c <tx_control+0x101c>)
 800ecbe:	2209      	movs	r2, #9
 800ecc0:	719a      	strb	r2, [r3, #6]
			Bloque_Header[dataSize] = blockSizeTX;		// mov		dataSize,blockSizeTX
 800ecc2:	4b64      	ldr	r3, [pc, #400]	@ (800ee54 <tx_control+0x1014>)
 800ecc4:	781a      	ldrb	r2, [r3, #0]
 800ecc6:	4b65      	ldr	r3, [pc, #404]	@ (800ee5c <tx_control+0x101c>)
 800ecc8:	71da      	strb	r2, [r3, #7]
			flagsTX[2]=1;								// bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800ecca:	4b65      	ldr	r3, [pc, #404]	@ (800ee60 <tx_control+0x1020>)
 800eccc:	2201      	movs	r2, #1
 800ecce:	709a      	strb	r2, [r3, #2]

			//clrw	X
			//ldw		chksum_HW,X
			chksum_32_HW_LW = 0; 	//ldw		chksum_LW,X;					/ limpia registros de checksum
 800ecd0:	4b68      	ldr	r3, [pc, #416]	@ (800ee74 <tx_control+0x1034>)
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	601a      	str	r2, [r3, #0]
			flagsTX[3]=0;			// bres	flagsTX,#3;						/ indica que no se ha enviado el checksum
 800ecd6:	4b62      	ldr	r3, [pc, #392]	@ (800ee60 <tx_control+0x1020>)
 800ecd8:	2200      	movs	r2, #0
 800ecda:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;			// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ecdc:	4b6b      	ldr	r3, [pc, #428]	@ (800ee8c <tx_control+0x104c>)
 800ecde:	2255      	movs	r2, #85	@ 0x55
 800ece0:	701a      	strb	r2, [r3, #0]
			codeTX = 0;				// clr		codeTX;
 800ece2:	4b5a      	ldr	r3, [pc, #360]	@ (800ee4c <tx_control+0x100c>)
 800ece4:	2200      	movs	r2, #0
 800ece6:	701a      	strb	r2, [r3, #0]

fin_tx_infoReloj:
			goto end_tx_control;		//jp		end_tx_control
 800ece8:	f001 fa39 	bl	801015e <tx_control+0x231e>
				goto ask_tx_control_18;//jrne	ask_tx_control_17
 800ecec:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x62)//jrne	ask_tx_control_19
 800ecee:	4b57      	ldr	r3, [pc, #348]	@ (800ee4c <tx_control+0x100c>)
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	2b62      	cmp	r3, #98	@ 0x62
 800ecf4:	d10b      	bne.n	800ed0e <tx_control+0xece>
			timeOutRst = 240; //mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ecf6:	4b56      	ldr	r3, [pc, #344]	@ (800ee50 <tx_control+0x1010>)
 800ecf8:	22f0      	movs	r2, #240	@ 0xf0
 800ecfa:	701a      	strb	r2, [r3, #0]
			goto tx_wifi_datalogger;//jp		tx_wifi_datalogger
 800ecfc:	46c0      	nop			@ (mov r8, r8)
//----------------------------------------------------------
tx_wifi_datalogger:

			flagsWIFI[f_timeLoggerSend] = 1;	//bset		flagsWIFI,#f_timeLoggerSend;
 800ecfe:	4b66      	ldr	r3, [pc, #408]	@ (800ee98 <tx_control+0x1058>)
 800ed00:	2201      	movs	r2, #1
 800ed02:	705a      	strb	r2, [r3, #1]
			codeTX = 0;							//clr		codeTX;								/ limpia cdigo de Tx
 800ed04:	4b51      	ldr	r3, [pc, #324]	@ (800ee4c <tx_control+0x100c>)
 800ed06:	2200      	movs	r2, #0
 800ed08:	701a      	strb	r2, [r3, #0]

			goto end_tx_control;				//jp		end_tx_control
 800ed0a:	f001 fa28 	bl	801015e <tx_control+0x231e>
				goto ask_tx_control_19;
 800ed0e:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x63)//jrne	ask_tx_control_20
 800ed10:	4b4e      	ldr	r3, [pc, #312]	@ (800ee4c <tx_control+0x100c>)
 800ed12:	781b      	ldrb	r3, [r3, #0]
 800ed14:	2b63      	cmp	r3, #99	@ 0x63
 800ed16:	d10b      	bne.n	800ed30 <tx_control+0xef0>
			timeOutRst = 240;		//mov		timeOutRst,#240;				// carga time out de resetcon 240 segundos
 800ed18:	4b4d      	ldr	r3, [pc, #308]	@ (800ee50 <tx_control+0x1010>)
 800ed1a:	22f0      	movs	r2, #240	@ 0xf0
 800ed1c:	701a      	strb	r2, [r3, #0]
			goto tx_wifi_eventlogger;//jp		tx_wifi_eventlogger
 800ed1e:	46c0      	nop			@ (mov r8, r8)

//;----------------------------------------------------------
tx_wifi_eventlogger:
			flagsWIFI[f_eventLoggerSend] = 1;	//bset		flagsWIFI,#f_eventLoggerSend;
 800ed20:	4b5d      	ldr	r3, [pc, #372]	@ (800ee98 <tx_control+0x1058>)
 800ed22:	2201      	movs	r2, #1
 800ed24:	709a      	strb	r2, [r3, #2]
			codeTX = 0;							//clr		codeTX;								/ limpia cdigo de Tx
 800ed26:	4b49      	ldr	r3, [pc, #292]	@ (800ee4c <tx_control+0x100c>)
 800ed28:	2200      	movs	r2, #0
 800ed2a:	701a      	strb	r2, [r3, #0]

			goto end_tx_control;				//jp		end_tx_control
 800ed2c:	f001 fa17 	bl	801015e <tx_control+0x231e>
				goto ask_tx_control_20;
 800ed30:	46c0      	nop			@ (mov r8, r8)
			if(codeTX!= 0x64)				//cp		A,#$64
 800ed32:	4b46      	ldr	r3, [pc, #280]	@ (800ee4c <tx_control+0x100c>)
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	2b64      	cmp	r3, #100	@ 0x64
 800ed38:	d127      	bne.n	800ed8a <tx_control+0xf4a>
			timeOutRst = 240;				//mov		timeOutRst,#240;				/ carga time out de resetcon 60 segundos
 800ed3a:	4b45      	ldr	r3, [pc, #276]	@ (800ee50 <tx_control+0x1010>)
 800ed3c:	22f0      	movs	r2, #240	@ 0xf0
 800ed3e:	701a      	strb	r2, [r3, #0]
			goto tx_control_PrCargas;		//jp		tx_control_PrCargas
 800ed40:	46c0      	nop			@ (mov r8, r8)
			tiempoPrCargas = 10; // mov		tiempoPrCargas,#10;		/carga con 10 segundos el tiempo de prueba de cargas
 800ed42:	4b56      	ldr	r3, [pc, #344]	@ (800ee9c <tx_control+0x105c>)
 800ed44:	220a      	movs	r2, #10
 800ed46:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando1] = 0xF1;	// mov		comando1,#$F1
 800ed48:	4b55      	ldr	r3, [pc, #340]	@ (800eea0 <tx_control+0x1060>)
 800ed4a:	22f1      	movs	r2, #241	@ 0xf1
 800ed4c:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800ed4e:	4b54      	ldr	r3, [pc, #336]	@ (800eea0 <tx_control+0x1060>)
 800ed50:	223d      	movs	r2, #61	@ 0x3d
 800ed52:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];//ldw		pointTx,X
 800ed54:	4b49      	ldr	r3, [pc, #292]	@ (800ee7c <tx_control+0x103c>)
 800ed56:	4a52      	ldr	r2, [pc, #328]	@ (800eea0 <tx_control+0x1060>)
 800ed58:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];//ldw		pointInitTx,X
 800ed5a:	4b49      	ldr	r3, [pc, #292]	@ (800ee80 <tx_control+0x1040>)
 800ed5c:	4a50      	ldr	r2, [pc, #320]	@ (800eea0 <tx_control+0x1060>)
 800ed5e:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake[comando2];//ldw		pointEndTx,X
 800ed60:	4b48      	ldr	r3, [pc, #288]	@ (800ee84 <tx_control+0x1044>)
 800ed62:	4a50      	ldr	r2, [pc, #320]	@ (800eea4 <tx_control+0x1064>)
 800ed64:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;//mov		blockSizeTX,#2
 800ed66:	4b3b      	ldr	r3, [pc, #236]	@ (800ee54 <tx_control+0x1014>)
 800ed68:	2202      	movs	r2, #2
 800ed6a:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		//bset	flagsTX,#3;						/ evita que se mande checksum
 800ed6c:	4b3c      	ldr	r3, [pc, #240]	@ (800ee60 <tx_control+0x1020>)
 800ed6e:	2201      	movs	r2, #1
 800ed70:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;		//mov		keyTx,#$55;						/ listo para mandar transmisin
 800ed72:	4b46      	ldr	r3, [pc, #280]	@ (800ee8c <tx_control+0x104c>)
 800ed74:	2255      	movs	r2, #85	@ 0x55
 800ed76:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			//clr		codeTX;
 800ed78:	4b34      	ldr	r3, [pc, #208]	@ (800ee4c <tx_control+0x100c>)
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;	//jp		end_tx_control
 800ed7e:	f001 f9ee 	bl	801015e <tx_control+0x231e>
		goto jmp_tx_wifi;//  jp jmp_tx_wifi;
 800ed82:	46c0      	nop			@ (mov r8, r8)
 800ed84:	e002      	b.n	800ed8c <tx_control+0xf4c>
		goto jmp_tx_wifi;//jp jmp_tx_wifi / no, continua
 800ed86:	46c0      	nop			@ (mov r8, r8)
 800ed88:	e000      	b.n	800ed8c <tx_control+0xf4c>
				goto ask_tx_control_21;		//jrne	ask_tx_control_21
 800ed8a:	46c0      	nop			@ (mov r8, r8)
			goto	tx_wifi;			//jp		tx_wifi
 800ed8c:	46c0      	nop			@ (mov r8, r8)

		//if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)){ // btjt 		PE_IDR,#wifi_connect,tx_wifi_OK
		//	goto tx_wifi_OK;
		//}
		//; logger, telemetria y eventos por servidor solo estn permitidos con comunicacin WiFi seleccionada
		if(flagsTxControl[f_select])//btjt		flagsTxControl,#f_select,tx_wifi_01
 800ed8e:	4b46      	ldr	r3, [pc, #280]	@ (800eea8 <tx_control+0x1068>)
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d101      	bne.n	800ed9a <tx_control+0xf5a>
 800ed96:	f002 fab7 	bl	8011308 <tx_control+0x34c8>
			goto tx_wifi_01;
 800ed9a:	f001 fa06 	bl	80101aa <tx_control+0x236a>
	     	point_Y[i] = point_X[i];
 800ed9e:	204c      	movs	r0, #76	@ 0x4c
 800eda0:	183b      	adds	r3, r7, r0
 800eda2:	781b      	ldrb	r3, [r3, #0]
 800eda4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800eda6:	18d2      	adds	r2, r2, r3
 800eda8:	183b      	adds	r3, r7, r0
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800edae:	18cb      	adds	r3, r1, r3
 800edb0:	7812      	ldrb	r2, [r2, #0]
 800edb2:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < size_handshake ; i++ )
 800edb4:	183b      	adds	r3, r7, r0
 800edb6:	781a      	ldrb	r2, [r3, #0]
 800edb8:	183b      	adds	r3, r7, r0
 800edba:	3201      	adds	r2, #1
 800edbc:	701a      	strb	r2, [r3, #0]
 800edbe:	234c      	movs	r3, #76	@ 0x4c
 800edc0:	18fb      	adds	r3, r7, r3
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	2b14      	cmp	r3, #20
 800edc6:	d9ea      	bls.n	800ed9e <tx_control+0xf5e>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800edc8:	4b2a      	ldr	r3, [pc, #168]	@ (800ee74 <tx_control+0x1034>)
 800edca:	2200      	movs	r2, #0
 800edcc:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];
 800edce:	4b26      	ldr	r3, [pc, #152]	@ (800ee68 <tx_control+0x1028>)
 800edd0:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, size_handshake);
 800edd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edd4:	2115      	movs	r1, #21
 800edd6:	0018      	movs	r0, r3
 800edd8:	f7f8 f9f0 	bl	80071bc <buildChksumBloq>
		asm ("nop");
 800eddc:	46c0      	nop			@ (mov r8, r8)
		bufferTxControl [size_handshake+0] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800edde:	4b25      	ldr	r3, [pc, #148]	@ (800ee74 <tx_control+0x1034>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	0e1b      	lsrs	r3, r3, #24
 800ede4:	b2da      	uxtb	r2, r3
 800ede6:	4b20      	ldr	r3, [pc, #128]	@ (800ee68 <tx_control+0x1028>)
 800ede8:	755a      	strb	r2, [r3, #21]
		bufferTxControl [size_handshake+1] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800edea:	4b22      	ldr	r3, [pc, #136]	@ (800ee74 <tx_control+0x1034>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	0c1b      	lsrs	r3, r3, #16
 800edf0:	b2da      	uxtb	r2, r3
 800edf2:	4b1d      	ldr	r3, [pc, #116]	@ (800ee68 <tx_control+0x1028>)
 800edf4:	759a      	strb	r2, [r3, #22]
		bufferTxControl [size_handshake+2] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800edf6:	4b1f      	ldr	r3, [pc, #124]	@ (800ee74 <tx_control+0x1034>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	0a1b      	lsrs	r3, r3, #8
 800edfc:	b2da      	uxtb	r2, r3
 800edfe:	4b1a      	ldr	r3, [pc, #104]	@ (800ee68 <tx_control+0x1028>)
 800ee00:	75da      	strb	r2, [r3, #23]
		bufferTxControl [size_handshake+3] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800ee02:	4b1c      	ldr	r3, [pc, #112]	@ (800ee74 <tx_control+0x1034>)
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	b2da      	uxtb	r2, r3
 800ee08:	4b17      	ldr	r3, [pc, #92]	@ (800ee68 <tx_control+0x1028>)
 800ee0a:	761a      	strb	r2, [r3, #24]
	    pointTx = &bufferTxControl[0];
 800ee0c:	4b1b      	ldr	r3, [pc, #108]	@ (800ee7c <tx_control+0x103c>)
 800ee0e:	4a16      	ldr	r2, [pc, #88]	@ (800ee68 <tx_control+0x1028>)
 800ee10:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800ee12:	4b1b      	ldr	r3, [pc, #108]	@ (800ee80 <tx_control+0x1040>)
 800ee14:	4a14      	ldr	r2, [pc, #80]	@ (800ee68 <tx_control+0x1028>)
 800ee16:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [size_handshake + 4];
 800ee18:	4b1a      	ldr	r3, [pc, #104]	@ (800ee84 <tx_control+0x1044>)
 800ee1a:	4a24      	ldr	r2, [pc, #144]	@ (800eeac <tx_control+0x106c>)
 800ee1c:	601a      	str	r2, [r3, #0]
	    blockSizeTX = size_handshake + 4;   //4 bytes Checksum
 800ee1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee54 <tx_control+0x1014>)
 800ee20:	2219      	movs	r2, #25
 800ee22:	701a      	strb	r2, [r3, #0]
		flagsTX [4] = 1;					// Indica que ya hubo un handshake
 800ee24:	4b0e      	ldr	r3, [pc, #56]	@ (800ee60 <tx_control+0x1020>)
 800ee26:	2201      	movs	r2, #1
 800ee28:	711a      	strb	r2, [r3, #4]
		flagsTX [2] = 0;						// Indica que no hay que transmitir Header
 800ee2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee60 <tx_control+0x1020>)
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800ee30:	4b10      	ldr	r3, [pc, #64]	@ (800ee74 <tx_control+0x1034>)
 800ee32:	2200      	movs	r2, #0
 800ee34:	601a      	str	r2, [r3, #0]
		flagsTX [3] = 1;					// indica que no se tiene que mandar checksum
 800ee36:	4b0a      	ldr	r3, [pc, #40]	@ (800ee60 <tx_control+0x1020>)
 800ee38:	2201      	movs	r2, #1
 800ee3a:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800ee3c:	4b13      	ldr	r3, [pc, #76]	@ (800ee8c <tx_control+0x104c>)
 800ee3e:	2255      	movs	r2, #85	@ 0x55
 800ee40:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;						// limpia cdigo de Tx
 800ee42:	4b02      	ldr	r3, [pc, #8]	@ (800ee4c <tx_control+0x100c>)
 800ee44:	2200      	movs	r2, #0
 800ee46:	701a      	strb	r2, [r3, #0]
		goto	end_tx_control;			//jp		end_tx_control
 800ee48:	f001 f989 	bl	801015e <tx_control+0x231e>
 800ee4c:	20001ee0 	.word	0x20001ee0
 800ee50:	20001fa1 	.word	0x20001fa1
 800ee54:	20001eec 	.word	0x20001eec
 800ee58:	200000b8 	.word	0x200000b8
 800ee5c:	20001e94 	.word	0x20001e94
 800ee60:	20001ed8 	.word	0x20001ed8
 800ee64:	20000b70 	.word	0x20000b70
 800ee68:	20002060 	.word	0x20002060
 800ee6c:	20001e6c 	.word	0x20001e6c
 800ee70:	20001e6e 	.word	0x20001e6e
 800ee74:	20001ef0 	.word	0x20001ef0
 800ee78:	20000b6f 	.word	0x20000b6f
 800ee7c:	20001ed0 	.word	0x20001ed0
 800ee80:	20001ec8 	.word	0x20001ec8
 800ee84:	20001ecc 	.word	0x20001ecc
 800ee88:	20002070 	.word	0x20002070
 800ee8c:	20001ed5 	.word	0x20001ed5
 800ee90:	20000988 	.word	0x20000988
 800ee94:	20002178 	.word	0x20002178
 800ee98:	2000200c 	.word	0x2000200c
 800ee9c:	200021be 	.word	0x200021be
 800eea0:	20001e9c 	.word	0x20001e9c
 800eea4:	20001e9d 	.word	0x20001e9d
 800eea8:	200021c4 	.word	0x200021c4
 800eeac:	20002079 	.word	0x20002079
		flagsTX [0] = 1;//bset	flagsTX,#0;						/ toma en cuenta que la memoria ya se llen al menos una vez
 800eeb0:	4be5      	ldr	r3, [pc, #916]	@ (800f248 <tx_control+0x1408>)
 800eeb2:	2201      	movs	r2, #1
 800eeb4:	701a      	strb	r2, [r3, #0]
		blockSizeTX = 8;//	mov	blockSizeTX,#8;				/ Indica que el tamao de los bloques de transmisin
 800eeb6:	4be5      	ldr	r3, [pc, #916]	@ (800f24c <tx_control+0x140c>)
 800eeb8:	2208      	movs	r2, #8
 800eeba:	701a      	strb	r2, [r3, #0]
		flagsLogger[5] = 1;//	bset flagsLogger,#5;				/ cancela loggeo de datos hasta que termin la Tx
 800eebc:	4be4      	ldr	r3, [pc, #912]	@ (800f250 <tx_control+0x1410>)
 800eebe:	2201      	movs	r2, #1
 800eec0:	715a      	strb	r2, [r3, #5]
		loggerStart = &dataLogger[0]; //	ldw	loggerStart,X
 800eec2:	4be4      	ldr	r3, [pc, #912]	@ (800f254 <tx_control+0x1414>)
 800eec4:	4ae4      	ldr	r2, [pc, #912]	@ (800f258 <tx_control+0x1418>)
 800eec6:	601a      	str	r2, [r3, #0]
		point_X = &dataLoggerFin; //	ldw	X,#dataLoggerFin
 800eec8:	4be4      	ldr	r3, [pc, #912]	@ (800f25c <tx_control+0x141c>)
 800eeca:	657b      	str	r3, [r7, #84]	@ 0x54
		point_X++;		//incw X ******************************************
 800eecc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eece:	3301      	adds	r3, #1
 800eed0:	657b      	str	r3, [r7, #84]	@ 0x54
		loggerEnd = point_X;	//	ldw	loggerEnd,X
 800eed2:	4be3      	ldr	r3, [pc, #908]	@ (800f260 <tx_control+0x1420>)
 800eed4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800eed6:	601a      	str	r2, [r3, #0]
		numBlock = 96; //mov	numBlock,#96
 800eed8:	4be2      	ldr	r3, [pc, #904]	@ (800f264 <tx_control+0x1424>)
 800eeda:	2260      	movs	r2, #96	@ 0x60
 800eedc:	701a      	strb	r2, [r3, #0]
		cntReg = cntRegDATA;	//ldw	cntReg,X
 800eede:	4be2      	ldr	r3, [pc, #904]	@ (800f268 <tx_control+0x1428>)
 800eee0:	881a      	ldrh	r2, [r3, #0]
 800eee2:	4be2      	ldr	r3, [pc, #904]	@ (800f26c <tx_control+0x142c>)
 800eee4:	801a      	strh	r2, [r3, #0]
		cntRegPNT = &eeCntRegDATA;//ldw	cntRegPNT,X
 800eee6:	4be2      	ldr	r3, [pc, #904]	@ (800f270 <tx_control+0x1430>)
 800eee8:	4ae2      	ldr	r2, [pc, #904]	@ (800f274 <tx_control+0x1434>)
 800eeea:	601a      	str	r2, [r3, #0]
		reeCntRegDATA = cntReg;
 800eeec:	4bdf      	ldr	r3, [pc, #892]	@ (800f26c <tx_control+0x142c>)
 800eeee:	881a      	ldrh	r2, [r3, #0]
 800eef0:	4be1      	ldr	r3, [pc, #900]	@ (800f278 <tx_control+0x1438>)
 800eef2:	801a      	strh	r2, [r3, #0]
		prepTXlogg_2();	//call	prepTXlogg_2;
 800eef4:	f002 fa40 	bl	8011378 <prepTXlogg_2>
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800eef8:	4be0      	ldr	r3, [pc, #896]	@ (800f27c <tx_control+0x143c>)
 800eefa:	227b      	movs	r2, #123	@ 0x7b
 800eefc:	5c9a      	ldrb	r2, [r3, r2]
 800eefe:	4be0      	ldr	r3, [pc, #896]	@ (800f280 <tx_control+0x1440>)
 800ef00:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];//mov softVersion2,version2;	/ Carga versin del firmware
 800ef02:	4bde      	ldr	r3, [pc, #888]	@ (800f27c <tx_control+0x143c>)
 800ef04:	227c      	movs	r2, #124	@ 0x7c
 800ef06:	5c9a      	ldrb	r2, [r3, r2]
 800ef08:	4bdd      	ldr	r3, [pc, #884]	@ (800f280 <tx_control+0x1440>)
 800ef0a:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = highByte(0);//ldw	bufferSize_HW,X
 800ef0c:	4bdc      	ldr	r3, [pc, #880]	@ (800f280 <tx_control+0x1440>)
 800ef0e:	2200      	movs	r2, #0
 800ef10:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = lowByte(0);
 800ef12:	4bdb      	ldr	r3, [pc, #876]	@ (800f280 <tx_control+0x1440>)
 800ef14:	2200      	movs	r2, #0
 800ef16:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = highByte(1344);	// bufferSize_LW
 800ef18:	4bd9      	ldr	r3, [pc, #868]	@ (800f280 <tx_control+0x1440>)
 800ef1a:	2205      	movs	r2, #5
 800ef1c:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = lowByte(1344);
 800ef1e:	4bd8      	ldr	r3, [pc, #864]	@ (800f280 <tx_control+0x1440>)
 800ef20:	2240      	movs	r2, #64	@ 0x40
 800ef22:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 1; //mov	dataType,#01
 800ef24:	4bd6      	ldr	r3, [pc, #856]	@ (800f280 <tx_control+0x1440>)
 800ef26:	2201      	movs	r2, #1
 800ef28:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = 9; //mov	dataSize,#9
 800ef2a:	4bd5      	ldr	r3, [pc, #852]	@ (800f280 <tx_control+0x1440>)
 800ef2c:	2209      	movs	r2, #9
 800ef2e:	71da      	strb	r2, [r3, #7]
		flagsTX[2] = 1; //bset flagsTX,#2;	// Indica que hay que transmitir Header
 800ef30:	4bc5      	ldr	r3, [pc, #788]	@ (800f248 <tx_control+0x1408>)
 800ef32:	2201      	movs	r2, #1
 800ef34:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;
 800ef36:	4bd3      	ldr	r3, [pc, #844]	@ (800f284 <tx_control+0x1444>)
 800ef38:	2200      	movs	r2, #0
 800ef3a:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 0;			//bres	flagsTX,#3;			/ indica que no se ha enciado el checksum
 800ef3c:	4bc2      	ldr	r3, [pc, #776]	@ (800f248 <tx_control+0x1408>)
 800ef3e:	2200      	movs	r2, #0
 800ef40:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;			//mov keyTx,#$55;		/ listo para mandar transmisin
 800ef42:	4bd1      	ldr	r3, [pc, #836]	@ (800f288 <tx_control+0x1448>)
 800ef44:	2255      	movs	r2, #85	@ 0x55
 800ef46:	701a      	strb	r2, [r3, #0]
		codeTX = 0;				//clr codeTX;		/ limpia cdigo de Tx
 800ef48:	4bd0      	ldr	r3, [pc, #832]	@ (800f28c <tx_control+0x144c>)
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;//jp end_tx_control
 800ef4e:	f001 f906 	bl	801015e <tx_control+0x231e>
		flagsTX[0] = 1;//bset	flagsTX,#0;		/ toma en cuenta que la memoria ya se llen al menos una vez
 800ef52:	4bbd      	ldr	r3, [pc, #756]	@ (800f248 <tx_control+0x1408>)
 800ef54:	2201      	movs	r2, #1
 800ef56:	701a      	strb	r2, [r3, #0]
		blockSizeTX = 8;//mov	blockSizeTX,#8;				/ Indica que el tamao de los bloques de transmisin
 800ef58:	4bbc      	ldr	r3, [pc, #752]	@ (800f24c <tx_control+0x140c>)
 800ef5a:	2208      	movs	r2, #8
 800ef5c:	701a      	strb	r2, [r3, #0]
		flagsLogger[4] = 1;//bset	flagsLogger,#4;				/ cancela loggeo de eventos hasta que termin la Tx
 800ef5e:	4bbc      	ldr	r3, [pc, #752]	@ (800f250 <tx_control+0x1410>)
 800ef60:	2201      	movs	r2, #1
 800ef62:	711a      	strb	r2, [r3, #4]
		loggerStart = &eventLogger[0];
 800ef64:	4bbb      	ldr	r3, [pc, #748]	@ (800f254 <tx_control+0x1414>)
 800ef66:	4aca      	ldr	r2, [pc, #808]	@ (800f290 <tx_control+0x1450>)
 800ef68:	601a      	str	r2, [r3, #0]
		point_X = &eventLoggerFin;		//ldw	X,#eventLoggerFin
 800ef6a:	4bca      	ldr	r3, [pc, #808]	@ (800f294 <tx_control+0x1454>)
 800ef6c:	657b      	str	r3, [r7, #84]	@ 0x54
		point_X++;						//incw	X ******************
 800ef6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef70:	3301      	adds	r3, #1
 800ef72:	657b      	str	r3, [r7, #84]	@ 0x54
		loggerEnd = point_X;			//ldw	loggerEnd,X
 800ef74:	4bba      	ldr	r3, [pc, #744]	@ (800f260 <tx_control+0x1420>)
 800ef76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ef78:	601a      	str	r2, [r3, #0]
		numBlock = 160;//mov numBlock,#160;	/ nmero mximo de bloque a guardar del logger de eventos (96 bloques de  128 bytes = 12kb )
 800ef7a:	4bba      	ldr	r3, [pc, #744]	@ (800f264 <tx_control+0x1424>)
 800ef7c:	22a0      	movs	r2, #160	@ 0xa0
 800ef7e:	701a      	strb	r2, [r3, #0]
		cntReg = cntRegEVENT;			//ldw	cntReg,X
 800ef80:	4bc5      	ldr	r3, [pc, #788]	@ (800f298 <tx_control+0x1458>)
 800ef82:	881a      	ldrh	r2, [r3, #0]
 800ef84:	4bb9      	ldr	r3, [pc, #740]	@ (800f26c <tx_control+0x142c>)
 800ef86:	801a      	strh	r2, [r3, #0]
		cntRegPNT = &eeCntRegEVENT;		//ldw	cntRegPNT,X
 800ef88:	4bb9      	ldr	r3, [pc, #740]	@ (800f270 <tx_control+0x1430>)
 800ef8a:	4ac4      	ldr	r2, [pc, #784]	@ (800f29c <tx_control+0x145c>)
 800ef8c:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 800ef8e:	4bb7      	ldr	r3, [pc, #732]	@ (800f26c <tx_control+0x142c>)
 800ef90:	881a      	ldrh	r2, [r3, #0]
 800ef92:	4bc3      	ldr	r3, [pc, #780]	@ (800f2a0 <tx_control+0x1460>)
 800ef94:	801a      	strh	r2, [r3, #0]
		prepTXlogg_2();		//call	prepTXlogg_2;
 800ef96:	f002 f9ef 	bl	8011378 <prepTXlogg_2>
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800ef9a:	4bb8      	ldr	r3, [pc, #736]	@ (800f27c <tx_control+0x143c>)
 800ef9c:	227b      	movs	r2, #123	@ 0x7b
 800ef9e:	5c9a      	ldrb	r2, [r3, r2]
 800efa0:	4bb7      	ldr	r3, [pc, #732]	@ (800f280 <tx_control+0x1440>)
 800efa2:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];	////mov	softVersion2,version2;	/ Carga versin del firmware
 800efa4:	4bb5      	ldr	r3, [pc, #724]	@ (800f27c <tx_control+0x143c>)
 800efa6:	227c      	movs	r2, #124	@ 0x7c
 800efa8:	5c9a      	ldrb	r2, [r3, r2]
 800efaa:	4bb5      	ldr	r3, [pc, #724]	@ (800f280 <tx_control+0x1440>)
 800efac:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = highByte(0);	//*************** ????
 800efae:	4bb4      	ldr	r3, [pc, #720]	@ (800f280 <tx_control+0x1440>)
 800efb0:	2200      	movs	r2, #0
 800efb2:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = lowByte(0);
 800efb4:	4bb2      	ldr	r3, [pc, #712]	@ (800f280 <tx_control+0x1440>)
 800efb6:	2200      	movs	r2, #0
 800efb8:	70da      	strb	r2, [r3, #3]
 	 	 Bloque_Header [bufferSize_2] = highByte(1440); //ldw	bufferSize_LW,X; / carga el nmero de registros en caso de memoria llena
 800efba:	4bb1      	ldr	r3, [pc, #708]	@ (800f280 <tx_control+0x1440>)
 800efbc:	2205      	movs	r2, #5
 800efbe:	711a      	strb	r2, [r3, #4]
 	 	 Bloque_Header [bufferSize_1] = lowByte(1440);
 800efc0:	4baf      	ldr	r3, [pc, #700]	@ (800f280 <tx_control+0x1440>)
 800efc2:	22a0      	movs	r2, #160	@ 0xa0
 800efc4:	715a      	strb	r2, [r3, #5]
 	 	 Bloque_Header [dataType] = 2;//mov dataType,#02
 800efc6:	4bae      	ldr	r3, [pc, #696]	@ (800f280 <tx_control+0x1440>)
 800efc8:	2202      	movs	r2, #2
 800efca:	719a      	strb	r2, [r3, #6]
 	 	 Bloque_Header [dataSize] = 14; //mov	dataSize,#14
 800efcc:	4bac      	ldr	r3, [pc, #688]	@ (800f280 <tx_control+0x1440>)
 800efce:	220e      	movs	r2, #14
 800efd0:	71da      	strb	r2, [r3, #7]
 	 	 flagsTX[2] = 1;			//bset	flagsTX,#2; / Indica que hay que transmitir Header
 800efd2:	4b9d      	ldr	r3, [pc, #628]	@ (800f248 <tx_control+0x1408>)
 800efd4:	2201      	movs	r2, #1
 800efd6:	709a      	strb	r2, [r3, #2]
 	 	 chksum_32_HW_LW = 0;
 800efd8:	4baa      	ldr	r3, [pc, #680]	@ (800f284 <tx_control+0x1444>)
 800efda:	2200      	movs	r2, #0
 800efdc:	601a      	str	r2, [r3, #0]
 	 	 flagsTX[3] = 0;//bres	flagsTX,#3;						/ indica que no se ha enciado el checksum
 800efde:	4b9a      	ldr	r3, [pc, #616]	@ (800f248 <tx_control+0x1408>)
 800efe0:	2200      	movs	r2, #0
 800efe2:	70da      	strb	r2, [r3, #3]
 	 	 keyTx = 0x55;//mov		keyTx,#$55;						/ listo para mandar transmisin
 800efe4:	4ba8      	ldr	r3, [pc, #672]	@ (800f288 <tx_control+0x1448>)
 800efe6:	2255      	movs	r2, #85	@ 0x55
 800efe8:	701a      	strb	r2, [r3, #0]
 	 	 codeTX = 0;//clr		codeTX;								/ limpia cdigo de Tx
 800efea:	4ba8      	ldr	r3, [pc, #672]	@ (800f28c <tx_control+0x144c>)
 800efec:	2200      	movs	r2, #0
 800efee:	701a      	strb	r2, [r3, #0]
 	 	 goto end_tx_control;//jp		end_tx_control
 800eff0:	f001 f8b5 	bl	801015e <tx_control+0x231e>
			Bloque_TiempoReal[actuadores_RT] |= 0x4;////BitSet(Bloque_TiempoReal[actuadores_RT], 2);				// s, indica puerta abierta
 800eff4:	4bab      	ldr	r3, [pc, #684]	@ (800f2a4 <tx_control+0x1464>)
 800eff6:	79db      	ldrb	r3, [r3, #7]
 800eff8:	2204      	movs	r2, #4
 800effa:	4313      	orrs	r3, r2
 800effc:	b2da      	uxtb	r2, r3
 800effe:	4ba9      	ldr	r3, [pc, #676]	@ (800f2a4 <tx_control+0x1464>)
 800f000:	71da      	strb	r2, [r3, #7]
		if (flagsC[1])													// Modo ahorro 1 activo ?
 800f002:	4ba9      	ldr	r3, [pc, #676]	@ (800f2a8 <tx_control+0x1468>)
 800f004:	785b      	ldrb	r3, [r3, #1]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d006      	beq.n	800f018 <tx_control+0x11d8>
			Bloque_TiempoReal[actuadores_RT] |= 0x8;////BitSet(Bloque_TiempoReal[actuadores_RT], 3);				// Modo ahorro 1 activo ?
 800f00a:	4ba6      	ldr	r3, [pc, #664]	@ (800f2a4 <tx_control+0x1464>)
 800f00c:	79db      	ldrb	r3, [r3, #7]
 800f00e:	2208      	movs	r2, #8
 800f010:	4313      	orrs	r3, r2
 800f012:	b2da      	uxtb	r2, r3
 800f014:	4ba3      	ldr	r3, [pc, #652]	@ (800f2a4 <tx_control+0x1464>)
 800f016:	71da      	strb	r2, [r3, #7]
		if (flagsC[2])													// Modo ahorro 1 activo ?
 800f018:	4ba3      	ldr	r3, [pc, #652]	@ (800f2a8 <tx_control+0x1468>)
 800f01a:	789b      	ldrb	r3, [r3, #2]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d006      	beq.n	800f02e <tx_control+0x11ee>
			Bloque_TiempoReal[actuadores_RT] |= 0x10;//BitSet(Bloque_TiempoReal[actuadores_RT], 4);				//	s, indicalo
 800f020:	4ba0      	ldr	r3, [pc, #640]	@ (800f2a4 <tx_control+0x1464>)
 800f022:	79db      	ldrb	r3, [r3, #7]
 800f024:	2210      	movs	r2, #16
 800f026:	4313      	orrs	r3, r2
 800f028:	b2da      	uxtb	r2, r3
 800f02a:	4b9e      	ldr	r3, [pc, #632]	@ (800f2a4 <tx_control+0x1464>)
 800f02c:	71da      	strb	r2, [r3, #7]
		if (flagsa[nocturno])//if (!GetRegFlagState(flagsa, nocturno))											//  Modo nocturno activo ?
 800f02e:	4b9f      	ldr	r3, [pc, #636]	@ (800f2ac <tx_control+0x146c>)
 800f030:	78db      	ldrb	r3, [r3, #3]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d006      	beq.n	800f044 <tx_control+0x1204>
			Bloque_TiempoReal[actuadores_RT] |= 0x20;//BitSet(Bloque_TiempoReal[actuadores_RT], 5);				//	s, indicalo
 800f036:	4b9b      	ldr	r3, [pc, #620]	@ (800f2a4 <tx_control+0x1464>)
 800f038:	79db      	ldrb	r3, [r3, #7]
 800f03a:	2220      	movs	r2, #32
 800f03c:	4313      	orrs	r3, r2
 800f03e:	b2da      	uxtb	r2, r3
 800f040:	4b98      	ldr	r3, [pc, #608]	@ (800f2a4 <tx_control+0x1464>)
 800f042:	71da      	strb	r2, [r3, #7]
		if (GPIOR1 [f_fan])												// ventilador activo ?
 800f044:	4b9a      	ldr	r3, [pc, #616]	@ (800f2b0 <tx_control+0x1470>)
 800f046:	781b      	ldrb	r3, [r3, #0]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d006      	beq.n	800f05a <tx_control+0x121a>
			Bloque_TiempoReal[actuadores_RT] |= 0x40;//BitSet(Bloque_TiempoReal[actuadores_RT], 6);				//	s, indicalo
 800f04c:	4b95      	ldr	r3, [pc, #596]	@ (800f2a4 <tx_control+0x1464>)
 800f04e:	79db      	ldrb	r3, [r3, #7]
 800f050:	2240      	movs	r2, #64	@ 0x40
 800f052:	4313      	orrs	r3, r2
 800f054:	b2da      	uxtb	r2, r3
 800f056:	4b93      	ldr	r3, [pc, #588]	@ (800f2a4 <tx_control+0x1464>)
 800f058:	71da      	strb	r2, [r3, #7]
		if (GPIOR0 [f_lamp])											//  rele auxiliar activo ?
 800f05a:	4b96      	ldr	r3, [pc, #600]	@ (800f2b4 <tx_control+0x1474>)
 800f05c:	789b      	ldrb	r3, [r3, #2]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d007      	beq.n	800f072 <tx_control+0x1232>
			Bloque_TiempoReal[actuadores_RT] |= 0x80;//BitSet(Bloque_TiempoReal[actuadores_RT], 7);				//  s, indicalo
 800f062:	4b90      	ldr	r3, [pc, #576]	@ (800f2a4 <tx_control+0x1464>)
 800f064:	79db      	ldrb	r3, [r3, #7]
 800f066:	2280      	movs	r2, #128	@ 0x80
 800f068:	4252      	negs	r2, r2
 800f06a:	4313      	orrs	r3, r2
 800f06c:	b2da      	uxtb	r2, r3
 800f06e:	4b8d      	ldr	r3, [pc, #564]	@ (800f2a4 <tx_control+0x1464>)
 800f070:	71da      	strb	r2, [r3, #7]
		Bloque_TiempoReal[alarmas2_RT] =0;
 800f072:	4b8c      	ldr	r3, [pc, #560]	@ (800f2a4 <tx_control+0x1464>)
 800f074:	2200      	movs	r2, #0
 800f076:	721a      	strb	r2, [r3, #8]
		for(int k=0;k<8;k++){
 800f078:	2300      	movs	r3, #0
 800f07a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f07c:	e011      	b.n	800f0a2 <tx_control+0x1262>
			Bloque_TiempoReal[alarmas2_RT] |=(uint8_t) (trefst2[k]<<k);
 800f07e:	4b89      	ldr	r3, [pc, #548]	@ (800f2a4 <tx_control+0x1464>)
 800f080:	7a1a      	ldrb	r2, [r3, #8]
 800f082:	498d      	ldr	r1, [pc, #564]	@ (800f2b8 <tx_control+0x1478>)
 800f084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f086:	18cb      	adds	r3, r1, r3
 800f088:	781b      	ldrb	r3, [r3, #0]
 800f08a:	0019      	movs	r1, r3
 800f08c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f08e:	4099      	lsls	r1, r3
 800f090:	000b      	movs	r3, r1
 800f092:	b2db      	uxtb	r3, r3
 800f094:	4313      	orrs	r3, r2
 800f096:	b2da      	uxtb	r2, r3
 800f098:	4b82      	ldr	r3, [pc, #520]	@ (800f2a4 <tx_control+0x1464>)
 800f09a:	721a      	strb	r2, [r3, #8]
		for(int k=0;k<8;k++){
 800f09c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f09e:	3301      	adds	r3, #1
 800f0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f0a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0a4:	2b07      	cmp	r3, #7
 800f0a6:	ddea      	ble.n	800f07e <tx_control+0x123e>
		Bloque_TiempoReal[alarmas2_RT] &= 0xFE;//BitClear(Bloque_TiempoReal[alarmas2_RT],0);
 800f0a8:	4b7e      	ldr	r3, [pc, #504]	@ (800f2a4 <tx_control+0x1464>)
 800f0aa:	7a1b      	ldrb	r3, [r3, #8]
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	4393      	bics	r3, r2
 800f0b0:	b2da      	uxtb	r2, r3
 800f0b2:	4b7c      	ldr	r3, [pc, #496]	@ (800f2a4 <tx_control+0x1464>)
 800f0b4:	721a      	strb	r2, [r3, #8]
		for(uint8_t k=0; k<8; k++){
 800f0b6:	2347      	movs	r3, #71	@ 0x47
 800f0b8:	18fb      	adds	r3, r7, r3
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	701a      	strb	r2, [r3, #0]
 800f0be:	e017      	b.n	800f0f0 <tx_control+0x12b0>
			Bloque_TiempoReal [alarmas_RT] |= (uint8_t) trefst[k]<<k;
 800f0c0:	4b78      	ldr	r3, [pc, #480]	@ (800f2a4 <tx_control+0x1464>)
 800f0c2:	7a5b      	ldrb	r3, [r3, #9]
 800f0c4:	b25a      	sxtb	r2, r3
 800f0c6:	2047      	movs	r0, #71	@ 0x47
 800f0c8:	183b      	adds	r3, r7, r0
 800f0ca:	781b      	ldrb	r3, [r3, #0]
 800f0cc:	497b      	ldr	r1, [pc, #492]	@ (800f2bc <tx_control+0x147c>)
 800f0ce:	5ccb      	ldrb	r3, [r1, r3]
 800f0d0:	0019      	movs	r1, r3
 800f0d2:	183b      	adds	r3, r7, r0
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	4099      	lsls	r1, r3
 800f0d8:	000b      	movs	r3, r1
 800f0da:	b25b      	sxtb	r3, r3
 800f0dc:	4313      	orrs	r3, r2
 800f0de:	b25b      	sxtb	r3, r3
 800f0e0:	b2da      	uxtb	r2, r3
 800f0e2:	4b70      	ldr	r3, [pc, #448]	@ (800f2a4 <tx_control+0x1464>)
 800f0e4:	725a      	strb	r2, [r3, #9]
		for(uint8_t k=0; k<8; k++){
 800f0e6:	183b      	adds	r3, r7, r0
 800f0e8:	781a      	ldrb	r2, [r3, #0]
 800f0ea:	183b      	adds	r3, r7, r0
 800f0ec:	3201      	adds	r2, #1
 800f0ee:	701a      	strb	r2, [r3, #0]
 800f0f0:	2347      	movs	r3, #71	@ 0x47
 800f0f2:	18fb      	adds	r3, r7, r3
 800f0f4:	781b      	ldrb	r3, [r3, #0]
 800f0f6:	2b07      	cmp	r3, #7
 800f0f8:	d9e2      	bls.n	800f0c0 <tx_control+0x1280>
		Bloque_TiempoReal[corriente_RT_L] = (uint8_t)  (variable_corriente & 0xFF);
 800f0fa:	4b71      	ldr	r3, [pc, #452]	@ (800f2c0 <tx_control+0x1480>)
 800f0fc:	881b      	ldrh	r3, [r3, #0]
 800f0fe:	b2da      	uxtb	r2, r3
 800f100:	4b68      	ldr	r3, [pc, #416]	@ (800f2a4 <tx_control+0x1464>)
 800f102:	72da      	strb	r2, [r3, #11]
		Bloque_TiempoReal[corriente_RT_H] = (uint8_t)  (variable_corriente >> 8);
 800f104:	4b6e      	ldr	r3, [pc, #440]	@ (800f2c0 <tx_control+0x1480>)
 800f106:	881b      	ldrh	r3, [r3, #0]
 800f108:	0a1b      	lsrs	r3, r3, #8
 800f10a:	b29b      	uxth	r3, r3
 800f10c:	b2da      	uxtb	r2, r3
 800f10e:	4b65      	ldr	r3, [pc, #404]	@ (800f2a4 <tx_control+0x1464>)
 800f110:	729a      	strb	r2, [r3, #10]
		blockSizeTX =size_TiempoReal;				// tamao del bloque
 800f112:	4b4e      	ldr	r3, [pc, #312]	@ (800f24c <tx_control+0x140c>)
 800f114:	220c      	movs	r2, #12
 800f116:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion1] = Plantilla[version1];		// mov		softVersion1,version1
 800f118:	4b58      	ldr	r3, [pc, #352]	@ (800f27c <tx_control+0x143c>)
 800f11a:	227b      	movs	r2, #123	@ 0x7b
 800f11c:	5c9a      	ldrb	r2, [r3, r2]
 800f11e:	4b58      	ldr	r3, [pc, #352]	@ (800f280 <tx_control+0x1440>)
 800f120:	701a      	strb	r2, [r3, #0]
		Bloque_Header [softVersion2] = Plantilla[version2];		// mov		softVersion2,version2;	/ Carga versin del firmware
 800f122:	4b56      	ldr	r3, [pc, #344]	@ (800f27c <tx_control+0x143c>)
 800f124:	227c      	movs	r2, #124	@ 0x7c
 800f126:	5c9a      	ldrb	r2, [r3, r2]
 800f128:	4b55      	ldr	r3, [pc, #340]	@ (800f280 <tx_control+0x1440>)
 800f12a:	705a      	strb	r2, [r3, #1]
		Bloque_Header [bufferSize_4] = 0;				// bufferSize_HW
 800f12c:	4b54      	ldr	r3, [pc, #336]	@ (800f280 <tx_control+0x1440>)
 800f12e:	2200      	movs	r2, #0
 800f130:	709a      	strb	r2, [r3, #2]
		Bloque_Header [bufferSize_3] = 0;				// bufferSize_HW
 800f132:	4b53      	ldr	r3, [pc, #332]	@ (800f280 <tx_control+0x1440>)
 800f134:	2200      	movs	r2, #0
 800f136:	70da      	strb	r2, [r3, #3]
		Bloque_Header [bufferSize_2] = 0;				// bufferSize_LW
 800f138:	4b51      	ldr	r3, [pc, #324]	@ (800f280 <tx_control+0x1440>)
 800f13a:	2200      	movs	r2, #0
 800f13c:	711a      	strb	r2, [r3, #4]
		Bloque_Header [bufferSize_1] = 1;				// bufferSize_LW
 800f13e:	4b50      	ldr	r3, [pc, #320]	@ (800f280 <tx_control+0x1440>)
 800f140:	2201      	movs	r2, #1
 800f142:	715a      	strb	r2, [r3, #5]
		Bloque_Header [dataType] = 3;				//mov		dataType,#03
 800f144:	4b4e      	ldr	r3, [pc, #312]	@ (800f280 <tx_control+0x1440>)
 800f146:	2203      	movs	r2, #3
 800f148:	719a      	strb	r2, [r3, #6]
		Bloque_Header [dataSize] = blockSizeTX;	//mov		dataSize,blockSizeTX
 800f14a:	4b40      	ldr	r3, [pc, #256]	@ (800f24c <tx_control+0x140c>)
 800f14c:	781a      	ldrb	r2, [r3, #0]
 800f14e:	4b4c      	ldr	r3, [pc, #304]	@ (800f280 <tx_control+0x1440>)
 800f150:	71da      	strb	r2, [r3, #7]
		flagsTX [2] = 1;					// Indica que hay que transmitir Header
 800f152:	4b3d      	ldr	r3, [pc, #244]	@ (800f248 <tx_control+0x1408>)
 800f154:	2201      	movs	r2, #1
 800f156:	709a      	strb	r2, [r3, #2]
		point_X = &Bloque_Header[0];	 // ldw		X,#softVersion1
 800f158:	4b49      	ldr	r3, [pc, #292]	@ (800f280 <tx_control+0x1440>)
 800f15a:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[0];	 //
 800f15c:	4b59      	ldr	r3, [pc, #356]	@ (800f2c4 <tx_control+0x1484>)
 800f15e:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 8 ; i++ )
 800f160:	2346      	movs	r3, #70	@ 0x46
 800f162:	18fb      	adds	r3, r7, r3
 800f164:	2200      	movs	r2, #0
 800f166:	701a      	strb	r2, [r3, #0]
 800f168:	e00f      	b.n	800f18a <tx_control+0x134a>
			point_Y[i] = point_X[i];
 800f16a:	2046      	movs	r0, #70	@ 0x46
 800f16c:	183b      	adds	r3, r7, r0
 800f16e:	781b      	ldrb	r3, [r3, #0]
 800f170:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f172:	18d2      	adds	r2, r2, r3
 800f174:	183b      	adds	r3, r7, r0
 800f176:	781b      	ldrb	r3, [r3, #0]
 800f178:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f17a:	18cb      	adds	r3, r1, r3
 800f17c:	7812      	ldrb	r2, [r2, #0]
 800f17e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8 ; i++ )
 800f180:	183b      	adds	r3, r7, r0
 800f182:	781a      	ldrb	r2, [r3, #0]
 800f184:	183b      	adds	r3, r7, r0
 800f186:	3201      	adds	r2, #1
 800f188:	701a      	strb	r2, [r3, #0]
 800f18a:	2346      	movs	r3, #70	@ 0x46
 800f18c:	18fb      	adds	r3, r7, r3
 800f18e:	781b      	ldrb	r3, [r3, #0]
 800f190:	2b07      	cmp	r3, #7
 800f192:	d9ea      	bls.n	800f16a <tx_control+0x132a>
		point_X = &Bloque_TiempoReal[0];	 // ldw		X,#tempAmb_RT
 800f194:	4b43      	ldr	r3, [pc, #268]	@ (800f2a4 <tx_control+0x1464>)
 800f196:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y = &bufferTxControl[8];	 //
 800f198:	4b4b      	ldr	r3, [pc, #300]	@ (800f2c8 <tx_control+0x1488>)
 800f19a:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 12 ; i++ )
 800f19c:	2345      	movs	r3, #69	@ 0x45
 800f19e:	18fb      	adds	r3, r7, r3
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	701a      	strb	r2, [r3, #0]
 800f1a4:	e00f      	b.n	800f1c6 <tx_control+0x1386>
			point_Y[i] = point_X[i];
 800f1a6:	2045      	movs	r0, #69	@ 0x45
 800f1a8:	183b      	adds	r3, r7, r0
 800f1aa:	781b      	ldrb	r3, [r3, #0]
 800f1ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f1ae:	18d2      	adds	r2, r2, r3
 800f1b0:	183b      	adds	r3, r7, r0
 800f1b2:	781b      	ldrb	r3, [r3, #0]
 800f1b4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f1b6:	18cb      	adds	r3, r1, r3
 800f1b8:	7812      	ldrb	r2, [r2, #0]
 800f1ba:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 12 ; i++ )
 800f1bc:	183b      	adds	r3, r7, r0
 800f1be:	781a      	ldrb	r2, [r3, #0]
 800f1c0:	183b      	adds	r3, r7, r0
 800f1c2:	3201      	adds	r2, #1
 800f1c4:	701a      	strb	r2, [r3, #0]
 800f1c6:	2345      	movs	r3, #69	@ 0x45
 800f1c8:	18fb      	adds	r3, r7, r3
 800f1ca:	781b      	ldrb	r3, [r3, #0]
 800f1cc:	2b0b      	cmp	r3, #11
 800f1ce:	d9ea      	bls.n	800f1a6 <tx_control+0x1366>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f1d0:	4b2c      	ldr	r3, [pc, #176]	@ (800f284 <tx_control+0x1444>)
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];			// carga direccin del buffer a calcular chksum
 800f1d6:	4b3b      	ldr	r3, [pc, #236]	@ (800f2c4 <tx_control+0x1484>)
 800f1d8:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, 20);			// tamao del bloque a calcular el chksum
 800f1da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f1dc:	2114      	movs	r1, #20
 800f1de:	0018      	movs	r0, r3
 800f1e0:	f7f7 ffec 	bl	80071bc <buildChksumBloq>
		bufferTxControl [20] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800f1e4:	4b27      	ldr	r3, [pc, #156]	@ (800f284 <tx_control+0x1444>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	0e1b      	lsrs	r3, r3, #24
 800f1ea:	b2da      	uxtb	r2, r3
 800f1ec:	4b35      	ldr	r3, [pc, #212]	@ (800f2c4 <tx_control+0x1484>)
 800f1ee:	751a      	strb	r2, [r3, #20]
		bufferTxControl [21] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800f1f0:	4b24      	ldr	r3, [pc, #144]	@ (800f284 <tx_control+0x1444>)
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	0c1b      	lsrs	r3, r3, #16
 800f1f6:	b2da      	uxtb	r2, r3
 800f1f8:	4b32      	ldr	r3, [pc, #200]	@ (800f2c4 <tx_control+0x1484>)
 800f1fa:	755a      	strb	r2, [r3, #21]
		bufferTxControl [22] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800f1fc:	4b21      	ldr	r3, [pc, #132]	@ (800f284 <tx_control+0x1444>)
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	0a1b      	lsrs	r3, r3, #8
 800f202:	b2da      	uxtb	r2, r3
 800f204:	4b2f      	ldr	r3, [pc, #188]	@ (800f2c4 <tx_control+0x1484>)
 800f206:	759a      	strb	r2, [r3, #22]
		bufferTxControl [23] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800f208:	4b1e      	ldr	r3, [pc, #120]	@ (800f284 <tx_control+0x1444>)
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	b2da      	uxtb	r2, r3
 800f20e:	4b2d      	ldr	r3, [pc, #180]	@ (800f2c4 <tx_control+0x1484>)
 800f210:	75da      	strb	r2, [r3, #23]
	    pointTx = &bufferTxControl[0];
 800f212:	4b2e      	ldr	r3, [pc, #184]	@ (800f2cc <tx_control+0x148c>)
 800f214:	4a2b      	ldr	r2, [pc, #172]	@ (800f2c4 <tx_control+0x1484>)
 800f216:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800f218:	4b2d      	ldr	r3, [pc, #180]	@ (800f2d0 <tx_control+0x1490>)
 800f21a:	4a2a      	ldr	r2, [pc, #168]	@ (800f2c4 <tx_control+0x1484>)
 800f21c:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [24];
 800f21e:	4b2d      	ldr	r3, [pc, #180]	@ (800f2d4 <tx_control+0x1494>)
 800f220:	4a2d      	ldr	r2, [pc, #180]	@ (800f2d8 <tx_control+0x1498>)
 800f222:	601a      	str	r2, [r3, #0]
	    blockSizeTX = 24;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f224:	4b09      	ldr	r3, [pc, #36]	@ (800f24c <tx_control+0x140c>)
 800f226:	2218      	movs	r2, #24
 800f228:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;					// Indica que no hay que transmitir Header
 800f22a:	4b07      	ldr	r3, [pc, #28]	@ (800f248 <tx_control+0x1408>)
 800f22c:	2200      	movs	r2, #0
 800f22e:	709a      	strb	r2, [r3, #2]
		flagsTX [3] = 1;					// evita enviar chksum
 800f230:	4b05      	ldr	r3, [pc, #20]	@ (800f248 <tx_control+0x1408>)
 800f232:	2201      	movs	r2, #1
 800f234:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800f236:	4b14      	ldr	r3, [pc, #80]	@ (800f288 <tx_control+0x1448>)
 800f238:	2255      	movs	r2, #85	@ 0x55
 800f23a:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;
 800f23c:	4b13      	ldr	r3, [pc, #76]	@ (800f28c <tx_control+0x144c>)
 800f23e:	2200      	movs	r2, #0
 800f240:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		//jp		end_tx_control
 800f242:	f000 ff8c 	bl	801015e <tx_control+0x231e>
 800f246:	46c0      	nop			@ (mov r8, r8)
 800f248:	20001ed8 	.word	0x20001ed8
 800f24c:	20001eec 	.word	0x20001eec
 800f250:	20001ec0 	.word	0x20001ec0
 800f254:	20001ee4 	.word	0x20001ee4
 800f258:	0803c000 	.word	0x0803c000
 800f25c:	0803efff 	.word	0x0803efff
 800f260:	20001ee8 	.word	0x20001ee8
 800f264:	20000e51 	.word	0x20000e51
 800f268:	200020f2 	.word	0x200020f2
 800f26c:	200020f6 	.word	0x200020f6
 800f270:	200020f8 	.word	0x200020f8
 800f274:	0803f810 	.word	0x0803f810
 800f278:	20000d3a 	.word	0x20000d3a
 800f27c:	200000b8 	.word	0x200000b8
 800f280:	20001e94 	.word	0x20001e94
 800f284:	20001ef0 	.word	0x20001ef0
 800f288:	20001ed5 	.word	0x20001ed5
 800f28c:	20001ee0 	.word	0x20001ee0
 800f290:	08037000 	.word	0x08037000
 800f294:	0803bfff 	.word	0x0803bfff
 800f298:	200020f4 	.word	0x200020f4
 800f29c:	0803f812 	.word	0x0803f812
 800f2a0:	20000d3c 	.word	0x20000d3c
 800f2a4:	20001eb4 	.word	0x20001eb4
 800f2a8:	20000c58 	.word	0x20000c58
 800f2ac:	20000b94 	.word	0x20000b94
 800f2b0:	20000bfc 	.word	0x20000bfc
 800f2b4:	20000bc0 	.word	0x20000bc0
 800f2b8:	20000b9c 	.word	0x20000b9c
 800f2bc:	20000ba4 	.word	0x20000ba4
 800f2c0:	200008f4 	.word	0x200008f4
 800f2c4:	20002060 	.word	0x20002060
 800f2c8:	20002068 	.word	0x20002068
 800f2cc:	20001ed0 	.word	0x20001ed0
 800f2d0:	20001ec8 	.word	0x20001ec8
 800f2d4:	20001ecc 	.word	0x20001ecc
 800f2d8:	20002078 	.word	0x20002078
			point_Y[i] = point_X[i];
 800f2dc:	2044      	movs	r0, #68	@ 0x44
 800f2de:	183b      	adds	r3, r7, r0
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f2e4:	18d2      	adds	r2, r2, r3
 800f2e6:	183b      	adds	r3, r7, r0
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f2ec:	18cb      	adds	r3, r1, r3
 800f2ee:	7812      	ldrb	r2, [r2, #0]
 800f2f0:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8 ; i++ )
 800f2f2:	183b      	adds	r3, r7, r0
 800f2f4:	781a      	ldrb	r2, [r3, #0]
 800f2f6:	183b      	adds	r3, r7, r0
 800f2f8:	3201      	adds	r2, #1
 800f2fa:	701a      	strb	r2, [r3, #0]
 800f2fc:	2344      	movs	r3, #68	@ 0x44
 800f2fe:	18fb      	adds	r3, r7, r3
 800f300:	781b      	ldrb	r3, [r3, #0]
 800f302:	2b07      	cmp	r3, #7
 800f304:	d9ea      	bls.n	800f2dc <tx_control+0x149c>
		point_Y = &bufferTxControl[8];	 //
 800f306:	4bdf      	ldr	r3, [pc, #892]	@ (800f684 <tx_control+0x1844>)
 800f308:	653b      	str	r3, [r7, #80]	@ 0x50
		for(uint8_t i = 0; i < 128 ; i++ )
 800f30a:	2343      	movs	r3, #67	@ 0x43
 800f30c:	18fb      	adds	r3, r7, r3
 800f30e:	2200      	movs	r2, #0
 800f310:	701a      	strb	r2, [r3, #0]
 800f312:	e00e      	b.n	800f332 <tx_control+0x14f2>
			point_Y[i] = reePlantilla[i];
 800f314:	2043      	movs	r0, #67	@ 0x43
 800f316:	183b      	adds	r3, r7, r0
 800f318:	781a      	ldrb	r2, [r3, #0]
 800f31a:	183b      	adds	r3, r7, r0
 800f31c:	781b      	ldrb	r3, [r3, #0]
 800f31e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f320:	18cb      	adds	r3, r1, r3
 800f322:	49d9      	ldr	r1, [pc, #868]	@ (800f688 <tx_control+0x1848>)
 800f324:	5c8a      	ldrb	r2, [r1, r2]
 800f326:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 128 ; i++ )
 800f328:	183b      	adds	r3, r7, r0
 800f32a:	781a      	ldrb	r2, [r3, #0]
 800f32c:	183b      	adds	r3, r7, r0
 800f32e:	3201      	adds	r2, #1
 800f330:	701a      	strb	r2, [r3, #0]
 800f332:	2343      	movs	r3, #67	@ 0x43
 800f334:	18fb      	adds	r3, r7, r3
 800f336:	781b      	ldrb	r3, [r3, #0]
 800f338:	b25b      	sxtb	r3, r3
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	daea      	bge.n	800f314 <tx_control+0x14d4>
		chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f33e:	4bd3      	ldr	r3, [pc, #844]	@ (800f68c <tx_control+0x184c>)
 800f340:	2200      	movs	r2, #0
 800f342:	601a      	str	r2, [r3, #0]
		point_X = &bufferTxControl[0];			// carga direccin del buffer a calcular chksum
 800f344:	4bd2      	ldr	r3, [pc, #840]	@ (800f690 <tx_control+0x1850>)
 800f346:	657b      	str	r3, [r7, #84]	@ 0x54
		buildChksumBloq (point_X, 136);			// tamao del bloque a calcular el chksum
 800f348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f34a:	2188      	movs	r1, #136	@ 0x88
 800f34c:	0018      	movs	r0, r3
 800f34e:	f7f7 ff35 	bl	80071bc <buildChksumBloq>
		bufferTxControl [136] = (uint8_t)((chksum_32_HW_LW & 0xFF000000)>> 24);
 800f352:	4bce      	ldr	r3, [pc, #824]	@ (800f68c <tx_control+0x184c>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	0e1b      	lsrs	r3, r3, #24
 800f358:	b2d9      	uxtb	r1, r3
 800f35a:	4bcd      	ldr	r3, [pc, #820]	@ (800f690 <tx_control+0x1850>)
 800f35c:	2288      	movs	r2, #136	@ 0x88
 800f35e:	5499      	strb	r1, [r3, r2]
		bufferTxControl [137] = (uint8_t)((chksum_32_HW_LW & 0x00FF0000)>> 16);
 800f360:	4bca      	ldr	r3, [pc, #808]	@ (800f68c <tx_control+0x184c>)
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	0c1b      	lsrs	r3, r3, #16
 800f366:	b2d9      	uxtb	r1, r3
 800f368:	4bc9      	ldr	r3, [pc, #804]	@ (800f690 <tx_control+0x1850>)
 800f36a:	2289      	movs	r2, #137	@ 0x89
 800f36c:	5499      	strb	r1, [r3, r2]
		bufferTxControl [138] = (uint8_t)((chksum_32_HW_LW & 0x0000FF00)>>  8);
 800f36e:	4bc7      	ldr	r3, [pc, #796]	@ (800f68c <tx_control+0x184c>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	0a1b      	lsrs	r3, r3, #8
 800f374:	b2d9      	uxtb	r1, r3
 800f376:	4bc6      	ldr	r3, [pc, #792]	@ (800f690 <tx_control+0x1850>)
 800f378:	228a      	movs	r2, #138	@ 0x8a
 800f37a:	5499      	strb	r1, [r3, r2]
		bufferTxControl [139] = (uint8_t)(chksum_32_HW_LW & 0x000000FF);
 800f37c:	4bc3      	ldr	r3, [pc, #780]	@ (800f68c <tx_control+0x184c>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	b2d9      	uxtb	r1, r3
 800f382:	4bc3      	ldr	r3, [pc, #780]	@ (800f690 <tx_control+0x1850>)
 800f384:	228b      	movs	r2, #139	@ 0x8b
 800f386:	5499      	strb	r1, [r3, r2]
	    pointTx = &bufferTxControl[0];
 800f388:	4bc2      	ldr	r3, [pc, #776]	@ (800f694 <tx_control+0x1854>)
 800f38a:	4ac1      	ldr	r2, [pc, #772]	@ (800f690 <tx_control+0x1850>)
 800f38c:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];
 800f38e:	4bc2      	ldr	r3, [pc, #776]	@ (800f698 <tx_control+0x1858>)
 800f390:	4abf      	ldr	r2, [pc, #764]	@ (800f690 <tx_control+0x1850>)
 800f392:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl [140];
 800f394:	4bc1      	ldr	r3, [pc, #772]	@ (800f69c <tx_control+0x185c>)
 800f396:	4ac2      	ldr	r2, [pc, #776]	@ (800f6a0 <tx_control+0x1860>)
 800f398:	601a      	str	r2, [r3, #0]
	    blockSizeTX = 140;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f39a:	4bc2      	ldr	r3, [pc, #776]	@ (800f6a4 <tx_control+0x1864>)
 800f39c:	228c      	movs	r2, #140	@ 0x8c
 800f39e:	701a      	strb	r2, [r3, #0]
		flagsTX [2] = 0;						// Indica que no hay que transmitir Header
 800f3a0:	4bc1      	ldr	r3, [pc, #772]	@ (800f6a8 <tx_control+0x1868>)
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	709a      	strb	r2, [r3, #2]
		flagsTX [3] = 1;						// evita enviar chksum
 800f3a6:	4bc0      	ldr	r3, [pc, #768]	@ (800f6a8 <tx_control+0x1868>)
 800f3a8:	2201      	movs	r2, #1
 800f3aa:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;						// listo para mandar transmisin
 800f3ac:	4bbf      	ldr	r3, [pc, #764]	@ (800f6ac <tx_control+0x186c>)
 800f3ae:	2255      	movs	r2, #85	@ 0x55
 800f3b0:	701a      	strb	r2, [r3, #0]
		codeTX = 0x00;
 800f3b2:	4bbf      	ldr	r3, [pc, #764]	@ (800f6b0 <tx_control+0x1870>)
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		//jp		end_tx_control
 800f3b8:	f000 fed1 	bl	801015e <tx_control+0x231e>
				goto 	verifica_version2;		//jreq	verifica_version2
 800f3bc:	46c0      	nop			@ (mov r8, r8)
			if (RxBuffer_Ble[126] == reePlantilla[eeversion2]){
 800f3be:	4bbd      	ldr	r3, [pc, #756]	@ (800f6b4 <tx_control+0x1874>)
 800f3c0:	227e      	movs	r2, #126	@ 0x7e
 800f3c2:	5c9a      	ldrb	r2, [r3, r2]
 800f3c4:	4bb0      	ldr	r3, [pc, #704]	@ (800f688 <tx_control+0x1848>)
 800f3c6:	217c      	movs	r1, #124	@ 0x7c
 800f3c8:	5c5b      	ldrb	r3, [r3, r1]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d159      	bne.n	800f482 <tx_control+0x1642>
				goto 	verifica_version3;		//jreq	verifica_version3
 800f3ce:	46c0      	nop			@ (mov r8, r8)
			if(RxBuffer_Ble[2] != 0xAA ){		// agrega offset para primer dato de seguridad
 800f3d0:	4bb8      	ldr	r3, [pc, #736]	@ (800f6b4 <tx_control+0x1874>)
 800f3d2:	789b      	ldrb	r3, [r3, #2]
 800f3d4:	2baa      	cmp	r3, #170	@ 0xaa
 800f3d6:	d156      	bne.n	800f486 <tx_control+0x1646>
			if(RxBuffer_Ble[67] != 0x66){		// agrega offset para segundo dato de seguridad
 800f3d8:	4bb6      	ldr	r3, [pc, #728]	@ (800f6b4 <tx_control+0x1874>)
 800f3da:	2243      	movs	r2, #67	@ 0x43
 800f3dc:	5c9b      	ldrb	r3, [r3, r2]
 800f3de:	2b66      	cmp	r3, #102	@ 0x66
 800f3e0:	d153      	bne.n	800f48a <tx_control+0x164a>
			if(RxBuffer_Ble[129] != 0xCC){		// agrega offset para tercer dato de seguridad
 800f3e2:	4bb4      	ldr	r3, [pc, #720]	@ (800f6b4 <tx_control+0x1874>)
 800f3e4:	2281      	movs	r2, #129	@ 0x81
 800f3e6:	5c9b      	ldrb	r3, [r3, r2]
 800f3e8:	2bcc      	cmp	r3, #204	@ 0xcc
 800f3ea:	d150      	bne.n	800f48e <tx_control+0x164e>
			chksum_32_HW_LW = 0;					// limpia registros de checksum
 800f3ec:	4ba7      	ldr	r3, [pc, #668]	@ (800f68c <tx_control+0x184c>)
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	601a      	str	r2, [r3, #0]
			point_X = &RxBuffer_Ble[0];			// carga direccin del buffer a calcular chksum
 800f3f2:	4bb0      	ldr	r3, [pc, #704]	@ (800f6b4 <tx_control+0x1874>)
 800f3f4:	657b      	str	r3, [r7, #84]	@ 0x54
			buildChksumBloq (point_X, 130);			// tamao del bloque a calcular el chksum
 800f3f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3f8:	2182      	movs	r1, #130	@ 0x82
 800f3fa:	0018      	movs	r0, r3
 800f3fc:	f7f7 fede 	bl	80071bc <buildChksumBloq>
			uint32_t chksum_to_compare = 0;
 800f400:	2300      	movs	r3, #0
 800f402:	60bb      	str	r3, [r7, #8]
			chksum_to_compare = ((uint32_t)RxBuffer_Ble[130])  <<24;
 800f404:	4bab      	ldr	r3, [pc, #684]	@ (800f6b4 <tx_control+0x1874>)
 800f406:	2282      	movs	r2, #130	@ 0x82
 800f408:	5c9b      	ldrb	r3, [r3, r2]
 800f40a:	061b      	lsls	r3, r3, #24
 800f40c:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[131]) <<16;
 800f40e:	4ba9      	ldr	r3, [pc, #676]	@ (800f6b4 <tx_control+0x1874>)
 800f410:	2283      	movs	r2, #131	@ 0x83
 800f412:	5c9b      	ldrb	r3, [r3, r2]
 800f414:	041b      	lsls	r3, r3, #16
 800f416:	68ba      	ldr	r2, [r7, #8]
 800f418:	18d3      	adds	r3, r2, r3
 800f41a:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[132]) <<8;
 800f41c:	4ba5      	ldr	r3, [pc, #660]	@ (800f6b4 <tx_control+0x1874>)
 800f41e:	2284      	movs	r2, #132	@ 0x84
 800f420:	5c9b      	ldrb	r3, [r3, r2]
 800f422:	021b      	lsls	r3, r3, #8
 800f424:	68ba      	ldr	r2, [r7, #8]
 800f426:	18d3      	adds	r3, r2, r3
 800f428:	60bb      	str	r3, [r7, #8]
			chksum_to_compare += ((uint32_t)RxBuffer_Ble[133]);
 800f42a:	4ba2      	ldr	r3, [pc, #648]	@ (800f6b4 <tx_control+0x1874>)
 800f42c:	2285      	movs	r2, #133	@ 0x85
 800f42e:	5c9b      	ldrb	r3, [r3, r2]
 800f430:	001a      	movs	r2, r3
 800f432:	68bb      	ldr	r3, [r7, #8]
 800f434:	189b      	adds	r3, r3, r2
 800f436:	60bb      	str	r3, [r7, #8]
			if (chksum_32_HW_LW != chksum_to_compare){
 800f438:	4b94      	ldr	r3, [pc, #592]	@ (800f68c <tx_control+0x184c>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	68ba      	ldr	r2, [r7, #8]
 800f43e:	429a      	cmp	r2, r3
 800f440:	d127      	bne.n	800f492 <tx_control+0x1652>
write_param:
 800f442:	46c0      	nop			@ (mov r8, r8)
			ProgMemCode = 0x55;							//	mov		ProgMemCode,#$55;			/ Indica que se va a grabar bloque de EEPROM
 800f444:	4b9c      	ldr	r3, [pc, #624]	@ (800f6b8 <tx_control+0x1878>)
 800f446:	2255      	movs	r2, #85	@ 0x55
 800f448:	701a      	strb	r2, [r3, #0]
			point_X = &RxBuffer_Ble[0];					// apunta al buffer de datos RECIBIDOS
 800f44a:	4b9a      	ldr	r3, [pc, #616]	@ (800f6b4 <tx_control+0x1874>)
 800f44c:	657b      	str	r3, [r7, #84]	@ 0x54
			point_X++;
 800f44e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f450:	3301      	adds	r3, #1
 800f452:	657b      	str	r3, [r7, #84]	@ 0x54
			point_X++;
 800f454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f456:	3301      	adds	r3, #1
 800f458:	657b      	str	r3, [r7, #84]	@ 0x54
			dataPointer =	point_X;	// LDW		dataPointer,X
 800f45a:	4b98      	ldr	r3, [pc, #608]	@ (800f6bc <tx_control+0x187c>)
 800f45c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f45e:	601a      	str	r2, [r3, #0]
			dirPointer =  &eePlantilla [eedato_seg1];	// LDW		dirPointer,X
 800f460:	4b97      	ldr	r3, [pc, #604]	@ (800f6c0 <tx_control+0x1880>)
 800f462:	4a98      	ldr	r2, [pc, #608]	@ (800f6c4 <tx_control+0x1884>)
 800f464:	601a      	str	r2, [r3, #0]
			GRABA_BLOCK();			//	GRABA_BLOQUE(point_X , point_Y);  , Cambia para ser Compatible con ASM
 800f466:	f7f8 f8bd 	bl	80075e4 <GRABA_BLOCK>
			Bloque_handshake[comando1] =	0xF1;	//mov		comando1,#$F1
 800f46a:	4b97      	ldr	r3, [pc, #604]	@ (800f6c8 <tx_control+0x1888>)
 800f46c:	22f1      	movs	r2, #241	@ 0xf1
 800f46e:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] =	0x3D;	//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f470:	4b95      	ldr	r3, [pc, #596]	@ (800f6c8 <tx_control+0x1888>)
 800f472:	223d      	movs	r2, #61	@ 0x3d
 800f474:	705a      	strb	r2, [r3, #1]
			flagsTX[5]=1;						// bset 	flagsTX,#5;						/ inidca que hay que reiniciar el control.
 800f476:	4b8c      	ldr	r3, [pc, #560]	@ (800f6a8 <tx_control+0x1868>)
 800f478:	2201      	movs	r2, #1
 800f47a:	715a      	strb	r2, [r3, #5]
			goto	ok_writeParam;				//jp		ok_writeParam
 800f47c:	e010      	b.n	800f4a0 <tx_control+0x1660>
			goto	no_writeParam;				//jp		no_writeParam
 800f47e:	46c0      	nop			@ (mov r8, r8)
 800f480:	e008      	b.n	800f494 <tx_control+0x1654>
			goto	no_writeParam;				//jp		no_writeParam
 800f482:	46c0      	nop			@ (mov r8, r8)
 800f484:	e006      	b.n	800f494 <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f486:	46c0      	nop			@ (mov r8, r8)
 800f488:	e004      	b.n	800f494 <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f48a:	46c0      	nop			@ (mov r8, r8)
 800f48c:	e002      	b.n	800f494 <tx_control+0x1654>
				goto	no_writeParam;			//jrne	no_writeParam
 800f48e:	46c0      	nop			@ (mov r8, r8)
 800f490:	e000      	b.n	800f494 <tx_control+0x1654>
				goto	no_writeParam;		//jrne	no_writeParam;				/ si no iguales sal si grabar parmetros
 800f492:	46c0      	nop			@ (mov r8, r8)
			Bloque_handshake[0] =  0xF1;	//mov		comando1,#$F1
 800f494:	4b8c      	ldr	r3, [pc, #560]	@ (800f6c8 <tx_control+0x1888>)
 800f496:	22f1      	movs	r2, #241	@ 0xf1
 800f498:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[1] =  0x3E;	//mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f49a:	4b8b      	ldr	r3, [pc, #556]	@ (800f6c8 <tx_control+0x1888>)
 800f49c:	223e      	movs	r2, #62	@ 0x3e
 800f49e:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];
 800f4a0:	4b7c      	ldr	r3, [pc, #496]	@ (800f694 <tx_control+0x1854>)
 800f4a2:	4a89      	ldr	r2, [pc, #548]	@ (800f6c8 <tx_control+0x1888>)
 800f4a4:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];
 800f4a6:	4b7c      	ldr	r3, [pc, #496]	@ (800f698 <tx_control+0x1858>)
 800f4a8:	4a87      	ldr	r2, [pc, #540]	@ (800f6c8 <tx_control+0x1888>)
 800f4aa:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake [comando2];
 800f4ac:	4b7b      	ldr	r3, [pc, #492]	@ (800f69c <tx_control+0x185c>)
 800f4ae:	4a87      	ldr	r2, [pc, #540]	@ (800f6cc <tx_control+0x188c>)
 800f4b0:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;   //4 bytes ChecksumblockSizeTX = 25;   //4 bytes Checksum
 800f4b2:	4b7c      	ldr	r3, [pc, #496]	@ (800f6a4 <tx_control+0x1864>)
 800f4b4:	2202      	movs	r2, #2
 800f4b6:	701a      	strb	r2, [r3, #0]
			flagsTX [3] = 1;						// bset	flagsTX,#3;						// evita que se mande checksum
 800f4b8:	4b7b      	ldr	r3, [pc, #492]	@ (800f6a8 <tx_control+0x1868>)
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;						// listo para mandar transmisin
 800f4be:	4b7b      	ldr	r3, [pc, #492]	@ (800f6ac <tx_control+0x186c>)
 800f4c0:	2255      	movs	r2, #85	@ 0x55
 800f4c2:	701a      	strb	r2, [r3, #0]
			codeTX = 0x00;
 800f4c4:	4b7a      	ldr	r3, [pc, #488]	@ (800f6b0 <tx_control+0x1870>)
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800f4ca:	f000 fe48 	bl	801015e <tx_control+0x231e>
				goto rx_firmware01;
 800f4ce:	46c0      	nop			@ (mov r8, r8)
			if(flagsRxFirm[1]){		// btjt	flagsRxFirm,#1,rxBloqFirm; / Ya se sabe cuantos bloques se van a recibir ? S, ve a recibir bloques
 800f4d0:	4b7f      	ldr	r3, [pc, #508]	@ (800f6d0 <tx_control+0x1890>)
 800f4d2:	785b      	ldrb	r3, [r3, #1]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d13c      	bne.n	800f552 <tx_control+0x1712>
rx_numBloqFirm:
 800f4d8:	46c0      	nop			@ (mov r8, r8)
			if(codeTX==0x49){
 800f4da:	4b75      	ldr	r3, [pc, #468]	@ (800f6b0 <tx_control+0x1870>)
 800f4dc:	781b      	ldrb	r3, [r3, #0]
 800f4de:	2b49      	cmp	r3, #73	@ 0x49
 800f4e0:	d000      	beq.n	800f4e4 <tx_control+0x16a4>
 800f4e2:	e19b      	b.n	800f81c <tx_control+0x19dc>
				goto rx_numBloqFirm_01;
 800f4e4:	46c0      	nop			@ (mov r8, r8)
			numBloqFirm = (RxBuffer_Ble[2] << 8) | RxBuffer_Ble[3];  //Num de bloques fw de 16 bits
 800f4e6:	4b73      	ldr	r3, [pc, #460]	@ (800f6b4 <tx_control+0x1874>)
 800f4e8:	789b      	ldrb	r3, [r3, #2]
 800f4ea:	b21b      	sxth	r3, r3
 800f4ec:	021b      	lsls	r3, r3, #8
 800f4ee:	b21a      	sxth	r2, r3
 800f4f0:	4b70      	ldr	r3, [pc, #448]	@ (800f6b4 <tx_control+0x1874>)
 800f4f2:	78db      	ldrb	r3, [r3, #3]
 800f4f4:	b21b      	sxth	r3, r3
 800f4f6:	4313      	orrs	r3, r2
 800f4f8:	b21b      	sxth	r3, r3
 800f4fa:	b29a      	uxth	r2, r3
 800f4fc:	4b75      	ldr	r3, [pc, #468]	@ (800f6d4 <tx_control+0x1894>)
 800f4fe:	801a      	strh	r2, [r3, #0]
			cntBloqFirm = 0;		//clr		cntBloqFirm;					/ reinicia el contador de bloques recibidos
 800f500:	4b75      	ldr	r3, [pc, #468]	@ (800f6d8 <tx_control+0x1898>)
 800f502:	2200      	movs	r2, #0
 800f504:	801a      	strh	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1;		//mov		comando1,#$F1
 800f506:	4b75      	ldr	r3, [pc, #468]	@ (800f6dc <tx_control+0x189c>)
 800f508:	22f1      	movs	r2, #241	@ 0xf1
 800f50a:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x07;		// mov		comando2,#$07;				/ indica que est listo para la recepcin de los bloques del firmware
 800f50c:	4b73      	ldr	r3, [pc, #460]	@ (800f6dc <tx_control+0x189c>)
 800f50e:	2207      	movs	r2, #7
 800f510:	705a      	strb	r2, [r3, #1]
			flagsRxFirm[1]=1;					// bset	flagsRxFirm,#1;				/ indica que se recibieron el nmero de paquetes
 800f512:	4b6f      	ldr	r3, [pc, #444]	@ (800f6d0 <tx_control+0x1890>)
 800f514:	2201      	movs	r2, #1
 800f516:	705a      	strb	r2, [r3, #1]
			chksumFirm_HW_LW=0;						// ldw		chksumFirm_LW,X;			/ limpia registros de checksum general del Firmware
 800f518:	4b71      	ldr	r3, [pc, #452]	@ (800f6e0 <tx_control+0x18a0>)
 800f51a:	2200      	movs	r2, #0
 800f51c:	601a      	str	r2, [r3, #0]
			pointTx = &BloqDatalooger[comando1];
 800f51e:	4b5d      	ldr	r3, [pc, #372]	@ (800f694 <tx_control+0x1854>)
 800f520:	4a6e      	ldr	r2, [pc, #440]	@ (800f6dc <tx_control+0x189c>)
 800f522:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f524:	4b5c      	ldr	r3, [pc, #368]	@ (800f698 <tx_control+0x1858>)
 800f526:	4a6d      	ldr	r2, [pc, #436]	@ (800f6dc <tx_control+0x189c>)
 800f528:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];
 800f52a:	4b5c      	ldr	r3, [pc, #368]	@ (800f69c <tx_control+0x185c>)
 800f52c:	4a6d      	ldr	r2, [pc, #436]	@ (800f6e4 <tx_control+0x18a4>)
 800f52e:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800f530:	4b5c      	ldr	r3, [pc, #368]	@ (800f6a4 <tx_control+0x1864>)
 800f532:	2202      	movs	r2, #2
 800f534:	701a      	strb	r2, [r3, #0]
			flagsTX[3]=1;						// bset	flagsTX,#3;						/ evita que se mande checksum
 800f536:	4b5c      	ldr	r3, [pc, #368]	@ (800f6a8 <tx_control+0x1868>)
 800f538:	2201      	movs	r2, #1
 800f53a:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f53c:	4b5b      	ldr	r3, [pc, #364]	@ (800f6ac <tx_control+0x186c>)
 800f53e:	2255      	movs	r2, #85	@ 0x55
 800f540:	701a      	strb	r2, [r3, #0]
			codeTX = 0;								// clr		codeTX;
 800f542:	4b5b      	ldr	r3, [pc, #364]	@ (800f6b0 <tx_control+0x1870>)
 800f544:	2200      	movs	r2, #0
 800f546:	701a      	strb	r2, [r3, #0]
			timeOutRx = 5;
 800f548:	4b67      	ldr	r3, [pc, #412]	@ (800f6e8 <tx_control+0x18a8>)
 800f54a:	2205      	movs	r2, #5
 800f54c:	701a      	strb	r2, [r3, #0]
			goto end_tx_control; 					//jp		end_tx_control
 800f54e:	f000 fe06 	bl	801015e <tx_control+0x231e>
				goto rxBloqFirm;
 800f552:	46c0      	nop			@ (mov r8, r8)
			if (flagsRxFirm[2]){// btjt	flagsRxFirm,#2,rxBloqFirm_01
 800f554:	4b5e      	ldr	r3, [pc, #376]	@ (800f6d0 <tx_control+0x1890>)
 800f556:	789b      	ldrb	r3, [r3, #2]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d101      	bne.n	800f560 <tx_control+0x1720>
 800f55c:	f000 fdfe 	bl	801015c <tx_control+0x231c>
				goto rxBloqFirm_01;
 800f560:	46c0      	nop			@ (mov r8, r8)
			flagsRxFirm[2]=0; // bres	flagsRxFirm,#2;				/ borra bandera de paquete recibido
 800f562:	4b5b      	ldr	r3, [pc, #364]	@ (800f6d0 <tx_control+0x1890>)
 800f564:	2200      	movs	r2, #0
 800f566:	709a      	strb	r2, [r3, #2]
			chksum_32_HW_LW=0;		// ldw		chksum_LW,X;					/ limpia registros de checksum
 800f568:	4b48      	ldr	r3, [pc, #288]	@ (800f68c <tx_control+0x184c>)
 800f56a:	2200      	movs	r2, #0
 800f56c:	601a      	str	r2, [r3, #0]
			wreg = 0;// clr		wreg
 800f56e:	4b5f      	ldr	r3, [pc, #380]	@ (800f6ec <tx_control+0x18ac>)
 800f570:	2200      	movs	r2, #0
 800f572:	701a      	strb	r2, [r3, #0]
			cksum_aux = 0;
 800f574:	4b5e      	ldr	r3, [pc, #376]	@ (800f6f0 <tx_control+0x18b0>)
 800f576:	2200      	movs	r2, #0
 800f578:	601a      	str	r2, [r3, #0]
			build_chksum(RxBuffer_Ble[wreg]); // call	build_chksum;	/ ve calculando el checksum
 800f57a:	4b5c      	ldr	r3, [pc, #368]	@ (800f6ec <tx_control+0x18ac>)
 800f57c:	781b      	ldrb	r3, [r3, #0]
 800f57e:	001a      	movs	r2, r3
 800f580:	4b4c      	ldr	r3, [pc, #304]	@ (800f6b4 <tx_control+0x1874>)
 800f582:	5c9b      	ldrb	r3, [r3, r2]
 800f584:	0018      	movs	r0, r3
 800f586:	f7f8 f819 	bl	80075bc <build_chksum>
			wreg++;			// inc		wreg
 800f58a:	4b58      	ldr	r3, [pc, #352]	@ (800f6ec <tx_control+0x18ac>)
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	3301      	adds	r3, #1
 800f590:	b2da      	uxtb	r2, r3
 800f592:	4b56      	ldr	r3, [pc, #344]	@ (800f6ec <tx_control+0x18ac>)
 800f594:	701a      	strb	r2, [r3, #0]
			if(wreg<128){
 800f596:	4b55      	ldr	r3, [pc, #340]	@ (800f6ec <tx_control+0x18ac>)
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	b25b      	sxtb	r3, r3
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	db00      	blt.n	800f5a2 <tx_control+0x1762>
				goto load_bloqFirm;
 800f5a0:	e7eb      	b.n	800f57a <tx_control+0x173a>
			cksum_aux = (RxBuffer_Ble[128] << 24) | (RxBuffer_Ble[129] << 16) |(RxBuffer_Ble[130] << 8) | RxBuffer_Ble[131];
 800f5a2:	4b44      	ldr	r3, [pc, #272]	@ (800f6b4 <tx_control+0x1874>)
 800f5a4:	2280      	movs	r2, #128	@ 0x80
 800f5a6:	5c9b      	ldrb	r3, [r3, r2]
 800f5a8:	061a      	lsls	r2, r3, #24
 800f5aa:	4b42      	ldr	r3, [pc, #264]	@ (800f6b4 <tx_control+0x1874>)
 800f5ac:	2181      	movs	r1, #129	@ 0x81
 800f5ae:	5c5b      	ldrb	r3, [r3, r1]
 800f5b0:	041b      	lsls	r3, r3, #16
 800f5b2:	431a      	orrs	r2, r3
 800f5b4:	4b3f      	ldr	r3, [pc, #252]	@ (800f6b4 <tx_control+0x1874>)
 800f5b6:	2182      	movs	r1, #130	@ 0x82
 800f5b8:	5c5b      	ldrb	r3, [r3, r1]
 800f5ba:	021b      	lsls	r3, r3, #8
 800f5bc:	4313      	orrs	r3, r2
 800f5be:	4a3d      	ldr	r2, [pc, #244]	@ (800f6b4 <tx_control+0x1874>)
 800f5c0:	2183      	movs	r1, #131	@ 0x83
 800f5c2:	5c52      	ldrb	r2, [r2, r1]
 800f5c4:	4313      	orrs	r3, r2
 800f5c6:	001a      	movs	r2, r3
 800f5c8:	4b49      	ldr	r3, [pc, #292]	@ (800f6f0 <tx_control+0x18b0>)
 800f5ca:	601a      	str	r2, [r3, #0]
			if(cksum_aux != chksum_32_HW_LW){
 800f5cc:	4b48      	ldr	r3, [pc, #288]	@ (800f6f0 <tx_control+0x18b0>)
 800f5ce:	681a      	ldr	r2, [r3, #0]
 800f5d0:	4b2e      	ldr	r3, [pc, #184]	@ (800f68c <tx_control+0x184c>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	429a      	cmp	r2, r3
 800f5d6:	d14a      	bne.n	800f66e <tx_control+0x182e>
			chksumFirm_HW_LW += chksum_32_HW_LW; // 							ldw		chksumFirm_LW,X;			/ fuarda el checksum general calculado hasta ahora
 800f5d8:	4b41      	ldr	r3, [pc, #260]	@ (800f6e0 <tx_control+0x18a0>)
 800f5da:	681a      	ldr	r2, [r3, #0]
 800f5dc:	4b2b      	ldr	r3, [pc, #172]	@ (800f68c <tx_control+0x184c>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	18d2      	adds	r2, r2, r3
 800f5e2:	4b3f      	ldr	r3, [pc, #252]	@ (800f6e0 <tx_control+0x18a0>)
 800f5e4:	601a      	str	r2, [r3, #0]
			if(direccion_fw >= 0x803F000){    //Parche para borrar loggger y resetear si hay algun error en tratar de escribir en un lugar de memoria incorrecto
 800f5e6:	4b43      	ldr	r3, [pc, #268]	@ (800f6f4 <tx_control+0x18b4>)
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	4a43      	ldr	r2, [pc, #268]	@ (800f6f8 <tx_control+0x18b8>)
 800f5ec:	4293      	cmp	r3, r2
 800f5ee:	d903      	bls.n	800f5f8 <tx_control+0x17b8>
				clean_logger();
 800f5f0:	f002 fa14 	bl	8011a1c <clean_logger>
				NVIC_SystemReset();
 800f5f4:	f7fe fc12 	bl	800de1c <__NVIC_SystemReset>
			if(contador_bloques_fw == 16)
 800f5f8:	4b40      	ldr	r3, [pc, #256]	@ (800f6fc <tx_control+0x18bc>)
 800f5fa:	781b      	ldrb	r3, [r3, #0]
 800f5fc:	2b10      	cmp	r3, #16
 800f5fe:	d107      	bne.n	800f610 <tx_control+0x17d0>
				borra_pagina_logger(pagina_borrado);
 800f600:	4b3f      	ldr	r3, [pc, #252]	@ (800f700 <tx_control+0x18c0>)
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	0018      	movs	r0, r3
 800f606:	f001 ff4b 	bl	80114a0 <borra_pagina_logger>
				contador_bloques_fw = 0;
 800f60a:	4b3c      	ldr	r3, [pc, #240]	@ (800f6fc <tx_control+0x18bc>)
 800f60c:	2200      	movs	r2, #0
 800f60e:	701a      	strb	r2, [r3, #0]
			contador_bloques_fw++;
 800f610:	4b3a      	ldr	r3, [pc, #232]	@ (800f6fc <tx_control+0x18bc>)
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	3301      	adds	r3, #1
 800f616:	b2da      	uxtb	r2, r3
 800f618:	4b38      	ldr	r3, [pc, #224]	@ (800f6fc <tx_control+0x18bc>)
 800f61a:	701a      	strb	r2, [r3, #0]
			graba_bloque_fw();
 800f61c:	f001 ff70 	bl	8011500 <graba_bloque_fw>
			timeoutRXFw = 0;
 800f620:	4b38      	ldr	r3, [pc, #224]	@ (800f704 <tx_control+0x18c4>)
 800f622:	2200      	movs	r2, #0
 800f624:	801a      	strh	r2, [r3, #0]
			cntBloqFirm++;// inc		cntBloqFirm;					/ incrmenta el contador de datos recibidos
 800f626:	4b2c      	ldr	r3, [pc, #176]	@ (800f6d8 <tx_control+0x1898>)
 800f628:	881b      	ldrh	r3, [r3, #0]
 800f62a:	3301      	adds	r3, #1
 800f62c:	b29a      	uxth	r2, r3
 800f62e:	4b2a      	ldr	r3, [pc, #168]	@ (800f6d8 <tx_control+0x1898>)
 800f630:	801a      	strh	r2, [r3, #0]
			if(cntBloqFirm != numBloqFirm){//jrne	rxFirm_noComplete
 800f632:	4b29      	ldr	r3, [pc, #164]	@ (800f6d8 <tx_control+0x1898>)
 800f634:	881a      	ldrh	r2, [r3, #0]
 800f636:	4b27      	ldr	r3, [pc, #156]	@ (800f6d4 <tx_control+0x1894>)
 800f638:	881b      	ldrh	r3, [r3, #0]
 800f63a:	429a      	cmp	r2, r3
 800f63c:	d10c      	bne.n	800f658 <tx_control+0x1818>
			flagsRxFirm[3]=1;// bset 	flagsRxFirm,#3;				/ indica que ya se recibieron todos los paquetes
 800f63e:	4b24      	ldr	r3, [pc, #144]	@ (800f6d0 <tx_control+0x1890>)
 800f640:	2201      	movs	r2, #1
 800f642:	70da      	strb	r2, [r3, #3]
			direccion_fw = 0x8020000;
 800f644:	4b2b      	ldr	r3, [pc, #172]	@ (800f6f4 <tx_control+0x18b4>)
 800f646:	4a30      	ldr	r2, [pc, #192]	@ (800f708 <tx_control+0x18c8>)
 800f648:	601a      	str	r2, [r3, #0]
			pagina_borrado = 64;
 800f64a:	4b2d      	ldr	r3, [pc, #180]	@ (800f700 <tx_control+0x18c0>)
 800f64c:	2240      	movs	r2, #64	@ 0x40
 800f64e:	601a      	str	r2, [r3, #0]
			contador_bloques_fw = 16;
 800f650:	4b2a      	ldr	r3, [pc, #168]	@ (800f6fc <tx_control+0x18bc>)
 800f652:	2210      	movs	r2, #16
 800f654:	701a      	strb	r2, [r3, #0]
 800f656:	e000      	b.n	800f65a <tx_control+0x181a>
				goto rxFirm_noComplete ;
 800f658:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800f65a:	4b20      	ldr	r3, [pc, #128]	@ (800f6dc <tx_control+0x189c>)
 800f65c:	22f1      	movs	r2, #241	@ 0xf1
 800f65e:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f660:	4b1e      	ldr	r3, [pc, #120]	@ (800f6dc <tx_control+0x189c>)
 800f662:	223d      	movs	r2, #61	@ 0x3d
 800f664:	705a      	strb	r2, [r3, #1]
			timeOutRx=5;				// mov		timeOutRx,#5;					/ carga time out para recibir respuestas
 800f666:	4b20      	ldr	r3, [pc, #128]	@ (800f6e8 <tx_control+0x18a8>)
 800f668:	2205      	movs	r2, #5
 800f66a:	701a      	strb	r2, [r3, #0]
			goto ok_writeBloqFirm; 							// jp		ok_writeBloqFirm
 800f66c:	e05e      	b.n	800f72c <tx_control+0x18ec>
				goto no_writeBloqFirm;
 800f66e:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1]=0xF1;	//mov		comando1,#$F1
 800f670:	4b1a      	ldr	r3, [pc, #104]	@ (800f6dc <tx_control+0x189c>)
 800f672:	22f1      	movs	r2, #241	@ 0xf1
 800f674:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2]=0x3E;	// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f676:	4b19      	ldr	r3, [pc, #100]	@ (800f6dc <tx_control+0x189c>)
 800f678:	223e      	movs	r2, #62	@ 0x3e
 800f67a:	705a      	strb	r2, [r3, #1]
			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f67c:	2300      	movs	r3, #0
 800f67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f680:	e04c      	b.n	800f71c <tx_control+0x18dc>
 800f682:	46c0      	nop			@ (mov r8, r8)
 800f684:	20002068 	.word	0x20002068
 800f688:	20000cb4 	.word	0x20000cb4
 800f68c:	20001ef0 	.word	0x20001ef0
 800f690:	20002060 	.word	0x20002060
 800f694:	20001ed0 	.word	0x20001ed0
 800f698:	20001ec8 	.word	0x20001ec8
 800f69c:	20001ecc 	.word	0x20001ecc
 800f6a0:	200020ec 	.word	0x200020ec
 800f6a4:	20001eec 	.word	0x20001eec
 800f6a8:	20001ed8 	.word	0x20001ed8
 800f6ac:	20001ed5 	.word	0x20001ed5
 800f6b0:	20001ee0 	.word	0x20001ee0
 800f6b4:	20000988 	.word	0x20000988
 800f6b8:	20000e40 	.word	0x20000e40
 800f6bc:	20000e48 	.word	0x20000e48
 800f6c0:	20000e44 	.word	0x20000e44
 800f6c4:	0803f000 	.word	0x0803f000
 800f6c8:	20001e9c 	.word	0x20001e9c
 800f6cc:	20001e9d 	.word	0x20001e9d
 800f6d0:	20001f98 	.word	0x20001f98
 800f6d4:	20001f8c 	.word	0x20001f8c
 800f6d8:	20001f8e 	.word	0x20001f8e
 800f6dc:	20001e70 	.word	0x20001e70
 800f6e0:	20001f90 	.word	0x20001f90
 800f6e4:	20001e71 	.word	0x20001e71
 800f6e8:	20001fa2 	.word	0x20001fa2
 800f6ec:	20000b70 	.word	0x20000b70
 800f6f0:	2000223c 	.word	0x2000223c
 800f6f4:	20000280 	.word	0x20000280
 800f6f8:	0803efff 	.word	0x0803efff
 800f6fc:	20000284 	.word	0x20000284
 800f700:	2000027c 	.word	0x2000027c
 800f704:	200021ec 	.word	0x200021ec
 800f708:	08020000 	.word	0x08020000
				flagsRxFirm[i]=0;
 800f70c:	4ada      	ldr	r2, [pc, #872]	@ (800fa78 <tx_control+0x1c38>)
 800f70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f710:	18d3      	adds	r3, r2, r3
 800f712:	2200      	movs	r2, #0
 800f714:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<8; i++)				// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f718:	3301      	adds	r3, #1
 800f71a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f71c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f71e:	2b07      	cmp	r3, #7
 800f720:	ddf4      	ble.n	800f70c <tx_control+0x18cc>
			codeTX = 0;						// clr		codeTX;								/ ignora comandos si es que se producieron
 800f722:	4bd6      	ldr	r3, [pc, #856]	@ (800fa7c <tx_control+0x1c3c>)
 800f724:	2200      	movs	r2, #0
 800f726:	701a      	strb	r2, [r3, #0]
			reinicio_valores_act_fw();
 800f728:	f002 f936 	bl	8011998 <reinicio_valores_act_fw>
			pointTx = &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800f72c:	4bd4      	ldr	r3, [pc, #848]	@ (800fa80 <tx_control+0x1c40>)
 800f72e:	4ad5      	ldr	r2, [pc, #852]	@ (800fa84 <tx_control+0x1c44>)
 800f730:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f732:	4bd5      	ldr	r3, [pc, #852]	@ (800fa88 <tx_control+0x1c48>)
 800f734:	4ad3      	ldr	r2, [pc, #844]	@ (800fa84 <tx_control+0x1c44>)
 800f736:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f738:	4bd4      	ldr	r3, [pc, #848]	@ (800fa8c <tx_control+0x1c4c>)
 800f73a:	4ad5      	ldr	r2, [pc, #852]	@ (800fa90 <tx_control+0x1c50>)
 800f73c:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;				// mov		blockSizeTX,#2
 800f73e:	4bd5      	ldr	r3, [pc, #852]	@ (800fa94 <tx_control+0x1c54>)
 800f740:	2202      	movs	r2, #2
 800f742:	701a      	strb	r2, [r3, #0]
			flagsTX[3]=1;	// bset	flagsTX,#3;						/ evita que se mande checksum
 800f744:	4bd4      	ldr	r3, [pc, #848]	@ (800fa98 <tx_control+0x1c58>)
 800f746:	2201      	movs	r2, #1
 800f748:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f74a:	4bd4      	ldr	r3, [pc, #848]	@ (800fa9c <tx_control+0x1c5c>)
 800f74c:	2255      	movs	r2, #85	@ 0x55
 800f74e:	701a      	strb	r2, [r3, #0]
			codeTX = 0;		// clr		codeTX;
 800f750:	4bca      	ldr	r3, [pc, #808]	@ (800fa7c <tx_control+0x1c3c>)
 800f752:	2200      	movs	r2, #0
 800f754:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;
 800f756:	f000 fd02 	bl	801015e <tx_control+0x231e>
			goto rxChkFirm;				// jp		rxChkFirm;
 800f75a:	46c0      	nop			@ (mov r8, r8)
			cksum_gral_aux = 0;
 800f75c:	4bd0      	ldr	r3, [pc, #832]	@ (800faa0 <tx_control+0x1c60>)
 800f75e:	2200      	movs	r2, #0
 800f760:	601a      	str	r2, [r3, #0]
			if(flagsRxFirm[4]){//	btjt	flagsRxFirm,#4,end_rx_firmware; se recibi fimware con xito, no realices nada ms
 800f762:	4bc5      	ldr	r3, [pc, #788]	@ (800fa78 <tx_control+0x1c38>)
 800f764:	791b      	ldrb	r3, [r3, #4]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d15b      	bne.n	800f822 <tx_control+0x19e2>
			if(codeTX != 0x4A){//				jrne	end_rx_firmware
 800f76a:	4bc4      	ldr	r3, [pc, #784]	@ (800fa7c <tx_control+0x1c3c>)
 800f76c:	781b      	ldrb	r3, [r3, #0]
 800f76e:	2b4a      	cmp	r3, #74	@ 0x4a
 800f770:	d15a      	bne.n	800f828 <tx_control+0x19e8>
			cksum_gral_aux = (RxBuffer_Ble[2] << 24) | (RxBuffer_Ble[3] << 16) | (RxBuffer_Ble[4] << 8) | RxBuffer_Ble[5];
 800f772:	4bcc      	ldr	r3, [pc, #816]	@ (800faa4 <tx_control+0x1c64>)
 800f774:	789b      	ldrb	r3, [r3, #2]
 800f776:	061a      	lsls	r2, r3, #24
 800f778:	4bca      	ldr	r3, [pc, #808]	@ (800faa4 <tx_control+0x1c64>)
 800f77a:	78db      	ldrb	r3, [r3, #3]
 800f77c:	041b      	lsls	r3, r3, #16
 800f77e:	431a      	orrs	r2, r3
 800f780:	4bc8      	ldr	r3, [pc, #800]	@ (800faa4 <tx_control+0x1c64>)
 800f782:	791b      	ldrb	r3, [r3, #4]
 800f784:	021b      	lsls	r3, r3, #8
 800f786:	4313      	orrs	r3, r2
 800f788:	4ac6      	ldr	r2, [pc, #792]	@ (800faa4 <tx_control+0x1c64>)
 800f78a:	7952      	ldrb	r2, [r2, #5]
 800f78c:	4313      	orrs	r3, r2
 800f78e:	001a      	movs	r2, r3
 800f790:	4bc3      	ldr	r3, [pc, #780]	@ (800faa0 <tx_control+0x1c60>)
 800f792:	601a      	str	r2, [r3, #0]
			if(cksum_gral_aux != chksumFirm_HW_LW){
 800f794:	4bc2      	ldr	r3, [pc, #776]	@ (800faa0 <tx_control+0x1c60>)
 800f796:	681a      	ldr	r2, [r3, #0]
 800f798:	4bc3      	ldr	r3, [pc, #780]	@ (800faa8 <tx_control+0x1c68>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d10c      	bne.n	800f7ba <tx_control+0x197a>
			BloqDatalooger[comando1] = 0xF1; //	mov		comando1,#$F1
 800f7a0:	4bb8      	ldr	r3, [pc, #736]	@ (800fa84 <tx_control+0x1c44>)
 800f7a2:	22f1      	movs	r2, #241	@ 0xf1
 800f7a4:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;//	mov		comando2,#$3D;
 800f7a6:	4bb7      	ldr	r3, [pc, #732]	@ (800fa84 <tx_control+0x1c44>)
 800f7a8:	223d      	movs	r2, #61	@ 0x3d
 800f7aa:	705a      	strb	r2, [r3, #1]
			flagsRxFirm[4] = 1;				// bset	flagsRxFirm,#4;				/ inidca que que el Fimware recibido es correcto
 800f7ac:	4bb2      	ldr	r3, [pc, #712]	@ (800fa78 <tx_control+0x1c38>)
 800f7ae:	2201      	movs	r2, #1
 800f7b0:	711a      	strb	r2, [r3, #4]
			timeOutRx=5;	//	mov		timeOutRx,#5;					/ carga time out para recibir respuestas
 800f7b2:	4bbe      	ldr	r3, [pc, #760]	@ (800faac <tx_control+0x1c6c>)
 800f7b4:	2205      	movs	r2, #5
 800f7b6:	701a      	strb	r2, [r3, #0]
			goto rxFirmOK;//	jp		rxFirmOK
 800f7b8:	e019      	b.n	800f7ee <tx_control+0x19ae>
				goto rxFirmErr;
 800f7ba:	46c0      	nop			@ (mov r8, r8)
			BloqDatalooger[comando1] = 0xF1; //	mov		comando1,#$F1
 800f7bc:	4bb1      	ldr	r3, [pc, #708]	@ (800fa84 <tx_control+0x1c44>)
 800f7be:	22f1      	movs	r2, #241	@ 0xf1
 800f7c0:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E; // mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f7c2:	4bb0      	ldr	r3, [pc, #704]	@ (800fa84 <tx_control+0x1c44>)
 800f7c4:	223e      	movs	r2, #62	@ 0x3e
 800f7c6:	705a      	strb	r2, [r3, #1]
			for (int i = 0; i<8; i++)// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f7cc:	e007      	b.n	800f7de <tx_control+0x199e>
				flagsRxFirm[i]=0;
 800f7ce:	4aaa      	ldr	r2, [pc, #680]	@ (800fa78 <tx_control+0x1c38>)
 800f7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d2:	18d3      	adds	r3, r2, r3
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i<8; i++)// clr		flagsRxFirm;					/ borra banderas de Rx de firmware para cancelar proceso
 800f7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7da:	3301      	adds	r3, #1
 800f7dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7e0:	2b07      	cmp	r3, #7
 800f7e2:	ddf4      	ble.n	800f7ce <tx_control+0x198e>
			codeTX = 0;// clr		codeTX;								/ ignora comandos si es que se producieron
 800f7e4:	4ba5      	ldr	r3, [pc, #660]	@ (800fa7c <tx_control+0x1c3c>)
 800f7e6:	2200      	movs	r2, #0
 800f7e8:	701a      	strb	r2, [r3, #0]
			reinicio_valores_act_fw();
 800f7ea:	f002 f8d5 	bl	8011998 <reinicio_valores_act_fw>
			pointTx =  &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800f7ee:	4ba4      	ldr	r3, [pc, #656]	@ (800fa80 <tx_control+0x1c40>)
 800f7f0:	4aa4      	ldr	r2, [pc, #656]	@ (800fa84 <tx_control+0x1c44>)
 800f7f2:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800f7f4:	4ba4      	ldr	r3, [pc, #656]	@ (800fa88 <tx_control+0x1c48>)
 800f7f6:	4aa3      	ldr	r2, [pc, #652]	@ (800fa84 <tx_control+0x1c44>)
 800f7f8:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f7fa:	4ba4      	ldr	r3, [pc, #656]	@ (800fa8c <tx_control+0x1c4c>)
 800f7fc:	4aa4      	ldr	r2, [pc, #656]	@ (800fa90 <tx_control+0x1c50>)
 800f7fe:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2; 						//mov		blockSizeTX,#2
 800f800:	4ba4      	ldr	r3, [pc, #656]	@ (800fa94 <tx_control+0x1c54>)
 800f802:	2202      	movs	r2, #2
 800f804:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita que se mande checksum
 800f806:	4ba4      	ldr	r3, [pc, #656]	@ (800fa98 <tx_control+0x1c58>)
 800f808:	2201      	movs	r2, #1
 800f80a:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55 ;					// 	mov		keyTx,#$55;						/ listo para mandar transmisin
 800f80c:	4ba3      	ldr	r3, [pc, #652]	@ (800fa9c <tx_control+0x1c5c>)
 800f80e:	2255      	movs	r2, #85	@ 0x55
 800f810:	701a      	strb	r2, [r3, #0]
			codeTX = 0;	// clr		codeTX;
 800f812:	4b9a      	ldr	r3, [pc, #616]	@ (800fa7c <tx_control+0x1c3c>)
 800f814:	2200      	movs	r2, #0
 800f816:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;// jp		end_tx_control
 800f818:	f000 fca1 	bl	801015e <tx_control+0x231e>
			goto end_rx_firmware;	// jp		end_rx_firmware
 800f81c:	46c0      	nop			@ (mov r8, r8)
 800f81e:	f000 fc9e 	bl	801015e <tx_control+0x231e>
				goto end_rx_firmware;
 800f822:	46c0      	nop			@ (mov r8, r8)
 800f824:	f000 fc9b 	bl	801015e <tx_control+0x231e>
					goto end_rx_firmware;
 800f828:	46c0      	nop			@ (mov r8, r8)
			goto end_tx_control; 			//jp		end_tx_control//----------------------------------------------------------
 800f82a:	f000 fc98 	bl	801015e <tx_control+0x231e>
				flagsEvent[i] = 0;// clr		flagsEvent;		Cancela cualquier inicio de eventos
 800f82e:	2037      	movs	r0, #55	@ 0x37
 800f830:	183b      	adds	r3, r7, r0
 800f832:	781b      	ldrb	r3, [r3, #0]
 800f834:	4a9e      	ldr	r2, [pc, #632]	@ (800fab0 <tx_control+0x1c70>)
 800f836:	2100      	movs	r1, #0
 800f838:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 0; i<8; i++)
 800f83a:	183b      	adds	r3, r7, r0
 800f83c:	781a      	ldrb	r2, [r3, #0]
 800f83e:	183b      	adds	r3, r7, r0
 800f840:	3201      	adds	r2, #1
 800f842:	701a      	strb	r2, [r3, #0]
 800f844:	2337      	movs	r3, #55	@ 0x37
 800f846:	18fb      	adds	r3, r7, r3
 800f848:	781b      	ldrb	r3, [r3, #0]
 800f84a:	2b07      	cmp	r3, #7
 800f84c:	d9ef      	bls.n	800f82e <tx_control+0x19ee>
			goto ok_clean_logger; //jp		ok_clean_logger
 800f84e:	46c0      	nop			@ (mov r8, r8)
			pointTx = &BloqDatalooger[comando1];	// ldw		pointTx,X
 800f850:	4b8b      	ldr	r3, [pc, #556]	@ (800fa80 <tx_control+0x1c40>)
 800f852:	4a8c      	ldr	r2, [pc, #560]	@ (800fa84 <tx_control+0x1c44>)
 800f854:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1];// ldw		pointInitTx,X
 800f856:	4b8c      	ldr	r3, [pc, #560]	@ (800fa88 <tx_control+0x1c48>)
 800f858:	4a8a      	ldr	r2, [pc, #552]	@ (800fa84 <tx_control+0x1c44>)
 800f85a:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800f85c:	4b8b      	ldr	r3, [pc, #556]	@ (800fa8c <tx_control+0x1c4c>)
 800f85e:	4a8c      	ldr	r2, [pc, #560]	@ (800fa90 <tx_control+0x1c50>)
 800f860:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800f862:	4b8c      	ldr	r3, [pc, #560]	@ (800fa94 <tx_control+0x1c54>)
 800f864:	2202      	movs	r2, #2
 800f866:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		// bset	flagsTX,#3;						/ evita que se mande checksum
 800f868:	4b8b      	ldr	r3, [pc, #556]	@ (800fa98 <tx_control+0x1c58>)
 800f86a:	2201      	movs	r2, #1
 800f86c:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 		// mov		keyTx,#$55;						/ listo para mandar transmisin
 800f86e:	4b8b      	ldr	r3, [pc, #556]	@ (800fa9c <tx_control+0x1c5c>)
 800f870:	2255      	movs	r2, #85	@ 0x55
 800f872:	701a      	strb	r2, [r3, #0]
			codeTX=0;			//clr		codeTX;
 800f874:	4b81      	ldr	r3, [pc, #516]	@ (800fa7c <tx_control+0x1c3c>)
 800f876:	2200      	movs	r2, #0
 800f878:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;// jp		end_tx_control
 800f87a:	f000 fc70 	bl	801015e <tx_control+0x231e>
			chksum_32_HW_LW = 0; //ldw		chksum_LW,X;					/ limpia registros de checksum
 800f87e:	4b8d      	ldr	r3, [pc, #564]	@ (800fab4 <tx_control+0x1c74>)
 800f880:	2200      	movs	r2, #0
 800f882:	601a      	str	r2, [r3, #0]
			wreg = 0;//clr		wreg
 800f884:	4b8c      	ldr	r3, [pc, #560]	@ (800fab8 <tx_control+0x1c78>)
 800f886:	2200      	movs	r2, #0
 800f888:	701a      	strb	r2, [r3, #0]
			waux = numByte;//mov 	waux,numByte;					/ calcula tamao del bloque a calcular el chksum
 800f88a:	4b8c      	ldr	r3, [pc, #560]	@ (800fabc <tx_control+0x1c7c>)
 800f88c:	781a      	ldrb	r2, [r3, #0]
 800f88e:	4b8c      	ldr	r3, [pc, #560]	@ (800fac0 <tx_control+0x1c80>)
 800f890:	701a      	strb	r2, [r3, #0]
			waux = waux << 1;	//sll		waux
 800f892:	4b8b      	ldr	r3, [pc, #556]	@ (800fac0 <tx_control+0x1c80>)
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	18db      	adds	r3, r3, r3
 800f898:	b2da      	uxtb	r2, r3
 800f89a:	4b89      	ldr	r3, [pc, #548]	@ (800fac0 <tx_control+0x1c80>)
 800f89c:	701a      	strb	r2, [r3, #0]
			waux += 3;//ld		waux,A
 800f89e:	4b88      	ldr	r3, [pc, #544]	@ (800fac0 <tx_control+0x1c80>)
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	3303      	adds	r3, #3
 800f8a4:	b2da      	uxtb	r2, r3
 800f8a6:	4b86      	ldr	r3, [pc, #536]	@ (800fac0 <tx_control+0x1c80>)
 800f8a8:	701a      	strb	r2, [r3, #0]
			buildChksumBloq(&RxBuffer_Ble[0],waux);//call	buildChksumBloq
 800f8aa:	4b85      	ldr	r3, [pc, #532]	@ (800fac0 <tx_control+0x1c80>)
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	001a      	movs	r2, r3
 800f8b0:	4b7c      	ldr	r3, [pc, #496]	@ (800faa4 <tx_control+0x1c64>)
 800f8b2:	0011      	movs	r1, r2
 800f8b4:	0018      	movs	r0, r3
 800f8b6:	f7f7 fc81 	bl	80071bc <buildChksumBloq>
			cksum_gral_aux = (RxBuffer_Ble[waux] << 24) | (RxBuffer_Ble[waux+1] << 16) | (RxBuffer_Ble[waux+2] << 8) | RxBuffer_Ble[waux+3];
 800f8ba:	4b81      	ldr	r3, [pc, #516]	@ (800fac0 <tx_control+0x1c80>)
 800f8bc:	781b      	ldrb	r3, [r3, #0]
 800f8be:	001a      	movs	r2, r3
 800f8c0:	4b78      	ldr	r3, [pc, #480]	@ (800faa4 <tx_control+0x1c64>)
 800f8c2:	5c9b      	ldrb	r3, [r3, r2]
 800f8c4:	061a      	lsls	r2, r3, #24
 800f8c6:	4b7e      	ldr	r3, [pc, #504]	@ (800fac0 <tx_control+0x1c80>)
 800f8c8:	781b      	ldrb	r3, [r3, #0]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	4975      	ldr	r1, [pc, #468]	@ (800faa4 <tx_control+0x1c64>)
 800f8ce:	5ccb      	ldrb	r3, [r1, r3]
 800f8d0:	041b      	lsls	r3, r3, #16
 800f8d2:	431a      	orrs	r2, r3
 800f8d4:	4b7a      	ldr	r3, [pc, #488]	@ (800fac0 <tx_control+0x1c80>)
 800f8d6:	781b      	ldrb	r3, [r3, #0]
 800f8d8:	3302      	adds	r3, #2
 800f8da:	4972      	ldr	r1, [pc, #456]	@ (800faa4 <tx_control+0x1c64>)
 800f8dc:	5ccb      	ldrb	r3, [r1, r3]
 800f8de:	021b      	lsls	r3, r3, #8
 800f8e0:	4313      	orrs	r3, r2
 800f8e2:	4a77      	ldr	r2, [pc, #476]	@ (800fac0 <tx_control+0x1c80>)
 800f8e4:	7812      	ldrb	r2, [r2, #0]
 800f8e6:	3203      	adds	r2, #3
 800f8e8:	496e      	ldr	r1, [pc, #440]	@ (800faa4 <tx_control+0x1c64>)
 800f8ea:	5c8a      	ldrb	r2, [r1, r2]
 800f8ec:	4313      	orrs	r3, r2
 800f8ee:	001a      	movs	r2, r3
 800f8f0:	4b6b      	ldr	r3, [pc, #428]	@ (800faa0 <tx_control+0x1c60>)
 800f8f2:	601a      	str	r2, [r3, #0]
			if(chksum_32_HW_LW != cksum_gral_aux)
 800f8f4:	4b6f      	ldr	r3, [pc, #444]	@ (800fab4 <tx_control+0x1c74>)
 800f8f6:	681a      	ldr	r2, [r3, #0]
 800f8f8:	4b69      	ldr	r3, [pc, #420]	@ (800faa0 <tx_control+0x1c60>)
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d165      	bne.n	800f9cc <tx_control+0x1b8c>
			uint8_t * pointX_ = &RxBuffer_Ble[3];//addw	X,#3;
 800f900:	4b70      	ldr	r3, [pc, #448]	@ (800fac4 <tx_control+0x1c84>)
 800f902:	633b      	str	r3, [r7, #48]	@ 0x30
			wreg = 0; //clr		wreg
 800f904:	4b6c      	ldr	r3, [pc, #432]	@ (800fab8 <tx_control+0x1c78>)
 800f906:	2200      	movs	r2, #0
 800f908:	701a      	strb	r2, [r3, #0]
			if(*pointX_ >= 0x80)		//cp		A,#$80
 800f90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f90c:	781b      	ldrb	r3, [r3, #0]
 800f90e:	b25b      	sxtb	r3, r3
 800f910:	2b00      	cmp	r3, #0
 800f912:	db5d      	blt.n	800f9d0 <tx_control+0x1b90>
			if(*pointX_ == 0)		//cp		A,#$00
 800f914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f916:	781b      	ldrb	r3, [r3, #0]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d05b      	beq.n	800f9d4 <tx_control+0x1b94>
			if(*pointX_ == 0x41)		//cp		A,#$41
 800f91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	2b41      	cmp	r3, #65	@ 0x41
 800f922:	d059      	beq.n	800f9d8 <tx_control+0x1b98>
			if(*pointX_ == 0x7F)		//cp		A,#$7F
 800f924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f926:	781b      	ldrb	r3, [r3, #0]
 800f928:	2b7f      	cmp	r3, #127	@ 0x7f
 800f92a:	d057      	beq.n	800f9dc <tx_control+0x1b9c>
			if(*pointX_ == 0x7B)		//cp		A,#$7B
 800f92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f92e:	781b      	ldrb	r3, [r3, #0]
 800f930:	2b7b      	cmp	r3, #123	@ 0x7b
 800f932:	d055      	beq.n	800f9e0 <tx_control+0x1ba0>
			if(*pointX_ == 0x7C)		//cp		A,#$7C
 800f934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	2b7c      	cmp	r3, #124	@ 0x7c
 800f93a:	d053      	beq.n	800f9e4 <tx_control+0x1ba4>
			pointX_++;		//incw	X
 800f93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f93e:	3301      	adds	r3, #1
 800f940:	633b      	str	r3, [r7, #48]	@ 0x30
			wreg++;			//inc		wreg
 800f942:	4b5d      	ldr	r3, [pc, #372]	@ (800fab8 <tx_control+0x1c78>)
 800f944:	781b      	ldrb	r3, [r3, #0]
 800f946:	3301      	adds	r3, #1
 800f948:	b2da      	uxtb	r2, r3
 800f94a:	4b5b      	ldr	r3, [pc, #364]	@ (800fab8 <tx_control+0x1c78>)
 800f94c:	701a      	strb	r2, [r3, #0]
			if(wreg < numByte)						//cp		A,numByte;						/ ya se revisaron todas las direcciones del vector ?
 800f94e:	4b5a      	ldr	r3, [pc, #360]	@ (800fab8 <tx_control+0x1c78>)
 800f950:	781a      	ldrb	r2, [r3, #0]
 800f952:	4b5a      	ldr	r3, [pc, #360]	@ (800fabc <tx_control+0x1c7c>)
 800f954:	781b      	ldrb	r3, [r3, #0]
 800f956:	429a      	cmp	r2, r3
 800f958:	d200      	bcs.n	800f95c <tx_control+0x1b1c>
				goto tx_modParam_chkDirloop;		//jrult	tx_modParam_chkDirloop ; / no, contina checando la s direcciones
 800f95a:	e7d6      	b.n	800f90a <tx_control+0x1aca>
			uint8_t * pointVAdd = &RxBuffer_Ble[3];			// Apuntador del Vector de Direcciones
 800f95c:	4b59      	ldr	r3, [pc, #356]	@ (800fac4 <tx_control+0x1c84>)
 800f95e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			uint8_t * pointVVal = pointVAdd + numByte;			// Apuntador del Vector de Valores
 800f960:	4b56      	ldr	r3, [pc, #344]	@ (800fabc <tx_control+0x1c7c>)
 800f962:	781b      	ldrb	r3, [r3, #0]
 800f964:	001a      	movs	r2, r3
 800f966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f968:	189b      	adds	r3, r3, r2
 800f96a:	62bb      	str	r3, [r7, #40]	@ 0x28
			uint8_t countParam = 0;
 800f96c:	2327      	movs	r3, #39	@ 0x27
 800f96e:	18fb      	adds	r3, r7, r3
 800f970:	2200      	movs	r2, #0
 800f972:	701a      	strb	r2, [r3, #0]
			reePlantilla[*pointVAdd] = *pointVVal;
 800f974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	001a      	movs	r2, r3
 800f97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f97c:	7819      	ldrb	r1, [r3, #0]
 800f97e:	4b52      	ldr	r3, [pc, #328]	@ (800fac8 <tx_control+0x1c88>)
 800f980:	5499      	strb	r1, [r3, r2]
			wreeprom (*pointVVal, (uint32_t) &eePlantilla[*pointVAdd]);
 800f982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	0018      	movs	r0, r3
 800f988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f98a:	781b      	ldrb	r3, [r3, #0]
 800f98c:	001a      	movs	r2, r3
 800f98e:	4b4f      	ldr	r3, [pc, #316]	@ (800facc <tx_control+0x1c8c>)
 800f990:	18d3      	adds	r3, r2, r3
 800f992:	0019      	movs	r1, r3
 800f994:	f7f7 ff48 	bl	8007828 <wreeprom>
			countParam++;
 800f998:	2127      	movs	r1, #39	@ 0x27
 800f99a:	187b      	adds	r3, r7, r1
 800f99c:	781a      	ldrb	r2, [r3, #0]
 800f99e:	187b      	adds	r3, r7, r1
 800f9a0:	3201      	adds	r2, #1
 800f9a2:	701a      	strb	r2, [r3, #0]
			pointVAdd++;		// Siguiente Direccion del Vector
 800f9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9a6:	3301      	adds	r3, #1
 800f9a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			pointVVal++;		// Siguiente Valor del Vector
 800f9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9ac:	3301      	adds	r3, #1
 800f9ae:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(countParam < numByte)
 800f9b0:	4b42      	ldr	r3, [pc, #264]	@ (800fabc <tx_control+0x1c7c>)
 800f9b2:	781b      	ldrb	r3, [r3, #0]
 800f9b4:	187a      	adds	r2, r7, r1
 800f9b6:	7812      	ldrb	r2, [r2, #0]
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d200      	bcs.n	800f9be <tx_control+0x1b7e>
				goto tx_modParam_loop;
 800f9bc:	e7da      	b.n	800f974 <tx_control+0x1b34>
			Bloque_handshake[comando1] = 0xF1;		//mov		comando1,#$F1
 800f9be:	4b44      	ldr	r3, [pc, #272]	@ (800fad0 <tx_control+0x1c90>)
 800f9c0:	22f1      	movs	r2, #241	@ 0xf1
 800f9c2:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3D;		//mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800f9c4:	4b42      	ldr	r3, [pc, #264]	@ (800fad0 <tx_control+0x1c90>)
 800f9c6:	223d      	movs	r2, #61	@ 0x3d
 800f9c8:	705a      	strb	r2, [r3, #1]
			goto tx_modParam_ok;//jra		tx_modParam_ok
 800f9ca:	e012      	b.n	800f9f2 <tx_control+0x1bb2>
				goto tx_modParam_error;
 800f9cc:	46c0      	nop			@ (mov r8, r8)
 800f9ce:	e00a      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jruge	tx_modParam_error;		/ direcciones mayores o iguales a 0x80 estn restringidas
 800f9d0:	46c0      	nop			@ (mov r8, r8)
 800f9d2:	e008      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 1  restringido
 800f9d4:	46c0      	nop			@ (mov r8, r8)
 800f9d6:	e006      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 2  restringido
 800f9d8:	46c0      	nop			@ (mov r8, r8)
 800f9da:	e004      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de seguridad 3  restringido
 800f9dc:	46c0      	nop			@ (mov r8, r8)
 800f9de:	e002      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de firmware 1  restringido
 800f9e0:	46c0      	nop			@ (mov r8, r8)
 800f9e2:	e000      	b.n	800f9e6 <tx_control+0x1ba6>
				goto tx_modParam_error;		//jreq	tx_modParam_error;		/ direccion de parmetro de firmware 2  restringido
 800f9e4:	46c0      	nop			@ (mov r8, r8)
			Bloque_handshake[comando1] = 0xF1;		//mov		comando1,#$F1
 800f9e6:	4b3a      	ldr	r3, [pc, #232]	@ (800fad0 <tx_control+0x1c90>)
 800f9e8:	22f1      	movs	r2, #241	@ 0xf1
 800f9ea:	701a      	strb	r2, [r3, #0]
			Bloque_handshake[comando2] = 0x3E;		//mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800f9ec:	4b38      	ldr	r3, [pc, #224]	@ (800fad0 <tx_control+0x1c90>)
 800f9ee:	223e      	movs	r2, #62	@ 0x3e
 800f9f0:	705a      	strb	r2, [r3, #1]
			pointTx = &Bloque_handshake[comando1];		//ldw		pointTx,X
 800f9f2:	4b23      	ldr	r3, [pc, #140]	@ (800fa80 <tx_control+0x1c40>)
 800f9f4:	4a36      	ldr	r2, [pc, #216]	@ (800fad0 <tx_control+0x1c90>)
 800f9f6:	601a      	str	r2, [r3, #0]
			pointInitTx = &Bloque_handshake[comando1];//ldw		pointInitTx,X
 800f9f8:	4b23      	ldr	r3, [pc, #140]	@ (800fa88 <tx_control+0x1c48>)
 800f9fa:	4a35      	ldr	r2, [pc, #212]	@ (800fad0 <tx_control+0x1c90>)
 800f9fc:	601a      	str	r2, [r3, #0]
			pointEndTx = &Bloque_handshake[comando2];//ldw		pointEndTx,X
 800f9fe:	4b23      	ldr	r3, [pc, #140]	@ (800fa8c <tx_control+0x1c4c>)
 800fa00:	4a34      	ldr	r2, [pc, #208]	@ (800fad4 <tx_control+0x1c94>)
 800fa02:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;	//mov		blockSizeTX,#2
 800fa04:	4b23      	ldr	r3, [pc, #140]	@ (800fa94 <tx_control+0x1c54>)
 800fa06:	2202      	movs	r2, #2
 800fa08:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;		//bset	flagsTX,#3;						/ evita que se mande checksum
 800fa0a:	4b23      	ldr	r3, [pc, #140]	@ (800fa98 <tx_control+0x1c58>)
 800fa0c:	2201      	movs	r2, #1
 800fa0e:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;		//mov		keyTx,#$55;						/ listo para mandar transmisin
 800fa10:	4b22      	ldr	r3, [pc, #136]	@ (800fa9c <tx_control+0x1c5c>)
 800fa12:	2255      	movs	r2, #85	@ 0x55
 800fa14:	701a      	strb	r2, [r3, #0]
			codeTX = 0;			//clr		codeTX;
 800fa16:	4b19      	ldr	r3, [pc, #100]	@ (800fa7c <tx_control+0x1c3c>)
 800fa18:	2200      	movs	r2, #0
 800fa1a:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800fa1c:	e39f      	b.n	801015e <tx_control+0x231e>
			wreg = RxBuffer_Ble[2];  // ld		wreg,A;
 800fa1e:	4b21      	ldr	r3, [pc, #132]	@ (800faa4 <tx_control+0x1c64>)
 800fa20:	789a      	ldrb	r2, [r3, #2]
 800fa22:	4b25      	ldr	r3, [pc, #148]	@ (800fab8 <tx_control+0x1c78>)
 800fa24:	701a      	strb	r2, [r3, #0]
			waux = reeEstado1;
 800fa26:	4b2c      	ldr	r3, [pc, #176]	@ (800fad8 <tx_control+0x1c98>)
 800fa28:	781a      	ldrb	r2, [r3, #0]
 800fa2a:	4b25      	ldr	r3, [pc, #148]	@ (800fac0 <tx_control+0x1c80>)
 800fa2c:	701a      	strb	r2, [r3, #0]
			if(!GetRegFlagState(wreg, est1Refri)) {// btjf	wreg,#est1Refri,chk_est1_b1; / hay cambio de estado refrigerador on/off ?
 800fa2e:	4b22      	ldr	r3, [pc, #136]	@ (800fab8 <tx_control+0x1c78>)
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	001a      	movs	r2, r3
 800fa34:	2301      	movs	r3, #1
 800fa36:	4013      	ands	r3, r2
 800fa38:	d00d      	beq.n	800fa56 <tx_control+0x1c16>
			BitComplement(waux,est1Refri);// bcpl	waux,#est1Refri; 			/ cambia el estado del refri
 800fa3a:	4b21      	ldr	r3, [pc, #132]	@ (800fac0 <tx_control+0x1c80>)
 800fa3c:	781b      	ldrb	r3, [r3, #0]
 800fa3e:	2201      	movs	r2, #1
 800fa40:	4053      	eors	r3, r2
 800fa42:	b2da      	uxtb	r2, r3
 800fa44:	4b1e      	ldr	r3, [pc, #120]	@ (800fac0 <tx_control+0x1c80>)
 800fa46:	701a      	strb	r2, [r3, #0]
			cntMsgCmd = 250;	// mov		cntMsgCmd,#250
 800fa48:	4b24      	ldr	r3, [pc, #144]	@ (800fadc <tx_control+0x1c9c>)
 800fa4a:	22fa      	movs	r2, #250	@ 0xfa
 800fa4c:	701a      	strb	r2, [r3, #0]
			numMsg = 1; 		// mov		numMsg,#1
 800fa4e:	4b24      	ldr	r3, [pc, #144]	@ (800fae0 <tx_control+0x1ca0>)
 800fa50:	2201      	movs	r2, #1
 800fa52:	701a      	strb	r2, [r3, #0]
 800fa54:	e000      	b.n	800fa58 <tx_control+0x1c18>
				goto chk_est1_b1;
 800fa56:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Noct))
 800fa58:	4b17      	ldr	r3, [pc, #92]	@ (800fab8 <tx_control+0x1c78>)
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	001a      	movs	r2, r3
 800fa5e:	2302      	movs	r3, #2
 800fa60:	4013      	ands	r3, r2
 800fa62:	d041      	beq.n	800fae8 <tx_control+0x1ca8>
			flagsa[noctman] = 1;					//bset	flagsa,#noctman;	/ activa modo nocturno manual
 800fa64:	4b1f      	ldr	r3, [pc, #124]	@ (800fae4 <tx_control+0x1ca4>)
 800fa66:	2201      	movs	r2, #1
 800fa68:	705a      	strb	r2, [r3, #1]
			cntMsgCmd = 250;	//mov		cntMsgCmd,#250
 800fa6a:	4b1c      	ldr	r3, [pc, #112]	@ (800fadc <tx_control+0x1c9c>)
 800fa6c:	22fa      	movs	r2, #250	@ 0xfa
 800fa6e:	701a      	strb	r2, [r3, #0]
			numMsg = 4;			//mov		numMsg,#4
 800fa70:	4b1b      	ldr	r3, [pc, #108]	@ (800fae0 <tx_control+0x1ca0>)
 800fa72:	2204      	movs	r2, #4
 800fa74:	701a      	strb	r2, [r3, #0]
 800fa76:	e038      	b.n	800faea <tx_control+0x1caa>
 800fa78:	20001f98 	.word	0x20001f98
 800fa7c:	20001ee0 	.word	0x20001ee0
 800fa80:	20001ed0 	.word	0x20001ed0
 800fa84:	20001e70 	.word	0x20001e70
 800fa88:	20001ec8 	.word	0x20001ec8
 800fa8c:	20001ecc 	.word	0x20001ecc
 800fa90:	20001e71 	.word	0x20001e71
 800fa94:	20001eec 	.word	0x20001eec
 800fa98:	20001ed8 	.word	0x20001ed8
 800fa9c:	20001ed5 	.word	0x20001ed5
 800faa0:	20002240 	.word	0x20002240
 800faa4:	20000988 	.word	0x20000988
 800faa8:	20001f90 	.word	0x20001f90
 800faac:	20001fa2 	.word	0x20001fa2
 800fab0:	20001f84 	.word	0x20001f84
 800fab4:	20001ef0 	.word	0x20001ef0
 800fab8:	20000b70 	.word	0x20000b70
 800fabc:	20000e52 	.word	0x20000e52
 800fac0:	20000b6f 	.word	0x20000b6f
 800fac4:	2000098b 	.word	0x2000098b
 800fac8:	20000cb4 	.word	0x20000cb4
 800facc:	0803f000 	.word	0x0803f000
 800fad0:	20001e9c 	.word	0x20001e9c
 800fad4:	20001e9d 	.word	0x20001e9d
 800fad8:	200001ba 	.word	0x200001ba
 800fadc:	2000211c 	.word	0x2000211c
 800fae0:	2000211d 	.word	0x2000211d
 800fae4:	20000b94 	.word	0x20000b94
				goto chk_est1_b2;					//btjf	wreg,#est1Noct,chk_est1_b2; / hay cambio de modo nocturno ?
 800fae8:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Lamp)){// btjf	wreg,#est1Lamp,chk_est1_b3; / hay cambio de estado de lampara ?
 800faea:	4bdb      	ldr	r3, [pc, #876]	@ (800fe58 <tx_control+0x2018>)
 800faec:	781b      	ldrb	r3, [r3, #0]
 800faee:	001a      	movs	r2, r3
 800faf0:	2304      	movs	r3, #4
 800faf2:	4013      	ands	r3, r2
 800faf4:	d027      	beq.n	800fb46 <tx_control+0x1d06>
			flagsb[f_luzb] ^= 0x1;	//bcpl		flagsb,#f_luzb;				/ cambia el estado de la bandera de control de lmpara
 800faf6:	4bd9      	ldr	r3, [pc, #868]	@ (800fe5c <tx_control+0x201c>)
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	2201      	movs	r2, #1
 800fafc:	4053      	eors	r3, r2
 800fafe:	b2db      	uxtb	r3, r3
 800fb00:	1e5a      	subs	r2, r3, #1
 800fb02:	4193      	sbcs	r3, r2
 800fb04:	b2da      	uxtb	r2, r3
 800fb06:	4bd5      	ldr	r3, [pc, #852]	@ (800fe5c <tx_control+0x201c>)
 800fb08:	701a      	strb	r2, [r3, #0]
			waux &= 0xFB;// BitClear(waux,est1Lamp); // bres	waux,#est1Lamp
 800fb0a:	4bd5      	ldr	r3, [pc, #852]	@ (800fe60 <tx_control+0x2020>)
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	2204      	movs	r2, #4
 800fb10:	4393      	bics	r3, r2
 800fb12:	b2da      	uxtb	r2, r3
 800fb14:	4bd2      	ldr	r3, [pc, #840]	@ (800fe60 <tx_control+0x2020>)
 800fb16:	701a      	strb	r2, [r3, #0]
			if(!flagsb[f_luzb]){//btjf	flagsb,#f_luzb,chk_est1_b2_01;	actualiza estado de lampara para guardarlo en eeprom
 800fb18:	4bd0      	ldr	r3, [pc, #832]	@ (800fe5c <tx_control+0x201c>)
 800fb1a:	781b      	ldrb	r3, [r3, #0]
 800fb1c:	2201      	movs	r2, #1
 800fb1e:	4053      	eors	r3, r2
 800fb20:	b2db      	uxtb	r3, r3
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d107      	bne.n	800fb36 <tx_control+0x1cf6>
			BitSet(waux,est1Lamp);// bset	waux,#est1Lamp
 800fb26:	4bce      	ldr	r3, [pc, #824]	@ (800fe60 <tx_control+0x2020>)
 800fb28:	781b      	ldrb	r3, [r3, #0]
 800fb2a:	2204      	movs	r2, #4
 800fb2c:	4313      	orrs	r3, r2
 800fb2e:	b2da      	uxtb	r2, r3
 800fb30:	4bcb      	ldr	r3, [pc, #812]	@ (800fe60 <tx_control+0x2020>)
 800fb32:	701a      	strb	r2, [r3, #0]
 800fb34:	e000      	b.n	800fb38 <tx_control+0x1cf8>
				goto chk_est1_b2_01;
 800fb36:	46c0      	nop			@ (mov r8, r8)
			cntMsgCmd = 250; 	// mov		cntMsgCmd,#250
 800fb38:	4bca      	ldr	r3, [pc, #808]	@ (800fe64 <tx_control+0x2024>)
 800fb3a:	22fa      	movs	r2, #250	@ 0xfa
 800fb3c:	701a      	strb	r2, [r3, #0]
			numMsg = 2; 		// mov		numMsg,#2
 800fb3e:	4bca      	ldr	r3, [pc, #808]	@ (800fe68 <tx_control+0x2028>)
 800fb40:	2202      	movs	r2, #2
 800fb42:	701a      	strb	r2, [r3, #0]
 800fb44:	e000      	b.n	800fb48 <tx_control+0x1d08>
				goto chk_est1_b3;
 800fb46:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Ahorro2)){ 	// btjf	wreg,#est1Ahorro2,chk_est1_b4; / hay cambio de estado modo ahorro 2 ?
 800fb48:	4bc3      	ldr	r3, [pc, #780]	@ (800fe58 <tx_control+0x2018>)
 800fb4a:	781b      	ldrb	r3, [r3, #0]
 800fb4c:	001a      	movs	r2, r3
 800fb4e:	2308      	movs	r3, #8
 800fb50:	4013      	ands	r3, r2
 800fb52:	d022      	beq.n	800fb9a <tx_control+0x1d5a>
			if(flagsC[f_ahorro2]){	// btjt	flagsC,#f_ahorro2,chk_est1_b3_01
 800fb54:	4bc5      	ldr	r3, [pc, #788]	@ (800fe6c <tx_control+0x202c>)
 800fb56:	789b      	ldrb	r3, [r3, #2]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d10f      	bne.n	800fb7c <tx_control+0x1d3c>
			t_ahorro1_H = 0; 	// clr		t_ahorro1_H
 800fb5c:	4bc4      	ldr	r3, [pc, #784]	@ (800fe70 <tx_control+0x2030>)
 800fb5e:	2200      	movs	r2, #0
 800fb60:	801a      	strh	r2, [r3, #0]
			t_ahorro2_H= 0;		// clr		t_ahorro2_H
 800fb62:	4bc4      	ldr	r3, [pc, #784]	@ (800fe74 <tx_control+0x2034>)
 800fb64:	2200      	movs	r2, #0
 800fb66:	801a      	strh	r2, [r3, #0]
			flagsC[f_ahorro1] = 1;		//	bset	flagsC,#f_ahorro1
 800fb68:	4bc0      	ldr	r3, [pc, #768]	@ (800fe6c <tx_control+0x202c>)
 800fb6a:	2201      	movs	r2, #1
 800fb6c:	705a      	strb	r2, [r3, #1]
			flagsC[f_ahorro2] = 1;		//	bset	flagsC,#f_ahorro2
 800fb6e:	4bbf      	ldr	r3, [pc, #764]	@ (800fe6c <tx_control+0x202c>)
 800fb70:	2201      	movs	r2, #1
 800fb72:	709a      	strb	r2, [r3, #2]
			cntdpysp = 0xF0;			//	mov			cntdpysp,#$F0;		/ Despliega Set Point y el diferencial
 800fb74:	4bc0      	ldr	r3, [pc, #768]	@ (800fe78 <tx_control+0x2038>)
 800fb76:	22f0      	movs	r2, #240	@ 0xf0
 800fb78:	701a      	strb	r2, [r3, #0]
			goto chk_est1_b4;	// jra		chk_est1_b4
 800fb7a:	e00f      	b.n	800fb9c <tx_control+0x1d5c>
				goto chk_est1_b3_01;
 800fb7c:	46c0      	nop			@ (mov r8, r8)
			cntdpysp = 0xF0; // mov			cntdpysp,#$F0;		/ Despliega Set Point y el diferencial
 800fb7e:	4bbe      	ldr	r3, [pc, #760]	@ (800fe78 <tx_control+0x2038>)
 800fb80:	22f0      	movs	r2, #240	@ 0xf0
 800fb82:	701a      	strb	r2, [r3, #0]
			flagsC[f_ahorro1] = 0;	// bres	flagsC,#f_ahorro1
 800fb84:	4bb9      	ldr	r3, [pc, #740]	@ (800fe6c <tx_control+0x202c>)
 800fb86:	2200      	movs	r2, #0
 800fb88:	705a      	strb	r2, [r3, #1]
			flagsC[f_ahorro2] = 0;		// bres	flagsC,#f_ahorro2
 800fb8a:	4bb8      	ldr	r3, [pc, #736]	@ (800fe6c <tx_control+0x202c>)
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	709a      	strb	r2, [r3, #2]
			load_tiempoAhorro1();			// call	load_tiempoAhorro1;			/ cada que se abre puerta vuelve a cargar tiempos de ahorro
 800fb90:	f7f7 fa1a 	bl	8006fc8 <load_tiempoAhorro1>
			load_tiempoAhorro2();			// call	load_tiempoAhorro2;
 800fb94:	f7f7 fa34 	bl	8007000 <load_tiempoAhorro2>
 800fb98:	e000      	b.n	800fb9c <tx_control+0x1d5c>
				goto chk_est1_b4;
 800fb9a:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Reset)){	//btjf	wreg,#est1Reset,chk_est1_b5; / hay solicitud de reset ?
 800fb9c:	4bae      	ldr	r3, [pc, #696]	@ (800fe58 <tx_control+0x2018>)
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	001a      	movs	r2, r3
 800fba2:	2310      	movs	r3, #16
 800fba4:	4013      	ands	r3, r2
 800fba6:	d003      	beq.n	800fbb0 <tx_control+0x1d70>
			estado1[est1Reset]=1;	//bset	estado1,#est1Reset
 800fba8:	4bb4      	ldr	r3, [pc, #720]	@ (800fe7c <tx_control+0x203c>)
 800fbaa:	2201      	movs	r2, #1
 800fbac:	711a      	strb	r2, [r3, #4]
 800fbae:	e000      	b.n	800fbb2 <tx_control+0x1d72>
				goto chk_est1_b5;
 800fbb0:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1Snooze)){		//btjf	wreg,#est1Snooze,chk_est1_b6; / hay cambio de estado buzzer ?
 800fbb2:	4ba9      	ldr	r3, [pc, #676]	@ (800fe58 <tx_control+0x2018>)
 800fbb4:	781b      	ldrb	r3, [r3, #0]
 800fbb6:	001a      	movs	r2, r3
 800fbb8:	2320      	movs	r3, #32
 800fbba:	4013      	ands	r3, r2
 800fbbc:	d002      	beq.n	800fbc4 <tx_control+0x1d84>
			ld_alarmDelay(); // call		ld_alarmDelay;				/ carga tiempo de Snooze LC
 800fbbe:	f7f7 fb21 	bl	8007204 <ld_alarmDelay>
 800fbc2:	e000      	b.n	800fbc6 <tx_control+0x1d86>
				goto chk_est1_b6;
 800fbc4:	46c0      	nop			@ (mov r8, r8)
			if(!GetRegFlagState(wreg, est1WifiReset)){		// btjf	wreg,#est1LockDr,chk_est1_b7; / hay cambio de estado en cerradura ?
 800fbc6:	4ba4      	ldr	r3, [pc, #656]	@ (800fe58 <tx_control+0x2018>)
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	b25b      	sxtb	r3, r3
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	da03      	bge.n	800fbd8 <tx_control+0x1d98>
			timeRstBLE = 5;
 800fbd0:	4bab      	ldr	r3, [pc, #684]	@ (800fe80 <tx_control+0x2040>)
 800fbd2:	2205      	movs	r2, #5
 800fbd4:	701a      	strb	r2, [r3, #0]
 800fbd6:	e000      	b.n	800fbda <tx_control+0x1d9a>
				goto chk_est2_b1;
 800fbd8:	46c0      	nop			@ (mov r8, r8)
			wreeprom(waux,&eeEstado1);	// call	wreeprom;							/ ejecuta el grabado de estado 1
 800fbda:	4ba1      	ldr	r3, [pc, #644]	@ (800fe60 <tx_control+0x2020>)
 800fbdc:	781b      	ldrb	r3, [r3, #0]
 800fbde:	001a      	movs	r2, r3
 800fbe0:	4ba8      	ldr	r3, [pc, #672]	@ (800fe84 <tx_control+0x2044>)
 800fbe2:	0019      	movs	r1, r3
 800fbe4:	0010      	movs	r0, r2
 800fbe6:	f7f7 fe1f 	bl	8007828 <wreeprom>
			reeEstado1 = waux;
 800fbea:	4b9d      	ldr	r3, [pc, #628]	@ (800fe60 <tx_control+0x2020>)
 800fbec:	781a      	ldrb	r2, [r3, #0]
 800fbee:	4ba6      	ldr	r3, [pc, #664]	@ (800fe88 <tx_control+0x2048>)
 800fbf0:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fbf2:	4ba6      	ldr	r3, [pc, #664]	@ (800fe8c <tx_control+0x204c>)
 800fbf4:	22f1      	movs	r2, #241	@ 0xf1
 800fbf6:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800fbf8:	4ba4      	ldr	r3, [pc, #656]	@ (800fe8c <tx_control+0x204c>)
 800fbfa:	223d      	movs	r2, #61	@ 0x3d
 800fbfc:	705a      	strb	r2, [r3, #1]
			goto tx_write_status_ok;// jra		tx_write_status_ok
 800fbfe:	e005      	b.n	800fc0c <tx_control+0x1dcc>
			BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fc00:	4ba2      	ldr	r3, [pc, #648]	@ (800fe8c <tx_control+0x204c>)
 800fc02:	22f1      	movs	r2, #241	@ 0xf1
 800fc04:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;	// mov		comando2,#$3E;				/ indica que la grabacin fue exitosa
 800fc06:	4ba1      	ldr	r3, [pc, #644]	@ (800fe8c <tx_control+0x204c>)
 800fc08:	223e      	movs	r2, #62	@ 0x3e
 800fc0a:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1]; 	// ldw		pointTx,X
 800fc0c:	4ba0      	ldr	r3, [pc, #640]	@ (800fe90 <tx_control+0x2050>)
 800fc0e:	4a9f      	ldr	r2, [pc, #636]	@ (800fe8c <tx_control+0x204c>)
 800fc10:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 800fc12:	4ba0      	ldr	r3, [pc, #640]	@ (800fe94 <tx_control+0x2054>)
 800fc14:	4a9d      	ldr	r2, [pc, #628]	@ (800fe8c <tx_control+0x204c>)
 800fc16:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];	// ldw		pointEndTx,X
 800fc18:	4b9f      	ldr	r3, [pc, #636]	@ (800fe98 <tx_control+0x2058>)
 800fc1a:	4aa0      	ldr	r2, [pc, #640]	@ (800fe9c <tx_control+0x205c>)
 800fc1c:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;						// mov		blockSizeTX,#2
 800fc1e:	4ba0      	ldr	r3, [pc, #640]	@ (800fea0 <tx_control+0x2060>)
 800fc20:	2202      	movs	r2, #2
 800fc22:	701a      	strb	r2, [r3, #0]
			flagsTX[3]= 1;						// bset	flagsTX,#3;						/ evita que se mande checksum
 800fc24:	4b9f      	ldr	r3, [pc, #636]	@ (800fea4 <tx_control+0x2064>)
 800fc26:	2201      	movs	r2, #1
 800fc28:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 							// mov		keyTx,#$55;						/ listo para mandar transmisin
 800fc2a:	4b9f      	ldr	r3, [pc, #636]	@ (800fea8 <tx_control+0x2068>)
 800fc2c:	2255      	movs	r2, #85	@ 0x55
 800fc2e:	701a      	strb	r2, [r3, #0]
			codeTX = 0; 							// clr		codeTX;
 800fc30:	4b9e      	ldr	r3, [pc, #632]	@ (800feac <tx_control+0x206c>)
 800fc32:	2200      	movs	r2, #0
 800fc34:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;					// jp		end_tx_control
 800fc36:	e292      	b.n	801015e <tx_control+0x231e>
			estado1[k] = ((estado1_Aux>>k) & 0x1);
 800fc38:	1dfb      	adds	r3, r7, #7
 800fc3a:	781a      	ldrb	r2, [r3, #0]
 800fc3c:	6a3b      	ldr	r3, [r7, #32]
 800fc3e:	411a      	asrs	r2, r3
 800fc40:	0013      	movs	r3, r2
 800fc42:	2201      	movs	r2, #1
 800fc44:	4013      	ands	r3, r2
 800fc46:	1e5a      	subs	r2, r3, #1
 800fc48:	4193      	sbcs	r3, r2
 800fc4a:	b2d9      	uxtb	r1, r3
 800fc4c:	4a8b      	ldr	r2, [pc, #556]	@ (800fe7c <tx_control+0x203c>)
 800fc4e:	6a3b      	ldr	r3, [r7, #32]
 800fc50:	18d3      	adds	r3, r2, r3
 800fc52:	1c0a      	adds	r2, r1, #0
 800fc54:	701a      	strb	r2, [r3, #0]
		for(int k=0;k<8;k++)
 800fc56:	6a3b      	ldr	r3, [r7, #32]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	623b      	str	r3, [r7, #32]
 800fc5c:	6a3b      	ldr	r3, [r7, #32]
 800fc5e:	2b07      	cmp	r3, #7
 800fc60:	ddea      	ble.n	800fc38 <tx_control+0x1df8>
estado1_b1:
 800fc62:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Noct] = 0;		// bres	estado1,#est1Noct
 800fc64:	4b85      	ldr	r3, [pc, #532]	@ (800fe7c <tx_control+0x203c>)
 800fc66:	2200      	movs	r2, #0
 800fc68:	705a      	strb	r2, [r3, #1]
		if (!flagsa[nocturno]){ 			// btjf	flagsa,#nocturno,estado1_b2; / estado nocturno activado ?
 800fc6a:	4b91      	ldr	r3, [pc, #580]	@ (800feb0 <tx_control+0x2070>)
 800fc6c:	78db      	ldrb	r3, [r3, #3]
 800fc6e:	2201      	movs	r2, #1
 800fc70:	4053      	eors	r3, r2
 800fc72:	b2db      	uxtb	r3, r3
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d103      	bne.n	800fc80 <tx_control+0x1e40>
		estado1[est1Noct] = 1; // bset	estado1,#est1Noct;			/ s, indicalo
 800fc78:	4b80      	ldr	r3, [pc, #512]	@ (800fe7c <tx_control+0x203c>)
 800fc7a:	2201      	movs	r2, #1
 800fc7c:	705a      	strb	r2, [r3, #1]
 800fc7e:	e000      	b.n	800fc82 <tx_control+0x1e42>
			goto estado1_b2;
 800fc80:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Lamp] = 0;// bres	estado1,#est1Lamp
 800fc82:	4b7e      	ldr	r3, [pc, #504]	@ (800fe7c <tx_control+0x203c>)
 800fc84:	2200      	movs	r2, #0
 800fc86:	709a      	strb	r2, [r3, #2]
		if (!GPIOR0[f_lamp]){			// btjf	GPIOR0,#f_lamp,estado1_b3; / lampara encendida ?
 800fc88:	4b8a      	ldr	r3, [pc, #552]	@ (800feb4 <tx_control+0x2074>)
 800fc8a:	789b      	ldrb	r3, [r3, #2]
 800fc8c:	2201      	movs	r2, #1
 800fc8e:	4053      	eors	r3, r2
 800fc90:	b2db      	uxtb	r3, r3
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d103      	bne.n	800fc9e <tx_control+0x1e5e>
		estado1[est1Lamp] = 1;// bset	estado1,#est1Lamp;			/ s, indicalo
 800fc96:	4b79      	ldr	r3, [pc, #484]	@ (800fe7c <tx_control+0x203c>)
 800fc98:	2201      	movs	r2, #1
 800fc9a:	709a      	strb	r2, [r3, #2]
 800fc9c:	e000      	b.n	800fca0 <tx_control+0x1e60>
			goto estado1_b3;
 800fc9e:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Ahorro2] = 0;// bres	estado1,#est1Ahorro2
 800fca0:	4b76      	ldr	r3, [pc, #472]	@ (800fe7c <tx_control+0x203c>)
 800fca2:	2200      	movs	r2, #0
 800fca4:	70da      	strb	r2, [r3, #3]
		if(!flagsC[f_ahorro2]){		// btjf	flagsC,#f_ahorro2,estado1_b4; / modo ahorro 2 activo  ?
 800fca6:	4b71      	ldr	r3, [pc, #452]	@ (800fe6c <tx_control+0x202c>)
 800fca8:	789b      	ldrb	r3, [r3, #2]
 800fcaa:	2201      	movs	r2, #1
 800fcac:	4053      	eors	r3, r2
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d103      	bne.n	800fcbc <tx_control+0x1e7c>
		estado1[est1Ahorro2] = 1;// bset	estado1,#est1Ahorro2;			/ s, indicalo
 800fcb4:	4b71      	ldr	r3, [pc, #452]	@ (800fe7c <tx_control+0x203c>)
 800fcb6:	2201      	movs	r2, #1
 800fcb8:	70da      	strb	r2, [r3, #3]
 800fcba:	e000      	b.n	800fcbe <tx_control+0x1e7e>
			goto estado1_b4;
 800fcbc:	46c0      	nop			@ (mov r8, r8)
		estado1[est1Snooze] = 0;// bres	estado1,#est1Snooze
 800fcbe:	4b6f      	ldr	r3, [pc, #444]	@ (800fe7c <tx_control+0x203c>)
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	715a      	strb	r2, [r3, #5]
		if(!flagsBuzzer[0]){	// btjf	flagsBuzzer,#0,estado1_b6;
 800fcc4:	4b7c      	ldr	r3, [pc, #496]	@ (800feb8 <tx_control+0x2078>)
 800fcc6:	781b      	ldrb	r3, [r3, #0]
 800fcc8:	2201      	movs	r2, #1
 800fcca:	4053      	eors	r3, r2
 800fccc:	b2db      	uxtb	r3, r3
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d103      	bne.n	800fcda <tx_control+0x1e9a>
		estado1[est1Snooze] = 1;// bset	estado1,#est1Snooze
 800fcd2:	4b6a      	ldr	r3, [pc, #424]	@ (800fe7c <tx_control+0x203c>)
 800fcd4:	2201      	movs	r2, #1
 800fcd6:	715a      	strb	r2, [r3, #5]
 800fcd8:	e000      	b.n	800fcdc <tx_control+0x1e9c>
			goto estado1_b6;
 800fcda:	46c0      	nop			@ (mov r8, r8)
		blockSizeTX = 4;// mov		blockSizeTX,#4;				/ tamao del bloque
 800fcdc:	4b70      	ldr	r3, [pc, #448]	@ (800fea0 <tx_control+0x2060>)
 800fcde:	2204      	movs	r2, #4
 800fce0:	701a      	strb	r2, [r3, #0]
		Bloque_Header[softVersion1] = Plantilla[version1]; // mov		softVersion1,version1
 800fce2:	4b76      	ldr	r3, [pc, #472]	@ (800febc <tx_control+0x207c>)
 800fce4:	227b      	movs	r2, #123	@ 0x7b
 800fce6:	5c9a      	ldrb	r2, [r3, r2]
 800fce8:	4b75      	ldr	r3, [pc, #468]	@ (800fec0 <tx_control+0x2080>)
 800fcea:	701a      	strb	r2, [r3, #0]
		Bloque_Header[softVersion2] = Plantilla[version2]; // mov		softVersion2,version2;	/ Carga versin del firmware
 800fcec:	4b73      	ldr	r3, [pc, #460]	@ (800febc <tx_control+0x207c>)
 800fcee:	227c      	movs	r2, #124	@ 0x7c
 800fcf0:	5c9a      	ldrb	r2, [r3, r2]
 800fcf2:	4b73      	ldr	r3, [pc, #460]	@ (800fec0 <tx_control+0x2080>)
 800fcf4:	705a      	strb	r2, [r3, #1]
		Bloque_Header[bufferSize_4] = highByte(0); // ldw		bufferSize_HW,X
 800fcf6:	4b72      	ldr	r3, [pc, #456]	@ (800fec0 <tx_control+0x2080>)
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	709a      	strb	r2, [r3, #2]
		Bloque_Header[bufferSize_3] = lowByte(0);
 800fcfc:	4b70      	ldr	r3, [pc, #448]	@ (800fec0 <tx_control+0x2080>)
 800fcfe:	2200      	movs	r2, #0
 800fd00:	70da      	strb	r2, [r3, #3]
		Bloque_Header[bufferSize_2] = highByte(1);
 800fd02:	4b6f      	ldr	r3, [pc, #444]	@ (800fec0 <tx_control+0x2080>)
 800fd04:	2200      	movs	r2, #0
 800fd06:	711a      	strb	r2, [r3, #4]
		Bloque_Header[bufferSize_1] = lowByte(1);
 800fd08:	4b6d      	ldr	r3, [pc, #436]	@ (800fec0 <tx_control+0x2080>)
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	715a      	strb	r2, [r3, #5]
		Bloque_Header[dataType] = 5; 		// mov		dataType,#05
 800fd0e:	4b6c      	ldr	r3, [pc, #432]	@ (800fec0 <tx_control+0x2080>)
 800fd10:	2205      	movs	r2, #5
 800fd12:	719a      	strb	r2, [r3, #6]
		Bloque_Header[dataSize] = blockSizeTX; // mov		dataSize,blockSizeTX
 800fd14:	4b62      	ldr	r3, [pc, #392]	@ (800fea0 <tx_control+0x2060>)
 800fd16:	781a      	ldrb	r2, [r3, #0]
 800fd18:	4b69      	ldr	r3, [pc, #420]	@ (800fec0 <tx_control+0x2080>)
 800fd1a:	71da      	strb	r2, [r3, #7]
		flagsTX[2] = 1; // bset	flagsTX,#2;						/ Indica que hay que transmitir Header
 800fd1c:	4b61      	ldr	r3, [pc, #388]	@ (800fea4 <tx_control+0x2064>)
 800fd1e:	2201      	movs	r2, #1
 800fd20:	709a      	strb	r2, [r3, #2]
		wreg = 8; // mov		wreg,#8
 800fd22:	4b4d      	ldr	r3, [pc, #308]	@ (800fe58 <tx_control+0x2018>)
 800fd24:	2208      	movs	r2, #8
 800fd26:	701a      	strb	r2, [r3, #0]
		copyVector(&Bloque_Header[softVersion1],&bufferTxControl[0]);	// call	copyVector
 800fd28:	4a66      	ldr	r2, [pc, #408]	@ (800fec4 <tx_control+0x2084>)
 800fd2a:	4b65      	ldr	r3, [pc, #404]	@ (800fec0 <tx_control+0x2080>)
 800fd2c:	0011      	movs	r1, r2
 800fd2e:	0018      	movs	r0, r3
 800fd30:	f7f7 fa9a 	bl	8007268 <copyVector>
		bufferTxControl[8] = 0;
 800fd34:	4b63      	ldr	r3, [pc, #396]	@ (800fec4 <tx_control+0x2084>)
 800fd36:	2200      	movs	r2, #0
 800fd38:	721a      	strb	r2, [r3, #8]
		bufferTxControl[9] = 0;
 800fd3a:	4b62      	ldr	r3, [pc, #392]	@ (800fec4 <tx_control+0x2084>)
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	725a      	strb	r2, [r3, #9]
		bufferTxControl[10] = 0;
 800fd40:	4b60      	ldr	r3, [pc, #384]	@ (800fec4 <tx_control+0x2084>)
 800fd42:	2200      	movs	r2, #0
 800fd44:	729a      	strb	r2, [r3, #10]
		bufferTxControl[11] = 0;
 800fd46:	4b5f      	ldr	r3, [pc, #380]	@ (800fec4 <tx_control+0x2084>)
 800fd48:	2200      	movs	r2, #0
 800fd4a:	72da      	strb	r2, [r3, #11]
		for(int k=0;k<8;k++){
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	61fb      	str	r3, [r7, #28]
 800fd50:	e03e      	b.n	800fdd0 <tx_control+0x1f90>
			bufferTxControl[8] |= (uint8_t)(estado1[k]<<k);
 800fd52:	4b5c      	ldr	r3, [pc, #368]	@ (800fec4 <tx_control+0x2084>)
 800fd54:	7a1a      	ldrb	r2, [r3, #8]
 800fd56:	4949      	ldr	r1, [pc, #292]	@ (800fe7c <tx_control+0x203c>)
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	18cb      	adds	r3, r1, r3
 800fd5c:	781b      	ldrb	r3, [r3, #0]
 800fd5e:	0019      	movs	r1, r3
 800fd60:	69fb      	ldr	r3, [r7, #28]
 800fd62:	4099      	lsls	r1, r3
 800fd64:	000b      	movs	r3, r1
 800fd66:	b2db      	uxtb	r3, r3
 800fd68:	4313      	orrs	r3, r2
 800fd6a:	b2da      	uxtb	r2, r3
 800fd6c:	4b55      	ldr	r3, [pc, #340]	@ (800fec4 <tx_control+0x2084>)
 800fd6e:	721a      	strb	r2, [r3, #8]
			bufferTxControl[9] |= (uint8_t)(estado2[k]<<k);;
 800fd70:	4b54      	ldr	r3, [pc, #336]	@ (800fec4 <tx_control+0x2084>)
 800fd72:	7a5a      	ldrb	r2, [r3, #9]
 800fd74:	4954      	ldr	r1, [pc, #336]	@ (800fec8 <tx_control+0x2088>)
 800fd76:	69fb      	ldr	r3, [r7, #28]
 800fd78:	18cb      	adds	r3, r1, r3
 800fd7a:	781b      	ldrb	r3, [r3, #0]
 800fd7c:	0019      	movs	r1, r3
 800fd7e:	69fb      	ldr	r3, [r7, #28]
 800fd80:	4099      	lsls	r1, r3
 800fd82:	000b      	movs	r3, r1
 800fd84:	b2db      	uxtb	r3, r3
 800fd86:	4313      	orrs	r3, r2
 800fd88:	b2da      	uxtb	r2, r3
 800fd8a:	4b4e      	ldr	r3, [pc, #312]	@ (800fec4 <tx_control+0x2084>)
 800fd8c:	725a      	strb	r2, [r3, #9]
			bufferTxControl[10] |= (uint8_t)(estado3[k]<<k);;
 800fd8e:	4b4d      	ldr	r3, [pc, #308]	@ (800fec4 <tx_control+0x2084>)
 800fd90:	7a9a      	ldrb	r2, [r3, #10]
 800fd92:	494e      	ldr	r1, [pc, #312]	@ (800fecc <tx_control+0x208c>)
 800fd94:	69fb      	ldr	r3, [r7, #28]
 800fd96:	18cb      	adds	r3, r1, r3
 800fd98:	781b      	ldrb	r3, [r3, #0]
 800fd9a:	0019      	movs	r1, r3
 800fd9c:	69fb      	ldr	r3, [r7, #28]
 800fd9e:	4099      	lsls	r1, r3
 800fda0:	000b      	movs	r3, r1
 800fda2:	b2db      	uxtb	r3, r3
 800fda4:	4313      	orrs	r3, r2
 800fda6:	b2da      	uxtb	r2, r3
 800fda8:	4b46      	ldr	r3, [pc, #280]	@ (800fec4 <tx_control+0x2084>)
 800fdaa:	729a      	strb	r2, [r3, #10]
			bufferTxControl[11] |= (uint8_t)(estado4[k]<<k);;
 800fdac:	4b45      	ldr	r3, [pc, #276]	@ (800fec4 <tx_control+0x2084>)
 800fdae:	7ada      	ldrb	r2, [r3, #11]
 800fdb0:	4947      	ldr	r1, [pc, #284]	@ (800fed0 <tx_control+0x2090>)
 800fdb2:	69fb      	ldr	r3, [r7, #28]
 800fdb4:	18cb      	adds	r3, r1, r3
 800fdb6:	781b      	ldrb	r3, [r3, #0]
 800fdb8:	0019      	movs	r1, r3
 800fdba:	69fb      	ldr	r3, [r7, #28]
 800fdbc:	4099      	lsls	r1, r3
 800fdbe:	000b      	movs	r3, r1
 800fdc0:	b2db      	uxtb	r3, r3
 800fdc2:	4313      	orrs	r3, r2
 800fdc4:	b2da      	uxtb	r2, r3
 800fdc6:	4b3f      	ldr	r3, [pc, #252]	@ (800fec4 <tx_control+0x2084>)
 800fdc8:	72da      	strb	r2, [r3, #11]
		for(int k=0;k<8;k++){
 800fdca:	69fb      	ldr	r3, [r7, #28]
 800fdcc:	3301      	adds	r3, #1
 800fdce:	61fb      	str	r3, [r7, #28]
 800fdd0:	69fb      	ldr	r3, [r7, #28]
 800fdd2:	2b07      	cmp	r3, #7
 800fdd4:	ddbd      	ble.n	800fd52 <tx_control+0x1f12>
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 800fdd6:	4b3f      	ldr	r3, [pc, #252]	@ (800fed4 <tx_control+0x2094>)
 800fdd8:	2200      	movs	r2, #0
 800fdda:	601a      	str	r2, [r3, #0]
		wreg = 0;	// clr		wreg
 800fddc:	4b1e      	ldr	r3, [pc, #120]	@ (800fe58 <tx_control+0x2018>)
 800fdde:	2200      	movs	r2, #0
 800fde0:	701a      	strb	r2, [r3, #0]
		waux = 12;	// mov 	waux,#12;							/ tamao del bloque a calcular el chksum
 800fde2:	4b1f      	ldr	r3, [pc, #124]	@ (800fe60 <tx_control+0x2020>)
 800fde4:	220c      	movs	r2, #12
 800fde6:	701a      	strb	r2, [r3, #0]
		buildChksumBloq(&bufferTxControl[0],waux); // call	buildChksumBloq
 800fde8:	4b1d      	ldr	r3, [pc, #116]	@ (800fe60 <tx_control+0x2020>)
 800fdea:	781b      	ldrb	r3, [r3, #0]
 800fdec:	001a      	movs	r2, r3
 800fdee:	4b35      	ldr	r3, [pc, #212]	@ (800fec4 <tx_control+0x2084>)
 800fdf0:	0011      	movs	r1, r2
 800fdf2:	0018      	movs	r0, r3
 800fdf4:	f7f7 f9e2 	bl	80071bc <buildChksumBloq>
		bufferTxControl[12] = (uint8_t) ((chksum_32_HW_LW & 0xFF000000)>>24);
 800fdf8:	4b36      	ldr	r3, [pc, #216]	@ (800fed4 <tx_control+0x2094>)
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	0e1b      	lsrs	r3, r3, #24
 800fdfe:	b2da      	uxtb	r2, r3
 800fe00:	4b30      	ldr	r3, [pc, #192]	@ (800fec4 <tx_control+0x2084>)
 800fe02:	731a      	strb	r2, [r3, #12]
		bufferTxControl[13] = (uint8_t) ((chksum_32_HW_LW & 0x00FF0000)>>16);
 800fe04:	4b33      	ldr	r3, [pc, #204]	@ (800fed4 <tx_control+0x2094>)
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	0c1b      	lsrs	r3, r3, #16
 800fe0a:	b2da      	uxtb	r2, r3
 800fe0c:	4b2d      	ldr	r3, [pc, #180]	@ (800fec4 <tx_control+0x2084>)
 800fe0e:	735a      	strb	r2, [r3, #13]
		bufferTxControl[14] = (uint8_t) ((chksum_32_HW_LW & 0x0000FF00)>>8);
 800fe10:	4b30      	ldr	r3, [pc, #192]	@ (800fed4 <tx_control+0x2094>)
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	0a1b      	lsrs	r3, r3, #8
 800fe16:	b2da      	uxtb	r2, r3
 800fe18:	4b2a      	ldr	r3, [pc, #168]	@ (800fec4 <tx_control+0x2084>)
 800fe1a:	739a      	strb	r2, [r3, #14]
		bufferTxControl[15] = (uint8_t) ((chksum_32_HW_LW & 0x000000FF));
 800fe1c:	4b2d      	ldr	r3, [pc, #180]	@ (800fed4 <tx_control+0x2094>)
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	b2da      	uxtb	r2, r3
 800fe22:	4b28      	ldr	r3, [pc, #160]	@ (800fec4 <tx_control+0x2084>)
 800fe24:	73da      	strb	r2, [r3, #15]
		pointTx = &bufferTxControl[0];		//ldw		pointTx,X
 800fe26:	4b1a      	ldr	r3, [pc, #104]	@ (800fe90 <tx_control+0x2050>)
 800fe28:	4a26      	ldr	r2, [pc, #152]	@ (800fec4 <tx_control+0x2084>)
 800fe2a:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferTxControl[0];	// ldw		pointInitTx,X
 800fe2c:	4b19      	ldr	r3, [pc, #100]	@ (800fe94 <tx_control+0x2054>)
 800fe2e:	4a25      	ldr	r2, [pc, #148]	@ (800fec4 <tx_control+0x2084>)
 800fe30:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferTxControl[16];	//ldw		pointEndTx,X
 800fe32:	4b19      	ldr	r3, [pc, #100]	@ (800fe98 <tx_control+0x2058>)
 800fe34:	4a28      	ldr	r2, [pc, #160]	@ (800fed8 <tx_control+0x2098>)
 800fe36:	601a      	str	r2, [r3, #0]
		blockSizeTX=16;						// mov		blockSizeTX,#16
 800fe38:	4b19      	ldr	r3, [pc, #100]	@ (800fea0 <tx_control+0x2060>)
 800fe3a:	2210      	movs	r2, #16
 800fe3c:	701a      	strb	r2, [r3, #0]
		flagsTX[2] = 0;				// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 800fe3e:	4b19      	ldr	r3, [pc, #100]	@ (800fea4 <tx_control+0x2064>)
 800fe40:	2200      	movs	r2, #0
 800fe42:	709a      	strb	r2, [r3, #2]
		flagsTX[3] = 1;				// bset	flagsTX,#3;						/ evita enviar chksum
 800fe44:	4b17      	ldr	r3, [pc, #92]	@ (800fea4 <tx_control+0x2064>)
 800fe46:	2201      	movs	r2, #1
 800fe48:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;				// mov		keyTx,#$55;						/ listo para mandar transmisin
 800fe4a:	4b17      	ldr	r3, [pc, #92]	@ (800fea8 <tx_control+0x2068>)
 800fe4c:	2255      	movs	r2, #85	@ 0x55
 800fe4e:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					// clr		codeTX;
 800fe50:	4b16      	ldr	r3, [pc, #88]	@ (800feac <tx_control+0x206c>)
 800fe52:	2200      	movs	r2, #0
 800fe54:	701a      	strb	r2, [r3, #0]
		goto end_tx_control;		// jp		end_tx_control
 800fe56:	e182      	b.n	801015e <tx_control+0x231e>
 800fe58:	20000b70 	.word	0x20000b70
 800fe5c:	20000c04 	.word	0x20000c04
 800fe60:	20000b6f 	.word	0x20000b6f
 800fe64:	2000211c 	.word	0x2000211c
 800fe68:	2000211d 	.word	0x2000211d
 800fe6c:	20000c58 	.word	0x20000c58
 800fe70:	20000c4c 	.word	0x20000c4c
 800fe74:	20000c4e 	.word	0x20000c4e
 800fe78:	20000bde 	.word	0x20000bde
 800fe7c:	200020fc 	.word	0x200020fc
 800fe80:	20001fa5 	.word	0x20001fa5
 800fe84:	0803f803 	.word	0x0803f803
 800fe88:	200001ba 	.word	0x200001ba
 800fe8c:	20001e70 	.word	0x20001e70
 800fe90:	20001ed0 	.word	0x20001ed0
 800fe94:	20001ec8 	.word	0x20001ec8
 800fe98:	20001ecc 	.word	0x20001ecc
 800fe9c:	20001e71 	.word	0x20001e71
 800fea0:	20001eec 	.word	0x20001eec
 800fea4:	20001ed8 	.word	0x20001ed8
 800fea8:	20001ed5 	.word	0x20001ed5
 800feac:	20001ee0 	.word	0x20001ee0
 800feb0:	20000b94 	.word	0x20000b94
 800feb4:	20000bc0 	.word	0x20000bc0
 800feb8:	20002054 	.word	0x20002054
 800febc:	200000b8 	.word	0x200000b8
 800fec0:	20001e94 	.word	0x20001e94
 800fec4:	20002060 	.word	0x20002060
 800fec8:	20002104 	.word	0x20002104
 800fecc:	2000210c 	.word	0x2000210c
 800fed0:	20002114 	.word	0x20002114
 800fed4:	20001ef0 	.word	0x20001ef0
 800fed8:	20002070 	.word	0x20002070
		BloqDatalooger[comando1] = 0xF1; 	// mov		comando1,#$F1
 800fedc:	4bc2      	ldr	r3, [pc, #776]	@ (80101e8 <tx_control+0x23a8>)
 800fede:	22f1      	movs	r2, #241	@ 0xf1
 800fee0:	701a      	strb	r2, [r3, #0]
		BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800fee2:	4bc1      	ldr	r3, [pc, #772]	@ (80101e8 <tx_control+0x23a8>)
 800fee4:	223d      	movs	r2, #61	@ 0x3d
 800fee6:	705a      	strb	r2, [r3, #1]
		goto tx_timeUNIX_ok;								//jra		tx_timeUNIX_ok
 800fee8:	46c0      	nop			@ (mov r8, r8)
		pointTx = &BloqDatalooger[comando1];		//ldw		pointTx,X
 800feea:	4bc0      	ldr	r3, [pc, #768]	@ (80101ec <tx_control+0x23ac>)
 800feec:	4abe      	ldr	r2, [pc, #760]	@ (80101e8 <tx_control+0x23a8>)
 800feee:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqDatalooger[comando1];	//ldw		pointInitTx,X
 800fef0:	4bbf      	ldr	r3, [pc, #764]	@ (80101f0 <tx_control+0x23b0>)
 800fef2:	4abd      	ldr	r2, [pc, #756]	@ (80101e8 <tx_control+0x23a8>)
 800fef4:	601a      	str	r2, [r3, #0]
		pointEndTx = &BloqDatalooger[comando2];		//ldw		pointEndTx,X
 800fef6:	4bbf      	ldr	r3, [pc, #764]	@ (80101f4 <tx_control+0x23b4>)
 800fef8:	4abf      	ldr	r2, [pc, #764]	@ (80101f8 <tx_control+0x23b8>)
 800fefa:	601a      	str	r2, [r3, #0]
		blockSizeTX = 2;							//mov		blockSizeTX,#2
 800fefc:	4bbf      	ldr	r3, [pc, #764]	@ (80101fc <tx_control+0x23bc>)
 800fefe:	2202      	movs	r2, #2
 800ff00:	701a      	strb	r2, [r3, #0]
		flagsTX[3] = 1;				// bset	flagsTX,#3;						/ evita que se mande checksum
 800ff02:	4bbf      	ldr	r3, [pc, #764]	@ (8010200 <tx_control+0x23c0>)
 800ff04:	2201      	movs	r2, #1
 800ff06:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;				// mov		keyTx,#$55;						/ listo para mandar transmisin
 800ff08:	4bbe      	ldr	r3, [pc, #760]	@ (8010204 <tx_control+0x23c4>)
 800ff0a:	2255      	movs	r2, #85	@ 0x55
 800ff0c:	701a      	strb	r2, [r3, #0]
		codeTX = 0;					// clr		codeTX;
 800ff0e:	4bbe      	ldr	r3, [pc, #760]	@ (8010208 <tx_control+0x23c8>)
 800ff10:	2200      	movs	r2, #0
 800ff12:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 800ff14:	e123      	b.n	801015e <tx_control+0x231e>
			wreeprom(RxBuffer_Ble[2], &eeLat1);					//call	wreeprom;							/ ejecuta el grabado Latitud 1
 800ff16:	4bbd      	ldr	r3, [pc, #756]	@ (801020c <tx_control+0x23cc>)
 800ff18:	789b      	ldrb	r3, [r3, #2]
 800ff1a:	001a      	movs	r2, r3
 800ff1c:	4bbc      	ldr	r3, [pc, #752]	@ (8010210 <tx_control+0x23d0>)
 800ff1e:	0019      	movs	r1, r3
 800ff20:	0010      	movs	r0, r2
 800ff22:	f7f7 fc81 	bl	8007828 <wreeprom>
			reeLat1 = RxBuffer_Ble[2];
 800ff26:	4bb9      	ldr	r3, [pc, #740]	@ (801020c <tx_control+0x23cc>)
 800ff28:	789a      	ldrb	r2, [r3, #2]
 800ff2a:	4bba      	ldr	r3, [pc, #744]	@ (8010214 <tx_control+0x23d4>)
 800ff2c:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[3], &eeLat2);				// call	wreeprom;							/ ejecuta el grabado Latitud 2
 800ff2e:	4bb7      	ldr	r3, [pc, #732]	@ (801020c <tx_control+0x23cc>)
 800ff30:	78db      	ldrb	r3, [r3, #3]
 800ff32:	001a      	movs	r2, r3
 800ff34:	4bb8      	ldr	r3, [pc, #736]	@ (8010218 <tx_control+0x23d8>)
 800ff36:	0019      	movs	r1, r3
 800ff38:	0010      	movs	r0, r2
 800ff3a:	f7f7 fc75 	bl	8007828 <wreeprom>
			reeLat2 = RxBuffer_Ble[3];
 800ff3e:	4bb3      	ldr	r3, [pc, #716]	@ (801020c <tx_control+0x23cc>)
 800ff40:	78da      	ldrb	r2, [r3, #3]
 800ff42:	4bb6      	ldr	r3, [pc, #728]	@ (801021c <tx_control+0x23dc>)
 800ff44:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[4], &eeLat3);				// call	wreeprom;							/ ejecuta el grabado Latitud 3
 800ff46:	4bb1      	ldr	r3, [pc, #708]	@ (801020c <tx_control+0x23cc>)
 800ff48:	791b      	ldrb	r3, [r3, #4]
 800ff4a:	001a      	movs	r2, r3
 800ff4c:	4bb4      	ldr	r3, [pc, #720]	@ (8010220 <tx_control+0x23e0>)
 800ff4e:	0019      	movs	r1, r3
 800ff50:	0010      	movs	r0, r2
 800ff52:	f7f7 fc69 	bl	8007828 <wreeprom>
			reeLat3 = RxBuffer_Ble[4];
 800ff56:	4bad      	ldr	r3, [pc, #692]	@ (801020c <tx_control+0x23cc>)
 800ff58:	791a      	ldrb	r2, [r3, #4]
 800ff5a:	4bb2      	ldr	r3, [pc, #712]	@ (8010224 <tx_control+0x23e4>)
 800ff5c:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[5], &eeLat4);				// call	wreeprom;							/ ejecuta el grabado Latitud 4
 800ff5e:	4bab      	ldr	r3, [pc, #684]	@ (801020c <tx_control+0x23cc>)
 800ff60:	795b      	ldrb	r3, [r3, #5]
 800ff62:	001a      	movs	r2, r3
 800ff64:	4bb0      	ldr	r3, [pc, #704]	@ (8010228 <tx_control+0x23e8>)
 800ff66:	0019      	movs	r1, r3
 800ff68:	0010      	movs	r0, r2
 800ff6a:	f7f7 fc5d 	bl	8007828 <wreeprom>
			reeLat4 = RxBuffer_Ble[5];
 800ff6e:	4ba7      	ldr	r3, [pc, #668]	@ (801020c <tx_control+0x23cc>)
 800ff70:	795a      	ldrb	r2, [r3, #5]
 800ff72:	4bae      	ldr	r3, [pc, #696]	@ (801022c <tx_control+0x23ec>)
 800ff74:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[6], &eeLong1);
 800ff76:	4ba5      	ldr	r3, [pc, #660]	@ (801020c <tx_control+0x23cc>)
 800ff78:	799b      	ldrb	r3, [r3, #6]
 800ff7a:	001a      	movs	r2, r3
 800ff7c:	4bac      	ldr	r3, [pc, #688]	@ (8010230 <tx_control+0x23f0>)
 800ff7e:	0019      	movs	r1, r3
 800ff80:	0010      	movs	r0, r2
 800ff82:	f7f7 fc51 	bl	8007828 <wreeprom>
			reeLong1 = RxBuffer_Ble[6];
 800ff86:	4ba1      	ldr	r3, [pc, #644]	@ (801020c <tx_control+0x23cc>)
 800ff88:	799a      	ldrb	r2, [r3, #6]
 800ff8a:	4baa      	ldr	r3, [pc, #680]	@ (8010234 <tx_control+0x23f4>)
 800ff8c:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[7], &eeLong2);
 800ff8e:	4b9f      	ldr	r3, [pc, #636]	@ (801020c <tx_control+0x23cc>)
 800ff90:	79db      	ldrb	r3, [r3, #7]
 800ff92:	001a      	movs	r2, r3
 800ff94:	4ba8      	ldr	r3, [pc, #672]	@ (8010238 <tx_control+0x23f8>)
 800ff96:	0019      	movs	r1, r3
 800ff98:	0010      	movs	r0, r2
 800ff9a:	f7f7 fc45 	bl	8007828 <wreeprom>
			reeLong2 = RxBuffer_Ble[7];
 800ff9e:	4b9b      	ldr	r3, [pc, #620]	@ (801020c <tx_control+0x23cc>)
 800ffa0:	79da      	ldrb	r2, [r3, #7]
 800ffa2:	4ba6      	ldr	r3, [pc, #664]	@ (801023c <tx_control+0x23fc>)
 800ffa4:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[8], &eeLong3);
 800ffa6:	4b99      	ldr	r3, [pc, #612]	@ (801020c <tx_control+0x23cc>)
 800ffa8:	7a1b      	ldrb	r3, [r3, #8]
 800ffaa:	001a      	movs	r2, r3
 800ffac:	4ba4      	ldr	r3, [pc, #656]	@ (8010240 <tx_control+0x2400>)
 800ffae:	0019      	movs	r1, r3
 800ffb0:	0010      	movs	r0, r2
 800ffb2:	f7f7 fc39 	bl	8007828 <wreeprom>
			reeLong3 = RxBuffer_Ble[8];
 800ffb6:	4b95      	ldr	r3, [pc, #596]	@ (801020c <tx_control+0x23cc>)
 800ffb8:	7a1a      	ldrb	r2, [r3, #8]
 800ffba:	4ba2      	ldr	r3, [pc, #648]	@ (8010244 <tx_control+0x2404>)
 800ffbc:	701a      	strb	r2, [r3, #0]
			wreeprom(RxBuffer_Ble[9], &eeLong4);
 800ffbe:	4b93      	ldr	r3, [pc, #588]	@ (801020c <tx_control+0x23cc>)
 800ffc0:	7a5b      	ldrb	r3, [r3, #9]
 800ffc2:	001a      	movs	r2, r3
 800ffc4:	4ba0      	ldr	r3, [pc, #640]	@ (8010248 <tx_control+0x2408>)
 800ffc6:	0019      	movs	r1, r3
 800ffc8:	0010      	movs	r0, r2
 800ffca:	f7f7 fc2d 	bl	8007828 <wreeprom>
			reeLong4 = RxBuffer_Ble[9];
 800ffce:	4b8f      	ldr	r3, [pc, #572]	@ (801020c <tx_control+0x23cc>)
 800ffd0:	7a5a      	ldrb	r2, [r3, #9]
 800ffd2:	4b9e      	ldr	r3, [pc, #632]	@ (801024c <tx_control+0x240c>)
 800ffd4:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800ffd6:	4b84      	ldr	r3, [pc, #528]	@ (80101e8 <tx_control+0x23a8>)
 800ffd8:	22f1      	movs	r2, #241	@ 0xf1
 800ffda:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;	// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 800ffdc:	4b82      	ldr	r3, [pc, #520]	@ (80101e8 <tx_control+0x23a8>)
 800ffde:	223d      	movs	r2, #61	@ 0x3d
 800ffe0:	705a      	strb	r2, [r3, #1]
			goto tx_write_GEO_ok;				// jra		tx_write_GEO_ok
 800ffe2:	e005      	b.n	800fff0 <tx_control+0x21b0>
			BloqDatalooger[comando1] = 0xF1;	// mov		comando1,#$F1
 800ffe4:	4b80      	ldr	r3, [pc, #512]	@ (80101e8 <tx_control+0x23a8>)
 800ffe6:	22f1      	movs	r2, #241	@ 0xf1
 800ffe8:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;	// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 800ffea:	4b7f      	ldr	r3, [pc, #508]	@ (80101e8 <tx_control+0x23a8>)
 800ffec:	223e      	movs	r2, #62	@ 0x3e
 800ffee:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1];		// ldw		pointTx,X
 800fff0:	4b7e      	ldr	r3, [pc, #504]	@ (80101ec <tx_control+0x23ac>)
 800fff2:	4a7d      	ldr	r2, [pc, #500]	@ (80101e8 <tx_control+0x23a8>)
 800fff4:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1];	//ldw		pointInitTx,X
 800fff6:	4b7e      	ldr	r3, [pc, #504]	@ (80101f0 <tx_control+0x23b0>)
 800fff8:	4a7b      	ldr	r2, [pc, #492]	@ (80101e8 <tx_control+0x23a8>)
 800fffa:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2];		// ldw		pointEndTx,X
 800fffc:	4b7d      	ldr	r3, [pc, #500]	@ (80101f4 <tx_control+0x23b4>)
 800fffe:	4a7e      	ldr	r2, [pc, #504]	@ (80101f8 <tx_control+0x23b8>)
 8010000:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;							// mov		blockSizeTX,#2
 8010002:	4b7e      	ldr	r3, [pc, #504]	@ (80101fc <tx_control+0x23bc>)
 8010004:	2202      	movs	r2, #2
 8010006:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;								// bset	flagsTX,#3;						/ evita que se mande checksum
 8010008:	4b7d      	ldr	r3, [pc, #500]	@ (8010200 <tx_control+0x23c0>)
 801000a:	2201      	movs	r2, #1
 801000c:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55; 								// mov		keyTx,#$55;						/ listo para mandar transmisin
 801000e:	4b7d      	ldr	r3, [pc, #500]	@ (8010204 <tx_control+0x23c4>)
 8010010:	2255      	movs	r2, #85	@ 0x55
 8010012:	701a      	strb	r2, [r3, #0]
			codeTX = 0;									// clr		codeTX;
 8010014:	4b7c      	ldr	r3, [pc, #496]	@ (8010208 <tx_control+0x23c8>)
 8010016:	2200      	movs	r2, #0
 8010018:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 801001a:	e0a0      	b.n	801015e <tx_control+0x231e>
			timeBCD_year = RxBuffer_Ble[2];// ld		timeBCD_year,A;
 801001c:	4b7b      	ldr	r3, [pc, #492]	@ (801020c <tx_control+0x23cc>)
 801001e:	789a      	ldrb	r2, [r3, #2]
 8010020:	4b8b      	ldr	r3, [pc, #556]	@ (8010250 <tx_control+0x2410>)
 8010022:	701a      	strb	r2, [r3, #0]
			timeBCD_month = RxBuffer_Ble[3];
 8010024:	4b79      	ldr	r3, [pc, #484]	@ (801020c <tx_control+0x23cc>)
 8010026:	78da      	ldrb	r2, [r3, #3]
 8010028:	4b8a      	ldr	r3, [pc, #552]	@ (8010254 <tx_control+0x2414>)
 801002a:	701a      	strb	r2, [r3, #0]
			timeBCD_day = RxBuffer_Ble[4];// ld		timeBCD_day,A;
 801002c:	4b77      	ldr	r3, [pc, #476]	@ (801020c <tx_control+0x23cc>)
 801002e:	791a      	ldrb	r2, [r3, #4]
 8010030:	4b89      	ldr	r3, [pc, #548]	@ (8010258 <tx_control+0x2418>)
 8010032:	701a      	strb	r2, [r3, #0]
			timeBCD_hour = RxBuffer_Ble[5];// ld		timeBCD_hour,A;
 8010034:	4b75      	ldr	r3, [pc, #468]	@ (801020c <tx_control+0x23cc>)
 8010036:	795a      	ldrb	r2, [r3, #5]
 8010038:	4b88      	ldr	r3, [pc, #544]	@ (801025c <tx_control+0x241c>)
 801003a:	701a      	strb	r2, [r3, #0]
			timeBCD_min = RxBuffer_Ble[6];// ld		timeBCD_min,A;
 801003c:	4b73      	ldr	r3, [pc, #460]	@ (801020c <tx_control+0x23cc>)
 801003e:	799a      	ldrb	r2, [r3, #6]
 8010040:	4b87      	ldr	r3, [pc, #540]	@ (8010260 <tx_control+0x2420>)
 8010042:	701a      	strb	r2, [r3, #0]
			timeBCD_sec = RxBuffer_Ble[7];// ld		timeBCD_sec,A;
 8010044:	4b71      	ldr	r3, [pc, #452]	@ (801020c <tx_control+0x23cc>)
 8010046:	79da      	ldrb	r2, [r3, #7]
 8010048:	4b86      	ldr	r3, [pc, #536]	@ (8010264 <tx_control+0x2424>)
 801004a:	701a      	strb	r2, [r3, #0]
			waux = RxBuffer_Ble[8];//ld		waux,A;
 801004c:	4b6f      	ldr	r3, [pc, #444]	@ (801020c <tx_control+0x23cc>)
 801004e:	7a1a      	ldrb	r2, [r3, #8]
 8010050:	4b85      	ldr	r3, [pc, #532]	@ (8010268 <tx_control+0x2428>)
 8010052:	701a      	strb	r2, [r3, #0]
			waux = waux<<6;
 8010054:	4b84      	ldr	r3, [pc, #528]	@ (8010268 <tx_control+0x2428>)
 8010056:	781b      	ldrb	r3, [r3, #0]
 8010058:	019b      	lsls	r3, r3, #6
 801005a:	b2da      	uxtb	r2, r3
 801005c:	4b82      	ldr	r3, [pc, #520]	@ (8010268 <tx_control+0x2428>)
 801005e:	701a      	strb	r2, [r3, #0]
			timeBCD_month |= (waux & 0xE0); // ld		timeBCD_month,A
 8010060:	4b81      	ldr	r3, [pc, #516]	@ (8010268 <tx_control+0x2428>)
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	b25b      	sxtb	r3, r3
 8010066:	221f      	movs	r2, #31
 8010068:	4393      	bics	r3, r2
 801006a:	b25a      	sxtb	r2, r3
 801006c:	4b79      	ldr	r3, [pc, #484]	@ (8010254 <tx_control+0x2414>)
 801006e:	781b      	ldrb	r3, [r3, #0]
 8010070:	b25b      	sxtb	r3, r3
 8010072:	4313      	orrs	r3, r2
 8010074:	b25b      	sxtb	r3, r3
 8010076:	b2da      	uxtb	r2, r3
 8010078:	4b76      	ldr	r3, [pc, #472]	@ (8010254 <tx_control+0x2414>)
 801007a:	701a      	strb	r2, [r3, #0]
			waux = RxBuffer_Ble[9];//ld		waux,A;
 801007c:	4b63      	ldr	r3, [pc, #396]	@ (801020c <tx_control+0x23cc>)
 801007e:	7a5a      	ldrb	r2, [r3, #9]
 8010080:	4b79      	ldr	r3, [pc, #484]	@ (8010268 <tx_control+0x2428>)
 8010082:	701a      	strb	r2, [r3, #0]
			timeBCD_hour &= 0xBF;// BitClear(timeBCD_hour,6);
 8010084:	4b75      	ldr	r3, [pc, #468]	@ (801025c <tx_control+0x241c>)
 8010086:	781b      	ldrb	r3, [r3, #0]
 8010088:	2240      	movs	r2, #64	@ 0x40
 801008a:	4393      	bics	r3, r2
 801008c:	b2da      	uxtb	r2, r3
 801008e:	4b73      	ldr	r3, [pc, #460]	@ (801025c <tx_control+0x241c>)
 8010090:	701a      	strb	r2, [r3, #0]
			hRtcDate.Year = timeBCD_year ;
 8010092:	4b6f      	ldr	r3, [pc, #444]	@ (8010250 <tx_control+0x2410>)
 8010094:	781a      	ldrb	r2, [r3, #0]
 8010096:	4b75      	ldr	r3, [pc, #468]	@ (801026c <tx_control+0x242c>)
 8010098:	70da      	strb	r2, [r3, #3]
			hRtcDate.Month = (timeBCD_month & 0x1F);
 801009a:	4b6e      	ldr	r3, [pc, #440]	@ (8010254 <tx_control+0x2414>)
 801009c:	781b      	ldrb	r3, [r3, #0]
 801009e:	221f      	movs	r2, #31
 80100a0:	4013      	ands	r3, r2
 80100a2:	b2da      	uxtb	r2, r3
 80100a4:	4b71      	ldr	r3, [pc, #452]	@ (801026c <tx_control+0x242c>)
 80100a6:	705a      	strb	r2, [r3, #1]
			hRtcDate.Date = timeBCD_day;
 80100a8:	4b6b      	ldr	r3, [pc, #428]	@ (8010258 <tx_control+0x2418>)
 80100aa:	781a      	ldrb	r2, [r3, #0]
 80100ac:	4b6f      	ldr	r3, [pc, #444]	@ (801026c <tx_control+0x242c>)
 80100ae:	709a      	strb	r2, [r3, #2]
			hRtcDate.WeekDay = ((timeBCD_month & 0xE0)>>5);
 80100b0:	4b68      	ldr	r3, [pc, #416]	@ (8010254 <tx_control+0x2414>)
 80100b2:	781b      	ldrb	r3, [r3, #0]
 80100b4:	095b      	lsrs	r3, r3, #5
 80100b6:	b2da      	uxtb	r2, r3
 80100b8:	4b6c      	ldr	r3, [pc, #432]	@ (801026c <tx_control+0x242c>)
 80100ba:	701a      	strb	r2, [r3, #0]
			HAL_RTC_SetDate(&hrtc, &hRtcDate, RTC_FORMAT_BCD);
 80100bc:	496b      	ldr	r1, [pc, #428]	@ (801026c <tx_control+0x242c>)
 80100be:	4b6c      	ldr	r3, [pc, #432]	@ (8010270 <tx_control+0x2430>)
 80100c0:	2201      	movs	r2, #1
 80100c2:	0018      	movs	r0, r3
 80100c4:	f007 fe8c 	bl	8017de0 <HAL_RTC_SetDate>
			hRtcTime.Hours = timeBCD_hour;
 80100c8:	4b64      	ldr	r3, [pc, #400]	@ (801025c <tx_control+0x241c>)
 80100ca:	781a      	ldrb	r2, [r3, #0]
 80100cc:	4b69      	ldr	r3, [pc, #420]	@ (8010274 <tx_control+0x2434>)
 80100ce:	701a      	strb	r2, [r3, #0]
			hRtcTime.Minutes = timeBCD_min;
 80100d0:	4b63      	ldr	r3, [pc, #396]	@ (8010260 <tx_control+0x2420>)
 80100d2:	781a      	ldrb	r2, [r3, #0]
 80100d4:	4b67      	ldr	r3, [pc, #412]	@ (8010274 <tx_control+0x2434>)
 80100d6:	705a      	strb	r2, [r3, #1]
			hRtcTime.Seconds = timeBCD_sec;
 80100d8:	4b62      	ldr	r3, [pc, #392]	@ (8010264 <tx_control+0x2424>)
 80100da:	781a      	ldrb	r2, [r3, #0]
 80100dc:	4b65      	ldr	r3, [pc, #404]	@ (8010274 <tx_control+0x2434>)
 80100de:	709a      	strb	r2, [r3, #2]
			hRtcTime.TimeFormat = RxBuffer_Ble[9];
 80100e0:	4b4a      	ldr	r3, [pc, #296]	@ (801020c <tx_control+0x23cc>)
 80100e2:	7a5a      	ldrb	r2, [r3, #9]
 80100e4:	4b63      	ldr	r3, [pc, #396]	@ (8010274 <tx_control+0x2434>)
 80100e6:	70da      	strb	r2, [r3, #3]
			hRtcTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80100e8:	4b62      	ldr	r3, [pc, #392]	@ (8010274 <tx_control+0x2434>)
 80100ea:	2200      	movs	r2, #0
 80100ec:	60da      	str	r2, [r3, #12]
			hRtcTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80100ee:	4b61      	ldr	r3, [pc, #388]	@ (8010274 <tx_control+0x2434>)
 80100f0:	2200      	movs	r2, #0
 80100f2:	611a      	str	r2, [r3, #16]
			HAL_RTC_SetTime(&hrtc, &hRtcTime, RTC_FORMAT_BCD);
 80100f4:	495f      	ldr	r1, [pc, #380]	@ (8010274 <tx_control+0x2434>)
 80100f6:	4b5e      	ldr	r3, [pc, #376]	@ (8010270 <tx_control+0x2430>)
 80100f8:	2201      	movs	r2, #1
 80100fa:	0018      	movs	r0, r3
 80100fc:	f007 fd4c 	bl	8017b98 <HAL_RTC_SetTime>
			timeBCD_sec_ANT = timeBCD_sec;// mov     timeBCD_sec_ANT,timeBCD_sec       ;SEGUNDOS
 8010100:	4b58      	ldr	r3, [pc, #352]	@ (8010264 <tx_control+0x2424>)
 8010102:	781a      	ldrb	r2, [r3, #0]
 8010104:	4b5c      	ldr	r3, [pc, #368]	@ (8010278 <tx_control+0x2438>)
 8010106:	701a      	strb	r2, [r3, #0]
			flagsTime[f_timeConfigRTC]=0;// bset	flagsTime,#f_timeConfigRTC; Ididca que el RTC fue configurado con los datos recibidos .
 8010108:	4b5c      	ldr	r3, [pc, #368]	@ (801027c <tx_control+0x243c>)
 801010a:	2200      	movs	r2, #0
 801010c:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando1] = 0xF1; // mov		comando1,#$F1
 801010e:	4b36      	ldr	r3, [pc, #216]	@ (80101e8 <tx_control+0x23a8>)
 8010110:	22f1      	movs	r2, #241	@ 0xf1
 8010112:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3D;// mov		comando2,#$3D;				/ indica que la grabacin fue exitosa
 8010114:	4b34      	ldr	r3, [pc, #208]	@ (80101e8 <tx_control+0x23a8>)
 8010116:	223d      	movs	r2, #61	@ 0x3d
 8010118:	705a      	strb	r2, [r3, #1]
			goto tx_timeBCD_ok;// jra		tx_timeBCD_ok
 801011a:	e005      	b.n	8010128 <tx_control+0x22e8>
			BloqDatalooger[comando1] = 0xF1;// mov		comando1,#$F1
 801011c:	4b32      	ldr	r3, [pc, #200]	@ (80101e8 <tx_control+0x23a8>)
 801011e:	22f1      	movs	r2, #241	@ 0xf1
 8010120:	701a      	strb	r2, [r3, #0]
			BloqDatalooger[comando2] = 0x3E;// mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
 8010122:	4b31      	ldr	r3, [pc, #196]	@ (80101e8 <tx_control+0x23a8>)
 8010124:	223e      	movs	r2, #62	@ 0x3e
 8010126:	705a      	strb	r2, [r3, #1]
			pointTx = &BloqDatalooger[comando1];// ldw		pointTx,X
 8010128:	4b30      	ldr	r3, [pc, #192]	@ (80101ec <tx_control+0x23ac>)
 801012a:	4a2f      	ldr	r2, [pc, #188]	@ (80101e8 <tx_control+0x23a8>)
 801012c:	601a      	str	r2, [r3, #0]
			pointInitTx = &BloqDatalooger[comando1]; // ldw		pointInitTx,X
 801012e:	4b30      	ldr	r3, [pc, #192]	@ (80101f0 <tx_control+0x23b0>)
 8010130:	4a2d      	ldr	r2, [pc, #180]	@ (80101e8 <tx_control+0x23a8>)
 8010132:	601a      	str	r2, [r3, #0]
			pointEndTx = &BloqDatalooger[comando2]; // ldw		pointEndTx,X
 8010134:	4b2f      	ldr	r3, [pc, #188]	@ (80101f4 <tx_control+0x23b4>)
 8010136:	4a30      	ldr	r2, [pc, #192]	@ (80101f8 <tx_control+0x23b8>)
 8010138:	601a      	str	r2, [r3, #0]
			blockSizeTX = 2;		// mov		blockSizeTX,#2
 801013a:	4b30      	ldr	r3, [pc, #192]	@ (80101fc <tx_control+0x23bc>)
 801013c:	2202      	movs	r2, #2
 801013e:	701a      	strb	r2, [r3, #0]
			flagsTX[3] = 1;			// bset	flagsTX,#3;						/ evita que se mande checksum
 8010140:	4b2f      	ldr	r3, [pc, #188]	@ (8010200 <tx_control+0x23c0>)
 8010142:	2201      	movs	r2, #1
 8010144:	70da      	strb	r2, [r3, #3]
			keyTx = 0x55;			// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010146:	4b2f      	ldr	r3, [pc, #188]	@ (8010204 <tx_control+0x23c4>)
 8010148:	2255      	movs	r2, #85	@ 0x55
 801014a:	701a      	strb	r2, [r3, #0]
			codeTX = 0;				// clr		codeTX;
 801014c:	4b2e      	ldr	r3, [pc, #184]	@ (8010208 <tx_control+0x23c8>)
 801014e:	2200      	movs	r2, #0
 8010150:	701a      	strb	r2, [r3, #0]
			goto end_tx_control;		//jp		end_tx_control
 8010152:	e004      	b.n	801015e <tx_control+0x231e>
		goto end_tx_control;
 8010154:	46c0      	nop			@ (mov r8, r8)
 8010156:	e002      	b.n	801015e <tx_control+0x231e>
		goto end_tx_control;//	jp end_tx_control
 8010158:	46c0      	nop			@ (mov r8, r8)
 801015a:	e000      	b.n	801015e <tx_control+0x231e>
			goto end_tx_control;		//jp		end_tx_control
 801015c:	46c0      	nop			@ (mov r8, r8)
		if (keyTx)	{						//tnz		keyTx;									/ no entres al loop hasta terminar transmisin de respuesta
 801015e:	4b29      	ldr	r3, [pc, #164]	@ (8010204 <tx_control+0x23c4>)
 8010160:	781b      	ldrb	r3, [r3, #0]
 8010162:	2b00      	cmp	r3, #0
 8010164:	d11b      	bne.n	801019e <tx_control+0x235e>
		if(!flagsRxFirm[4]){ //btjf	flagsRxFirm,#4,ask_resetLoopTx
 8010166:	4b46      	ldr	r3, [pc, #280]	@ (8010280 <tx_control+0x2440>)
 8010168:	791b      	ldrb	r3, [r3, #4]
 801016a:	2201      	movs	r2, #1
 801016c:	4053      	eors	r3, r2
 801016e:	b2db      	uxtb	r3, r3
 8010170:	2b00      	cmp	r3, #0
 8010172:	d103      	bne.n	801017c <tx_control+0x233c>
		keyWrFirm=0xAA;// mov		keyWrFirm,#$AA
 8010174:	4b43      	ldr	r3, [pc, #268]	@ (8010284 <tx_control+0x2444>)
 8010176:	22aa      	movs	r2, #170	@ 0xaa
 8010178:	701a      	strb	r2, [r3, #0]
 801017a:	e000      	b.n	801017e <tx_control+0x233e>
			goto ask_resetLoopTx;
 801017c:	46c0      	nop			@ (mov r8, r8)
		if (estado1[est1Reset]){							//btjt	estado1,#est1Reset,resetLoopTx_2;	/ Se necesita reset ?  Entra al loop hasta esperar el reset
 801017e:	4b42      	ldr	r3, [pc, #264]	@ (8010288 <tx_control+0x2448>)
 8010180:	791b      	ldrb	r3, [r3, #4]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d109      	bne.n	801019a <tx_control+0x235a>
resetLoopTx:
 8010186:	46c0      	nop			@ (mov r8, r8)
		if (!flagsTX[5]){				/// Se necesita reset ?  Entra al loop hasta esperar el reset
 8010188:	4b1d      	ldr	r3, [pc, #116]	@ (8010200 <tx_control+0x23c0>)
 801018a:	795b      	ldrb	r3, [r3, #5]
 801018c:	2201      	movs	r2, #1
 801018e:	4053      	eors	r3, r2
 8010190:	b2db      	uxtb	r3, r3
 8010192:	2b00      	cmp	r3, #0
 8010194:	d106      	bne.n	80101a4 <tx_control+0x2364>
		asm ("nop");
 8010196:	46c0      	nop			@ (mov r8, r8)
		goto	resetLoopTx;		//jra		resetLoopTx
 8010198:	e7f6      	b.n	8010188 <tx_control+0x2348>
		asm ("nop");
 801019a:	46c0      	nop			@ (mov r8, r8)
		goto	resetLoopTx_2;
 801019c:	e7fd      	b.n	801019a <tx_control+0x235a>
			goto	no_resetLoopTx;			//	jrne	no_resetLoopTx
 801019e:	46c0      	nop			@ (mov r8, r8)
 80101a0:	f001 f8c5 	bl	801132e <tx_control+0x34ee>
			goto no_resetLoopTx;
 80101a4:	46c0      	nop			@ (mov r8, r8)
		goto	end_tx_control_b;				//jp		end_tx_control_b
 80101a6:	f001 f8c2 	bl	801132e <tx_control+0x34ee>
			goto tx_wifi_01;
 80101aa:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;//jp			end_tx_wifi
tx_wifi_01:
		//;  Pregunta por el estado de la conexin a Servidor
		if(flagsTxControl[f_statWIFI])//btjt		flagsTxControl,#f_statWIFI,tx_wifi_OK
 80101ac:	4b37      	ldr	r3, [pc, #220]	@ (801028c <tx_control+0x244c>)
 80101ae:	789b      	ldrb	r3, [r3, #2]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d175      	bne.n	80102a0 <tx_control+0x2460>
			goto tx_wifi_OK;
		flagsWIFI[f_serverConnect] = 0;// bres		flagsWIFI,#f_serverConnect; / baja bandera de conexin con servidor
 80101b4:	4b36      	ldr	r3, [pc, #216]	@ (8010290 <tx_control+0x2450>)
 80101b6:	2200      	movs	r2, #0
 80101b8:	701a      	strb	r2, [r3, #0]
		// en desconexin borra banderas de logger enviado para que se enven a la reconexin
		flagsWIFI[f_timeLoggerSend] = 0;// bres		flagsWIFI,#f_timeLoggerSend;
 80101ba:	4b35      	ldr	r3, [pc, #212]	@ (8010290 <tx_control+0x2450>)
 80101bc:	2200      	movs	r2, #0
 80101be:	705a      	strb	r2, [r3, #1]
		flagsWIFI[f_eventLoggerSend] = 0;// bres		flagsWIFI,#f_eventLoggerSend;
 80101c0:	4b33      	ldr	r3, [pc, #204]	@ (8010290 <tx_control+0x2450>)
 80101c2:	2200      	movs	r2, #0
 80101c4:	709a      	strb	r2, [r3, #2]
		flagsWIFI[f_timeLoggerCmd] = 0;// bres		flagsWIFI,#f_timeLoggerCmd;
 80101c6:	4b32      	ldr	r3, [pc, #200]	@ (8010290 <tx_control+0x2450>)
 80101c8:	2200      	movs	r2, #0
 80101ca:	70da      	strb	r2, [r3, #3]
		flagsWIFI[f_eventLoggerCmd] = 0;// bres		flagsWIFI,#f_eventLoggerCmd;
 80101cc:	4b30      	ldr	r3, [pc, #192]	@ (8010290 <tx_control+0x2450>)
 80101ce:	2200      	movs	r2, #0
 80101d0:	711a      	strb	r2, [r3, #4]
		cntRegTxWifi = 0;
 80101d2:	4b30      	ldr	r3, [pc, #192]	@ (8010294 <tx_control+0x2454>)
 80101d4:	2200      	movs	r2, #0
 80101d6:	801a      	strh	r2, [r3, #0]
		blockLoggWifi = 0;
 80101d8:	4b2f      	ldr	r3, [pc, #188]	@ (8010298 <tx_control+0x2458>)
 80101da:	2200      	movs	r2, #0
 80101dc:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;
 80101de:	4b2f      	ldr	r3, [pc, #188]	@ (801029c <tx_control+0x245c>)
 80101e0:	2200      	movs	r2, #0
 80101e2:	701a      	strb	r2, [r3, #0]
		goto end_tx_wifi;// jp			end_tx_wifi
 80101e4:	f001 f8a0 	bl	8011328 <tx_control+0x34e8>
 80101e8:	20001e70 	.word	0x20001e70
 80101ec:	20001ed0 	.word	0x20001ed0
 80101f0:	20001ec8 	.word	0x20001ec8
 80101f4:	20001ecc 	.word	0x20001ecc
 80101f8:	20001e71 	.word	0x20001e71
 80101fc:	20001eec 	.word	0x20001eec
 8010200:	20001ed8 	.word	0x20001ed8
 8010204:	20001ed5 	.word	0x20001ed5
 8010208:	20001ee0 	.word	0x20001ee0
 801020c:	20000988 	.word	0x20000988
 8010210:	0803f808 	.word	0x0803f808
 8010214:	200001bb 	.word	0x200001bb
 8010218:	0803f809 	.word	0x0803f809
 801021c:	200001bc 	.word	0x200001bc
 8010220:	0803f80a 	.word	0x0803f80a
 8010224:	200001bd 	.word	0x200001bd
 8010228:	0803f80b 	.word	0x0803f80b
 801022c:	200001be 	.word	0x200001be
 8010230:	0803f80c 	.word	0x0803f80c
 8010234:	200001bf 	.word	0x200001bf
 8010238:	0803f80d 	.word	0x0803f80d
 801023c:	200001c0 	.word	0x200001c0
 8010240:	0803f80e 	.word	0x0803f80e
 8010244:	200001c1 	.word	0x200001c1
 8010248:	0803f80f 	.word	0x0803f80f
 801024c:	200001c2 	.word	0x200001c2
 8010250:	20002128 	.word	0x20002128
 8010254:	20002129 	.word	0x20002129
 8010258:	2000212a 	.word	0x2000212a
 801025c:	2000212b 	.word	0x2000212b
 8010260:	2000212c 	.word	0x2000212c
 8010264:	2000212d 	.word	0x2000212d
 8010268:	20000b6f 	.word	0x20000b6f
 801026c:	20002144 	.word	0x20002144
 8010270:	20000518 	.word	0x20000518
 8010274:	20002130 	.word	0x20002130
 8010278:	200021bd 	.word	0x200021bd
 801027c:	20002120 	.word	0x20002120
 8010280:	20001f98 	.word	0x20001f98
 8010284:	20001fa0 	.word	0x20001fa0
 8010288:	200020fc 	.word	0x200020fc
 801028c:	200021c4 	.word	0x200021c4
 8010290:	2000200c 	.word	0x2000200c
 8010294:	20002034 	.word	0x20002034
 8010298:	20002032 	.word	0x20002032
 801029c:	20002033 	.word	0x20002033
			goto tx_wifi_OK;
 80102a0:	46c0      	nop			@ (mov r8, r8)

tx_wifi_OK:
		flagsWIFI[f_serverConnect] = 1;// bset		flagsWIFI,#f_serverConnect;/ Indica que modulo Wifi avis conexxin con servidor
 80102a2:	4bcc      	ldr	r3, [pc, #816]	@ (80105d4 <tx_control+0x2794>)
 80102a4:	2201      	movs	r2, #1
 80102a6:	701a      	strb	r2, [r3, #0]

		// btjf	flagsRxFirm,#0,tx_wifi_OK_01; Empez recepcin de Firmware ?
		if(!flagsRxFirm[0]){
 80102a8:	4bcb      	ldr	r3, [pc, #812]	@ (80105d8 <tx_control+0x2798>)
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	2201      	movs	r2, #1
 80102ae:	4053      	eors	r3, r2
 80102b0:	b2db      	uxtb	r3, r3
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d101      	bne.n	80102ba <tx_control+0x247a>
 80102b6:	f001 f82a 	bl	801130e <tx_control+0x34ce>
			goto tx_wifi_OK_01;
 80102ba:	46c0      	nop			@ (mov r8, r8)
tx_wifi_OK_01:

tx_wifi_OK_02:

		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
	if(keyTx!=0){
 80102bc:	4bc7      	ldr	r3, [pc, #796]	@ (80105dc <tx_control+0x279c>)
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d001      	beq.n	80102c8 <tx_control+0x2488>
 80102c4:	f001 f826 	bl	8011314 <tx_control+0x34d4>
	}

//;===========================================================
//;										Logger tiempo
//;===========================================================
tx_wifi_timeLoggerAsk:
 80102c8:	46c0      	nop			@ (mov r8, r8)
		//; Pregunta si ya se envo el logger de tiempo
		//if(!flagsWIFI[f_timeLoggerSend]){
		if(flagsWIFI[f_timeLoggerSend]){
 80102ca:	4bc2      	ldr	r3, [pc, #776]	@ (80105d4 <tx_control+0x2794>)
 80102cc:	785b      	ldrb	r3, [r3, #1]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d100      	bne.n	80102d4 <tx_control+0x2494>
 80102d2:	e1e7      	b.n	80106a4 <tx_control+0x2864>
			goto tx_wifi_timeLogger;// btjf		flagsWIFI,#f_timeLoggerSend,tx_wifi_timeLogger
 80102d4:	46c0      	nop			@ (mov r8, r8)

// ;------------------------------------------------------------
// ;------------- Envo de comando y tiempo actual
// ; Ya se envi el comando con la estampa de tiempo ?
// ; si ya se mand, espera respuesta de modulo WiFi.
		if(flagsWIFI[f_timeLoggerCmd]){// btjt		flagsWIFI,#f_timeLoggerCmd,tx_wifi_timeLogger_01
 80102d6:	4bbf      	ldr	r3, [pc, #764]	@ (80105d4 <tx_control+0x2794>)
 80102d8:	78db      	ldrb	r3, [r3, #3]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d000      	beq.n	80102e0 <tx_control+0x24a0>
 80102de:	e0b8      	b.n	8010452 <tx_control+0x2612>
			goto tx_wifi_timeLogger_01;
		}
		// ; en caso contrario carga informacin para transmitir comando
		flagsWIFI[f_timeLoggerCmd] = 1;	//bset		flagsWIFI,#f_timeLoggerCmd
 80102e0:	4bbc      	ldr	r3, [pc, #752]	@ (80105d4 <tx_control+0x2794>)
 80102e2:	2201      	movs	r2, #1
 80102e4:	70da      	strb	r2, [r3, #3]
		//;S el contador no viene en cero no grabes datos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_timeLogger_cmd
		if(cntRegTxWifi)
 80102e6:	4bbe      	ldr	r3, [pc, #760]	@ (80105e0 <tx_control+0x27a0>)
 80102e8:	881b      	ldrh	r3, [r3, #0]
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d134      	bne.n	8010358 <tx_control+0x2518>
			goto tx_wifi_timeLogger_cmd;

		// ;primero guarda lo que aun hay en el buffer .
		cntBlockFlash = cntBlockDATA;// mov		cntBlockFlash,cntBlockDATA; /pasa el nmero de bloques de datos grabados
 80102ee:	4bbd      	ldr	r3, [pc, #756]	@ (80105e4 <tx_control+0x27a4>)
 80102f0:	781a      	ldrb	r2, [r3, #0]
 80102f2:	4bbd      	ldr	r3, [pc, #756]	@ (80105e8 <tx_control+0x27a8>)
 80102f4:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockDATA;// mov		cntByteBlock,cntByteBlockDATA
 80102f6:	4bbd      	ldr	r3, [pc, #756]	@ (80105ec <tx_control+0x27ac>)
 80102f8:	781a      	ldrb	r2, [r3, #0]
 80102fa:	4bbd      	ldr	r3, [pc, #756]	@ (80105f0 <tx_control+0x27b0>)
 80102fc:	701a      	strb	r2, [r3, #0]
		// ldw		X,#data_buffer
		dirBuffer = &data_buffer[0];// ldw		dirBuffer,X
 80102fe:	4bbd      	ldr	r3, [pc, #756]	@ (80105f4 <tx_control+0x27b4>)
 8010300:	4abd      	ldr	r2, [pc, #756]	@ (80105f8 <tx_control+0x27b8>)
 8010302:	601a      	str	r2, [r3, #0]
		// ldw		X,#dataLogger
		dirLogger = &dataLogger[0]; //ldw		dirLogger,X
 8010304:	4bbd      	ldr	r3, [pc, #756]	@ (80105fc <tx_control+0x27bc>)
 8010306:	4abe      	ldr	r2, [pc, #760]	@ (8010600 <tx_control+0x27c0>)
 8010308:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer
		// clr		resulh
		// mov		resull,#126
		// addw	X,resulh
		// ld		A,cntByteBlock
		dirBuffer[126] = cntByteBlock;// ld		(X),A
 801030a:	4bba      	ldr	r3, [pc, #744]	@ (80105f4 <tx_control+0x27b4>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	337e      	adds	r3, #126	@ 0x7e
 8010310:	4ab7      	ldr	r2, [pc, #732]	@ (80105f0 <tx_control+0x27b0>)
 8010312:	7812      	ldrb	r2, [r2, #0]
 8010314:	701a      	strb	r2, [r3, #0]

//;---- Graba buffer en bloque de flash
		ProgMemCode = 0xAA;// mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 8010316:	4bbb      	ldr	r3, [pc, #748]	@ (8010604 <tx_control+0x27c4>)
 8010318:	22aa      	movs	r2, #170	@ 0xaa
 801031a:	701a      	strb	r2, [r3, #0]
		// ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		// mul		X,A;										/ Multiplicalos
		// addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = dirLogger + 128*cntBlockFlash;// LDW		dirPointer,X
 801031c:	4bb7      	ldr	r3, [pc, #732]	@ (80105fc <tx_control+0x27bc>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	4ab1      	ldr	r2, [pc, #708]	@ (80105e8 <tx_control+0x27a8>)
 8010322:	7812      	ldrb	r2, [r2, #0]
 8010324:	01d2      	lsls	r2, r2, #7
 8010326:	189a      	adds	r2, r3, r2
 8010328:	4bb7      	ldr	r3, [pc, #732]	@ (8010608 <tx_control+0x27c8>)
 801032a:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
		dataPointer = dirBuffer;// LDW		dataPointer,X
 801032c:	4bb1      	ldr	r3, [pc, #708]	@ (80105f4 <tx_control+0x27b4>)
 801032e:	681a      	ldr	r2, [r3, #0]
 8010330:	4bb6      	ldr	r3, [pc, #728]	@ (801060c <tx_control+0x27cc>)
 8010332:	601a      	str	r2, [r3, #0]
		GRABA_BLOCK();// call	GRABA_BLOCK
 8010334:	f7f7 f956 	bl	80075e4 <GRABA_BLOCK>

		// ldw		X,cntRegDATA
		cntReg = cntRegDATA;// ldw		cntReg,X
 8010338:	4bb5      	ldr	r3, [pc, #724]	@ (8010610 <tx_control+0x27d0>)
 801033a:	881a      	ldrh	r2, [r3, #0]
 801033c:	4bb5      	ldr	r3, [pc, #724]	@ (8010614 <tx_control+0x27d4>)
 801033e:	801a      	strh	r2, [r3, #0]
		// ldw		X,#eeCntRegDATA
		cntRegPNT = &eeCntRegDATA;// ldw		cntRegPNT,X
 8010340:	4bb5      	ldr	r3, [pc, #724]	@ (8010618 <tx_control+0x27d8>)
 8010342:	4ab6      	ldr	r2, [pc, #728]	@ (801061c <tx_control+0x27dc>)
 8010344:	601a      	str	r2, [r3, #0]
		reeCntRegDATA = cntReg;
 8010346:	4bb3      	ldr	r3, [pc, #716]	@ (8010614 <tx_control+0x27d4>)
 8010348:	881a      	ldrh	r2, [r3, #0]
 801034a:	4bb5      	ldr	r3, [pc, #724]	@ (8010620 <tx_control+0x27e0>)
 801034c:	801a      	strh	r2, [r3, #0]

		save_cntReg();// call	save_cntReg
 801034e:	f7f6 febf 	bl	80070d0 <save_cntReg>

		save_timeUNIX();// call	save_timeUNIX
 8010352:	f7f6 fecf 	bl	80070f4 <save_timeUNIX>
 8010356:	e000      	b.n	801035a <tx_control+0x251a>
			goto tx_wifi_timeLogger_cmd;
 8010358:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_cmd:
		//; carga comando
		// ldw		X,#$4085
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 801035a:	4bb2      	ldr	r3, [pc, #712]	@ (8010624 <tx_control+0x27e4>)
 801035c:	2240      	movs	r2, #64	@ 0x40
 801035e:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x85;
 8010360:	4bb0      	ldr	r3, [pc, #704]	@ (8010624 <tx_control+0x27e4>)
 8010362:	2285      	movs	r2, #133	@ 0x85
 8010364:	705a      	strb	r2, [r3, #1]
		// ; carga versin de firmware
		// ldw		X,eeversion1
//		bufferWifiTx[2] = eePlantilla[eeversion1];// ldw		bufferWifiTx+2,X
//		bufferWifiTx[3] = eePlantilla[eeversion2];
		bufferWifiTx[2] = reePlantilla[eeversion1];
 8010366:	4bb0      	ldr	r3, [pc, #704]	@ (8010628 <tx_control+0x27e8>)
 8010368:	227b      	movs	r2, #123	@ 0x7b
 801036a:	5c9a      	ldrb	r2, [r3, r2]
 801036c:	4bad      	ldr	r3, [pc, #692]	@ (8010624 <tx_control+0x27e4>)
 801036e:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion2];
 8010370:	4bad      	ldr	r3, [pc, #692]	@ (8010628 <tx_control+0x27e8>)
 8010372:	227c      	movs	r2, #124	@ 0x7c
 8010374:	5c9a      	ldrb	r2, [r3, r2]
 8010376:	4bab      	ldr	r3, [pc, #684]	@ (8010624 <tx_control+0x27e4>)
 8010378:	70da      	strb	r2, [r3, #3]
		// ; carga hora actual
		// ldw		X,timeSeconds_HW
		bufferWifiTx[4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);// ldw		bufferWifiTx+4,X
 801037a:	4bac      	ldr	r3, [pc, #688]	@ (801062c <tx_control+0x27ec>)
 801037c:	881b      	ldrh	r3, [r3, #0]
 801037e:	0a1b      	lsrs	r3, r3, #8
 8010380:	b29b      	uxth	r3, r3
 8010382:	b2da      	uxtb	r2, r3
 8010384:	4ba7      	ldr	r3, [pc, #668]	@ (8010624 <tx_control+0x27e4>)
 8010386:	711a      	strb	r2, [r3, #4]
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0x00FF));
 8010388:	4ba8      	ldr	r3, [pc, #672]	@ (801062c <tx_control+0x27ec>)
 801038a:	881b      	ldrh	r3, [r3, #0]
 801038c:	b2da      	uxtb	r2, r3
 801038e:	4ba5      	ldr	r3, [pc, #660]	@ (8010624 <tx_control+0x27e4>)
 8010390:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		bufferWifiTx[6] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);// ldw		bufferWifiTx+6,X
 8010392:	4ba7      	ldr	r3, [pc, #668]	@ (8010630 <tx_control+0x27f0>)
 8010394:	881b      	ldrh	r3, [r3, #0]
 8010396:	0a1b      	lsrs	r3, r3, #8
 8010398:	b29b      	uxth	r3, r3
 801039a:	b2da      	uxtb	r2, r3
 801039c:	4ba1      	ldr	r3, [pc, #644]	@ (8010624 <tx_control+0x27e4>)
 801039e:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0x00FF));
 80103a0:	4ba3      	ldr	r3, [pc, #652]	@ (8010630 <tx_control+0x27f0>)
 80103a2:	881b      	ldrh	r3, [r3, #0]
 80103a4:	b2da      	uxtb	r2, r3
 80103a6:	4b9f      	ldr	r3, [pc, #636]	@ (8010624 <tx_control+0x27e4>)
 80103a8:	71da      	strb	r2, [r3, #7]
//		bufferWifiTx[11] = eeLat4;
//		bufferWifiTx[12] = eeLong1;
//		bufferWifiTx[13] = eeLong2;
//		bufferWifiTx[14] = eeLong3;
//		bufferWifiTx[15] = eeLong4;
		bufferWifiTx[8] = reeLat1;
 80103aa:	4ba2      	ldr	r3, [pc, #648]	@ (8010634 <tx_control+0x27f4>)
 80103ac:	781a      	ldrb	r2, [r3, #0]
 80103ae:	4b9d      	ldr	r3, [pc, #628]	@ (8010624 <tx_control+0x27e4>)
 80103b0:	721a      	strb	r2, [r3, #8]
		bufferWifiTx[9] = reeLat2;
 80103b2:	4ba1      	ldr	r3, [pc, #644]	@ (8010638 <tx_control+0x27f8>)
 80103b4:	781a      	ldrb	r2, [r3, #0]
 80103b6:	4b9b      	ldr	r3, [pc, #620]	@ (8010624 <tx_control+0x27e4>)
 80103b8:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = reeLat3;
 80103ba:	4ba0      	ldr	r3, [pc, #640]	@ (801063c <tx_control+0x27fc>)
 80103bc:	781a      	ldrb	r2, [r3, #0]
 80103be:	4b99      	ldr	r3, [pc, #612]	@ (8010624 <tx_control+0x27e4>)
 80103c0:	729a      	strb	r2, [r3, #10]
		bufferWifiTx[11] = reeLat4;
 80103c2:	4b9f      	ldr	r3, [pc, #636]	@ (8010640 <tx_control+0x2800>)
 80103c4:	781a      	ldrb	r2, [r3, #0]
 80103c6:	4b97      	ldr	r3, [pc, #604]	@ (8010624 <tx_control+0x27e4>)
 80103c8:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = reeLong1;
 80103ca:	4b9e      	ldr	r3, [pc, #632]	@ (8010644 <tx_control+0x2804>)
 80103cc:	781a      	ldrb	r2, [r3, #0]
 80103ce:	4b95      	ldr	r3, [pc, #596]	@ (8010624 <tx_control+0x27e4>)
 80103d0:	731a      	strb	r2, [r3, #12]
		bufferWifiTx[13] = reeLong2;
 80103d2:	4b9d      	ldr	r3, [pc, #628]	@ (8010648 <tx_control+0x2808>)
 80103d4:	781a      	ldrb	r2, [r3, #0]
 80103d6:	4b93      	ldr	r3, [pc, #588]	@ (8010624 <tx_control+0x27e4>)
 80103d8:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = reeLong3;
 80103da:	4b9c      	ldr	r3, [pc, #624]	@ (801064c <tx_control+0x280c>)
 80103dc:	781a      	ldrb	r2, [r3, #0]
 80103de:	4b91      	ldr	r3, [pc, #580]	@ (8010624 <tx_control+0x27e4>)
 80103e0:	739a      	strb	r2, [r3, #14]
		bufferWifiTx[15] = reeLong4;
 80103e2:	4b9b      	ldr	r3, [pc, #620]	@ (8010650 <tx_control+0x2810>)
 80103e4:	781a      	ldrb	r2, [r3, #0]
 80103e6:	4b8f      	ldr	r3, [pc, #572]	@ (8010624 <tx_control+0x27e4>)
 80103e8:	73da      	strb	r2, [r3, #15]

		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 80103ea:	4b9a      	ldr	r3, [pc, #616]	@ (8010654 <tx_control+0x2814>)
 80103ec:	4a8d      	ldr	r2, [pc, #564]	@ (8010624 <tx_control+0x27e4>)
 80103ee:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 80103f0:	4b99      	ldr	r3, [pc, #612]	@ (8010658 <tx_control+0x2818>)
 80103f2:	4a8c      	ldr	r2, [pc, #560]	@ (8010624 <tx_control+0x27e4>)
 80103f4:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+16)
		pointEndTx= &bufferWifiTx[16];	// ldw		pointEndTx,X
 80103f6:	4b99      	ldr	r3, [pc, #612]	@ (801065c <tx_control+0x281c>)
 80103f8:	4a99      	ldr	r2, [pc, #612]	@ (8010660 <tx_control+0x2820>)
 80103fa:	601a      	str	r2, [r3, #0]
		blockSizeTX = 16;// mov		blockSizeTX,#16
 80103fc:	4b99      	ldr	r3, [pc, #612]	@ (8010664 <tx_control+0x2824>)
 80103fe:	2210      	movs	r2, #16
 8010400:	701a      	strb	r2, [r3, #0]

		flagsTX[2]=0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010402:	4b99      	ldr	r3, [pc, #612]	@ (8010668 <tx_control+0x2828>)
 8010404:	2200      	movs	r2, #0
 8010406:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 8010408:	4b98      	ldr	r3, [pc, #608]	@ (801066c <tx_control+0x282c>)
 801040a:	2200      	movs	r2, #0
 801040c:	601a      	str	r2, [r3, #0]
		flagsTX[3]=1;//bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 801040e:	4b96      	ldr	r3, [pc, #600]	@ (8010668 <tx_control+0x2828>)
 8010410:	2201      	movs	r2, #1
 8010412:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010414:	4b71      	ldr	r3, [pc, #452]	@ (80105dc <tx_control+0x279c>)
 8010416:	2255      	movs	r2, #85	@ 0x55
 8010418:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 801041a:	4b95      	ldr	r3, [pc, #596]	@ (8010670 <tx_control+0x2830>)
 801041c:	2200      	movs	r2, #0
 801041e:	701a      	strb	r2, [r3, #0]

		//;S el contador no viene en cero continua utilizando los punteros sin iniciarlos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_timeLogger_noInit
		if(cntRegTxWifi)
 8010420:	4b6f      	ldr	r3, [pc, #444]	@ (80105e0 <tx_control+0x27a0>)
 8010422:	881b      	ldrh	r3, [r3, #0]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d10b      	bne.n	8010440 <tx_control+0x2600>
/*;Establece punteros iniciales y finales del envo de datos de tiempo
; pasa el nmero de bloques y bytes de datos de tiempo grabados
; limpia el contador de registros transmitidos
;	carga timeout en segundos*/

		blockLoggWifi = cntBlockDATA;// mov		blockLoggWifi,cntBlockDATA
 8010428:	4b6e      	ldr	r3, [pc, #440]	@ (80105e4 <tx_control+0x27a4>)
 801042a:	781a      	ldrb	r2, [r3, #0]
 801042c:	4b91      	ldr	r3, [pc, #580]	@ (8010674 <tx_control+0x2834>)
 801042e:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = cntByteBlockDATA;// mov		byteLoggWifi,cntByteBlockDATA
 8010430:	4b6e      	ldr	r3, [pc, #440]	@ (80105ec <tx_control+0x27ac>)
 8010432:	781a      	ldrb	r2, [r3, #0]
 8010434:	4b90      	ldr	r3, [pc, #576]	@ (8010678 <tx_control+0x2838>)
 8010436:	701a      	strb	r2, [r3, #0]
		// clrw	X
		cntRegTxWifi = 0;// ldw		cntRegTxWifi,X
 8010438:	4b69      	ldr	r3, [pc, #420]	@ (80105e0 <tx_control+0x27a0>)
 801043a:	2200      	movs	r2, #0
 801043c:	801a      	strh	r2, [r3, #0]
 801043e:	e000      	b.n	8010442 <tx_control+0x2602>
			goto tx_wifi_timeLogger_noInit;
 8010440:	46c0      	nop			@ (mov r8, r8)
tx_wifi_timeLogger_noInit:
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 8010442:	4b8e      	ldr	r3, [pc, #568]	@ (801067c <tx_control+0x283c>)
 8010444:	2203      	movs	r2, #3
 8010446:	701a      	strb	r2, [r3, #0]
		//if(findLastValue((uint32_t)&eeCntRegDATA) == 0){
		//	goto tx_wifi_timeLogger_END;// jreq	tx_wifi_timeLogger_END; / no, finaliza envo de logger de datos
		//}
		//numRegTx = eeCntRegDATA;// ldw		numRegTx,X
		//numRegTx = findLastValue((uint32_t)&eeCntRegDATA);
		numRegTx = 1343;
 8010448:	4b8d      	ldr	r3, [pc, #564]	@ (8010680 <tx_control+0x2840>)
 801044a:	4a8e      	ldr	r2, [pc, #568]	@ (8010684 <tx_control+0x2844>)
 801044c:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 801044e:	f000 ff6b 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_01;
 8010452:	46c0      	nop			@ (mov r8, r8)
;------------- Validacin de respuesta, time out y envo de logger por Registro
*/
tx_wifi_timeLogger_01:
		// ld		A,codeTX
		// cp		A,#$3D
		if(codeTX==0x3D){
 8010454:	4b86      	ldr	r3, [pc, #536]	@ (8010670 <tx_control+0x2830>)
 8010456:	781b      	ldrb	r3, [r3, #0]
 8010458:	2b3d      	cmp	r3, #61	@ 0x3d
 801045a:	d00e      	beq.n	801047a <tx_control+0x263a>
			goto tx_wifi_timeLogger_03; // jreq	tx_wifi_timeLogger_03
		}
		codeTX = 0;
 801045c:	4b84      	ldr	r3, [pc, #528]	@ (8010670 <tx_control+0x2830>)
 801045e:	2200      	movs	r2, #0
 8010460:	701a      	strb	r2, [r3, #0]
		//; checa timeout
		// tnz		timeoutTxWifi
		if(timeoutTxWifi){
 8010462:	4b86      	ldr	r3, [pc, #536]	@ (801067c <tx_control+0x283c>)
 8010464:	781b      	ldrb	r3, [r3, #0]
 8010466:	2b00      	cmp	r3, #0
 8010468:	d104      	bne.n	8010474 <tx_control+0x2634>
			goto tx_wifi_timeLogger_02;// jrne	tx_wifi_timeLogger_02
		}
		flagsWIFI[f_timeLoggerCmd]=0;// bres	flagsWIFI,#f_timeLoggerCmd
 801046a:	4b5a      	ldr	r3, [pc, #360]	@ (80105d4 <tx_control+0x2794>)
 801046c:	2200      	movs	r2, #0
 801046e:	70da      	strb	r2, [r3, #3]

tx_wifi_timeLogger_02:
		goto end_tx_wifi;// jp		end_tx_wifi
 8010470:	f000 ff5a 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_02;// jrne	tx_wifi_timeLogger_02
 8010474:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;// jp		end_tx_wifi
 8010476:	f000 ff57 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_timeLogger_03; // jreq	tx_wifi_timeLogger_03
 801047a:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_03:
		//; Mientras exista comunicacion exitosa en este proceso mante timeout cargado
		//ldw		X,#300;
		timeoutTWF = 300;//ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
 801047c:	4b82      	ldr	r3, [pc, #520]	@ (8010688 <tx_control+0x2848>)
 801047e:	2296      	movs	r2, #150	@ 0x96
 8010480:	0052      	lsls	r2, r2, #1
 8010482:	801a      	strh	r2, [r3, #0]
		//ldw		X,#300;
		timeoutTBLE = 300;//ldw		timeoutTBLE,X;					/ carga time out de Token (5 min)
 8010484:	4b81      	ldr	r3, [pc, #516]	@ (801068c <tx_control+0x284c>)
 8010486:	2296      	movs	r2, #150	@ 0x96
 8010488:	0052      	lsls	r2, r2, #1
 801048a:	801a      	strh	r2, [r3, #0]

		//;	carga timeout en segundos
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 801048c:	4b7b      	ldr	r3, [pc, #492]	@ (801067c <tx_control+0x283c>)
 801048e:	2203      	movs	r2, #3
 8010490:	701a      	strb	r2, [r3, #0]

		// ldw		X,numRegTx
		// ldw		resulh,X
		// ldw		X,cntRegTxWifi
		// cpw		X,resulh
		 if(numRegTx < cntRegTxWifi){
 8010492:	4b7b      	ldr	r3, [pc, #492]	@ (8010680 <tx_control+0x2840>)
 8010494:	881a      	ldrh	r2, [r3, #0]
 8010496:	4b52      	ldr	r3, [pc, #328]	@ (80105e0 <tx_control+0x27a0>)
 8010498:	881b      	ldrh	r3, [r3, #0]
 801049a:	429a      	cmp	r2, r3
 801049c:	d314      	bcc.n	80104c8 <tx_control+0x2688>
		//cntReg = 0;// ldw		cntReg,X
		// ldw		X,#eeCntRegDATA
		//cntRegPNT = &eeCntRegDATA;// ldw		cntRegPNT,X
		//save_cntReg();// call	save_cntReg

tx_wifi_timeLogger_END:
 801049e:	46c0      	nop			@ (mov r8, r8)
		//; indica que ya es enviaron todos los paquetes
		//flagsWIFI[f_timeLoggerSend] = 1;// bset	flagsWIFI,#f_timeLoggerSend
		flagsWIFI[f_timeLoggerSend] = 0;
 80104a0:	4b4c      	ldr	r3, [pc, #304]	@ (80105d4 <tx_control+0x2794>)
 80104a2:	2200      	movs	r2, #0
 80104a4:	705a      	strb	r2, [r3, #1]
		flagsWIFI[f_timeLoggerCmd] = 0;	// bres	flagsWIFI,#f_timeLoggerCmd; // borra bandera de comando para liberar envo de token
 80104a6:	4b4b      	ldr	r3, [pc, #300]	@ (80105d4 <tx_control+0x2794>)
 80104a8:	2200      	movs	r2, #0
 80104aa:	70da      	strb	r2, [r3, #3]
		delayTxLoggWifi = 10;// mov		delayTxLoggWifi,#10; / carga un retardo para comenzar a envar el siguiente logger en segundos
 80104ac:	4b78      	ldr	r3, [pc, #480]	@ (8010690 <tx_control+0x2850>)
 80104ae:	220a      	movs	r2, #10
 80104b0:	701a      	strb	r2, [r3, #0]

		blockLoggWifi = 0; 		//clr	blockLoggWifi
 80104b2:	4b70      	ldr	r3, [pc, #448]	@ (8010674 <tx_control+0x2834>)
 80104b4:	2200      	movs	r2, #0
 80104b6:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;		//clr		byteLoggWifi
 80104b8:	4b6f      	ldr	r3, [pc, #444]	@ (8010678 <tx_control+0x2838>)
 80104ba:	2200      	movs	r2, #0
 80104bc:	701a      	strb	r2, [r3, #0]
		//clrw	X
		cntRegTxWifi = 0;//ldw		cntRegTxWifi,X
 80104be:	4b48      	ldr	r3, [pc, #288]	@ (80105e0 <tx_control+0x27a0>)
 80104c0:	2200      	movs	r2, #0
 80104c2:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;// jp		end_tx_wifi
 80104c4:	f000 ff30 	bl	8011328 <tx_control+0x34e8>
			 goto tx_wifi_timeLogger_04;//jrult	tx_wifi_timeLogger_04
 80104c8:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_04:

		//;manda logger registro por registro
		// ldw		X,#$4083
		bufferWifiTx [0] = 0x40;	// ldw		bufferWifiTx,X
 80104ca:	4b56      	ldr	r3, [pc, #344]	@ (8010624 <tx_control+0x27e4>)
 80104cc:	2240      	movs	r2, #64	@ 0x40
 80104ce:	701a      	strb	r2, [r3, #0]
		bufferWifiTx [1] = 0x83;
 80104d0:	4b54      	ldr	r3, [pc, #336]	@ (8010624 <tx_control+0x27e4>)
 80104d2:	2283      	movs	r2, #131	@ 0x83
 80104d4:	705a      	strb	r2, [r3, #1]
		//; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 80104d6:	4b53      	ldr	r3, [pc, #332]	@ (8010624 <tx_control+0x27e4>)
 80104d8:	2203      	movs	r2, #3
 80104da:	709a      	strb	r2, [r3, #2]
		// ; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[3] = eePlantilla[eeversion1];	// ldw		bufferWifiTx+3,X
		//bufferWifiTx[4] = eePlantilla[eeversion2];
		bufferWifiTx[3] = reePlantilla[eeversion1];
 80104dc:	4b52      	ldr	r3, [pc, #328]	@ (8010628 <tx_control+0x27e8>)
 80104de:	227b      	movs	r2, #123	@ 0x7b
 80104e0:	5c9a      	ldrb	r2, [r3, r2]
 80104e2:	4b50      	ldr	r3, [pc, #320]	@ (8010624 <tx_control+0x27e4>)
 80104e4:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 80104e6:	4b50      	ldr	r3, [pc, #320]	@ (8010628 <tx_control+0x27e8>)
 80104e8:	227c      	movs	r2, #124	@ 0x7c
 80104ea:	5c9a      	ldrb	r2, [r3, r2]
 80104ec:	4b4d      	ldr	r3, [pc, #308]	@ (8010624 <tx_control+0x27e4>)
 80104ee:	711a      	strb	r2, [r3, #4]
tx_wifi_timeLogger_loadLogger_01:

		/* ; Si el contador de bytes loggeado viene en cero quiere decir que ya no hay informacin en el bloque actual de 128 bytes
		; por lo tanto hay que decrementar el contador de bloques y reubicar el contado de bytes*/
		// tnz		byteLoggWifi
		if(byteLoggWifi != 0){
 80104f0:	4b61      	ldr	r3, [pc, #388]	@ (8010678 <tx_control+0x2838>)
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d112      	bne.n	801051e <tx_control+0x26de>
			goto tx_wifi_timeLogger_loadLogger_03;// jrne	tx_wifi_timeLogger_loadLogger_03
		}
		byteLoggWifi = offsetTimeLogg;// mov		byteLoggWifi,#offsetTimeLogg
 80104f8:	4b5f      	ldr	r3, [pc, #380]	@ (8010678 <tx_control+0x2838>)
 80104fa:	227e      	movs	r2, #126	@ 0x7e
 80104fc:	701a      	strb	r2, [r3, #0]
		//; Si el contador de bloques llego a cero, hay que cargar el contador de bloques con su valor maximo
		// tnz		blockLoggWifi
		if(blockLoggWifi != 0){
 80104fe:	4b5d      	ldr	r3, [pc, #372]	@ (8010674 <tx_control+0x2834>)
 8010500:	781b      	ldrb	r3, [r3, #0]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d103      	bne.n	801050e <tx_control+0x26ce>
			goto tx_wifi_timeLogger_loadLogger_02;// jrne	tx_wifi_timeLogger_loadLogger_02
		}
		blockLoggWifi = numBlockDATA;// mov		blockLoggWifi,#numBlockDATA
 8010506:	4b5b      	ldr	r3, [pc, #364]	@ (8010674 <tx_control+0x2834>)
 8010508:	2260      	movs	r2, #96	@ 0x60
 801050a:	701a      	strb	r2, [r3, #0]
 801050c:	e000      	b.n	8010510 <tx_control+0x26d0>
			goto tx_wifi_timeLogger_loadLogger_02;// jrne	tx_wifi_timeLogger_loadLogger_02
 801050e:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_loadLogger_02:
		blockLoggWifi--;// dec		blockLoggWifi; Ajuste
 8010510:	4b58      	ldr	r3, [pc, #352]	@ (8010674 <tx_control+0x2834>)
 8010512:	781b      	ldrb	r3, [r3, #0]
 8010514:	3b01      	subs	r3, #1
 8010516:	b2da      	uxtb	r2, r3
 8010518:	4b56      	ldr	r3, [pc, #344]	@ (8010674 <tx_control+0x2834>)
 801051a:	701a      	strb	r2, [r3, #0]
 801051c:	e000      	b.n	8010520 <tx_control+0x26e0>
			goto tx_wifi_timeLogger_loadLogger_03;// jrne	tx_wifi_timeLogger_loadLogger_03
 801051e:	46c0      	nop			@ (mov r8, r8)

tx_wifi_timeLogger_loadLogger_03:

		point_Y = &bufferWifiTx[5 + sizeRegTimeLogg];// LDW		Y,#(bufferWifiTx + 5 + sizeRegTimeLogg);	/ apunta al buffer de datos en RAM
 8010520:	4b5c      	ldr	r3, [pc, #368]	@ (8010694 <tx_control+0x2854>)
 8010522:	653b      	str	r3, [r7, #80]	@ 0x50
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		// mul		X,A;										/ Multiplicalos
		// addw	X,#dataLogger;				/	apunta al inicio de la Flash resevada para Logger de datos de tiempo + el nmero de bloques grabados
		// clr		resulh
		// mov		resull,byteLoggWifi
		point_X = &dataLogger[128*blockLoggWifi+byteLoggWifi];// addw	X,resulh;							/ suma la posicin de bytes
 8010524:	4b53      	ldr	r3, [pc, #332]	@ (8010674 <tx_control+0x2834>)
 8010526:	781b      	ldrb	r3, [r3, #0]
 8010528:	01db      	lsls	r3, r3, #7
 801052a:	4a53      	ldr	r2, [pc, #332]	@ (8010678 <tx_control+0x2838>)
 801052c:	7812      	ldrb	r2, [r2, #0]
 801052e:	189a      	adds	r2, r3, r2
 8010530:	4b33      	ldr	r3, [pc, #204]	@ (8010600 <tx_control+0x27c0>)
 8010532:	18d3      	adds	r3, r2, r3
 8010534:	657b      	str	r3, [r7, #84]	@ 0x54
		wreg = 0;// clr		wreg
 8010536:	4b58      	ldr	r3, [pc, #352]	@ (8010698 <tx_control+0x2858>)
 8010538:	2200      	movs	r2, #0
 801053a:	701a      	strb	r2, [r3, #0]

tx_wifi_timeLogger_loadLogger_04:
		point_X--;// decw	X;
 801053c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801053e:	3b01      	subs	r3, #1
 8010540:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y--;// decw	Y;											/ decrementa apuntadores
 8010542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010544:	3b01      	subs	r3, #1
 8010546:	653b      	str	r3, [r7, #80]	@ 0x50
		byteLoggWifi--;// dec		byteLoggWifi;						/ al mismo tiempo decrementa el contador de bytes de logger
 8010548:	4b4b      	ldr	r3, [pc, #300]	@ (8010678 <tx_control+0x2838>)
 801054a:	781b      	ldrb	r3, [r3, #0]
 801054c:	3b01      	subs	r3, #1
 801054e:	b2da      	uxtb	r2, r3
 8010550:	4b49      	ldr	r3, [pc, #292]	@ (8010678 <tx_control+0x2838>)
 8010552:	701a      	strb	r2, [r3, #0]
		// LDF		A,($010000,X)
		*point_Y = *(point_X+0x010000);// LD		(Y),A;
 8010554:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010556:	2380      	movs	r3, #128	@ 0x80
 8010558:	025b      	lsls	r3, r3, #9
 801055a:	5cd2      	ldrb	r2, [r2, r3]
 801055c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801055e:	701a      	strb	r2, [r3, #0]
		wreg++;//inc		wreg
 8010560:	4b4d      	ldr	r3, [pc, #308]	@ (8010698 <tx_control+0x2858>)
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	3301      	adds	r3, #1
 8010566:	b2da      	uxtb	r2, r3
 8010568:	4b4b      	ldr	r3, [pc, #300]	@ (8010698 <tx_control+0x2858>)
 801056a:	701a      	strb	r2, [r3, #0]
		// ld		A,wreg
		// cp		A,#sizeRegTimeLogg
		if(wreg < sizeRegTimeLogg){
 801056c:	4b4a      	ldr	r3, [pc, #296]	@ (8010698 <tx_control+0x2858>)
 801056e:	781b      	ldrb	r3, [r3, #0]
 8010570:	2b08      	cmp	r3, #8
 8010572:	d800      	bhi.n	8010576 <tx_control+0x2736>
			goto tx_wifi_timeLogger_loadLogger_04;//jrult tx_wifi_timeLogger_loadLogger_04
 8010574:	e7e2      	b.n	801053c <tx_control+0x26fc>
		}

		//;Ajuste del dato de voltaje
		waux = bufferWifiTx[13];// mov		waux,bufferWifiTx+13
 8010576:	4b2b      	ldr	r3, [pc, #172]	@ (8010624 <tx_control+0x27e4>)
 8010578:	7b5a      	ldrb	r2, [r3, #13]
 801057a:	4b48      	ldr	r3, [pc, #288]	@ (801069c <tx_control+0x285c>)
 801057c:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[13] = 0;// clr		bufferWifiTx+13
 801057e:	4b29      	ldr	r3, [pc, #164]	@ (8010624 <tx_control+0x27e4>)
 8010580:	2200      	movs	r2, #0
 8010582:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = waux;	//mov		bufferWifiTx+14,waux
 8010584:	4b45      	ldr	r3, [pc, #276]	@ (801069c <tx_control+0x285c>)
 8010586:	781a      	ldrb	r2, [r3, #0]
 8010588:	4b26      	ldr	r3, [pc, #152]	@ (8010624 <tx_control+0x27e4>)
 801058a:	739a      	strb	r2, [r3, #14]

		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 801058c:	4b31      	ldr	r3, [pc, #196]	@ (8010654 <tx_control+0x2814>)
 801058e:	4a25      	ldr	r2, [pc, #148]	@ (8010624 <tx_control+0x27e4>)
 8010590:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 8010592:	4b31      	ldr	r3, [pc, #196]	@ (8010658 <tx_control+0x2818>)
 8010594:	4a23      	ldr	r2, [pc, #140]	@ (8010624 <tx_control+0x27e4>)
 8010596:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+15)
		pointEndTx = &bufferWifiTx[15];// ldw		pointEndTx,X
 8010598:	4b30      	ldr	r3, [pc, #192]	@ (801065c <tx_control+0x281c>)
 801059a:	4a41      	ldr	r2, [pc, #260]	@ (80106a0 <tx_control+0x2860>)
 801059c:	601a      	str	r2, [r3, #0]
		blockSizeTX = 15; // mov		blockSizeTX,#15
 801059e:	4b31      	ldr	r3, [pc, #196]	@ (8010664 <tx_control+0x2824>)
 80105a0:	220f      	movs	r2, #15
 80105a2:	701a      	strb	r2, [r3, #0]

		flagsTX[2]=0;// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 80105a4:	4b30      	ldr	r3, [pc, #192]	@ (8010668 <tx_control+0x2828>)
 80105a6:	2200      	movs	r2, #0
 80105a8:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 80105aa:	4b30      	ldr	r3, [pc, #192]	@ (801066c <tx_control+0x282c>)
 80105ac:	2200      	movs	r2, #0
 80105ae:	601a      	str	r2, [r3, #0]
		flagsTX[3] =1;	// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 80105b0:	4b2d      	ldr	r3, [pc, #180]	@ (8010668 <tx_control+0x2828>)
 80105b2:	2201      	movs	r2, #1
 80105b4:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 80105b6:	4b09      	ldr	r3, [pc, #36]	@ (80105dc <tx_control+0x279c>)
 80105b8:	2255      	movs	r2, #85	@ 0x55
 80105ba:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 80105bc:	4b2c      	ldr	r3, [pc, #176]	@ (8010670 <tx_control+0x2830>)
 80105be:	2200      	movs	r2, #0
 80105c0:	701a      	strb	r2, [r3, #0]

		// incrementa el contador de registros enviados
		// ldw		X,cntRegTxWifi
		// incw	X
		cntRegTxWifi++; //ldw		cntRegTxWifi,X
 80105c2:	4b07      	ldr	r3, [pc, #28]	@ (80105e0 <tx_control+0x27a0>)
 80105c4:	881b      	ldrh	r3, [r3, #0]
 80105c6:	3301      	adds	r3, #1
 80105c8:	b29a      	uxth	r2, r3
 80105ca:	4b05      	ldr	r3, [pc, #20]	@ (80105e0 <tx_control+0x27a0>)
 80105cc:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;// jp			end_tx_wifi
 80105ce:	f000 feab 	bl	8011328 <tx_control+0x34e8>
 80105d2:	46c0      	nop			@ (mov r8, r8)
 80105d4:	2000200c 	.word	0x2000200c
 80105d8:	20001f98 	.word	0x20001f98
 80105dc:	20001ed5 	.word	0x20001ed5
 80105e0:	20002034 	.word	0x20002034
 80105e4:	20000e61 	.word	0x20000e61
 80105e8:	20000e4e 	.word	0x20000e4e
 80105ec:	20000e60 	.word	0x20000e60
 80105f0:	20000e4f 	.word	0x20000e4f
 80105f4:	20000e58 	.word	0x20000e58
 80105f8:	20000d40 	.word	0x20000d40
 80105fc:	20000e54 	.word	0x20000e54
 8010600:	0803c000 	.word	0x0803c000
 8010604:	20000e40 	.word	0x20000e40
 8010608:	20000e44 	.word	0x20000e44
 801060c:	20000e48 	.word	0x20000e48
 8010610:	200020f2 	.word	0x200020f2
 8010614:	200020f6 	.word	0x200020f6
 8010618:	200020f8 	.word	0x200020f8
 801061c:	0803f810 	.word	0x0803f810
 8010620:	20000d3a 	.word	0x20000d3a
 8010624:	20002014 	.word	0x20002014
 8010628:	20000cb4 	.word	0x20000cb4
 801062c:	20001e6c 	.word	0x20001e6c
 8010630:	20001e6e 	.word	0x20001e6e
 8010634:	200001bb 	.word	0x200001bb
 8010638:	200001bc 	.word	0x200001bc
 801063c:	200001bd 	.word	0x200001bd
 8010640:	200001be 	.word	0x200001be
 8010644:	200001bf 	.word	0x200001bf
 8010648:	200001c0 	.word	0x200001c0
 801064c:	200001c1 	.word	0x200001c1
 8010650:	200001c2 	.word	0x200001c2
 8010654:	20001ed0 	.word	0x20001ed0
 8010658:	20001ec8 	.word	0x20001ec8
 801065c:	20001ecc 	.word	0x20001ecc
 8010660:	20002024 	.word	0x20002024
 8010664:	20001eec 	.word	0x20001eec
 8010668:	20001ed8 	.word	0x20001ed8
 801066c:	20001ef0 	.word	0x20001ef0
 8010670:	20001ee0 	.word	0x20001ee0
 8010674:	20002032 	.word	0x20002032
 8010678:	20002033 	.word	0x20002033
 801067c:	20002036 	.word	0x20002036
 8010680:	200020f0 	.word	0x200020f0
 8010684:	0000053f 	.word	0x0000053f
 8010688:	20002008 	.word	0x20002008
 801068c:	200021d4 	.word	0x200021d4
 8010690:	20002037 	.word	0x20002037
 8010694:	20002022 	.word	0x20002022
 8010698:	20000b70 	.word	0x20000b70
 801069c:	20000b6f 	.word	0x20000b6f
 80106a0:	20002023 	.word	0x20002023
		goto tx_wifi_eventLoggerAsk;	//jp			tx_wifi_eventLoggerAsk
 80106a4:	46c0      	nop			@ (mov r8, r8)
		// ;										Logger eventos
		// ;===========================================================
tx_wifi_eventLoggerAsk:
		// ; Pregunta si ya se envo el logger de eventos
		//if(!flagsWIFI[f_eventLoggerSend]){
		if(flagsWIFI[f_eventLoggerSend]){
 80106a6:	4bc2      	ldr	r3, [pc, #776]	@ (80109b0 <tx_control+0x2b70>)
 80106a8:	789b      	ldrb	r3, [r3, #2]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d100      	bne.n	80106b0 <tx_control+0x2870>
 80106ae:	e1e5      	b.n	8010a7c <tx_control+0x2c3c>
			goto tx_wifi_eventLogger;// btjf		flagsWIFI,#f_eventLoggerSend,tx_wifi_eventLogger
 80106b0:	46c0      	nop			@ (mov r8, r8)
//tx_wifi_eventDelayAsk:
		//;------------------------------------------------------------
		//;------------- Envo de comando y tiempo actual
		//; Ya se envi el comando con la estampa de tiempo ?
		//; si ya se mand, espera respuesta de modulo WiFi.
		if(flagsWIFI[f_eventLoggerCmd]){
 80106b2:	4bbf      	ldr	r3, [pc, #764]	@ (80109b0 <tx_control+0x2b70>)
 80106b4:	791b      	ldrb	r3, [r3, #4]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d000      	beq.n	80106bc <tx_control+0x287c>
 80106ba:	e0b7      	b.n	801082c <tx_control+0x29ec>
			goto tx_wifi_eventLogger_01;// btjt		flagsWIFI,#f_eventLoggerCmd,tx_wifi_eventLogger_01
		}

		//; en caso contrario carga informacin para transmitir comando
		flagsWIFI[f_eventLoggerCmd] = 1;// bset		flagsWIFI,#f_eventLoggerCmd
 80106bc:	4bbc      	ldr	r3, [pc, #752]	@ (80109b0 <tx_control+0x2b70>)
 80106be:	2201      	movs	r2, #1
 80106c0:	711a      	strb	r2, [r3, #4]

		//;S el contador no viene en cero no grabes datos
		//ldw		X,cntRegTxWifi
		//tnzw	X
		//jrne	tx_wifi_eventLogger_cmd
		if(cntRegTxWifi)
 80106c2:	4bbc      	ldr	r3, [pc, #752]	@ (80109b4 <tx_control+0x2b74>)
 80106c4:	881b      	ldrh	r3, [r3, #0]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d133      	bne.n	8010732 <tx_control+0x28f2>
			goto tx_wifi_eventLogger_cmd;
		//;primero guarda lo que aun hay en el buffer .
		cntBlockFlash = cntBlockEVENT;// mov		cntBlockFlash,cntBlockEVENT; /pasa el nmero de bloques de datos grabados
 80106ca:	4bbb      	ldr	r3, [pc, #748]	@ (80109b8 <tx_control+0x2b78>)
 80106cc:	781a      	ldrb	r2, [r3, #0]
 80106ce:	4bbb      	ldr	r3, [pc, #748]	@ (80109bc <tx_control+0x2b7c>)
 80106d0:	701a      	strb	r2, [r3, #0]
		cntByteBlock = cntByteBlockEVENT;// mov		cntByteBlock,cntByteBlockEVENT
 80106d2:	4bbb      	ldr	r3, [pc, #748]	@ (80109c0 <tx_control+0x2b80>)
 80106d4:	781a      	ldrb	r2, [r3, #0]
 80106d6:	4bbb      	ldr	r3, [pc, #748]	@ (80109c4 <tx_control+0x2b84>)
 80106d8:	701a      	strb	r2, [r3, #0]
		// ldw		X,#event_buffer
		dirBuffer = &event_buffer[0];// ldw		dirBuffer,X
 80106da:	4bbb      	ldr	r3, [pc, #748]	@ (80109c8 <tx_control+0x2b88>)
 80106dc:	4abb      	ldr	r2, [pc, #748]	@ (80109cc <tx_control+0x2b8c>)
 80106de:	601a      	str	r2, [r3, #0]
		// ldw		X,#eventLogger
		dirLogger = &eventLogger[0];// ldw		dirLogger,X
 80106e0:	4bbb      	ldr	r3, [pc, #748]	@ (80109d0 <tx_control+0x2b90>)
 80106e2:	4abc      	ldr	r2, [pc, #752]	@ (80109d4 <tx_control+0x2b94>)
 80106e4:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer
		// clr		resulh
		// mov		resull,#126
		// addw	X,resulh
		// ld		A,cntByteBlock
		event_buffer[126]=cntByteBlock;// ld		(X),A
 80106e6:	4bb7      	ldr	r3, [pc, #732]	@ (80109c4 <tx_control+0x2b84>)
 80106e8:	7819      	ldrb	r1, [r3, #0]
 80106ea:	4bb8      	ldr	r3, [pc, #736]	@ (80109cc <tx_control+0x2b8c>)
 80106ec:	227e      	movs	r2, #126	@ 0x7e
 80106ee:	5499      	strb	r1, [r3, r2]

		//;---- Graba buffer en bloque de flash
		ProgMemCode = 0xAA;// mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 80106f0:	4bb9      	ldr	r3, [pc, #740]	@ (80109d8 <tx_control+0x2b98>)
 80106f2:	22aa      	movs	r2, #170	@ 0xaa
 80106f4:	701a      	strb	r2, [r3, #0]
		// ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
		// ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
		//mul		X,A;										/ Multiplicalos
		//addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
		dirPointer = &dirLogger[128*cntBlockFlash];// LDW		dirPointer,X
 80106f6:	4bb6      	ldr	r3, [pc, #728]	@ (80109d0 <tx_control+0x2b90>)
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	4ab0      	ldr	r2, [pc, #704]	@ (80109bc <tx_control+0x2b7c>)
 80106fc:	7812      	ldrb	r2, [r2, #0]
 80106fe:	01d2      	lsls	r2, r2, #7
 8010700:	189a      	adds	r2, r3, r2
 8010702:	4bb6      	ldr	r3, [pc, #728]	@ (80109dc <tx_control+0x2b9c>)
 8010704:	601a      	str	r2, [r3, #0]
		// LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
		dataPointer = dirBuffer;// LDW		dataPointer,X
 8010706:	4bb0      	ldr	r3, [pc, #704]	@ (80109c8 <tx_control+0x2b88>)
 8010708:	681a      	ldr	r2, [r3, #0]
 801070a:	4bb5      	ldr	r3, [pc, #724]	@ (80109e0 <tx_control+0x2ba0>)
 801070c:	601a      	str	r2, [r3, #0]
		GRABA_BLOCK();// call	GRABA_BLOCK
 801070e:	f7f6 ff69 	bl	80075e4 <GRABA_BLOCK>

		// ldw		X,cntRegEVENT
		cntReg = cntRegEVENT;// ldw		cntReg,X
 8010712:	4bb4      	ldr	r3, [pc, #720]	@ (80109e4 <tx_control+0x2ba4>)
 8010714:	881a      	ldrh	r2, [r3, #0]
 8010716:	4bb4      	ldr	r3, [pc, #720]	@ (80109e8 <tx_control+0x2ba8>)
 8010718:	801a      	strh	r2, [r3, #0]
		//ldw		X,#eeCntRegEVENT
		cntRegPNT = &eeCntRegEVENT;// ldw		cntRegPNT,X
 801071a:	4bb4      	ldr	r3, [pc, #720]	@ (80109ec <tx_control+0x2bac>)
 801071c:	4ab4      	ldr	r2, [pc, #720]	@ (80109f0 <tx_control+0x2bb0>)
 801071e:	601a      	str	r2, [r3, #0]
		reeCntRegEVENT = cntReg;
 8010720:	4bb1      	ldr	r3, [pc, #708]	@ (80109e8 <tx_control+0x2ba8>)
 8010722:	881a      	ldrh	r2, [r3, #0]
 8010724:	4bb3      	ldr	r3, [pc, #716]	@ (80109f4 <tx_control+0x2bb4>)
 8010726:	801a      	strh	r2, [r3, #0]

		save_cntReg();		// call	save_cntReg
 8010728:	f7f6 fcd2 	bl	80070d0 <save_cntReg>

		save_timeUNIX();	// call	save_timeUNIX
 801072c:	f7f6 fce2 	bl	80070f4 <save_timeUNIX>
 8010730:	e000      	b.n	8010734 <tx_control+0x28f4>
			goto tx_wifi_eventLogger_cmd;
 8010732:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_cmd:
		//; carga comando
		// ldw		X,#$4086
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 8010734:	4bb0      	ldr	r3, [pc, #704]	@ (80109f8 <tx_control+0x2bb8>)
 8010736:	2240      	movs	r2, #64	@ 0x40
 8010738:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x86;
 801073a:	4baf      	ldr	r3, [pc, #700]	@ (80109f8 <tx_control+0x2bb8>)
 801073c:	2286      	movs	r2, #134	@ 0x86
 801073e:	705a      	strb	r2, [r3, #1]
		//; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[2] = eePlantilla[eeversion1];// ldw		bufferWifiTx+2,X
		//bufferWifiTx[3] = eePlantilla[eeversion2];
		bufferWifiTx[2] = reePlantilla[eeversion1];
 8010740:	4bae      	ldr	r3, [pc, #696]	@ (80109fc <tx_control+0x2bbc>)
 8010742:	227b      	movs	r2, #123	@ 0x7b
 8010744:	5c9a      	ldrb	r2, [r3, r2]
 8010746:	4bac      	ldr	r3, [pc, #688]	@ (80109f8 <tx_control+0x2bb8>)
 8010748:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion2];
 801074a:	4bac      	ldr	r3, [pc, #688]	@ (80109fc <tx_control+0x2bbc>)
 801074c:	227c      	movs	r2, #124	@ 0x7c
 801074e:	5c9a      	ldrb	r2, [r3, r2]
 8010750:	4ba9      	ldr	r3, [pc, #676]	@ (80109f8 <tx_control+0x2bb8>)
 8010752:	70da      	strb	r2, [r3, #3]
		//; carga hora actual
		// ldw		X,timeSeconds_HW
		bufferWifiTx[4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8); // ldw		bufferWifiTx+4,X
 8010754:	4baa      	ldr	r3, [pc, #680]	@ (8010a00 <tx_control+0x2bc0>)
 8010756:	881b      	ldrh	r3, [r3, #0]
 8010758:	0a1b      	lsrs	r3, r3, #8
 801075a:	b29b      	uxth	r3, r3
 801075c:	b2da      	uxtb	r2, r3
 801075e:	4ba6      	ldr	r3, [pc, #664]	@ (80109f8 <tx_control+0x2bb8>)
 8010760:	711a      	strb	r2, [r3, #4]
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0x00FF));
 8010762:	4ba7      	ldr	r3, [pc, #668]	@ (8010a00 <tx_control+0x2bc0>)
 8010764:	881b      	ldrh	r3, [r3, #0]
 8010766:	b2da      	uxtb	r2, r3
 8010768:	4ba3      	ldr	r3, [pc, #652]	@ (80109f8 <tx_control+0x2bb8>)
 801076a:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		bufferWifiTx[6] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8); // ldw		bufferWifiTx+6,X
 801076c:	4ba5      	ldr	r3, [pc, #660]	@ (8010a04 <tx_control+0x2bc4>)
 801076e:	881b      	ldrh	r3, [r3, #0]
 8010770:	0a1b      	lsrs	r3, r3, #8
 8010772:	b29b      	uxth	r3, r3
 8010774:	b2da      	uxtb	r2, r3
 8010776:	4ba0      	ldr	r3, [pc, #640]	@ (80109f8 <tx_control+0x2bb8>)
 8010778:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0x00FF));
 801077a:	4ba2      	ldr	r3, [pc, #648]	@ (8010a04 <tx_control+0x2bc4>)
 801077c:	881b      	ldrh	r3, [r3, #0]
 801077e:	b2da      	uxtb	r2, r3
 8010780:	4b9d      	ldr	r3, [pc, #628]	@ (80109f8 <tx_control+0x2bb8>)
 8010782:	71da      	strb	r2, [r3, #7]
//		bufferWifiTx[12] = eeLong1;
//		bufferWifiTx[13] = eeLong2;
//		bufferWifiTx[14] = eeLong3;
//		bufferWifiTx[15] = eeLong4;

		bufferWifiTx[8] = reeLat1;
 8010784:	4ba0      	ldr	r3, [pc, #640]	@ (8010a08 <tx_control+0x2bc8>)
 8010786:	781a      	ldrb	r2, [r3, #0]
 8010788:	4b9b      	ldr	r3, [pc, #620]	@ (80109f8 <tx_control+0x2bb8>)
 801078a:	721a      	strb	r2, [r3, #8]
		bufferWifiTx[9] = reeLat2;
 801078c:	4b9f      	ldr	r3, [pc, #636]	@ (8010a0c <tx_control+0x2bcc>)
 801078e:	781a      	ldrb	r2, [r3, #0]
 8010790:	4b99      	ldr	r3, [pc, #612]	@ (80109f8 <tx_control+0x2bb8>)
 8010792:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = reeLat3;
 8010794:	4b9e      	ldr	r3, [pc, #632]	@ (8010a10 <tx_control+0x2bd0>)
 8010796:	781a      	ldrb	r2, [r3, #0]
 8010798:	4b97      	ldr	r3, [pc, #604]	@ (80109f8 <tx_control+0x2bb8>)
 801079a:	729a      	strb	r2, [r3, #10]
		bufferWifiTx[11] = reeLat4;
 801079c:	4b9d      	ldr	r3, [pc, #628]	@ (8010a14 <tx_control+0x2bd4>)
 801079e:	781a      	ldrb	r2, [r3, #0]
 80107a0:	4b95      	ldr	r3, [pc, #596]	@ (80109f8 <tx_control+0x2bb8>)
 80107a2:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = reeLong1;
 80107a4:	4b9c      	ldr	r3, [pc, #624]	@ (8010a18 <tx_control+0x2bd8>)
 80107a6:	781a      	ldrb	r2, [r3, #0]
 80107a8:	4b93      	ldr	r3, [pc, #588]	@ (80109f8 <tx_control+0x2bb8>)
 80107aa:	731a      	strb	r2, [r3, #12]
		bufferWifiTx[13] = reeLong2;
 80107ac:	4b9b      	ldr	r3, [pc, #620]	@ (8010a1c <tx_control+0x2bdc>)
 80107ae:	781a      	ldrb	r2, [r3, #0]
 80107b0:	4b91      	ldr	r3, [pc, #580]	@ (80109f8 <tx_control+0x2bb8>)
 80107b2:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = reeLong3;
 80107b4:	4b9a      	ldr	r3, [pc, #616]	@ (8010a20 <tx_control+0x2be0>)
 80107b6:	781a      	ldrb	r2, [r3, #0]
 80107b8:	4b8f      	ldr	r3, [pc, #572]	@ (80109f8 <tx_control+0x2bb8>)
 80107ba:	739a      	strb	r2, [r3, #14]
		bufferWifiTx[15] = reeLong4;
 80107bc:	4b99      	ldr	r3, [pc, #612]	@ (8010a24 <tx_control+0x2be4>)
 80107be:	781a      	ldrb	r2, [r3, #0]
 80107c0:	4b8d      	ldr	r3, [pc, #564]	@ (80109f8 <tx_control+0x2bb8>)
 80107c2:	73da      	strb	r2, [r3, #15]


		// ;define inicio, fin y tamao de bloque de tx
		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 80107c4:	4b98      	ldr	r3, [pc, #608]	@ (8010a28 <tx_control+0x2be8>)
 80107c6:	4a8c      	ldr	r2, [pc, #560]	@ (80109f8 <tx_control+0x2bb8>)
 80107c8:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 80107ca:	4b98      	ldr	r3, [pc, #608]	@ (8010a2c <tx_control+0x2bec>)
 80107cc:	4a8a      	ldr	r2, [pc, #552]	@ (80109f8 <tx_control+0x2bb8>)
 80107ce:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+16)
		pointEndTx= &bufferWifiTx[16];	// ldw		pointEndTx,X
 80107d0:	4b97      	ldr	r3, [pc, #604]	@ (8010a30 <tx_control+0x2bf0>)
 80107d2:	4a98      	ldr	r2, [pc, #608]	@ (8010a34 <tx_control+0x2bf4>)
 80107d4:	601a      	str	r2, [r3, #0]
		blockSizeTX = 16;// mov		blockSizeTX,#16
 80107d6:	4b98      	ldr	r3, [pc, #608]	@ (8010a38 <tx_control+0x2bf8>)
 80107d8:	2210      	movs	r2, #16
 80107da:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 80107dc:	4b97      	ldr	r3, [pc, #604]	@ (8010a3c <tx_control+0x2bfc>)
 80107de:	2200      	movs	r2, #0
 80107e0:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 80107e2:	4b97      	ldr	r3, [pc, #604]	@ (8010a40 <tx_control+0x2c00>)
 80107e4:	2200      	movs	r2, #0
 80107e6:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 80107e8:	4b94      	ldr	r3, [pc, #592]	@ (8010a3c <tx_control+0x2bfc>)
 80107ea:	2201      	movs	r2, #1
 80107ec:	70da      	strb	r2, [r3, #3]
		keyTx = 0X55; 	// mov		keyTx,#$55;						/ listo para mandar transmisin
 80107ee:	4b95      	ldr	r3, [pc, #596]	@ (8010a44 <tx_control+0x2c04>)
 80107f0:	2255      	movs	r2, #85	@ 0x55
 80107f2:	701a      	strb	r2, [r3, #0]
		codeTX = 0;//	clr		codeTX;								/ limpia cdigo de Tx
 80107f4:	4b94      	ldr	r3, [pc, #592]	@ (8010a48 <tx_control+0x2c08>)
 80107f6:	2200      	movs	r2, #0
 80107f8:	701a      	strb	r2, [r3, #0]

//		;S el contador no viene en cero continua utilizando los punteros sin iniciarlos
//		ldw		X,cntRegTxWifi
//		tnzw	X
//		jrne	tx_wifi_eventLogger_noInit
		if(cntRegTxWifi)
 80107fa:	4b6e      	ldr	r3, [pc, #440]	@ (80109b4 <tx_control+0x2b74>)
 80107fc:	881b      	ldrh	r3, [r3, #0]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d10b      	bne.n	801081a <tx_control+0x29da>

		/*;Establece punteros iniciales y finales del envo de eventos
		; pasa el nmero de bloques y bytes de datos de tiempo grabados
		; limpia el contador de registros transmitidos
		;	carga timeout en segundos*/
		blockLoggWifi = cntBlockEVENT;// mov		blockLoggWifi,cntBlockEVENT
 8010802:	4b6d      	ldr	r3, [pc, #436]	@ (80109b8 <tx_control+0x2b78>)
 8010804:	781a      	ldrb	r2, [r3, #0]
 8010806:	4b91      	ldr	r3, [pc, #580]	@ (8010a4c <tx_control+0x2c0c>)
 8010808:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = cntByteBlockEVENT;// mov		byteLoggWifi,cntByteBlockEVENT
 801080a:	4b6d      	ldr	r3, [pc, #436]	@ (80109c0 <tx_control+0x2b80>)
 801080c:	781a      	ldrb	r2, [r3, #0]
 801080e:	4b90      	ldr	r3, [pc, #576]	@ (8010a50 <tx_control+0x2c10>)
 8010810:	701a      	strb	r2, [r3, #0]
		// clrw	X
		cntRegTxWifi = 0;	// ldw		cntRegTxWifi,X
 8010812:	4b68      	ldr	r3, [pc, #416]	@ (80109b4 <tx_control+0x2b74>)
 8010814:	2200      	movs	r2, #0
 8010816:	801a      	strh	r2, [r3, #0]
 8010818:	e000      	b.n	801081c <tx_control+0x29dc>
			goto tx_wifi_eventLogger_noInit;
 801081a:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_noInit:
		timeoutTxWifi = 3;	// mov		timeoutTxWifi,#3
 801081c:	4b8d      	ldr	r3, [pc, #564]	@ (8010a54 <tx_control+0x2c14>)
 801081e:	2203      	movs	r2, #3
 8010820:	701a      	strb	r2, [r3, #0]
		//if(findLastValue((uint32_t)&eeCntRegEVENT)==0){
		//	goto tx_wifi_eventLogger_END;// jreq	tx_wifi_eventLogger_END; / no, finaliza envo de logger de datos
		//}
		//numRegTx = eeCntRegEVENT;// ldw		numRegTx,X
		//numRegTx = findLastValue((uint32_t)&eeCntRegEVENT);
		numRegTx = 1439;
 8010822:	4b8d      	ldr	r3, [pc, #564]	@ (8010a58 <tx_control+0x2c18>)
 8010824:	4a8d      	ldr	r2, [pc, #564]	@ (8010a5c <tx_control+0x2c1c>)
 8010826:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 8010828:	f000 fd7e 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_01;// btjt		flagsWIFI,#f_eventLoggerCmd,tx_wifi_eventLogger_01
 801082c:	46c0      	nop			@ (mov r8, r8)
//;------------------------------------------------------------
//;------------- Validacin de respuesta, time out y envo de logger por Registro
tx_wifi_eventLogger_01:
		// ld		A,codeTX
		// cp		A,#$3D
		if(codeTX == 0x3D){
 801082e:	4b86      	ldr	r3, [pc, #536]	@ (8010a48 <tx_control+0x2c08>)
 8010830:	781b      	ldrb	r3, [r3, #0]
 8010832:	2b3d      	cmp	r3, #61	@ 0x3d
 8010834:	d00e      	beq.n	8010854 <tx_control+0x2a14>
			goto tx_wifi_eventLogger_03;// jreq	tx_wifi_eventLogger_03
		}
		codeTX = 0;
 8010836:	4b84      	ldr	r3, [pc, #528]	@ (8010a48 <tx_control+0x2c08>)
 8010838:	2200      	movs	r2, #0
 801083a:	701a      	strb	r2, [r3, #0]
		//; checa timeout
		// tnz		timeoutTxWifi
		if(timeoutTxWifi != 0){
 801083c:	4b85      	ldr	r3, [pc, #532]	@ (8010a54 <tx_control+0x2c14>)
 801083e:	781b      	ldrb	r3, [r3, #0]
 8010840:	2b00      	cmp	r3, #0
 8010842:	d104      	bne.n	801084e <tx_control+0x2a0e>
			goto tx_wifi_eventLogger_02;// jrne	tx_wifi_eventLogger_02
		}
		flagsWIFI[f_eventLoggerCmd] = 0;// bres	flagsWIFI,#f_eventLoggerCmd
 8010844:	4b5a      	ldr	r3, [pc, #360]	@ (80109b0 <tx_control+0x2b70>)
 8010846:	2200      	movs	r2, #0
 8010848:	711a      	strb	r2, [r3, #4]

tx_wifi_eventLogger_02:
		goto end_tx_wifi;// jp		end_tx_wifi
 801084a:	f000 fd6d 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_02;// jrne	tx_wifi_eventLogger_02
 801084e:	46c0      	nop			@ (mov r8, r8)
		goto end_tx_wifi;// jp		end_tx_wifi
 8010850:	f000 fd6a 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_03;// jreq	tx_wifi_eventLogger_03
 8010854:	46c0      	nop			@ (mov r8, r8)
//		; Mientras exista comunicacion exitosa en este proceso mante timeout cargado
//		ldw		X,#300;
//		ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
//		ldw		X,#300;
//		ldw		timeoutTBLE,X;					/ carga time out de Token (5 min)
		timeoutTWF = 300;
 8010856:	4b82      	ldr	r3, [pc, #520]	@ (8010a60 <tx_control+0x2c20>)
 8010858:	2296      	movs	r2, #150	@ 0x96
 801085a:	0052      	lsls	r2, r2, #1
 801085c:	801a      	strh	r2, [r3, #0]
		timeoutTBLE = 300;
 801085e:	4b81      	ldr	r3, [pc, #516]	@ (8010a64 <tx_control+0x2c24>)
 8010860:	2296      	movs	r2, #150	@ 0x96
 8010862:	0052      	lsls	r2, r2, #1
 8010864:	801a      	strh	r2, [r3, #0]
		//;	carga timeout en segundos
		timeoutTxWifi = 3;// mov		timeoutTxWifi,#3
 8010866:	4b7b      	ldr	r3, [pc, #492]	@ (8010a54 <tx_control+0x2c14>)
 8010868:	2203      	movs	r2, #3
 801086a:	701a      	strb	r2, [r3, #0]
		//; checa si ya se terminaron de enviar todos los registros del logger
		// ldw		X,numRegTx
		// ldw		resulh,X
		// ldw		X,cntRegTxWifi
		// cpw		X,resulh
		if(numRegTx < cntRegTxWifi){
 801086c:	4b7a      	ldr	r3, [pc, #488]	@ (8010a58 <tx_control+0x2c18>)
 801086e:	881a      	ldrh	r2, [r3, #0]
 8010870:	4b50      	ldr	r3, [pc, #320]	@ (80109b4 <tx_control+0x2b74>)
 8010872:	881b      	ldrh	r3, [r3, #0]
 8010874:	429a      	cmp	r2, r3
 8010876:	d314      	bcc.n	80108a2 <tx_control+0x2a62>
//		cntReg = 0;// ldw		cntReg,X
//		// ldw		X,#eeCntRegEVENT
//		cntRegPNT = &eeCntRegEVENT;// ldw		cntRegPNT,X
//		save_cntReg();// call	save_cntReg

tx_wifi_eventLogger_END:
 8010878:	46c0      	nop			@ (mov r8, r8)
		//; indica que ya es enviaron todos los paquetes
		//flagsWIFI[f_eventLoggerSend] = 1; 	// bset	flagsWIFI,#f_eventLoggerSend
		flagsWIFI[f_eventLoggerSend] = 0;
 801087a:	4b4d      	ldr	r3, [pc, #308]	@ (80109b0 <tx_control+0x2b70>)
 801087c:	2200      	movs	r2, #0
 801087e:	709a      	strb	r2, [r3, #2]
		flagsWIFI[f_eventLoggerCmd] = 0;	// bres	flagsWIFI,#f_eventLoggerCmd; // borra bandera de comando para liberar envo de token
 8010880:	4b4b      	ldr	r3, [pc, #300]	@ (80109b0 <tx_control+0x2b70>)
 8010882:	2200      	movs	r2, #0
 8010884:	711a      	strb	r2, [r3, #4]
		delayTxLoggWifi = 10;				// mov		delayTxLoggWifi,#10; / carga un retardo para comenzar a envar el siguiente logger en segundos
 8010886:	4b78      	ldr	r3, [pc, #480]	@ (8010a68 <tx_control+0x2c28>)
 8010888:	220a      	movs	r2, #10
 801088a:	701a      	strb	r2, [r3, #0]
		blockLoggWifi = 0;//clr		blockLoggWifi
 801088c:	4b6f      	ldr	r3, [pc, #444]	@ (8010a4c <tx_control+0x2c0c>)
 801088e:	2200      	movs	r2, #0
 8010890:	701a      	strb	r2, [r3, #0]
		byteLoggWifi = 0;//clr		byteLoggWifi
 8010892:	4b6f      	ldr	r3, [pc, #444]	@ (8010a50 <tx_control+0x2c10>)
 8010894:	2200      	movs	r2, #0
 8010896:	701a      	strb	r2, [r3, #0]
		//clrw	X
		cntRegTxWifi = 0;//ldw		cntRegTxWifi,X
 8010898:	4b46      	ldr	r3, [pc, #280]	@ (80109b4 <tx_control+0x2b74>)
 801089a:	2200      	movs	r2, #0
 801089c:	801a      	strh	r2, [r3, #0]

		goto end_tx_wifi;//jp		end_tx_wifi
 801089e:	f000 fd43 	bl	8011328 <tx_control+0x34e8>
			goto tx_wifi_eventLogger_04;// jrult	tx_wifi_eventLogger_04
 80108a2:	46c0      	nop			@ (mov r8, r8)
tx_wifi_eventLogger_04:

		//;manda logger registro por registro
		// ldw		X,#$4084
		bufferWifiTx[0] = 0x40;// ldw		bufferWifiTx,X
 80108a4:	4b54      	ldr	r3, [pc, #336]	@ (80109f8 <tx_control+0x2bb8>)
 80108a6:	2240      	movs	r2, #64	@ 0x40
 80108a8:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x84;
 80108aa:	4b53      	ldr	r3, [pc, #332]	@ (80109f8 <tx_control+0x2bb8>)
 80108ac:	2284      	movs	r2, #132	@ 0x84
 80108ae:	705a      	strb	r2, [r3, #1]
		//; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 80108b0:	4b51      	ldr	r3, [pc, #324]	@ (80109f8 <tx_control+0x2bb8>)
 80108b2:	2203      	movs	r2, #3
 80108b4:	709a      	strb	r2, [r3, #2]
		//; carga versin de firmware
		// ldw		X,eeversion1
		//bufferWifiTx[3] = eePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
		//bufferWifiTx[4] = eePlantilla[eeversion2];
		bufferWifiTx[3] = reePlantilla[eeversion1];
 80108b6:	4b51      	ldr	r3, [pc, #324]	@ (80109fc <tx_control+0x2bbc>)
 80108b8:	227b      	movs	r2, #123	@ 0x7b
 80108ba:	5c9a      	ldrb	r2, [r3, r2]
 80108bc:	4b4e      	ldr	r3, [pc, #312]	@ (80109f8 <tx_control+0x2bb8>)
 80108be:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 80108c0:	4b4e      	ldr	r3, [pc, #312]	@ (80109fc <tx_control+0x2bbc>)
 80108c2:	227c      	movs	r2, #124	@ 0x7c
 80108c4:	5c9a      	ldrb	r2, [r3, r2]
 80108c6:	4b4c      	ldr	r3, [pc, #304]	@ (80109f8 <tx_control+0x2bb8>)
 80108c8:	711a      	strb	r2, [r3, #4]
tx_wifi_eventLogger_loadLogger_01:

		//; Si el contador de bytes loggeado viene en cero quiere decir que ya no hay informacin en el bloque actual de 128 bytes
		//; por lo tanto hay que decrementar el contador de bloques y reubicar el contado de bytes
		// tnz		byteLoggWifi
		if(byteLoggWifi!=0){
 80108ca:	4b61      	ldr	r3, [pc, #388]	@ (8010a50 <tx_control+0x2c10>)
 80108cc:	781b      	ldrb	r3, [r3, #0]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d112      	bne.n	80108f8 <tx_control+0x2ab8>
			goto tx_wifi_eventLogger_loadLogger_03;// jrne	tx_wifi_eventLogger_loadLogger_03
		}
		byteLoggWifi = offsetEventLogg;// mov		byteLoggWifi,#offsetEventLogg
 80108d2:	4b5f      	ldr	r3, [pc, #380]	@ (8010a50 <tx_control+0x2c10>)
 80108d4:	227e      	movs	r2, #126	@ 0x7e
 80108d6:	701a      	strb	r2, [r3, #0]
		//; Si el contador de bloques llego a cero, hay que cargar el contador de bloques con su valor maximo
		// tnz		blockLoggWifi
		if(blockLoggWifi!=0){
 80108d8:	4b5c      	ldr	r3, [pc, #368]	@ (8010a4c <tx_control+0x2c0c>)
 80108da:	781b      	ldrb	r3, [r3, #0]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d103      	bne.n	80108e8 <tx_control+0x2aa8>
			goto tx_wifi_eventLogger_loadLogger_02;// jrne	tx_wifi_eventLogger_loadLogger_02
		}
		blockLoggWifi = numBlockEVENT;// mov		blockLoggWifi,#numBlockEVENT
 80108e0:	4b5a      	ldr	r3, [pc, #360]	@ (8010a4c <tx_control+0x2c0c>)
 80108e2:	22a0      	movs	r2, #160	@ 0xa0
 80108e4:	701a      	strb	r2, [r3, #0]
 80108e6:	e000      	b.n	80108ea <tx_control+0x2aaa>
			goto tx_wifi_eventLogger_loadLogger_02;// jrne	tx_wifi_eventLogger_loadLogger_02
 80108e8:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_loadLogger_02:
		blockLoggWifi--;// dec		blockLoggWifi; Ajuste
 80108ea:	4b58      	ldr	r3, [pc, #352]	@ (8010a4c <tx_control+0x2c0c>)
 80108ec:	781b      	ldrb	r3, [r3, #0]
 80108ee:	3b01      	subs	r3, #1
 80108f0:	b2da      	uxtb	r2, r3
 80108f2:	4b56      	ldr	r3, [pc, #344]	@ (8010a4c <tx_control+0x2c0c>)
 80108f4:	701a      	strb	r2, [r3, #0]
 80108f6:	e000      	b.n	80108fa <tx_control+0x2aba>
			goto tx_wifi_eventLogger_loadLogger_03;// jrne	tx_wifi_eventLogger_loadLogger_03
 80108f8:	46c0      	nop			@ (mov r8, r8)

tx_wifi_eventLogger_loadLogger_03:

		point_Y = &bufferWifiTx[5 + sizeRegEventLogg];// LDW		Y,#(bufferWifiTx + 5 + sizeRegEventLogg);	/ apunta al buffer de datos en RAM
 80108fa:	4b5c      	ldr	r3, [pc, #368]	@ (8010a6c <tx_control+0x2c2c>)
 80108fc:	653b      	str	r3, [r7, #80]	@ 0x50
		mul		X,A;										/ Multiplicalos
		addw	X,#eventLogger;				/	apunta al inicio de la Flash resevada para Logger de eventos + el nmero de bloques grabados
		clr		resulh
		mov		resull,byteLoggWifi
		addw	X,resulh;							/ suma la posicin de bytes*/
		point_X = &eventLogger[byteLoggWifi+128*blockLoggWifi];
 80108fe:	4b54      	ldr	r3, [pc, #336]	@ (8010a50 <tx_control+0x2c10>)
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	001a      	movs	r2, r3
 8010904:	4b51      	ldr	r3, [pc, #324]	@ (8010a4c <tx_control+0x2c0c>)
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	01db      	lsls	r3, r3, #7
 801090a:	18d2      	adds	r2, r2, r3
 801090c:	4b31      	ldr	r3, [pc, #196]	@ (80109d4 <tx_control+0x2b94>)
 801090e:	18d3      	adds	r3, r2, r3
 8010910:	657b      	str	r3, [r7, #84]	@ 0x54
		wreg = 0;// clr		wreg
 8010912:	4b57      	ldr	r3, [pc, #348]	@ (8010a70 <tx_control+0x2c30>)
 8010914:	2200      	movs	r2, #0
 8010916:	701a      	strb	r2, [r3, #0]

tx_wifi_eventLogger_loadLogger_04:
		point_X--;// decw	X;
 8010918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801091a:	3b01      	subs	r3, #1
 801091c:	657b      	str	r3, [r7, #84]	@ 0x54
		point_Y--;// decw	Y;											/ decrementa apuntadores
 801091e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010920:	3b01      	subs	r3, #1
 8010922:	653b      	str	r3, [r7, #80]	@ 0x50
		byteLoggWifi--;//dec		byteLoggWifi;						/ al mismo tiempo decrementa el contador de bytes de logger
 8010924:	4b4a      	ldr	r3, [pc, #296]	@ (8010a50 <tx_control+0x2c10>)
 8010926:	781b      	ldrb	r3, [r3, #0]
 8010928:	3b01      	subs	r3, #1
 801092a:	b2da      	uxtb	r2, r3
 801092c:	4b48      	ldr	r3, [pc, #288]	@ (8010a50 <tx_control+0x2c10>)
 801092e:	701a      	strb	r2, [r3, #0]
		// LDF		A,($010000,X)
		*point_Y = *(point_X+0x010000);// LD		(Y),A;
 8010930:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010932:	2380      	movs	r3, #128	@ 0x80
 8010934:	025b      	lsls	r3, r3, #9
 8010936:	5cd2      	ldrb	r2, [r2, r3]
 8010938:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801093a:	701a      	strb	r2, [r3, #0]
		wreg++;//inc		wreg
 801093c:	4b4c      	ldr	r3, [pc, #304]	@ (8010a70 <tx_control+0x2c30>)
 801093e:	781b      	ldrb	r3, [r3, #0]
 8010940:	3301      	adds	r3, #1
 8010942:	b2da      	uxtb	r2, r3
 8010944:	4b4a      	ldr	r3, [pc, #296]	@ (8010a70 <tx_control+0x2c30>)
 8010946:	701a      	strb	r2, [r3, #0]
		// ld		A,wreg
		// cp		A,#sizeRegEventLogg
		if(wreg<sizeRegEventLogg){
 8010948:	4b49      	ldr	r3, [pc, #292]	@ (8010a70 <tx_control+0x2c30>)
 801094a:	781b      	ldrb	r3, [r3, #0]
 801094c:	2b0d      	cmp	r3, #13
 801094e:	d800      	bhi.n	8010952 <tx_control+0x2b12>
			goto tx_wifi_eventLogger_loadLogger_04;// jrult tx_wifi_eventLogger_loadLogger_04
 8010950:	e7e2      	b.n	8010918 <tx_control+0x2ad8>
		}

		//;Ajuste del dato de voltaje
		waux = bufferWifiTx[18];// mov		waux,bufferWifiTx+18
 8010952:	4b29      	ldr	r3, [pc, #164]	@ (80109f8 <tx_control+0x2bb8>)
 8010954:	7c9a      	ldrb	r2, [r3, #18]
 8010956:	4b47      	ldr	r3, [pc, #284]	@ (8010a74 <tx_control+0x2c34>)
 8010958:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[18] = 0;// clr		bufferWifiTx+18
 801095a:	4b27      	ldr	r3, [pc, #156]	@ (80109f8 <tx_control+0x2bb8>)
 801095c:	2200      	movs	r2, #0
 801095e:	749a      	strb	r2, [r3, #18]
		bufferWifiTx[19] = waux;// mov		bufferWifiTx+19,waux
 8010960:	4b44      	ldr	r3, [pc, #272]	@ (8010a74 <tx_control+0x2c34>)
 8010962:	781a      	ldrb	r2, [r3, #0]
 8010964:	4b24      	ldr	r3, [pc, #144]	@ (80109f8 <tx_control+0x2bb8>)
 8010966:	74da      	strb	r2, [r3, #19]
		//;define inicio, fin y tamao de bloque de tx

		// incrementa el contador de registros enviados


		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 8010968:	4b2f      	ldr	r3, [pc, #188]	@ (8010a28 <tx_control+0x2be8>)
 801096a:	4a23      	ldr	r2, [pc, #140]	@ (80109f8 <tx_control+0x2bb8>)
 801096c:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 801096e:	4b2f      	ldr	r3, [pc, #188]	@ (8010a2c <tx_control+0x2bec>)
 8010970:	4a21      	ldr	r2, [pc, #132]	@ (80109f8 <tx_control+0x2bb8>)
 8010972:	601a      	str	r2, [r3, #0]
				// ldw		X,#(bufferWifiTx+20)
		pointEndTx= &bufferWifiTx[20];	// ldw		pointEndTx,X
 8010974:	4b2e      	ldr	r3, [pc, #184]	@ (8010a30 <tx_control+0x2bf0>)
 8010976:	4a40      	ldr	r2, [pc, #256]	@ (8010a78 <tx_control+0x2c38>)
 8010978:	601a      	str	r2, [r3, #0]
		blockSizeTX = 20;// mov		blockSizeTX,#20
 801097a:	4b2f      	ldr	r3, [pc, #188]	@ (8010a38 <tx_control+0x2bf8>)
 801097c:	2214      	movs	r2, #20
 801097e:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010980:	4b2e      	ldr	r3, [pc, #184]	@ (8010a3c <tx_control+0x2bfc>)
 8010982:	2200      	movs	r2, #0
 8010984:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW = 0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 8010986:	4b2e      	ldr	r3, [pc, #184]	@ (8010a40 <tx_control+0x2c00>)
 8010988:	2200      	movs	r2, #0
 801098a:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 801098c:	4b2b      	ldr	r3, [pc, #172]	@ (8010a3c <tx_control+0x2bfc>)
 801098e:	2201      	movs	r2, #1
 8010990:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55; 	// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010992:	4b2c      	ldr	r3, [pc, #176]	@ (8010a44 <tx_control+0x2c04>)
 8010994:	2255      	movs	r2, #85	@ 0x55
 8010996:	701a      	strb	r2, [r3, #0]
		codeTX = 0;//	clr		codeTX;								/ limpia cdigo de Tx
 8010998:	4b2b      	ldr	r3, [pc, #172]	@ (8010a48 <tx_control+0x2c08>)
 801099a:	2200      	movs	r2, #0
 801099c:	701a      	strb	r2, [r3, #0]

		// ldw		X,cntRegTxWifi
		// incw	X

		cntRegTxWifi++;// ldw		cntRegTxWifi,X
 801099e:	4b05      	ldr	r3, [pc, #20]	@ (80109b4 <tx_control+0x2b74>)
 80109a0:	881b      	ldrh	r3, [r3, #0]
 80109a2:	3301      	adds	r3, #1
 80109a4:	b29a      	uxth	r2, r3
 80109a6:	4b03      	ldr	r3, [pc, #12]	@ (80109b4 <tx_control+0x2b74>)
 80109a8:	801a      	strh	r2, [r3, #0]
		goto end_tx_wifi; // jp			end_tx_wifi
 80109aa:	f000 fcbd 	bl	8011328 <tx_control+0x34e8>
 80109ae:	46c0      	nop			@ (mov r8, r8)
 80109b0:	2000200c 	.word	0x2000200c
 80109b4:	20002034 	.word	0x20002034
 80109b8:	20000e63 	.word	0x20000e63
 80109bc:	20000e4e 	.word	0x20000e4e
 80109c0:	20000e62 	.word	0x20000e62
 80109c4:	20000e4f 	.word	0x20000e4f
 80109c8:	20000e58 	.word	0x20000e58
 80109cc:	20000dc0 	.word	0x20000dc0
 80109d0:	20000e54 	.word	0x20000e54
 80109d4:	08037000 	.word	0x08037000
 80109d8:	20000e40 	.word	0x20000e40
 80109dc:	20000e44 	.word	0x20000e44
 80109e0:	20000e48 	.word	0x20000e48
 80109e4:	200020f4 	.word	0x200020f4
 80109e8:	200020f6 	.word	0x200020f6
 80109ec:	200020f8 	.word	0x200020f8
 80109f0:	0803f812 	.word	0x0803f812
 80109f4:	20000d3c 	.word	0x20000d3c
 80109f8:	20002014 	.word	0x20002014
 80109fc:	20000cb4 	.word	0x20000cb4
 8010a00:	20001e6c 	.word	0x20001e6c
 8010a04:	20001e6e 	.word	0x20001e6e
 8010a08:	200001bb 	.word	0x200001bb
 8010a0c:	200001bc 	.word	0x200001bc
 8010a10:	200001bd 	.word	0x200001bd
 8010a14:	200001be 	.word	0x200001be
 8010a18:	200001bf 	.word	0x200001bf
 8010a1c:	200001c0 	.word	0x200001c0
 8010a20:	200001c1 	.word	0x200001c1
 8010a24:	200001c2 	.word	0x200001c2
 8010a28:	20001ed0 	.word	0x20001ed0
 8010a2c:	20001ec8 	.word	0x20001ec8
 8010a30:	20001ecc 	.word	0x20001ecc
 8010a34:	20002024 	.word	0x20002024
 8010a38:	20001eec 	.word	0x20001eec
 8010a3c:	20001ed8 	.word	0x20001ed8
 8010a40:	20001ef0 	.word	0x20001ef0
 8010a44:	20001ed5 	.word	0x20001ed5
 8010a48:	20001ee0 	.word	0x20001ee0
 8010a4c:	20002032 	.word	0x20002032
 8010a50:	20002033 	.word	0x20002033
 8010a54:	20002036 	.word	0x20002036
 8010a58:	200020f0 	.word	0x200020f0
 8010a5c:	0000059f 	.word	0x0000059f
 8010a60:	20002008 	.word	0x20002008
 8010a64:	200021d4 	.word	0x200021d4
 8010a68:	20002037 	.word	0x20002037
 8010a6c:	20002027 	.word	0x20002027
 8010a70:	20000b70 	.word	0x20000b70
 8010a74:	20000b6f 	.word	0x20000b6f
 8010a78:	20002028 	.word	0x20002028
		goto tx_wifi_eventData;// jp			tx_wifi_eventData
 8010a7c:	46c0      	nop			@ (mov r8, r8)

//;------------------------------------------------------------
//;------------- Espera retardo para comenzar con rutina Tx logger eventos
//;Verifica si ya se consumio el retardo para comenzar la transmisin
		// tnz		delayTxLoggWifi
		if(delayTxLoggWifi == 0){
 8010a7e:	4bd2      	ldr	r3, [pc, #840]	@ (8010dc8 <tx_control+0x2f88>)
 8010a80:	781b      	ldrb	r3, [r3, #0]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d001      	beq.n	8010a8a <tx_control+0x2c4a>
 8010a86:	f000 fc48 	bl	801131a <tx_control+0x34da>
			goto tx_wifi_eventData_01;// jreq	tx_wifi_eventData_01
 8010a8a:	46c0      	nop			@ (mov r8, r8)
		}
		goto end_tx_wifi;// jp		end_tx_wifi
tx_wifi_eventData_01:

		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
		if(keyTx!=0){
 8010a8c:	4bcf      	ldr	r3, [pc, #828]	@ (8010dcc <tx_control+0x2f8c>)
 8010a8e:	781b      	ldrb	r3, [r3, #0]
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d001      	beq.n	8010a98 <tx_control+0x2c58>
 8010a94:	f000 fc44 	bl	8011320 <tx_control+0x34e0>
		}

//;----------------------------------------------------------
//;										Evento de apertura de puerta
//;----------------------------------------------------------
door_event_WF:
 8010a98:	46c0      	nop			@ (mov r8, r8)

		if(flagsEventWF[0]){
 8010a9a:	4bcd      	ldr	r3, [pc, #820]	@ (8010dd0 <tx_control+0x2f90>)
 8010a9c:	781b      	ldrb	r3, [r3, #0]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d147      	bne.n	8010b32 <tx_control+0x2cf2>
			goto ask_DE_end_WF;// btjt	flagsEventWF,#0,ask_DE_end_WF;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
		}
ask_DE_start_WF:
 8010aa2:	46c0      	nop			@ (mov r8, r8)
		if(flagsC[0]){
 8010aa4:	4bcb      	ldr	r3, [pc, #812]	@ (8010dd4 <tx_control+0x2f94>)
 8010aa6:	781b      	ldrb	r3, [r3, #0]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d100      	bne.n	8010aae <tx_control+0x2c6e>
 8010aac:	e07f      	b.n	8010bae <tx_control+0x2d6e>
			goto ask_DE_start_01_WF;// btjt	flagsC,#0,ask_DE_start_01_WF; / hay puerta abierta ? S, captura inicio de evento
 8010aae:	46c0      	nop			@ (mov r8, r8)
		}
		goto comp_event_WF;// jp		comp_event_WF;							/ No, checa el evento de compresor
ask_DE_start_01_WF:
		// ldw		X,#$4082
		BloqEventPuerta[comandoEP_2] = 0x40;// ldw		comandoEP,X
 8010ab0:	4bc9      	ldr	r3, [pc, #804]	@ (8010dd8 <tx_control+0x2f98>)
 8010ab2:	2240      	movs	r2, #64	@ 0x40
 8010ab4:	701a      	strb	r2, [r3, #0]
		BloqEventPuerta[comandoEP_1] = 0x82;
 8010ab6:	4bc8      	ldr	r3, [pc, #800]	@ (8010dd8 <tx_control+0x2f98>)
 8010ab8:	2282      	movs	r2, #130	@ 0x82
 8010aba:	705a      	strb	r2, [r3, #1]
		//BloqEventPuerta[softVersion1EP] = eePlantilla[eeversion1];// mov		softVersion1EP,eeversion1
		//BloqEventPuerta[softVersion2EP] = eePlantilla[eeversion2];
		BloqEventPuerta[softVersion1EP] = reePlantilla[eeversion1];
 8010abc:	4bc7      	ldr	r3, [pc, #796]	@ (8010ddc <tx_control+0x2f9c>)
 8010abe:	227b      	movs	r2, #123	@ 0x7b
 8010ac0:	5c9a      	ldrb	r2, [r3, r2]
 8010ac2:	4bc5      	ldr	r3, [pc, #788]	@ (8010dd8 <tx_control+0x2f98>)
 8010ac4:	709a      	strb	r2, [r3, #2]
		BloqEventPuerta[softVersion2EP] = reePlantilla[eeversion2];
 8010ac6:	4bc5      	ldr	r3, [pc, #788]	@ (8010ddc <tx_control+0x2f9c>)
 8010ac8:	227c      	movs	r2, #124	@ 0x7c
 8010aca:	5c9a      	ldrb	r2, [r3, r2]
 8010acc:	4bc2      	ldr	r3, [pc, #776]	@ (8010dd8 <tx_control+0x2f98>)
 8010ace:	70da      	strb	r2, [r3, #3]
		// mov		softVersion2EP,eeversion2

		// ldw		X,timeSeconds_HW
		BloqEventPuerta[EP_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00) >> 8);// ldw		EP_timeInit_HW,X
 8010ad0:	4bc3      	ldr	r3, [pc, #780]	@ (8010de0 <tx_control+0x2fa0>)
 8010ad2:	881b      	ldrh	r3, [r3, #0]
 8010ad4:	0a1b      	lsrs	r3, r3, #8
 8010ad6:	b29b      	uxth	r3, r3
 8010ad8:	b2da      	uxtb	r2, r3
 8010ada:	4bbf      	ldr	r3, [pc, #764]	@ (8010dd8 <tx_control+0x2f98>)
 8010adc:	711a      	strb	r2, [r3, #4]
		BloqEventPuerta[EP_timeInit_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010ade:	4bc0      	ldr	r3, [pc, #768]	@ (8010de0 <tx_control+0x2fa0>)
 8010ae0:	881b      	ldrh	r3, [r3, #0]
 8010ae2:	b2da      	uxtb	r2, r3
 8010ae4:	4bbc      	ldr	r3, [pc, #752]	@ (8010dd8 <tx_control+0x2f98>)
 8010ae6:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		BloqEventPuerta[EP_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00) >> 8);// ldw		EP_timeInit_LW,X;				/ guarda el tiempo de inicio
 8010ae8:	4bbe      	ldr	r3, [pc, #760]	@ (8010de4 <tx_control+0x2fa4>)
 8010aea:	881b      	ldrh	r3, [r3, #0]
 8010aec:	0a1b      	lsrs	r3, r3, #8
 8010aee:	b29b      	uxth	r3, r3
 8010af0:	b2da      	uxtb	r2, r3
 8010af2:	4bb9      	ldr	r3, [pc, #740]	@ (8010dd8 <tx_control+0x2f98>)
 8010af4:	719a      	strb	r2, [r3, #6]
		BloqEventPuerta[EP_timeInit_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010af6:	4bbb      	ldr	r3, [pc, #748]	@ (8010de4 <tx_control+0x2fa4>)
 8010af8:	881b      	ldrh	r3, [r3, #0]
 8010afa:	b2da      	uxtb	r2, r3
 8010afc:	4bb6      	ldr	r3, [pc, #728]	@ (8010dd8 <tx_control+0x2f98>)
 8010afe:	71da      	strb	r2, [r3, #7]

		BloqEventPuerta[EP_eventType] = 1; // mov		EP_eventType,#1;				/ carga el tipo de evento (1 para puerta)
 8010b00:	4bb5      	ldr	r3, [pc, #724]	@ (8010dd8 <tx_control+0x2f98>)
 8010b02:	2201      	movs	r2, #1
 8010b04:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		BloqEventPuerta[EP_tempAmbInit_H] = tdevl;//ldw		EP_tempAmbInit,x;				/ carga temperatura ambiente
 8010b06:	4bb8      	ldr	r3, [pc, #736]	@ (8010de8 <tx_control+0x2fa8>)
 8010b08:	781a      	ldrb	r2, [r3, #0]
 8010b0a:	4bb3      	ldr	r3, [pc, #716]	@ (8010dd8 <tx_control+0x2f98>)
 8010b0c:	735a      	strb	r2, [r3, #13]
		BloqEventPuerta[EP_tempAmbInit_L] = tdevf;
 8010b0e:	4bb7      	ldr	r3, [pc, #732]	@ (8010dec <tx_control+0x2fac>)
 8010b10:	781a      	ldrb	r2, [r3, #0]
 8010b12:	4bb1      	ldr	r3, [pc, #708]	@ (8010dd8 <tx_control+0x2f98>)
 8010b14:	739a      	strb	r2, [r3, #14]
		BloqEventPuerta[EP_voltInit] = voltl;		// mov		EP_voltInit,voltl; /carga voltaje
 8010b16:	4bb6      	ldr	r3, [pc, #728]	@ (8010df0 <tx_control+0x2fb0>)
 8010b18:	781a      	ldrb	r2, [r3, #0]
 8010b1a:	4baf      	ldr	r3, [pc, #700]	@ (8010dd8 <tx_control+0x2f98>)
 8010b1c:	745a      	strb	r2, [r3, #17]
		flagsEventWF[0] = 1;						// bset	flagsEventWF,#0;					/ indica quie el evento puerta ya inici
 8010b1e:	4bac      	ldr	r3, [pc, #688]	@ (8010dd0 <tx_control+0x2f90>)
 8010b20:	2201      	movs	r2, #1
 8010b22:	701a      	strb	r2, [r3, #0]
		// ld		A,#0;
		// ld		xh,A
		// ld		A,tmDoorEvent;					/ carga el tiempo de puerta abierta necesario para considerarlo evento
		// ld		xl,A
		temp_doorEvent = Plantilla[tmDoorEvent];// ldw		temp_doorEvent,X;				/ carga tiempo de duracin minima de evento puerta abierta
 8010b24:	4bb3      	ldr	r3, [pc, #716]	@ (8010df4 <tx_control+0x2fb4>)
 8010b26:	2250      	movs	r2, #80	@ 0x50
 8010b28:	5c9b      	ldrb	r3, [r3, r2]
 8010b2a:	001a      	movs	r2, r3
 8010b2c:	4bb2      	ldr	r3, [pc, #712]	@ (8010df8 <tx_control+0x2fb8>)
 8010b2e:	801a      	strh	r2, [r3, #0]
		goto comp_event_WF;// jp		comp_event_WF;							/ contina
 8010b30:	e040      	b.n	8010bb4 <tx_control+0x2d74>
			goto ask_DE_end_WF;// btjt	flagsEventWF,#0,ask_DE_end_WF;	/ ya haba iniciado evento puerta? S, checa si ya se termina evento
 8010b32:	46c0      	nop			@ (mov r8, r8)
ask_DE_end_WF:
		if(flagsC[0]){
 8010b34:	4ba7      	ldr	r3, [pc, #668]	@ (8010dd4 <tx_control+0x2f94>)
 8010b36:	781b      	ldrb	r3, [r3, #0]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d13a      	bne.n	8010bb2 <tx_control+0x2d72>
			goto comp_event_WF;// btjt	flagsC,#0,comp_event_WF;	 	/ ya se cerr la puerta ?
		}
		// ldw		X,temp_doorEvent
		// tnzw	X;											/ se cumpli el tiempo minimo de puerta abierta ?
		if(temp_doorEvent==0){
 8010b3c:	4bae      	ldr	r3, [pc, #696]	@ (8010df8 <tx_control+0x2fb8>)
 8010b3e:	881b      	ldrh	r3, [r3, #0]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d003      	beq.n	8010b4c <tx_control+0x2d0c>
			goto door_event_end_WF;//jreq	door_event_end_WF;					/ s, ve a finalizar el evento
		}
		flagsEventWF[0] = 0;// bres	flagsEventWF,#0;					/ borra inicio de evento puerta
 8010b44:	4ba2      	ldr	r3, [pc, #648]	@ (8010dd0 <tx_control+0x2f90>)
 8010b46:	2200      	movs	r2, #0
 8010b48:	701a      	strb	r2, [r3, #0]
		goto comp_event_WF;// jra		comp_event_WF;							/ contina sin grabar evento
 8010b4a:	e033      	b.n	8010bb4 <tx_control+0x2d74>
			goto door_event_end_WF;//jreq	door_event_end_WF;					/ s, ve a finalizar el evento
 8010b4c:	46c0      	nop			@ (mov r8, r8)
door_event_end_WF:
		// ldw		X,timeSeconds_HW
		BloqEventPuerta[EP_timeEnd_4]=(uint8_t) ((timeSeconds_HW & 0xFF00)>>8);// ldw		EP_timeEnd_HW,X
 8010b4e:	4ba4      	ldr	r3, [pc, #656]	@ (8010de0 <tx_control+0x2fa0>)
 8010b50:	881b      	ldrh	r3, [r3, #0]
 8010b52:	0a1b      	lsrs	r3, r3, #8
 8010b54:	b29b      	uxth	r3, r3
 8010b56:	b2da      	uxtb	r2, r3
 8010b58:	4b9f      	ldr	r3, [pc, #636]	@ (8010dd8 <tx_control+0x2f98>)
 8010b5a:	721a      	strb	r2, [r3, #8]
		BloqEventPuerta[EP_timeEnd_3]=(uint8_t) (timeSeconds_HW & 0xFF);
 8010b5c:	4ba0      	ldr	r3, [pc, #640]	@ (8010de0 <tx_control+0x2fa0>)
 8010b5e:	881b      	ldrh	r3, [r3, #0]
 8010b60:	b2da      	uxtb	r2, r3
 8010b62:	4b9d      	ldr	r3, [pc, #628]	@ (8010dd8 <tx_control+0x2f98>)
 8010b64:	725a      	strb	r2, [r3, #9]
		BloqEventPuerta[EP_timeEnd_2]=(uint8_t) ((timeSeconds_LW & 0xFF00)>>8);// ldw		X,timeSeconds_LW
 8010b66:	4b9f      	ldr	r3, [pc, #636]	@ (8010de4 <tx_control+0x2fa4>)
 8010b68:	881b      	ldrh	r3, [r3, #0]
 8010b6a:	0a1b      	lsrs	r3, r3, #8
 8010b6c:	b29b      	uxth	r3, r3
 8010b6e:	b2da      	uxtb	r2, r3
 8010b70:	4b99      	ldr	r3, [pc, #612]	@ (8010dd8 <tx_control+0x2f98>)
 8010b72:	729a      	strb	r2, [r3, #10]
		BloqEventPuerta[EP_timeEnd_1]=(uint8_t) (timeSeconds_LW & 0xFF);// ldw		EP_timeEnd_LW,X;				/ guarda el tiempo final
 8010b74:	4b9b      	ldr	r3, [pc, #620]	@ (8010de4 <tx_control+0x2fa4>)
 8010b76:	881b      	ldrh	r3, [r3, #0]
 8010b78:	b2da      	uxtb	r2, r3
 8010b7a:	4b97      	ldr	r3, [pc, #604]	@ (8010dd8 <tx_control+0x2f98>)
 8010b7c:	72da      	strb	r2, [r3, #11]
		// ldw		X,teval
		BloqEventPuerta[EP_tempEvaEnd_H]= teval;// ldw		EP_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
 8010b7e:	4b9f      	ldr	r3, [pc, #636]	@ (8010dfc <tx_control+0x2fbc>)
 8010b80:	781a      	ldrb	r2, [r3, #0]
 8010b82:	4b95      	ldr	r3, [pc, #596]	@ (8010dd8 <tx_control+0x2f98>)
 8010b84:	73da      	strb	r2, [r3, #15]
		BloqEventPuerta[EP_tempEvaEnd_L]= tevaf;
 8010b86:	4b9e      	ldr	r3, [pc, #632]	@ (8010e00 <tx_control+0x2fc0>)
 8010b88:	781a      	ldrb	r2, [r3, #0]
 8010b8a:	4b93      	ldr	r3, [pc, #588]	@ (8010dd8 <tx_control+0x2f98>)
 8010b8c:	741a      	strb	r2, [r3, #16]
		flagsEventWF[0]= 0;		// bres	flagsEventWF,#0;					/ borra inicio de evento puerta
 8010b8e:	4b90      	ldr	r3, [pc, #576]	@ (8010dd0 <tx_control+0x2f90>)
 8010b90:	2200      	movs	r2, #0
 8010b92:	701a      	strb	r2, [r3, #0]
		// ldw		X,#comandoEP
		pointTx = &BloqEventPwrOn[comandoEPo_2];// ldw		pointTx,X
 8010b94:	4b9b      	ldr	r3, [pc, #620]	@ (8010e04 <tx_control+0x2fc4>)
 8010b96:	4a9c      	ldr	r2, [pc, #624]	@ (8010e08 <tx_control+0x2fc8>)
 8010b98:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventPwrOn[comandoEPo_2];// ldw		pointInitTx,X
 8010b9a:	4b9c      	ldr	r3, [pc, #624]	@ (8010e0c <tx_control+0x2fcc>)
 8010b9c:	4a9a      	ldr	r2, [pc, #616]	@ (8010e08 <tx_control+0x2fc8>)
 8010b9e:	601a      	str	r2, [r3, #0]
		// ldw		X,#EP_voltInit
		pointEndTx = &BloqEventPwrOn[EP_voltInit];// ldw		pointEndTx,X
 8010ba0:	4b9b      	ldr	r3, [pc, #620]	@ (8010e10 <tx_control+0x2fd0>)
 8010ba2:	4a9c      	ldr	r2, [pc, #624]	@ (8010e14 <tx_control+0x2fd4>)
 8010ba4:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;// mov		blockSizeTX,#18
 8010ba6:	4b9c      	ldr	r3, [pc, #624]	@ (8010e18 <tx_control+0x2fd8>)
 8010ba8:	2212      	movs	r2, #18
 8010baa:	701a      	strb	r2, [r3, #0]

		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010bac:	e1b8      	b.n	8010f20 <tx_control+0x30e0>
		goto comp_event_WF;// jp		comp_event_WF;							/ No, checa el evento de compresor
 8010bae:	46c0      	nop			@ (mov r8, r8)
 8010bb0:	e000      	b.n	8010bb4 <tx_control+0x2d74>
			goto comp_event_WF;// btjt	flagsC,#0,comp_event_WF;	 	/ ya se cerr la puerta ?
 8010bb2:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de encendido de compresor
// ;----------------------------------------------------------
comp_event_WF:

		if(flagsEventWF[1]){
 8010bb4:	4b86      	ldr	r3, [pc, #536]	@ (8010dd0 <tx_control+0x2f90>)
 8010bb6:	785b      	ldrb	r3, [r3, #1]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d141      	bne.n	8010c40 <tx_control+0x2e00>
			goto ask_CE_end_WF;// btjt	flagsEventWF,#1,ask_CE_end_WF;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
		}

ask_CE_start_WF:
 8010bbc:	46c0      	nop			@ (mov r8, r8)
		if(GPIOR0[0]){
 8010bbe:	4b97      	ldr	r3, [pc, #604]	@ (8010e1c <tx_control+0x2fdc>)
 8010bc0:	781b      	ldrb	r3, [r3, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d100      	bne.n	8010bc8 <tx_control+0x2d88>
 8010bc6:	e086      	b.n	8010cd6 <tx_control+0x2e96>
			goto ask_CE_start_01_WF;	// btjt	GPIOR0,#0,ask_CE_start_01_WF; / compresor encendido ? S, captura inicio de evento
 8010bc8:	46c0      	nop			@ (mov r8, r8)
		}
		goto desh_event_WF;				//jp		desh_event_WF;							/ No, checa el evento de deshielo
ask_CE_start_01_WF:
		// ldw		X,#$4082
		BloqEventComp[comandoEC_2] = 0x40;// ldw		comandoEC,X
 8010bca:	4b95      	ldr	r3, [pc, #596]	@ (8010e20 <tx_control+0x2fe0>)
 8010bcc:	2240      	movs	r2, #64	@ 0x40
 8010bce:	701a      	strb	r2, [r3, #0]
		BloqEventComp[comandoEC_1] = 0x82;
 8010bd0:	4b93      	ldr	r3, [pc, #588]	@ (8010e20 <tx_control+0x2fe0>)
 8010bd2:	2282      	movs	r2, #130	@ 0x82
 8010bd4:	705a      	strb	r2, [r3, #1]
//		BloqEventComp[softVersion1EC] = eePlantilla[eeversion1];// mov		softVersion1EC,eeversion1
//		BloqEventComp[softVersion2EC] = eePlantilla[eeversion2];// mov		softVersion2EC,eeversion2
		BloqEventComp[softVersion1EC] = reePlantilla[eeversion1];
 8010bd6:	4b81      	ldr	r3, [pc, #516]	@ (8010ddc <tx_control+0x2f9c>)
 8010bd8:	227b      	movs	r2, #123	@ 0x7b
 8010bda:	5c9a      	ldrb	r2, [r3, r2]
 8010bdc:	4b90      	ldr	r3, [pc, #576]	@ (8010e20 <tx_control+0x2fe0>)
 8010bde:	709a      	strb	r2, [r3, #2]
		BloqEventComp[softVersion2EC] = reePlantilla[eeversion2];
 8010be0:	4b7e      	ldr	r3, [pc, #504]	@ (8010ddc <tx_control+0x2f9c>)
 8010be2:	227c      	movs	r2, #124	@ 0x7c
 8010be4:	5c9a      	ldrb	r2, [r3, r2]
 8010be6:	4b8e      	ldr	r3, [pc, #568]	@ (8010e20 <tx_control+0x2fe0>)
 8010be8:	70da      	strb	r2, [r3, #3]

		// ldw		X,timeSeconds_HW
		// ldw		EC_timeInit_HW,X
		BloqEventComp[EC_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010bea:	4b7d      	ldr	r3, [pc, #500]	@ (8010de0 <tx_control+0x2fa0>)
 8010bec:	881b      	ldrh	r3, [r3, #0]
 8010bee:	0a1b      	lsrs	r3, r3, #8
 8010bf0:	b29b      	uxth	r3, r3
 8010bf2:	b2da      	uxtb	r2, r3
 8010bf4:	4b8a      	ldr	r3, [pc, #552]	@ (8010e20 <tx_control+0x2fe0>)
 8010bf6:	711a      	strb	r2, [r3, #4]
		BloqEventComp[EC_timeInit_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010bf8:	4b79      	ldr	r3, [pc, #484]	@ (8010de0 <tx_control+0x2fa0>)
 8010bfa:	881b      	ldrh	r3, [r3, #0]
 8010bfc:	b2da      	uxtb	r2, r3
 8010bfe:	4b88      	ldr	r3, [pc, #544]	@ (8010e20 <tx_control+0x2fe0>)
 8010c00:	715a      	strb	r2, [r3, #5]
		// ldw		X,timeSeconds_LW
		BloqEventComp[EC_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);// ldw		EC_timeInit_LW,X;				/ guarda el tiempo de inicio
 8010c02:	4b78      	ldr	r3, [pc, #480]	@ (8010de4 <tx_control+0x2fa4>)
 8010c04:	881b      	ldrh	r3, [r3, #0]
 8010c06:	0a1b      	lsrs	r3, r3, #8
 8010c08:	b29b      	uxth	r3, r3
 8010c0a:	b2da      	uxtb	r2, r3
 8010c0c:	4b84      	ldr	r3, [pc, #528]	@ (8010e20 <tx_control+0x2fe0>)
 8010c0e:	719a      	strb	r2, [r3, #6]
		BloqEventComp[EC_timeInit_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010c10:	4b74      	ldr	r3, [pc, #464]	@ (8010de4 <tx_control+0x2fa4>)
 8010c12:	881b      	ldrh	r3, [r3, #0]
 8010c14:	b2da      	uxtb	r2, r3
 8010c16:	4b82      	ldr	r3, [pc, #520]	@ (8010e20 <tx_control+0x2fe0>)
 8010c18:	71da      	strb	r2, [r3, #7]

		BloqEventComp[EC_eventType] = 2;// mov		EC_eventType,#2;				/ carga el tipo de evento (2 para compresor)
 8010c1a:	4b81      	ldr	r3, [pc, #516]	@ (8010e20 <tx_control+0x2fe0>)
 8010c1c:	2202      	movs	r2, #2
 8010c1e:	731a      	strb	r2, [r3, #12]
		// ldw		X,tdevl
		BloqEventComp[EC_tempAmbInit_H] = tdevl; // ldw		EC_tempAmbInit,x;				/ carga temperatura ambiente
 8010c20:	4b71      	ldr	r3, [pc, #452]	@ (8010de8 <tx_control+0x2fa8>)
 8010c22:	781a      	ldrb	r2, [r3, #0]
 8010c24:	4b7e      	ldr	r3, [pc, #504]	@ (8010e20 <tx_control+0x2fe0>)
 8010c26:	735a      	strb	r2, [r3, #13]
		BloqEventComp[EC_tempAmbInit_L] = tdevf;
 8010c28:	4b70      	ldr	r3, [pc, #448]	@ (8010dec <tx_control+0x2fac>)
 8010c2a:	781a      	ldrb	r2, [r3, #0]
 8010c2c:	4b7c      	ldr	r3, [pc, #496]	@ (8010e20 <tx_control+0x2fe0>)
 8010c2e:	739a      	strb	r2, [r3, #14]
		BloqEventComp[EC_voltInit] = voltl;// mov		EC_voltInit,voltl; 			/carga voltaje
 8010c30:	4b6f      	ldr	r3, [pc, #444]	@ (8010df0 <tx_control+0x2fb0>)
 8010c32:	781a      	ldrb	r2, [r3, #0]
 8010c34:	4b7a      	ldr	r3, [pc, #488]	@ (8010e20 <tx_control+0x2fe0>)
 8010c36:	745a      	strb	r2, [r3, #17]
		flagsEventWF[1] = 1;// bset	flagsEventWF,#1;					/ indica que el evento compresor ya inici
 8010c38:	4b65      	ldr	r3, [pc, #404]	@ (8010dd0 <tx_control+0x2f90>)
 8010c3a:	2201      	movs	r2, #1
 8010c3c:	705a      	strb	r2, [r3, #1]
		goto desh_event_WF;	// jp		desh_event_WF;							/ contina
 8010c3e:	e04d      	b.n	8010cdc <tx_control+0x2e9c>
			goto ask_CE_end_WF;// btjt	flagsEventWF,#1,ask_CE_end_WF;	/ ya haba iniciado evento compresor? S, checa si ya se termina evento
 8010c40:	46c0      	nop			@ (mov r8, r8)
ask_CE_end_WF:
		if(GPIOR0[0]){
 8010c42:	4b76      	ldr	r3, [pc, #472]	@ (8010e1c <tx_control+0x2fdc>)
 8010c44:	781b      	ldrb	r3, [r3, #0]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d147      	bne.n	8010cda <tx_control+0x2e9a>
			goto desh_event_WF;// btjt	GPIOR0,#0,desh_event_WF;	 	/ ya se apag el compresor ?
		}
comp_event_end_WF:
 8010c4a:	46c0      	nop			@ (mov r8, r8)
		// ldw		X,timeSeconds_HW
		// ldw		EC_timeEnd_HW,X
		// ldw		X,timeSeconds_LW
		// ldw		EC_timeEnd_LW,X;				/ guarda el tiempo final
		BloqEventComp[EC_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010c4c:	4b64      	ldr	r3, [pc, #400]	@ (8010de0 <tx_control+0x2fa0>)
 8010c4e:	881b      	ldrh	r3, [r3, #0]
 8010c50:	0a1b      	lsrs	r3, r3, #8
 8010c52:	b29b      	uxth	r3, r3
 8010c54:	b2da      	uxtb	r2, r3
 8010c56:	4b72      	ldr	r3, [pc, #456]	@ (8010e20 <tx_control+0x2fe0>)
 8010c58:	721a      	strb	r2, [r3, #8]
		BloqEventComp[EC_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010c5a:	4b61      	ldr	r3, [pc, #388]	@ (8010de0 <tx_control+0x2fa0>)
 8010c5c:	881b      	ldrh	r3, [r3, #0]
 8010c5e:	b2da      	uxtb	r2, r3
 8010c60:	4b6f      	ldr	r3, [pc, #444]	@ (8010e20 <tx_control+0x2fe0>)
 8010c62:	725a      	strb	r2, [r3, #9]
		BloqEventComp[EC_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010c64:	4b5f      	ldr	r3, [pc, #380]	@ (8010de4 <tx_control+0x2fa4>)
 8010c66:	881b      	ldrh	r3, [r3, #0]
 8010c68:	0a1b      	lsrs	r3, r3, #8
 8010c6a:	b29b      	uxth	r3, r3
 8010c6c:	b2da      	uxtb	r2, r3
 8010c6e:	4b6c      	ldr	r3, [pc, #432]	@ (8010e20 <tx_control+0x2fe0>)
 8010c70:	729a      	strb	r2, [r3, #10]
		BloqEventComp[EC_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010c72:	4b5c      	ldr	r3, [pc, #368]	@ (8010de4 <tx_control+0x2fa4>)
 8010c74:	881b      	ldrh	r3, [r3, #0]
 8010c76:	b2da      	uxtb	r2, r3
 8010c78:	4b69      	ldr	r3, [pc, #420]	@ (8010e20 <tx_control+0x2fe0>)
 8010c7a:	72da      	strb	r2, [r3, #11]

		// ldw		X,teval
		// ldw		EC_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventComp[EC_tempEvaEnd_H] = teval;
 8010c7c:	4b5f      	ldr	r3, [pc, #380]	@ (8010dfc <tx_control+0x2fbc>)
 8010c7e:	781a      	ldrb	r2, [r3, #0]
 8010c80:	4b67      	ldr	r3, [pc, #412]	@ (8010e20 <tx_control+0x2fe0>)
 8010c82:	73da      	strb	r2, [r3, #15]
		BloqEventComp[EC_tempEvaEnd_L] = tevaf;
 8010c84:	4b5e      	ldr	r3, [pc, #376]	@ (8010e00 <tx_control+0x2fc0>)
 8010c86:	781a      	ldrb	r2, [r3, #0]
 8010c88:	4b65      	ldr	r3, [pc, #404]	@ (8010e20 <tx_control+0x2fe0>)
 8010c8a:	741a      	strb	r2, [r3, #16]
//		sll		A
//		and		A,#%11100000
//		or		A,EC_eventType
//		ld		EC_eventType,A

		BloqEventComp[EC_voltInit] = (uint8_t)(potencia & 0xFF);
 8010c8c:	4b65      	ldr	r3, [pc, #404]	@ (8010e24 <tx_control+0x2fe4>)
 8010c8e:	881b      	ldrh	r3, [r3, #0]
 8010c90:	b2da      	uxtb	r2, r3
 8010c92:	4b63      	ldr	r3, [pc, #396]	@ (8010e20 <tx_control+0x2fe0>)
 8010c94:	745a      	strb	r2, [r3, #17]
		BloqEventComp[EC_eventType] |= (uint8_t)((potencia>>8) & 0x3);
 8010c96:	4b62      	ldr	r3, [pc, #392]	@ (8010e20 <tx_control+0x2fe0>)
 8010c98:	7b1b      	ldrb	r3, [r3, #12]
 8010c9a:	b25a      	sxtb	r2, r3
 8010c9c:	4b61      	ldr	r3, [pc, #388]	@ (8010e24 <tx_control+0x2fe4>)
 8010c9e:	881b      	ldrh	r3, [r3, #0]
 8010ca0:	0a1b      	lsrs	r3, r3, #8
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	b25b      	sxtb	r3, r3
 8010ca6:	2103      	movs	r1, #3
 8010ca8:	400b      	ands	r3, r1
 8010caa:	b25b      	sxtb	r3, r3
 8010cac:	4313      	orrs	r3, r2
 8010cae:	b25b      	sxtb	r3, r3
 8010cb0:	b2da      	uxtb	r2, r3
 8010cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8010e20 <tx_control+0x2fe0>)
 8010cb4:	731a      	strb	r2, [r3, #12]

		flagsEventWF[1] = 0;		// bres	flagsEventWF,#1;					/ borra inicio de evento compresor
 8010cb6:	4b46      	ldr	r3, [pc, #280]	@ (8010dd0 <tx_control+0x2f90>)
 8010cb8:	2200      	movs	r2, #0
 8010cba:	705a      	strb	r2, [r3, #1]
		// ldw		pointInitTx,X
		// ldw		X,#EC_voltInit
		// ldw		pointEndTx,X
		// mov		blockSizeTX,#18

		pointTx = &BloqEventComp[comandoEC_2];
 8010cbc:	4b51      	ldr	r3, [pc, #324]	@ (8010e04 <tx_control+0x2fc4>)
 8010cbe:	4a58      	ldr	r2, [pc, #352]	@ (8010e20 <tx_control+0x2fe0>)
 8010cc0:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventComp[comandoEC_2];
 8010cc2:	4b52      	ldr	r3, [pc, #328]	@ (8010e0c <tx_control+0x2fcc>)
 8010cc4:	4a56      	ldr	r2, [pc, #344]	@ (8010e20 <tx_control+0x2fe0>)
 8010cc6:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventComp[EC_voltInit];
 8010cc8:	4b51      	ldr	r3, [pc, #324]	@ (8010e10 <tx_control+0x2fd0>)
 8010cca:	4a57      	ldr	r2, [pc, #348]	@ (8010e28 <tx_control+0x2fe8>)
 8010ccc:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010cce:	4b52      	ldr	r3, [pc, #328]	@ (8010e18 <tx_control+0x2fd8>)
 8010cd0:	2212      	movs	r2, #18
 8010cd2:	701a      	strb	r2, [r3, #0]


		goto tx_wifiEvent; //jp		tx_wifiEvent
 8010cd4:	e124      	b.n	8010f20 <tx_control+0x30e0>
		goto desh_event_WF;				//jp		desh_event_WF;							/ No, checa el evento de deshielo
 8010cd6:	46c0      	nop			@ (mov r8, r8)
 8010cd8:	e000      	b.n	8010cdc <tx_control+0x2e9c>
			goto desh_event_WF;// btjt	GPIOR0,#0,desh_event_WF;	 	/ ya se apag el compresor ?
 8010cda:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de deshielo
// ;----------------------------------------------------------
desh_event_WF:
		if(flagsEventWF[2]){
 8010cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8010dd0 <tx_control+0x2f90>)
 8010cde:	789b      	ldrb	r3, [r3, #2]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d139      	bne.n	8010d58 <tx_control+0x2f18>
			goto ask_DhE_end_WF;// btjt	flagsEventWF,#2,ask_DhE_end_WF;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
		}
ask_DhE_start_WF:
 8010ce4:	46c0      	nop			@ (mov r8, r8)
		// ld		A,edorefri;					/ Carga el estado del refrigerador
		// cp		A,#3;										/ est en estado de deshielo ?
		if(edorefri != 3){
 8010ce6:	4b51      	ldr	r3, [pc, #324]	@ (8010e2c <tx_control+0x2fec>)
 8010ce8:	781b      	ldrb	r3, [r3, #0]
 8010cea:	2b03      	cmp	r3, #3
 8010cec:	d16a      	bne.n	8010dc4 <tx_control+0x2f84>
		// ldw		comandoED,X
		//mov		softVersion1ED,eeversion1
		// mov		softVersion2ED,eeversion2
//		BloqEventDesh[softVersion1ED] = eePlantilla[eeversion1];
//		BloqEventDesh[softVersion2ED] = eePlantilla[eeversion2];
		BloqEventDesh[softVersion1ED] = reePlantilla[eeversion1];
 8010cee:	4b3b      	ldr	r3, [pc, #236]	@ (8010ddc <tx_control+0x2f9c>)
 8010cf0:	227b      	movs	r2, #123	@ 0x7b
 8010cf2:	5c9a      	ldrb	r2, [r3, r2]
 8010cf4:	4b4e      	ldr	r3, [pc, #312]	@ (8010e30 <tx_control+0x2ff0>)
 8010cf6:	709a      	strb	r2, [r3, #2]
		BloqEventDesh[softVersion2ED] = reePlantilla[eeversion2];
 8010cf8:	4b38      	ldr	r3, [pc, #224]	@ (8010ddc <tx_control+0x2f9c>)
 8010cfa:	227c      	movs	r2, #124	@ 0x7c
 8010cfc:	5c9a      	ldrb	r2, [r3, r2]
 8010cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8010e30 <tx_control+0x2ff0>)
 8010d00:	70da      	strb	r2, [r3, #3]
		// ldw		X,timeSeconds_HW
		// ldw		ED_timeInit_HW,X
		// ldw		X,timeSeconds_LW
		//ldw		ED_timeInit_LW,X;				/ guarda el tiempo de inicio
		BloqEventDesh[ED_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010d02:	4b37      	ldr	r3, [pc, #220]	@ (8010de0 <tx_control+0x2fa0>)
 8010d04:	881b      	ldrh	r3, [r3, #0]
 8010d06:	0a1b      	lsrs	r3, r3, #8
 8010d08:	b29b      	uxth	r3, r3
 8010d0a:	b2da      	uxtb	r2, r3
 8010d0c:	4b48      	ldr	r3, [pc, #288]	@ (8010e30 <tx_control+0x2ff0>)
 8010d0e:	711a      	strb	r2, [r3, #4]
		BloqEventDesh[ED_timeInit_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010d10:	4b33      	ldr	r3, [pc, #204]	@ (8010de0 <tx_control+0x2fa0>)
 8010d12:	881b      	ldrh	r3, [r3, #0]
 8010d14:	b2da      	uxtb	r2, r3
 8010d16:	4b46      	ldr	r3, [pc, #280]	@ (8010e30 <tx_control+0x2ff0>)
 8010d18:	715a      	strb	r2, [r3, #5]
		BloqEventDesh[ED_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010d1a:	4b32      	ldr	r3, [pc, #200]	@ (8010de4 <tx_control+0x2fa4>)
 8010d1c:	881b      	ldrh	r3, [r3, #0]
 8010d1e:	0a1b      	lsrs	r3, r3, #8
 8010d20:	b29b      	uxth	r3, r3
 8010d22:	b2da      	uxtb	r2, r3
 8010d24:	4b42      	ldr	r3, [pc, #264]	@ (8010e30 <tx_control+0x2ff0>)
 8010d26:	719a      	strb	r2, [r3, #6]
		BloqEventDesh[ED_timeInit_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010d28:	4b2e      	ldr	r3, [pc, #184]	@ (8010de4 <tx_control+0x2fa4>)
 8010d2a:	881b      	ldrh	r3, [r3, #0]
 8010d2c:	b2da      	uxtb	r2, r3
 8010d2e:	4b40      	ldr	r3, [pc, #256]	@ (8010e30 <tx_control+0x2ff0>)
 8010d30:	71da      	strb	r2, [r3, #7]

		BloqEventDesh[ED_eventType] = 3;// mov		ED_eventType,#3;				/ carga el tipo de evento (3 para deshielo)
 8010d32:	4b3f      	ldr	r3, [pc, #252]	@ (8010e30 <tx_control+0x2ff0>)
 8010d34:	2203      	movs	r2, #3
 8010d36:	731a      	strb	r2, [r3, #12]
		//ldw		X,tdevl
		//ldw		ED_tempAmbInit,x;				/ carga temperatura ambiente
		BloqEventDesh[ED_tempAmbInit_H] = tdevl;
 8010d38:	4b2b      	ldr	r3, [pc, #172]	@ (8010de8 <tx_control+0x2fa8>)
 8010d3a:	781a      	ldrb	r2, [r3, #0]
 8010d3c:	4b3c      	ldr	r3, [pc, #240]	@ (8010e30 <tx_control+0x2ff0>)
 8010d3e:	735a      	strb	r2, [r3, #13]
		BloqEventDesh[ED_tempAmbInit_L] = tdevf;
 8010d40:	4b2a      	ldr	r3, [pc, #168]	@ (8010dec <tx_control+0x2fac>)
 8010d42:	781a      	ldrb	r2, [r3, #0]
 8010d44:	4b3a      	ldr	r3, [pc, #232]	@ (8010e30 <tx_control+0x2ff0>)
 8010d46:	739a      	strb	r2, [r3, #14]

		BloqEventDesh[ED_voltInit] = voltl;// mov		ED_voltInit,voltl; /carga voltaje
 8010d48:	4b29      	ldr	r3, [pc, #164]	@ (8010df0 <tx_control+0x2fb0>)
 8010d4a:	781a      	ldrb	r2, [r3, #0]
 8010d4c:	4b38      	ldr	r3, [pc, #224]	@ (8010e30 <tx_control+0x2ff0>)
 8010d4e:	745a      	strb	r2, [r3, #17]
		flagsEventWF[2] = 1; // bset	flagsEventWF,#2;					/ indica que el evento deshielo ya inici
 8010d50:	4b1f      	ldr	r3, [pc, #124]	@ (8010dd0 <tx_control+0x2f90>)
 8010d52:	2201      	movs	r2, #1
 8010d54:	709a      	strb	r2, [r3, #2]
		goto power_event_WF; // jp		power_event_WF;						/ contina
 8010d56:	e070      	b.n	8010e3a <tx_control+0x2ffa>
			goto ask_DhE_end_WF;// btjt	flagsEventWF,#2,ask_DhE_end_WF;	/ ya haba iniciado evento deshielo? S, checa si ya se termina evento
 8010d58:	46c0      	nop			@ (mov r8, r8)
ask_DhE_end_WF:
		/*ld		A,edorefri;					/ Carga el estado del refrigerador
		cp		A,#3;										/ sigue en estado de deshielo ?
		jreq	power_event_WF;						/ S, contina sin terminar evento*/
		if(edorefri==3){
 8010d5a:	4b34      	ldr	r3, [pc, #208]	@ (8010e2c <tx_control+0x2fec>)
 8010d5c:	781b      	ldrb	r3, [r3, #0]
 8010d5e:	2b03      	cmp	r3, #3
 8010d60:	d06a      	beq.n	8010e38 <tx_control+0x2ff8>
			goto power_event_WF;
		}
desh_event_end_WF:
 8010d62:	46c0      	nop			@ (mov r8, r8)
		/*ldw		X,timeSeconds_HW
		ldw		ED_timeEnd_HW,X
		ldw		X,timeSeconds_LW
		ldw		ED_timeEnd_LW,X;				/ guarda el tiempo final*/
		BloqEventDesh[ED_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>> 8);
 8010d64:	4b1e      	ldr	r3, [pc, #120]	@ (8010de0 <tx_control+0x2fa0>)
 8010d66:	881b      	ldrh	r3, [r3, #0]
 8010d68:	0a1b      	lsrs	r3, r3, #8
 8010d6a:	b29b      	uxth	r3, r3
 8010d6c:	b2da      	uxtb	r2, r3
 8010d6e:	4b30      	ldr	r3, [pc, #192]	@ (8010e30 <tx_control+0x2ff0>)
 8010d70:	721a      	strb	r2, [r3, #8]
		BloqEventDesh[ED_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0xFF);
 8010d72:	4b1b      	ldr	r3, [pc, #108]	@ (8010de0 <tx_control+0x2fa0>)
 8010d74:	881b      	ldrh	r3, [r3, #0]
 8010d76:	b2da      	uxtb	r2, r3
 8010d78:	4b2d      	ldr	r3, [pc, #180]	@ (8010e30 <tx_control+0x2ff0>)
 8010d7a:	725a      	strb	r2, [r3, #9]
		BloqEventDesh[ED_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>> 8);
 8010d7c:	4b19      	ldr	r3, [pc, #100]	@ (8010de4 <tx_control+0x2fa4>)
 8010d7e:	881b      	ldrh	r3, [r3, #0]
 8010d80:	0a1b      	lsrs	r3, r3, #8
 8010d82:	b29b      	uxth	r3, r3
 8010d84:	b2da      	uxtb	r2, r3
 8010d86:	4b2a      	ldr	r3, [pc, #168]	@ (8010e30 <tx_control+0x2ff0>)
 8010d88:	729a      	strb	r2, [r3, #10]
		BloqEventDesh[ED_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0xFF);
 8010d8a:	4b16      	ldr	r3, [pc, #88]	@ (8010de4 <tx_control+0x2fa4>)
 8010d8c:	881b      	ldrh	r3, [r3, #0]
 8010d8e:	b2da      	uxtb	r2, r3
 8010d90:	4b27      	ldr	r3, [pc, #156]	@ (8010e30 <tx_control+0x2ff0>)
 8010d92:	72da      	strb	r2, [r3, #11]
		// ldw		X,teval
		// ldw		ED_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventDesh[ED_tempEvaEnd_H] = teval;
 8010d94:	4b19      	ldr	r3, [pc, #100]	@ (8010dfc <tx_control+0x2fbc>)
 8010d96:	781a      	ldrb	r2, [r3, #0]
 8010d98:	4b25      	ldr	r3, [pc, #148]	@ (8010e30 <tx_control+0x2ff0>)
 8010d9a:	73da      	strb	r2, [r3, #15]
		BloqEventDesh[ED_tempEvaEnd_L] = tevaf;
 8010d9c:	4b18      	ldr	r3, [pc, #96]	@ (8010e00 <tx_control+0x2fc0>)
 8010d9e:	781a      	ldrb	r2, [r3, #0]
 8010da0:	4b23      	ldr	r3, [pc, #140]	@ (8010e30 <tx_control+0x2ff0>)
 8010da2:	741a      	strb	r2, [r3, #16]


		flagsEventWF[2] = 0;	//	bres	flagsEventWF,#2;					/ borra inicio de evento deshielo
 8010da4:	4b0a      	ldr	r3, [pc, #40]	@ (8010dd0 <tx_control+0x2f90>)
 8010da6:	2200      	movs	r2, #0
 8010da8:	709a      	strb	r2, [r3, #2]
		ldw		pointTx,X
		ldw		pointInitTx,X
		ldw		X,#ED_voltInit
		ldw		pointEndTx,X
		mov		blockSizeTX,#18*/
		pointTx = &BloqEventDesh[comandoED_2];
 8010daa:	4b16      	ldr	r3, [pc, #88]	@ (8010e04 <tx_control+0x2fc4>)
 8010dac:	4a20      	ldr	r2, [pc, #128]	@ (8010e30 <tx_control+0x2ff0>)
 8010dae:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventDesh[comandoED_2];
 8010db0:	4b16      	ldr	r3, [pc, #88]	@ (8010e0c <tx_control+0x2fcc>)
 8010db2:	4a1f      	ldr	r2, [pc, #124]	@ (8010e30 <tx_control+0x2ff0>)
 8010db4:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventDesh[ED_voltInit];
 8010db6:	4b16      	ldr	r3, [pc, #88]	@ (8010e10 <tx_control+0x2fd0>)
 8010db8:	4a1e      	ldr	r2, [pc, #120]	@ (8010e34 <tx_control+0x2ff4>)
 8010dba:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010dbc:	4b16      	ldr	r3, [pc, #88]	@ (8010e18 <tx_control+0x2fd8>)
 8010dbe:	2212      	movs	r2, #18
 8010dc0:	701a      	strb	r2, [r3, #0]


		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010dc2:	e0ad      	b.n	8010f20 <tx_control+0x30e0>
			goto power_event_WF;//jrne	power_event_WF;						/ No, contina sin revisar evento deshielo
 8010dc4:	46c0      	nop			@ (mov r8, r8)
 8010dc6:	e038      	b.n	8010e3a <tx_control+0x2ffa>
 8010dc8:	20002037 	.word	0x20002037
 8010dcc:	20001ed5 	.word	0x20001ed5
 8010dd0:	20001ff8 	.word	0x20001ff8
 8010dd4:	20000c58 	.word	0x20000c58
 8010dd8:	20001fa8 	.word	0x20001fa8
 8010ddc:	20000cb4 	.word	0x20000cb4
 8010de0:	20001e6c 	.word	0x20001e6c
 8010de4:	20001e6e 	.word	0x20001e6e
 8010de8:	20000bcc 	.word	0x20000bcc
 8010dec:	20000bcd 	.word	0x20000bcd
 8010df0:	20000bea 	.word	0x20000bea
 8010df4:	200000b8 	.word	0x200000b8
 8010df8:	20001f94 	.word	0x20001f94
 8010dfc:	20000bce 	.word	0x20000bce
 8010e00:	20000bcf 	.word	0x20000bcf
 8010e04:	20001ed0 	.word	0x20001ed0
 8010e08:	20001fe4 	.word	0x20001fe4
 8010e0c:	20001ec8 	.word	0x20001ec8
 8010e10:	20001ecc 	.word	0x20001ecc
 8010e14:	20001ff5 	.word	0x20001ff5
 8010e18:	20001eec 	.word	0x20001eec
 8010e1c:	20000bc0 	.word	0x20000bc0
 8010e20:	20001fbc 	.word	0x20001fbc
 8010e24:	2000215c 	.word	0x2000215c
 8010e28:	20001fcd 	.word	0x20001fcd
 8010e2c:	20000bb4 	.word	0x20000bb4
 8010e30:	20001fd0 	.word	0x20001fd0
 8010e34:	20001fe1 	.word	0x20001fe1
			goto power_event_WF;
 8010e38:	46c0      	nop			@ (mov r8, r8)

// ;										Evento de falla de energa (power-on reset)
// ;----------------------------------------------------------
power_event_WF:
		if(flagsEventWF[3]){
 8010e3a:	4bd6      	ldr	r3, [pc, #856]	@ (8011194 <tx_control+0x3354>)
 8010e3c:	78db      	ldrb	r3, [r3, #3]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d067      	beq.n	8010f12 <tx_control+0x30d2>
			goto power_event_end_WF;// btjt	flagsEventWF,#3,power_event_end_WF; Ya inici evento de power-on ?
 8010e42:	46c0      	nop			@ (mov r8, r8)

		/*ldw		X,#$4082
		ldw		comandoEPo,X
		mov		softVersion1EPo,eeversion1
		mov		softVersion2EPo,eeversion2*/
		BloqEventPwrOn[comandoEPo_2] = 0x40;
 8010e44:	4bd4      	ldr	r3, [pc, #848]	@ (8011198 <tx_control+0x3358>)
 8010e46:	2240      	movs	r2, #64	@ 0x40
 8010e48:	701a      	strb	r2, [r3, #0]
		BloqEventPwrOn[comandoEPo_1] = 0x82;
 8010e4a:	4bd3      	ldr	r3, [pc, #844]	@ (8011198 <tx_control+0x3358>)
 8010e4c:	2282      	movs	r2, #130	@ 0x82
 8010e4e:	705a      	strb	r2, [r3, #1]

//		BloqEventPwrOn[softVersion1EPo] = eePlantilla[eeversion1];
//		BloqEventPwrOn[softVersion2EPo] = eePlantilla[eeversion2];

		BloqEventPwrOn[softVersion1EPo] = reePlantilla[eeversion1];
 8010e50:	4bd2      	ldr	r3, [pc, #840]	@ (801119c <tx_control+0x335c>)
 8010e52:	227b      	movs	r2, #123	@ 0x7b
 8010e54:	5c9a      	ldrb	r2, [r3, r2]
 8010e56:	4bd0      	ldr	r3, [pc, #832]	@ (8011198 <tx_control+0x3358>)
 8010e58:	709a      	strb	r2, [r3, #2]
		BloqEventPwrOn[softVersion2EPo] = reePlantilla[eeversion2];
 8010e5a:	4bd0      	ldr	r3, [pc, #832]	@ (801119c <tx_control+0x335c>)
 8010e5c:	227c      	movs	r2, #124	@ 0x7c
 8010e5e:	5c9a      	ldrb	r2, [r3, r2]
 8010e60:	4bcd      	ldr	r3, [pc, #820]	@ (8011198 <tx_control+0x3358>)
 8010e62:	70da      	strb	r2, [r3, #3]
		// ldw		X,timeSeconds_HW
		// ldw		EPo_timeInit_HW,X

		// ldw		X,timeSeconds_LW
		// ldw		EPo_timeInit_LW,X;				/ guarda el tiempo de inicio
		BloqEventPwrOn[EPo_timeInit_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 8010e64:	4bce      	ldr	r3, [pc, #824]	@ (80111a0 <tx_control+0x3360>)
 8010e66:	881b      	ldrh	r3, [r3, #0]
 8010e68:	0a1b      	lsrs	r3, r3, #8
 8010e6a:	b29b      	uxth	r3, r3
 8010e6c:	b2da      	uxtb	r2, r3
 8010e6e:	4bca      	ldr	r3, [pc, #808]	@ (8011198 <tx_control+0x3358>)
 8010e70:	711a      	strb	r2, [r3, #4]
		BloqEventPwrOn[EPo_timeInit_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010e72:	4bcb      	ldr	r3, [pc, #812]	@ (80111a0 <tx_control+0x3360>)
 8010e74:	881b      	ldrh	r3, [r3, #0]
 8010e76:	b2da      	uxtb	r2, r3
 8010e78:	4bc7      	ldr	r3, [pc, #796]	@ (8011198 <tx_control+0x3358>)
 8010e7a:	715a      	strb	r2, [r3, #5]
		BloqEventPwrOn[EPo_timeInit_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 8010e7c:	4bc9      	ldr	r3, [pc, #804]	@ (80111a4 <tx_control+0x3364>)
 8010e7e:	881b      	ldrh	r3, [r3, #0]
 8010e80:	0a1b      	lsrs	r3, r3, #8
 8010e82:	b29b      	uxth	r3, r3
 8010e84:	b2da      	uxtb	r2, r3
 8010e86:	4bc4      	ldr	r3, [pc, #784]	@ (8011198 <tx_control+0x3358>)
 8010e88:	719a      	strb	r2, [r3, #6]
		BloqEventPwrOn[EPo_timeInit_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010e8a:	4bc6      	ldr	r3, [pc, #792]	@ (80111a4 <tx_control+0x3364>)
 8010e8c:	881b      	ldrh	r3, [r3, #0]
 8010e8e:	b2da      	uxtb	r2, r3
 8010e90:	4bc1      	ldr	r3, [pc, #772]	@ (8011198 <tx_control+0x3358>)
 8010e92:	71da      	strb	r2, [r3, #7]

		BloqEventPwrOn[EPo_eventType] = 4;// mov		EPo_eventType,#4;				/ carga el tipo de evento (3 para falla de energa)
 8010e94:	4bc0      	ldr	r3, [pc, #768]	@ (8011198 <tx_control+0x3358>)
 8010e96:	2204      	movs	r2, #4
 8010e98:	731a      	strb	r2, [r3, #12]
		// ldw		X,tdevl
		// ldw 		EPo_tempAmbInit,x;			/ carga temperatura ambiente
		BloqEventPwrOn[EPo_tempAmbInit_H] = tdevl;
 8010e9a:	4bc3      	ldr	r3, [pc, #780]	@ (80111a8 <tx_control+0x3368>)
 8010e9c:	781a      	ldrb	r2, [r3, #0]
 8010e9e:	4bbe      	ldr	r3, [pc, #760]	@ (8011198 <tx_control+0x3358>)
 8010ea0:	735a      	strb	r2, [r3, #13]
		BloqEventPwrOn[EPo_tempAmbInit_L] = tdevf;
 8010ea2:	4bc2      	ldr	r3, [pc, #776]	@ (80111ac <tx_control+0x336c>)
 8010ea4:	781a      	ldrb	r2, [r3, #0]
 8010ea6:	4bbc      	ldr	r3, [pc, #752]	@ (8011198 <tx_control+0x3358>)
 8010ea8:	739a      	strb	r2, [r3, #14]
		// mov		EPo_voltInit,voltl; 		/carga voltaje
		BloqEventPwrOn[EPo_voltInit] = voltl;
 8010eaa:	4bc1      	ldr	r3, [pc, #772]	@ (80111b0 <tx_control+0x3370>)
 8010eac:	781a      	ldrb	r2, [r3, #0]
 8010eae:	4bba      	ldr	r3, [pc, #744]	@ (8011198 <tx_control+0x3358>)
 8010eb0:	745a      	strb	r2, [r3, #17]

		// ldw		X,timeSeconds_HW
		// ldw		EPo_timeEnd_HW,X
		// ldw		X,timeSeconds_LW
		// ldw		EPo_timeEnd_LW,X;				/ guarda el tiempo final
		BloqEventPwrOn[EPo_timeEnd_4] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 8010eb2:	4bbb      	ldr	r3, [pc, #748]	@ (80111a0 <tx_control+0x3360>)
 8010eb4:	881b      	ldrh	r3, [r3, #0]
 8010eb6:	0a1b      	lsrs	r3, r3, #8
 8010eb8:	b29b      	uxth	r3, r3
 8010eba:	b2da      	uxtb	r2, r3
 8010ebc:	4bb6      	ldr	r3, [pc, #728]	@ (8011198 <tx_control+0x3358>)
 8010ebe:	721a      	strb	r2, [r3, #8]
		BloqEventPwrOn[EPo_timeEnd_3] = (uint8_t) (timeSeconds_HW & 0x00FF);
 8010ec0:	4bb7      	ldr	r3, [pc, #732]	@ (80111a0 <tx_control+0x3360>)
 8010ec2:	881b      	ldrh	r3, [r3, #0]
 8010ec4:	b2da      	uxtb	r2, r3
 8010ec6:	4bb4      	ldr	r3, [pc, #720]	@ (8011198 <tx_control+0x3358>)
 8010ec8:	725a      	strb	r2, [r3, #9]
		BloqEventPwrOn[EPo_timeEnd_2] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 8010eca:	4bb6      	ldr	r3, [pc, #728]	@ (80111a4 <tx_control+0x3364>)
 8010ecc:	881b      	ldrh	r3, [r3, #0]
 8010ece:	0a1b      	lsrs	r3, r3, #8
 8010ed0:	b29b      	uxth	r3, r3
 8010ed2:	b2da      	uxtb	r2, r3
 8010ed4:	4bb0      	ldr	r3, [pc, #704]	@ (8011198 <tx_control+0x3358>)
 8010ed6:	729a      	strb	r2, [r3, #10]
		BloqEventPwrOn[EPo_timeEnd_1] = (uint8_t) (timeSeconds_LW & 0x00FF);
 8010ed8:	4bb2      	ldr	r3, [pc, #712]	@ (80111a4 <tx_control+0x3364>)
 8010eda:	881b      	ldrh	r3, [r3, #0]
 8010edc:	b2da      	uxtb	r2, r3
 8010ede:	4bae      	ldr	r3, [pc, #696]	@ (8011198 <tx_control+0x3358>)
 8010ee0:	72da      	strb	r2, [r3, #11]


		// ldw		X,teval
		// ldw		EPo_tempEvaEnd,x;				/ copia el dato de temperatura evaporador
		BloqEventPwrOn[EPo_tempEvaEnd_H] = teval;
 8010ee2:	4bb4      	ldr	r3, [pc, #720]	@ (80111b4 <tx_control+0x3374>)
 8010ee4:	781a      	ldrb	r2, [r3, #0]
 8010ee6:	4bac      	ldr	r3, [pc, #688]	@ (8011198 <tx_control+0x3358>)
 8010ee8:	73da      	strb	r2, [r3, #15]
		BloqEventPwrOn[EPo_tempEvaEnd_L] = tevaf;
 8010eea:	4bb3      	ldr	r3, [pc, #716]	@ (80111b8 <tx_control+0x3378>)
 8010eec:	781a      	ldrb	r2, [r3, #0]
 8010eee:	4baa      	ldr	r3, [pc, #680]	@ (8011198 <tx_control+0x3358>)
 8010ef0:	741a      	strb	r2, [r3, #16]

		flagsEventWF[3] = 0;// bres	flagsEventWF,#3;					/ borra inicio de evento power-on
 8010ef2:	4ba8      	ldr	r3, [pc, #672]	@ (8011194 <tx_control+0x3354>)
 8010ef4:	2200      	movs	r2, #0
 8010ef6:	70da      	strb	r2, [r3, #3]
		// ldw		pointInitTx,X
		// ldw		X,#EPo_voltInit
		// ldw		pointEndTx,X
		// mov		blockSizeTX,#18

		pointTx = &BloqEventPwrOn[comandoEPo_2];
 8010ef8:	4bb0      	ldr	r3, [pc, #704]	@ (80111bc <tx_control+0x337c>)
 8010efa:	4aa7      	ldr	r2, [pc, #668]	@ (8011198 <tx_control+0x3358>)
 8010efc:	601a      	str	r2, [r3, #0]
		pointInitTx = &BloqEventPwrOn[comandoEPo_2];
 8010efe:	4bb0      	ldr	r3, [pc, #704]	@ (80111c0 <tx_control+0x3380>)
 8010f00:	4aa5      	ldr	r2, [pc, #660]	@ (8011198 <tx_control+0x3358>)
 8010f02:	601a      	str	r2, [r3, #0]
		pointEndTx =  &BloqEventPwrOn[EPo_voltInit];
 8010f04:	4baf      	ldr	r3, [pc, #700]	@ (80111c4 <tx_control+0x3384>)
 8010f06:	4ab0      	ldr	r2, [pc, #704]	@ (80111c8 <tx_control+0x3388>)
 8010f08:	601a      	str	r2, [r3, #0]
		blockSizeTX = 18;
 8010f0a:	4bb0      	ldr	r3, [pc, #704]	@ (80111cc <tx_control+0x338c>)
 8010f0c:	2212      	movs	r2, #18
 8010f0e:	701a      	strb	r2, [r3, #0]

		goto tx_wifiEvent;// jp		tx_wifiEvent
 8010f10:	e006      	b.n	8010f20 <tx_control+0x30e0>
		goto alarm_event_WF;// jra		alarm_event_WF
 8010f12:	46c0      	nop			@ (mov r8, r8)
// ;										Evento de alarma
// ;----------------------------------------------------------
alarm_event_WF:

// ;no hubo evento tansmitir
		goto tx_wifi_timeData;// jra		tx_wifi_timeData
 8010f14:	46c0      	nop			@ (mov r8, r8)
//;===========================================================
//;										DATOS
//;===========================================================
tx_wifi_timeData:
		// tnz		keyTx;									/ se est atendiendo alguna transmisin?
		if(keyTx !=0){
 8010f16:	4bae      	ldr	r3, [pc, #696]	@ (80111d0 <tx_control+0x3390>)
 8010f18:	781b      	ldrb	r3, [r3, #0]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d045      	beq.n	8010faa <tx_control+0x316a>
			goto end_tx_wifi; // jrne	end_tx_wifi;						/ espera a que termin
 8010f1e:	e203      	b.n	8011328 <tx_control+0x34e8>
		bufferWifiTx[0] = 0x40;
 8010f20:	4bac      	ldr	r3, [pc, #688]	@ (80111d4 <tx_control+0x3394>)
 8010f22:	2240      	movs	r2, #64	@ 0x40
 8010f24:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x82;
 8010f26:	4bab      	ldr	r3, [pc, #684]	@ (80111d4 <tx_control+0x3394>)
 8010f28:	2282      	movs	r2, #130	@ 0x82
 8010f2a:	705a      	strb	r2, [r3, #1]
		bufferWifiTx[2] = 3;// mov		bufferWifiTx+2,#3
 8010f2c:	4ba9      	ldr	r3, [pc, #676]	@ (80111d4 <tx_control+0x3394>)
 8010f2e:	2203      	movs	r2, #3
 8010f30:	709a      	strb	r2, [r3, #2]
		bufferWifiTx[3] = reePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
 8010f32:	4b9a      	ldr	r3, [pc, #616]	@ (801119c <tx_control+0x335c>)
 8010f34:	227b      	movs	r2, #123	@ 0x7b
 8010f36:	5c9a      	ldrb	r2, [r3, r2]
 8010f38:	4ba6      	ldr	r3, [pc, #664]	@ (80111d4 <tx_control+0x3394>)
 8010f3a:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 8010f3c:	4b97      	ldr	r3, [pc, #604]	@ (801119c <tx_control+0x335c>)
 8010f3e:	227c      	movs	r2, #124	@ 0x7c
 8010f40:	5c9a      	ldrb	r2, [r3, r2]
 8010f42:	4ba4      	ldr	r3, [pc, #656]	@ (80111d4 <tx_control+0x3394>)
 8010f44:	711a      	strb	r2, [r3, #4]
		wreg = 14;// mov		wreg,#14
 8010f46:	4ba4      	ldr	r3, [pc, #656]	@ (80111d8 <tx_control+0x3398>)
 8010f48:	220e      	movs	r2, #14
 8010f4a:	701a      	strb	r2, [r3, #0]
		copyVector(pointTx+4,&bufferWifiTx[5]);// call	copyVector
 8010f4c:	4b9b      	ldr	r3, [pc, #620]	@ (80111bc <tx_control+0x337c>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	3304      	adds	r3, #4
 8010f52:	4aa2      	ldr	r2, [pc, #648]	@ (80111dc <tx_control+0x339c>)
 8010f54:	0011      	movs	r1, r2
 8010f56:	0018      	movs	r0, r3
 8010f58:	f7f6 f986 	bl	8007268 <copyVector>
		waux = bufferWifiTx[18]; // mov		waux,bufferWifiTx+18
 8010f5c:	4b9d      	ldr	r3, [pc, #628]	@ (80111d4 <tx_control+0x3394>)
 8010f5e:	7c9a      	ldrb	r2, [r3, #18]
 8010f60:	4b9f      	ldr	r3, [pc, #636]	@ (80111e0 <tx_control+0x33a0>)
 8010f62:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[18] = 0; // clr		bufferWifiTx+18
 8010f64:	4b9b      	ldr	r3, [pc, #620]	@ (80111d4 <tx_control+0x3394>)
 8010f66:	2200      	movs	r2, #0
 8010f68:	749a      	strb	r2, [r3, #18]
		bufferWifiTx[19] = waux; //mov		bufferWifiTx+19,waux
 8010f6a:	4b9d      	ldr	r3, [pc, #628]	@ (80111e0 <tx_control+0x33a0>)
 8010f6c:	781a      	ldrb	r2, [r3, #0]
 8010f6e:	4b99      	ldr	r3, [pc, #612]	@ (80111d4 <tx_control+0x3394>)
 8010f70:	74da      	strb	r2, [r3, #19]
		pointTx = &bufferWifiTx[0];
 8010f72:	4b92      	ldr	r3, [pc, #584]	@ (80111bc <tx_control+0x337c>)
 8010f74:	4a97      	ldr	r2, [pc, #604]	@ (80111d4 <tx_control+0x3394>)
 8010f76:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];
 8010f78:	4b91      	ldr	r3, [pc, #580]	@ (80111c0 <tx_control+0x3380>)
 8010f7a:	4a96      	ldr	r2, [pc, #600]	@ (80111d4 <tx_control+0x3394>)
 8010f7c:	601a      	str	r2, [r3, #0]
		pointEndTx = &bufferWifiTx[20];
 8010f7e:	4b91      	ldr	r3, [pc, #580]	@ (80111c4 <tx_control+0x3384>)
 8010f80:	4a98      	ldr	r2, [pc, #608]	@ (80111e4 <tx_control+0x33a4>)
 8010f82:	601a      	str	r2, [r3, #0]
		blockSizeTX = 20;
 8010f84:	4b91      	ldr	r3, [pc, #580]	@ (80111cc <tx_control+0x338c>)
 8010f86:	2214      	movs	r2, #20
 8010f88:	701a      	strb	r2, [r3, #0]
		flagsTX[2] = 0;// bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 8010f8a:	4b97      	ldr	r3, [pc, #604]	@ (80111e8 <tx_control+0x33a8>)
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	709a      	strb	r2, [r3, #2]
		chksum_32_HW_LW = 0;
 8010f90:	4b96      	ldr	r3, [pc, #600]	@ (80111ec <tx_control+0x33ac>)
 8010f92:	2200      	movs	r2, #0
 8010f94:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;	// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 8010f96:	4b94      	ldr	r3, [pc, #592]	@ (80111e8 <tx_control+0x33a8>)
 8010f98:	2201      	movs	r2, #1
 8010f9a:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55;	// mov		keyTx,#$55;						/ listo para mandar transmisin
 8010f9c:	4b8c      	ldr	r3, [pc, #560]	@ (80111d0 <tx_control+0x3390>)
 8010f9e:	2255      	movs	r2, #85	@ 0x55
 8010fa0:	701a      	strb	r2, [r3, #0]
		codeTX = 0;		// clr		codeTX;								/ limpia cdigo de Tx
 8010fa2:	4b93      	ldr	r3, [pc, #588]	@ (80111f0 <tx_control+0x33b0>)
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	701a      	strb	r2, [r3, #0]
		goto end_tx_wifi;// jp		end_tx_wifi
 8010fa8:	e1be      	b.n	8011328 <tx_control+0x34e8>
		}

		// ld		A,timeDataWF_H;
		// or		A,timeDataWF_L;					/ Ya es tiempo de tx datos ?
		if(timeDataWF_H == 0){
 8010faa:	4b92      	ldr	r3, [pc, #584]	@ (80111f4 <tx_control+0x33b4>)
 8010fac:	881b      	ldrh	r3, [r3, #0]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d000      	beq.n	8010fb4 <tx_control+0x3174>
 8010fb2:	e1b8      	b.n	8011326 <tx_control+0x34e6>
			goto tx_wifi_timeData_01;// jreq	tx_wifi_timeData_01;		/ s, continua
 8010fb4:	46c0      	nop			@ (mov r8, r8)
		}
		goto end_tx_wifi;// jp		end_tx_wifi;			/ checa si hay que transmitir algn eevento

tx_wifi_timeData_01:
		wreg = Plantilla[loggerTime]; // mov			wreg,loggerTime;			/ Toma el tiempo de loggeo en minutos
 8010fb6:	4b90      	ldr	r3, [pc, #576]	@ (80111f8 <tx_control+0x33b8>)
 8010fb8:	2251      	movs	r2, #81	@ 0x51
 8010fba:	5c9a      	ldrb	r2, [r3, r2]
 8010fbc:	4b86      	ldr	r3, [pc, #536]	@ (80111d8 <tx_control+0x3398>)
 8010fbe:	701a      	strb	r2, [r3, #0]
		// ldw			Y,#60;								/ Nmero de segundos por minuto
		// call		mult1x2;							/ Multiplicalos
		 // mov			timeDataWF_L,resull;
		timeDataWF_H = 60 * wreg;//mov			timeDataWF_H,resulh;		/ Carga el Tiempo total en segundos
 8010fc0:	4b85      	ldr	r3, [pc, #532]	@ (80111d8 <tx_control+0x3398>)
 8010fc2:	781b      	ldrb	r3, [r3, #0]
 8010fc4:	001a      	movs	r2, r3
 8010fc6:	233c      	movs	r3, #60	@ 0x3c
 8010fc8:	4353      	muls	r3, r2
 8010fca:	b29a      	uxth	r2, r3
 8010fcc:	4b89      	ldr	r3, [pc, #548]	@ (80111f4 <tx_control+0x33b4>)
 8010fce:	801a      	strh	r2, [r3, #0]

		// ld		A,GPIOR0
		// and		A,#$03;								/ enmascara bits 0 y 1 (banderas de compresor y deshielo)
		// ld		actuadores_TD,A;			/	carga estado de compresor y deshielo, (al mismo tiempo limpia las otras banderas)
		actuadores_TD[0] = GPIOR0[0];
 8010fd0:	4b8a      	ldr	r3, [pc, #552]	@ (80111fc <tx_control+0x33bc>)
 8010fd2:	781a      	ldrb	r2, [r3, #0]
 8010fd4:	4b8a      	ldr	r3, [pc, #552]	@ (8011200 <tx_control+0x33c0>)
 8010fd6:	701a      	strb	r2, [r3, #0]
		actuadores_TD[1] = GPIOR0[1];
 8010fd8:	4b88      	ldr	r3, [pc, #544]	@ (80111fc <tx_control+0x33bc>)
 8010fda:	785a      	ldrb	r2, [r3, #1]
 8010fdc:	4b88      	ldr	r3, [pc, #544]	@ (8011200 <tx_control+0x33c0>)
 8010fde:	705a      	strb	r2, [r3, #1]
		actuadores_TD[2] = 0;
 8010fe0:	4b87      	ldr	r3, [pc, #540]	@ (8011200 <tx_control+0x33c0>)
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	709a      	strb	r2, [r3, #2]
		actuadores_TD[3] = 0;
 8010fe6:	4b86      	ldr	r3, [pc, #536]	@ (8011200 <tx_control+0x33c0>)
 8010fe8:	2200      	movs	r2, #0
 8010fea:	70da      	strb	r2, [r3, #3]
		actuadores_TD[4] = 0;
 8010fec:	4b84      	ldr	r3, [pc, #528]	@ (8011200 <tx_control+0x33c0>)
 8010fee:	2200      	movs	r2, #0
 8010ff0:	711a      	strb	r2, [r3, #4]
		actuadores_TD[5] = 0;
 8010ff2:	4b83      	ldr	r3, [pc, #524]	@ (8011200 <tx_control+0x33c0>)
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	715a      	strb	r2, [r3, #5]
		actuadores_TD[6] = 0;
 8010ff8:	4b81      	ldr	r3, [pc, #516]	@ (8011200 <tx_control+0x33c0>)
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	719a      	strb	r2, [r3, #6]
		actuadores_TD[7] = 0;
 8010ffe:	4b80      	ldr	r3, [pc, #512]	@ (8011200 <tx_control+0x33c0>)
 8011000:	2200      	movs	r2, #0
 8011002:	71da      	strb	r2, [r3, #7]

		if(!flagsC[0]){
 8011004:	4b7f      	ldr	r3, [pc, #508]	@ (8011204 <tx_control+0x33c4>)
 8011006:	781b      	ldrb	r3, [r3, #0]
 8011008:	2201      	movs	r2, #1
 801100a:	4053      	eors	r3, r2
 801100c:	b2db      	uxtb	r3, r3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d103      	bne.n	801101a <tx_control+0x31da>
			goto no_doorOPEN_TD;	// btjf	flagsC,#0,no_doorOPEN_TD; 	/ puerta abierta ?
		}
		actuadores_TD[2] = 1;		// bset	actuadores_TD,#2;			/ s, indica puerta abierta
 8011012:	4b7b      	ldr	r3, [pc, #492]	@ (8011200 <tx_control+0x33c0>)
 8011014:	2201      	movs	r2, #1
 8011016:	709a      	strb	r2, [r3, #2]
 8011018:	e000      	b.n	801101c <tx_control+0x31dc>
			goto no_doorOPEN_TD;	// btjf	flagsC,#0,no_doorOPEN_TD; 	/ puerta abierta ?
 801101a:	46c0      	nop			@ (mov r8, r8)
no_doorOPEN_TD:
		if(!flagsC[1]){
 801101c:	4b79      	ldr	r3, [pc, #484]	@ (8011204 <tx_control+0x33c4>)
 801101e:	785b      	ldrb	r3, [r3, #1]
 8011020:	2201      	movs	r2, #1
 8011022:	4053      	eors	r3, r2
 8011024:	b2db      	uxtb	r3, r3
 8011026:	2b00      	cmp	r3, #0
 8011028:	d103      	bne.n	8011032 <tx_control+0x31f2>
			goto noFlag_ahorro1_TD;// btjf	flagsC,#1,noFlag_ahorro1_TD; / Modo ahorro 1 activo ?
		}
		actuadores_TD[3] = 1;		//bset	actuadores_TD,#3;			/ s, indicalo
 801102a:	4b75      	ldr	r3, [pc, #468]	@ (8011200 <tx_control+0x33c0>)
 801102c:	2201      	movs	r2, #1
 801102e:	70da      	strb	r2, [r3, #3]
 8011030:	e000      	b.n	8011034 <tx_control+0x31f4>
			goto noFlag_ahorro1_TD;// btjf	flagsC,#1,noFlag_ahorro1_TD; / Modo ahorro 1 activo ?
 8011032:	46c0      	nop			@ (mov r8, r8)
noFlag_ahorro1_TD:
		/*btjf	flagsC,#2,noFlag_ahorro2_TD; / Modo ahorro 1 activo ?
		bset	actuadores_TD,#4;			/ s, indicalo*/
		if(!flagsC[2]){
 8011034:	4b73      	ldr	r3, [pc, #460]	@ (8011204 <tx_control+0x33c4>)
 8011036:	789b      	ldrb	r3, [r3, #2]
 8011038:	2201      	movs	r2, #1
 801103a:	4053      	eors	r3, r2
 801103c:	b2db      	uxtb	r3, r3
 801103e:	2b00      	cmp	r3, #0
 8011040:	d103      	bne.n	801104a <tx_control+0x320a>
			goto noFlag_ahorro2_TD;
		}
		actuadores_TD[4] = 1;
 8011042:	4b6f      	ldr	r3, [pc, #444]	@ (8011200 <tx_control+0x33c0>)
 8011044:	2201      	movs	r2, #1
 8011046:	711a      	strb	r2, [r3, #4]
 8011048:	e000      	b.n	801104c <tx_control+0x320c>
			goto noFlag_ahorro2_TD;
 801104a:	46c0      	nop			@ (mov r8, r8)
noFlag_ahorro2_TD:
		/*btjf	flagsa,#nocturno,noFlag_nocturno_TD; / Modo nocturno activo ?
		bset	actuadores_TD,#5;			/ s, indicalo*/
		if(!flagsa[nocturno]){
 801104c:	4b6e      	ldr	r3, [pc, #440]	@ (8011208 <tx_control+0x33c8>)
 801104e:	78db      	ldrb	r3, [r3, #3]
 8011050:	2201      	movs	r2, #1
 8011052:	4053      	eors	r3, r2
 8011054:	b2db      	uxtb	r3, r3
 8011056:	2b00      	cmp	r3, #0
 8011058:	d103      	bne.n	8011062 <tx_control+0x3222>
			goto noFlag_nocturno_TD;
		}
		actuadores_TD[5] = 1;
 801105a:	4b69      	ldr	r3, [pc, #420]	@ (8011200 <tx_control+0x33c0>)
 801105c:	2201      	movs	r2, #1
 801105e:	715a      	strb	r2, [r3, #5]
 8011060:	e000      	b.n	8011064 <tx_control+0x3224>
			goto noFlag_nocturno_TD;
 8011062:	46c0      	nop			@ (mov r8, r8)
noFlag_nocturno_TD:
		/*btjf	GPIOR1,#f_fan,noFlag_vent_TD; / ventilador activo ?
		bset	actuadores_TD,#6;			/ s, indicalo*/
		if(!GPIOR1[f_fan]){
 8011064:	4b69      	ldr	r3, [pc, #420]	@ (801120c <tx_control+0x33cc>)
 8011066:	781b      	ldrb	r3, [r3, #0]
 8011068:	2201      	movs	r2, #1
 801106a:	4053      	eors	r3, r2
 801106c:	b2db      	uxtb	r3, r3
 801106e:	2b00      	cmp	r3, #0
 8011070:	d103      	bne.n	801107a <tx_control+0x323a>
			goto noFlag_vent_TD;
		}
		actuadores_TD[6] = 1;
 8011072:	4b63      	ldr	r3, [pc, #396]	@ (8011200 <tx_control+0x33c0>)
 8011074:	2201      	movs	r2, #1
 8011076:	719a      	strb	r2, [r3, #6]
 8011078:	e000      	b.n	801107c <tx_control+0x323c>
			goto noFlag_vent_TD;
 801107a:	46c0      	nop			@ (mov r8, r8)
noFlag_vent_TD:
		// btjf		GPIOR0,#f_lamp,noFlag_Aux_TD; / rele auxiliar activo ?
		// bset	actuadores_TD,#7;			/ s, indicalo
		if(!GPIOR0[f_lamp]){
 801107c:	4b5f      	ldr	r3, [pc, #380]	@ (80111fc <tx_control+0x33bc>)
 801107e:	789b      	ldrb	r3, [r3, #2]
 8011080:	2201      	movs	r2, #1
 8011082:	4053      	eors	r3, r2
 8011084:	b2db      	uxtb	r3, r3
 8011086:	2b00      	cmp	r3, #0
 8011088:	d103      	bne.n	8011092 <tx_control+0x3252>
			goto noFlag_Aux_TD;
		}
		actuadores_TD[7] = 1;
 801108a:	4b5d      	ldr	r3, [pc, #372]	@ (8011200 <tx_control+0x33c0>)
 801108c:	2201      	movs	r2, #1
 801108e:	71da      	strb	r2, [r3, #7]
 8011090:	e000      	b.n	8011094 <tx_control+0x3254>
			goto noFlag_Aux_TD;
 8011092:	46c0      	nop			@ (mov r8, r8)

		/*mov		alarmas2_TD,trefst2
		bres	alarmas2_TD,#0
		mov		alarmas_TD,trefst;		/ copia el resgistro de alarmas trefst*/
		//alarmas2_TD = 0;
		for(uint8_t k=0; k<8;k++){
 8011094:	231b      	movs	r3, #27
 8011096:	18fb      	adds	r3, r7, r3
 8011098:	2200      	movs	r2, #0
 801109a:	701a      	strb	r2, [r3, #0]
 801109c:	e00d      	b.n	80110ba <tx_control+0x327a>
			alarmas2_TD[k] = (trefst2[k]);
 801109e:	201b      	movs	r0, #27
 80110a0:	183b      	adds	r3, r7, r0
 80110a2:	781a      	ldrb	r2, [r3, #0]
 80110a4:	183b      	adds	r3, r7, r0
 80110a6:	781b      	ldrb	r3, [r3, #0]
 80110a8:	4959      	ldr	r1, [pc, #356]	@ (8011210 <tx_control+0x33d0>)
 80110aa:	5c89      	ldrb	r1, [r1, r2]
 80110ac:	4a59      	ldr	r2, [pc, #356]	@ (8011214 <tx_control+0x33d4>)
 80110ae:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0; k<8;k++){
 80110b0:	183b      	adds	r3, r7, r0
 80110b2:	781a      	ldrb	r2, [r3, #0]
 80110b4:	183b      	adds	r3, r7, r0
 80110b6:	3201      	adds	r2, #1
 80110b8:	701a      	strb	r2, [r3, #0]
 80110ba:	231b      	movs	r3, #27
 80110bc:	18fb      	adds	r3, r7, r3
 80110be:	781b      	ldrb	r3, [r3, #0]
 80110c0:	2b07      	cmp	r3, #7
 80110c2:	d9ec      	bls.n	801109e <tx_control+0x325e>
		}
		alarmas2_TD[0] = 0;//BitClear(alarmas2_TD,0);
 80110c4:	4b53      	ldr	r3, [pc, #332]	@ (8011214 <tx_control+0x33d4>)
 80110c6:	2200      	movs	r2, #0
 80110c8:	701a      	strb	r2, [r3, #0]
		alarmas_TD = 0;
 80110ca:	4b53      	ldr	r3, [pc, #332]	@ (8011218 <tx_control+0x33d8>)
 80110cc:	2200      	movs	r2, #0
 80110ce:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 80110d0:	2300      	movs	r3, #0
 80110d2:	617b      	str	r3, [r7, #20]
 80110d4:	e013      	b.n	80110fe <tx_control+0x32be>
			alarmas_TD |= (trefst[k] << k);
 80110d6:	4a51      	ldr	r2, [pc, #324]	@ (801121c <tx_control+0x33dc>)
 80110d8:	697b      	ldr	r3, [r7, #20]
 80110da:	18d3      	adds	r3, r2, r3
 80110dc:	781b      	ldrb	r3, [r3, #0]
 80110de:	001a      	movs	r2, r3
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	409a      	lsls	r2, r3
 80110e4:	0013      	movs	r3, r2
 80110e6:	b25a      	sxtb	r2, r3
 80110e8:	4b4b      	ldr	r3, [pc, #300]	@ (8011218 <tx_control+0x33d8>)
 80110ea:	781b      	ldrb	r3, [r3, #0]
 80110ec:	b25b      	sxtb	r3, r3
 80110ee:	4313      	orrs	r3, r2
 80110f0:	b25b      	sxtb	r3, r3
 80110f2:	b2da      	uxtb	r2, r3
 80110f4:	4b48      	ldr	r3, [pc, #288]	@ (8011218 <tx_control+0x33d8>)
 80110f6:	701a      	strb	r2, [r3, #0]
		for(int k=0; k<8;k++){
 80110f8:	697b      	ldr	r3, [r7, #20]
 80110fa:	3301      	adds	r3, #1
 80110fc:	617b      	str	r3, [r7, #20]
 80110fe:	697b      	ldr	r3, [r7, #20]
 8011100:	2b07      	cmp	r3, #7
 8011102:	dde8      	ble.n	80110d6 <tx_control+0x3296>
		}
		//alarmas_TD = trefst;
		//;Carga de datos
		// ldw		X,#$4081
		// ldw		bufferWifiTx,X
		bufferWifiTx[0] = 0x40;
 8011104:	4b33      	ldr	r3, [pc, #204]	@ (80111d4 <tx_control+0x3394>)
 8011106:	2240      	movs	r2, #64	@ 0x40
 8011108:	701a      	strb	r2, [r3, #0]
		bufferWifiTx[1] = 0x81;
 801110a:	4b32      	ldr	r3, [pc, #200]	@ (80111d4 <tx_control+0x3394>)
 801110c:	2281      	movs	r2, #129	@ 0x81
 801110e:	705a      	strb	r2, [r3, #1]

		// ; manda cantidad de datos de 2 bytes en la Tx
		bufferWifiTx[2] = 7;// mov		bufferWifiTx+2,#7
 8011110:	4b30      	ldr	r3, [pc, #192]	@ (80111d4 <tx_control+0x3394>)
 8011112:	2207      	movs	r2, #7
 8011114:	709a      	strb	r2, [r3, #2]
		//; carga versin de firmware
//		// ldw		X,eeversion1
//		bufferWifiTx[3] = eePlantilla[eeversion1];// ldw		bufferWifiTx+3,X
//		bufferWifiTx[4] = eePlantilla[eeveTx[3] = findLastValue((uint32_t) &eePlantilla[eeversion1]);// ldw		bufferWifiTx+3,X
		bufferWifiTx[3] = reePlantilla[eeversion1];
 8011116:	4b21      	ldr	r3, [pc, #132]	@ (801119c <tx_control+0x335c>)
 8011118:	227b      	movs	r2, #123	@ 0x7b
 801111a:	5c9a      	ldrb	r2, [r3, r2]
 801111c:	4b2d      	ldr	r3, [pc, #180]	@ (80111d4 <tx_control+0x3394>)
 801111e:	70da      	strb	r2, [r3, #3]
		bufferWifiTx[4] = reePlantilla[eeversion2];
 8011120:	4b1e      	ldr	r3, [pc, #120]	@ (801119c <tx_control+0x335c>)
 8011122:	227c      	movs	r2, #124	@ 0x7c
 8011124:	5c9a      	ldrb	r2, [r3, r2]
 8011126:	4b2b      	ldr	r3, [pc, #172]	@ (80111d4 <tx_control+0x3394>)
 8011128:	711a      	strb	r2, [r3, #4]
		//; carga tiempo
		/*ldw		X,timeSeconds_HW
		ldw		bufferWifiTx+5,X
		ldw		X,timeSeconds_LW
		ldw		bufferWifiTx+7,X*/
		bufferWifiTx[5] = (uint8_t) ((timeSeconds_HW & 0xFF00)>>8);
 801112a:	4b1d      	ldr	r3, [pc, #116]	@ (80111a0 <tx_control+0x3360>)
 801112c:	881b      	ldrh	r3, [r3, #0]
 801112e:	0a1b      	lsrs	r3, r3, #8
 8011130:	b29b      	uxth	r3, r3
 8011132:	b2da      	uxtb	r2, r3
 8011134:	4b27      	ldr	r3, [pc, #156]	@ (80111d4 <tx_control+0x3394>)
 8011136:	715a      	strb	r2, [r3, #5]
		bufferWifiTx[6] = (uint8_t) (timeSeconds_HW & 0xFF);
 8011138:	4b19      	ldr	r3, [pc, #100]	@ (80111a0 <tx_control+0x3360>)
 801113a:	881b      	ldrh	r3, [r3, #0]
 801113c:	b2da      	uxtb	r2, r3
 801113e:	4b25      	ldr	r3, [pc, #148]	@ (80111d4 <tx_control+0x3394>)
 8011140:	719a      	strb	r2, [r3, #6]
		bufferWifiTx[7] = (uint8_t) ((timeSeconds_LW & 0xFF00)>>8);
 8011142:	4b18      	ldr	r3, [pc, #96]	@ (80111a4 <tx_control+0x3364>)
 8011144:	881b      	ldrh	r3, [r3, #0]
 8011146:	0a1b      	lsrs	r3, r3, #8
 8011148:	b29b      	uxth	r3, r3
 801114a:	b2da      	uxtb	r2, r3
 801114c:	4b21      	ldr	r3, [pc, #132]	@ (80111d4 <tx_control+0x3394>)
 801114e:	71da      	strb	r2, [r3, #7]
		bufferWifiTx[8] = (uint8_t) (timeSeconds_LW & 0xFF);
 8011150:	4b14      	ldr	r3, [pc, #80]	@ (80111a4 <tx_control+0x3364>)
 8011152:	881b      	ldrh	r3, [r3, #0]
 8011154:	b2da      	uxtb	r2, r3
 8011156:	4b1f      	ldr	r3, [pc, #124]	@ (80111d4 <tx_control+0x3394>)
 8011158:	721a      	strb	r2, [r3, #8]
		//; carga temperatura 1 (ambiente)
		// ldw		X,tdevl
		// ldw		bufferWifiTx+9,X
		bufferWifiTx[9] = tdevl;
 801115a:	4b13      	ldr	r3, [pc, #76]	@ (80111a8 <tx_control+0x3368>)
 801115c:	781a      	ldrb	r2, [r3, #0]
 801115e:	4b1d      	ldr	r3, [pc, #116]	@ (80111d4 <tx_control+0x3394>)
 8011160:	725a      	strb	r2, [r3, #9]
		bufferWifiTx[10] = tdevf;
 8011162:	4b12      	ldr	r3, [pc, #72]	@ (80111ac <tx_control+0x336c>)
 8011164:	781a      	ldrb	r2, [r3, #0]
 8011166:	4b1b      	ldr	r3, [pc, #108]	@ (80111d4 <tx_control+0x3394>)
 8011168:	729a      	strb	r2, [r3, #10]

		//; carga temperatura 2 (evaporador)
		/*ldw		X,teval
		ldw		bufferWifiTx+11,X*/
		bufferWifiTx[11] = teval;
 801116a:	4b12      	ldr	r3, [pc, #72]	@ (80111b4 <tx_control+0x3374>)
 801116c:	781a      	ldrb	r2, [r3, #0]
 801116e:	4b19      	ldr	r3, [pc, #100]	@ (80111d4 <tx_control+0x3394>)
 8011170:	72da      	strb	r2, [r3, #11]
		bufferWifiTx[12] = tevaf;
 8011172:	4b11      	ldr	r3, [pc, #68]	@ (80111b8 <tx_control+0x3378>)
 8011174:	781a      	ldrb	r2, [r3, #0]
 8011176:	4b17      	ldr	r3, [pc, #92]	@ (80111d4 <tx_control+0x3394>)
 8011178:	731a      	strb	r2, [r3, #12]
		//; carga voltaje
		// clr		bufferWifiTx+13
		// mov		bufferWifiTx+14,voltl
		bufferWifiTx[13] = 0;
 801117a:	4b16      	ldr	r3, [pc, #88]	@ (80111d4 <tx_control+0x3394>)
 801117c:	2200      	movs	r2, #0
 801117e:	735a      	strb	r2, [r3, #13]
		bufferWifiTx[14] = voltl;
 8011180:	4b0b      	ldr	r3, [pc, #44]	@ (80111b0 <tx_control+0x3370>)
 8011182:	781a      	ldrb	r2, [r3, #0]
 8011184:	4b13      	ldr	r3, [pc, #76]	@ (80111d4 <tx_control+0x3394>)
 8011186:	739a      	strb	r2, [r3, #14]
		//;carga estado de actuadores
		// ldw		X,actuadores_TD
		//bufferWifiTx[15] = actuadores_TD;// ldw		bufferWifiTx+15,X
		bufferWifiTx[15]=0;
 8011188:	4b12      	ldr	r3, [pc, #72]	@ (80111d4 <tx_control+0x3394>)
 801118a:	2200      	movs	r2, #0
 801118c:	73da      	strb	r2, [r3, #15]
		for(int k=0; k<8;k++){
 801118e:	2300      	movs	r3, #0
 8011190:	613b      	str	r3, [r7, #16]
 8011192:	e057      	b.n	8011244 <tx_control+0x3404>
 8011194:	20001ff8 	.word	0x20001ff8
 8011198:	20001fe4 	.word	0x20001fe4
 801119c:	20000cb4 	.word	0x20000cb4
 80111a0:	20001e6c 	.word	0x20001e6c
 80111a4:	20001e6e 	.word	0x20001e6e
 80111a8:	20000bcc 	.word	0x20000bcc
 80111ac:	20000bcd 	.word	0x20000bcd
 80111b0:	20000bea 	.word	0x20000bea
 80111b4:	20000bce 	.word	0x20000bce
 80111b8:	20000bcf 	.word	0x20000bcf
 80111bc:	20001ed0 	.word	0x20001ed0
 80111c0:	20001ec8 	.word	0x20001ec8
 80111c4:	20001ecc 	.word	0x20001ecc
 80111c8:	20001ff5 	.word	0x20001ff5
 80111cc:	20001eec 	.word	0x20001eec
 80111d0:	20001ed5 	.word	0x20001ed5
 80111d4:	20002014 	.word	0x20002014
 80111d8:	20000b70 	.word	0x20000b70
 80111dc:	20002019 	.word	0x20002019
 80111e0:	20000b6f 	.word	0x20000b6f
 80111e4:	20002028 	.word	0x20002028
 80111e8:	20001ed8 	.word	0x20001ed8
 80111ec:	20001ef0 	.word	0x20001ef0
 80111f0:	20001ee0 	.word	0x20001ee0
 80111f4:	2000200a 	.word	0x2000200a
 80111f8:	200000b8 	.word	0x200000b8
 80111fc:	20000bc0 	.word	0x20000bc0
 8011200:	20001e7c 	.word	0x20001e7c
 8011204:	20000c58 	.word	0x20000c58
 8011208:	20000b94 	.word	0x20000b94
 801120c:	20000bfc 	.word	0x20000bfc
 8011210:	20000b9c 	.word	0x20000b9c
 8011214:	20001e88 	.word	0x20001e88
 8011218:	20001e90 	.word	0x20001e90
 801121c:	20000ba4 	.word	0x20000ba4
			bufferWifiTx[15] |= (uint8_t)(actuadores_TD[k]<<k);
 8011220:	4b45      	ldr	r3, [pc, #276]	@ (8011338 <tx_control+0x34f8>)
 8011222:	7bda      	ldrb	r2, [r3, #15]
 8011224:	4945      	ldr	r1, [pc, #276]	@ (801133c <tx_control+0x34fc>)
 8011226:	693b      	ldr	r3, [r7, #16]
 8011228:	18cb      	adds	r3, r1, r3
 801122a:	781b      	ldrb	r3, [r3, #0]
 801122c:	0019      	movs	r1, r3
 801122e:	693b      	ldr	r3, [r7, #16]
 8011230:	4099      	lsls	r1, r3
 8011232:	000b      	movs	r3, r1
 8011234:	b2db      	uxtb	r3, r3
 8011236:	4313      	orrs	r3, r2
 8011238:	b2da      	uxtb	r2, r3
 801123a:	4b3f      	ldr	r3, [pc, #252]	@ (8011338 <tx_control+0x34f8>)
 801123c:	73da      	strb	r2, [r3, #15]
		for(int k=0; k<8;k++){
 801123e:	693b      	ldr	r3, [r7, #16]
 8011240:	3301      	adds	r3, #1
 8011242:	613b      	str	r3, [r7, #16]
 8011244:	693b      	ldr	r3, [r7, #16]
 8011246:	2b07      	cmp	r3, #7
 8011248:	ddea      	ble.n	8011220 <tx_control+0x33e0>
		}
		bufferWifiTx[16] =estados_TD;
 801124a:	4b3d      	ldr	r3, [pc, #244]	@ (8011340 <tx_control+0x3500>)
 801124c:	781a      	ldrb	r2, [r3, #0]
 801124e:	4b3a      	ldr	r3, [pc, #232]	@ (8011338 <tx_control+0x34f8>)
 8011250:	741a      	strb	r2, [r3, #16]
		// ;carga estado de alarmas
		// ldw		X,alarmas2_TD
		bufferWifiTx[17]=0;
 8011252:	4b39      	ldr	r3, [pc, #228]	@ (8011338 <tx_control+0x34f8>)
 8011254:	2200      	movs	r2, #0
 8011256:	745a      	strb	r2, [r3, #17]
		for(uint8_t k=0; k<8; k++){
 8011258:	230f      	movs	r3, #15
 801125a:	18fb      	adds	r3, r7, r3
 801125c:	2200      	movs	r2, #0
 801125e:	701a      	strb	r2, [r3, #0]
 8011260:	e015      	b.n	801128e <tx_control+0x344e>
			bufferWifiTx[17] |= (uint8_t) (alarmas2_TD[k]<<k);//bufferWifiTx[17] = alarmas2_TD;// ldw		bufferWifiTx+17,X
 8011262:	4b35      	ldr	r3, [pc, #212]	@ (8011338 <tx_control+0x34f8>)
 8011264:	7c5a      	ldrb	r2, [r3, #17]
 8011266:	200f      	movs	r0, #15
 8011268:	183b      	adds	r3, r7, r0
 801126a:	781b      	ldrb	r3, [r3, #0]
 801126c:	4935      	ldr	r1, [pc, #212]	@ (8011344 <tx_control+0x3504>)
 801126e:	5ccb      	ldrb	r3, [r1, r3]
 8011270:	0019      	movs	r1, r3
 8011272:	183b      	adds	r3, r7, r0
 8011274:	781b      	ldrb	r3, [r3, #0]
 8011276:	4099      	lsls	r1, r3
 8011278:	000b      	movs	r3, r1
 801127a:	b2db      	uxtb	r3, r3
 801127c:	4313      	orrs	r3, r2
 801127e:	b2da      	uxtb	r2, r3
 8011280:	4b2d      	ldr	r3, [pc, #180]	@ (8011338 <tx_control+0x34f8>)
 8011282:	745a      	strb	r2, [r3, #17]
		for(uint8_t k=0; k<8; k++){
 8011284:	183b      	adds	r3, r7, r0
 8011286:	781a      	ldrb	r2, [r3, #0]
 8011288:	183b      	adds	r3, r7, r0
 801128a:	3201      	adds	r2, #1
 801128c:	701a      	strb	r2, [r3, #0]
 801128e:	230f      	movs	r3, #15
 8011290:	18fb      	adds	r3, r7, r3
 8011292:	781b      	ldrb	r3, [r3, #0]
 8011294:	2b07      	cmp	r3, #7
 8011296:	d9e4      	bls.n	8011262 <tx_control+0x3422>
		}

		bufferWifiTx[18] = alarmas_TD;
 8011298:	4b2b      	ldr	r3, [pc, #172]	@ (8011348 <tx_control+0x3508>)
 801129a:	781a      	ldrb	r2, [r3, #0]
 801129c:	4b26      	ldr	r3, [pc, #152]	@ (8011338 <tx_control+0x34f8>)
 801129e:	749a      	strb	r2, [r3, #18]
		//;carga sensor vacuna
		// ldw		X,tret_w
		bufferWifiTx[19] =(uint8_t) ((tret_w&0xFF00)>>8);// ldw		bufferWifiTx+19,X
 80112a0:	4b2a      	ldr	r3, [pc, #168]	@ (801134c <tx_control+0x350c>)
 80112a2:	881b      	ldrh	r3, [r3, #0]
 80112a4:	0a1b      	lsrs	r3, r3, #8
 80112a6:	b29b      	uxth	r3, r3
 80112a8:	b2da      	uxtb	r2, r3
 80112aa:	4b23      	ldr	r3, [pc, #140]	@ (8011338 <tx_control+0x34f8>)
 80112ac:	74da      	strb	r2, [r3, #19]
		bufferWifiTx[20] =(uint8_t) (tret_w&0xFF);
 80112ae:	4b27      	ldr	r3, [pc, #156]	@ (801134c <tx_control+0x350c>)
 80112b0:	881b      	ldrh	r3, [r3, #0]
 80112b2:	b2da      	uxtb	r2, r3
 80112b4:	4b20      	ldr	r3, [pc, #128]	@ (8011338 <tx_control+0x34f8>)
 80112b6:	751a      	strb	r2, [r3, #20]
		//;carga cuarto sensor
		// ldw		X,tsac_w
		bufferWifiTx[21] = (uint8_t) ((variable_corriente&0xFF00)>>8);// ldw		bufferWifiTx+21,X
 80112b8:	4b25      	ldr	r3, [pc, #148]	@ (8011350 <tx_control+0x3510>)
 80112ba:	881b      	ldrh	r3, [r3, #0]
 80112bc:	0a1b      	lsrs	r3, r3, #8
 80112be:	b29b      	uxth	r3, r3
 80112c0:	b2da      	uxtb	r2, r3
 80112c2:	4b1d      	ldr	r3, [pc, #116]	@ (8011338 <tx_control+0x34f8>)
 80112c4:	755a      	strb	r2, [r3, #21]
		bufferWifiTx[22] = (uint8_t) (variable_corriente&0xFF);
 80112c6:	4b22      	ldr	r3, [pc, #136]	@ (8011350 <tx_control+0x3510>)
 80112c8:	881b      	ldrh	r3, [r3, #0]
 80112ca:	b2da      	uxtb	r2, r3
 80112cc:	4b1a      	ldr	r3, [pc, #104]	@ (8011338 <tx_control+0x34f8>)
 80112ce:	759a      	strb	r2, [r3, #22]

		// ldw		X,#bufferWifiTx
		pointTx = &bufferWifiTx[0];// ldw		pointTx,X
 80112d0:	4b20      	ldr	r3, [pc, #128]	@ (8011354 <tx_control+0x3514>)
 80112d2:	4a19      	ldr	r2, [pc, #100]	@ (8011338 <tx_control+0x34f8>)
 80112d4:	601a      	str	r2, [r3, #0]
		pointInitTx = &bufferWifiTx[0];// ldw		pointInitTx,X
 80112d6:	4b20      	ldr	r3, [pc, #128]	@ (8011358 <tx_control+0x3518>)
 80112d8:	4a17      	ldr	r2, [pc, #92]	@ (8011338 <tx_control+0x34f8>)
 80112da:	601a      	str	r2, [r3, #0]
		// ldw		X,#(bufferWifiTx+23)
		pointEndTx = &bufferWifiTx[23];// ldw		pointEndTx,X
 80112dc:	4b1f      	ldr	r3, [pc, #124]	@ (801135c <tx_control+0x351c>)
 80112de:	4a20      	ldr	r2, [pc, #128]	@ (8011360 <tx_control+0x3520>)
 80112e0:	601a      	str	r2, [r3, #0]
		blockSizeTX = 23;// mov		blockSizeTX,#23
 80112e2:	4b20      	ldr	r3, [pc, #128]	@ (8011364 <tx_control+0x3524>)
 80112e4:	2217      	movs	r2, #23
 80112e6:	701a      	strb	r2, [r3, #0]

		flagsTX[2] = 0; // bres	flagsTX,#2;						/ Indica que no hay que transmitir Header
 80112e8:	4b1f      	ldr	r3, [pc, #124]	@ (8011368 <tx_control+0x3528>)
 80112ea:	2200      	movs	r2, #0
 80112ec:	709a      	strb	r2, [r3, #2]

		// clrw	X
		// ldw		chksum_HW,X
		chksum_32_HW_LW=0;// ldw		chksum_LW,X;					/ limpia registros de checksum
 80112ee:	4b1f      	ldr	r3, [pc, #124]	@ (801136c <tx_control+0x352c>)
 80112f0:	2200      	movs	r2, #0
 80112f2:	601a      	str	r2, [r3, #0]
		flagsTX[3] = 1;// bset	flagsTX,#3;						/ indica que ya se ha enviado el checksum
 80112f4:	4b1c      	ldr	r3, [pc, #112]	@ (8011368 <tx_control+0x3528>)
 80112f6:	2201      	movs	r2, #1
 80112f8:	70da      	strb	r2, [r3, #3]
		keyTx = 0x55; // mov		keyTx,#$55;						/ listo para mandar transmisin
 80112fa:	4b1d      	ldr	r3, [pc, #116]	@ (8011370 <tx_control+0x3530>)
 80112fc:	2255      	movs	r2, #85	@ 0x55
 80112fe:	701a      	strb	r2, [r3, #0]
		codeTX = 0;// clr		codeTX;								/ limpia cdigo de Tx
 8011300:	4b1c      	ldr	r3, [pc, #112]	@ (8011374 <tx_control+0x3534>)
 8011302:	2200      	movs	r2, #0
 8011304:	701a      	strb	r2, [r3, #0]

		goto end_tx_wifi;// jp		end_tx_wifi
 8011306:	e00f      	b.n	8011328 <tx_control+0x34e8>
		goto end_tx_wifi;//jp			end_tx_wifi
 8011308:	46c0      	nop			@ (mov r8, r8)
 801130a:	f7fe ff28 	bl	801015e <tx_control+0x231e>
		goto end_tx_wifi;// jp			end_tx_wifi;  Si ya empez el intercambio de paquetes de firmware no se ejecutan los procesos wifi
 801130e:	46c0      	nop			@ (mov r8, r8)
 8011310:	f7fe ff25 	bl	801015e <tx_control+0x231e>
		goto end_tx_wifi;// jrne	end_tx_wifi;						/ espera a que termine
 8011314:	46c0      	nop			@ (mov r8, r8)
 8011316:	f7fe ff22 	bl	801015e <tx_control+0x231e>
		goto end_tx_wifi;// jp		end_tx_wifi
 801131a:	46c0      	nop			@ (mov r8, r8)
 801131c:	f7fe ff1f 	bl	801015e <tx_control+0x231e>
			goto end_tx_wifi;// jrne	end_tx_wifi;						/ espera a que termine
 8011320:	46c0      	nop			@ (mov r8, r8)
 8011322:	f7fe ff1c 	bl	801015e <tx_control+0x231e>
		goto end_tx_wifi;// jp		end_tx_wifi;			/ checa si hay que transmitir algn eevento
 8011326:	46c0      	nop			@ (mov r8, r8)


end_tx_wifi:
		goto end_tx_control;//jp		end_tx_control
 8011328:	f7fe ff19 	bl	801015e <tx_control+0x231e>
		goto end_tx_control_b;
 801132c:	46c0      	nop			@ (mov r8, r8)

end_tx_control_b:
		asm ("nop");
 801132e:	46c0      	nop			@ (mov r8, r8)

}
 8011330:	46c0      	nop			@ (mov r8, r8)
 8011332:	46bd      	mov	sp, r7
 8011334:	b016      	add	sp, #88	@ 0x58
 8011336:	bd80      	pop	{r7, pc}
 8011338:	20002014 	.word	0x20002014
 801133c:	20001e7c 	.word	0x20001e7c
 8011340:	20001e84 	.word	0x20001e84
 8011344:	20001e88 	.word	0x20001e88
 8011348:	20001e90 	.word	0x20001e90
 801134c:	20000c70 	.word	0x20000c70
 8011350:	200008f4 	.word	0x200008f4
 8011354:	20001ed0 	.word	0x20001ed0
 8011358:	20001ec8 	.word	0x20001ec8
 801135c:	20001ecc 	.word	0x20001ecc
 8011360:	2000202b 	.word	0x2000202b
 8011364:	20001eec 	.word	0x20001eec
 8011368:	20001ed8 	.word	0x20001ed8
 801136c:	20001ef0 	.word	0x20001ef0
 8011370:	20001ed5 	.word	0x20001ed5
 8011374:	20001ee0 	.word	0x20001ee0

08011378 <prepTXlogg_2>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Rutina completa Adaptada <<_RGM
void prepTXlogg_2(){
 8011378:	b580      	push	{r7, lr}
 801137a:	b082      	sub	sp, #8
 801137c:	af00      	add	r7, sp, #0

			uint8_t *point_X;
			uint8_t *point_Y;

			//;---- Carga en penltimo byte del buffer el numero de bytes capturados en el actual buffer
			point_X	=	dirBuffer;		//LDW	X,dirBuffer
 801137e:	4b38      	ldr	r3, [pc, #224]	@ (8011460 <prepTXlogg_2+0xe8>)
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	607b      	str	r3, [r7, #4]
			//addw	X,resulh
			//ld	A,cntByteBlock

			// Se agrega este parche debido a la naturaleza de la memoria
			// CGM 23/04/2025
			if(cntByteBlock == 0){
 8011384:	4b37      	ldr	r3, [pc, #220]	@ (8011464 <prepTXlogg_2+0xec>)
 8011386:	781b      	ldrb	r3, [r3, #0]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d104      	bne.n	8011396 <prepTXlogg_2+0x1e>
				point_X[126] = 0xFF;	//ld		(X),A ---------?
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	337e      	adds	r3, #126	@ 0x7e
 8011390:	22ff      	movs	r2, #255	@ 0xff
 8011392:	701a      	strb	r2, [r3, #0]
 8011394:	e004      	b.n	80113a0 <prepTXlogg_2+0x28>
			}
			else{
				point_X[126] = cntByteBlock;	//ld		(X),A ---------?
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	337e      	adds	r3, #126	@ 0x7e
 801139a:	4a32      	ldr	r2, [pc, #200]	@ (8011464 <prepTXlogg_2+0xec>)
 801139c:	7812      	ldrb	r2, [r2, #0]
 801139e:	701a      	strb	r2, [r3, #0]
			 */
			//point_X[126] = 0;
			//point_X[127] = 1;

			//;---- Graba buffer en bloque de flash
			ProgMemCode = 0xAA;//mov		ProgMemCode,#$AA;				/ Indica que se va a grabar bloque de Flash
 80113a0:	4b31      	ldr	r3, [pc, #196]	@ (8011468 <prepTXlogg_2+0xf0>)
 80113a2:	22aa      	movs	r2, #170	@ 0xaa
 80113a4:	701a      	strb	r2, [r3, #0]
			//ld   A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
			//ldw		X,#128;									/ Carga el tamao de los bloques (128 bytes)
			STM8_16_X = cntBlockFlash *128;//mul		X,A;										/ Multiplicalos
 80113a6:	4b31      	ldr	r3, [pc, #196]	@ (801146c <prepTXlogg_2+0xf4>)
 80113a8:	781b      	ldrb	r3, [r3, #0]
 80113aa:	01db      	lsls	r3, r3, #7
 80113ac:	b29a      	uxth	r2, r3
 80113ae:	4b30      	ldr	r3, [pc, #192]	@ (8011470 <prepTXlogg_2+0xf8>)
 80113b0:	801a      	strh	r2, [r3, #0]
			//addw	X,dirLogger;						/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
			dirPointer = &dirLogger[STM8_16_X];		//LDW		dirPointer,X
 80113b2:	4b30      	ldr	r3, [pc, #192]	@ (8011474 <prepTXlogg_2+0xfc>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a2e      	ldr	r2, [pc, #184]	@ (8011470 <prepTXlogg_2+0xf8>)
 80113b8:	8812      	ldrh	r2, [r2, #0]
 80113ba:	189a      	adds	r2, r3, r2
 80113bc:	4b2e      	ldr	r3, [pc, #184]	@ (8011478 <prepTXlogg_2+0x100>)
 80113be:	601a      	str	r2, [r3, #0]

			/*
			 * CGM 16/04/2025
			 * Se realiza una copia de la pagina actual en RAM y si existe un grabado de un bloquq de 128 bytes incompletos, se realizar un borrado de pagina y solo se escribiran  los bloques de 128 bytes que estan completos
			 */
			grabadoLoggerBloquesCompletos(dirPointer, dirBufferPage);
 80113c0:	4b2d      	ldr	r3, [pc, #180]	@ (8011478 <prepTXlogg_2+0x100>)
 80113c2:	681a      	ldr	r2, [r3, #0]
 80113c4:	4b2d      	ldr	r3, [pc, #180]	@ (801147c <prepTXlogg_2+0x104>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	0019      	movs	r1, r3
 80113ca:	0010      	movs	r0, r2
 80113cc:	f7f6 faac 	bl	8007928 <grabadoLoggerBloquesCompletos>

			//LDW		X,dirBuffer;						/ apunta al buffer de datos en RAM
			dataPointer = dirBuffer;					//LDW		dataPointer,X
 80113d0:	4b23      	ldr	r3, [pc, #140]	@ (8011460 <prepTXlogg_2+0xe8>)
 80113d2:	681a      	ldr	r2, [r3, #0]
 80113d4:	4b2a      	ldr	r3, [pc, #168]	@ (8011480 <prepTXlogg_2+0x108>)
 80113d6:	601a      	str	r2, [r3, #0]
			GRABA_BLOCK();			//	call	GRABA_BLOCK
 80113d8:	f7f6 f904 	bl	80075e4 <GRABA_BLOCK>

			save_timeUNIX();			//	call	save_timeUNIX
 80113dc:	f7f5 fe8a 	bl	80070f4 <save_timeUNIX>

			save_cntReg();				//	call	save_cntReg
 80113e0:	f7f5 fe76 	bl	80070d0 <save_cntReg>

			STM8_A = cntBlockFlash;		//ld    A,cntBlockFlash;				/ Toma el nmero de bloques grabados en Flash
 80113e4:	4b21      	ldr	r3, [pc, #132]	@ (801146c <prepTXlogg_2+0xf4>)
 80113e6:	781a      	ldrb	r2, [r3, #0]
 80113e8:	4b26      	ldr	r3, [pc, #152]	@ (8011484 <prepTXlogg_2+0x10c>)
 80113ea:	701a      	strb	r2, [r3, #0]

			/////  En caso de que no se haya grabado el bloque completo considera un bloque ms para el inicio de la Tx
			if( cntByteBlock == 0){//tnz		cntByteBlock
 80113ec:	4b1d      	ldr	r3, [pc, #116]	@ (8011464 <prepTXlogg_2+0xec>)
 80113ee:	781b      	ldrb	r3, [r3, #0]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d006      	beq.n	8011402 <prepTXlogg_2+0x8a>
				goto noIncBlock;//jreq	noIncBlock
			}
			STM8_A++;//inc A
 80113f4:	4b23      	ldr	r3, [pc, #140]	@ (8011484 <prepTXlogg_2+0x10c>)
 80113f6:	781b      	ldrb	r3, [r3, #0]
 80113f8:	3301      	adds	r3, #1
 80113fa:	b2da      	uxtb	r2, r3
 80113fc:	4b21      	ldr	r3, [pc, #132]	@ (8011484 <prepTXlogg_2+0x10c>)
 80113fe:	701a      	strb	r2, [r3, #0]
 8011400:	e000      	b.n	8011404 <prepTXlogg_2+0x8c>
				goto noIncBlock;//jreq	noIncBlock
 8011402:	46c0      	nop			@ (mov r8, r8)
noIncBlock:

			//ldw		X,#128;			/ Carga el tamao de los bloques (128 bytes)
			//mul		X,A;			/ Multiplicalos
			//addw	X,dirLogger;	/	apunta al inicio de la Flash resevada para Logger de datos + el nmero de bloques grabados
			STM8_16_X = 128 * STM8_A;
 8011404:	4b1f      	ldr	r3, [pc, #124]	@ (8011484 <prepTXlogg_2+0x10c>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	01db      	lsls	r3, r3, #7
 801140a:	b29a      	uxth	r2, r3
 801140c:	4b18      	ldr	r3, [pc, #96]	@ (8011470 <prepTXlogg_2+0xf8>)
 801140e:	801a      	strh	r2, [r3, #0]
			point_X = &dirLogger[STM8_16_X];//ldw	 pointInitTx,X;	/ carga puntero inicial para Tx
 8011410:	4b18      	ldr	r3, [pc, #96]	@ (8011474 <prepTXlogg_2+0xfc>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	4a16      	ldr	r2, [pc, #88]	@ (8011470 <prepTXlogg_2+0xf8>)
 8011416:	8812      	ldrh	r2, [r2, #0]
 8011418:	189b      	adds	r3, r3, r2
 801141a:	607b      	str	r3, [r7, #4]
			pointInitTx = point_X;
 801141c:	4b1a      	ldr	r3, [pc, #104]	@ (8011488 <prepTXlogg_2+0x110>)
 801141e:	687a      	ldr	r2, [r7, #4]
 8011420:	601a      	str	r2, [r3, #0]
			pointTx = point_X;//ldw	pointTx,X
 8011422:	4b1a      	ldr	r3, [pc, #104]	@ (801148c <prepTXlogg_2+0x114>)
 8011424:	687a      	ldr	r2, [r7, #4]
 8011426:	601a      	str	r2, [r3, #0]

			flagsTX[0] = 1;//bset	flagsTX,#0;
 8011428:	4b19      	ldr	r3, [pc, #100]	@ (8011490 <prepTXlogg_2+0x118>)
 801142a:	2201      	movs	r2, #1
 801142c:	701a      	strb	r2, [r3, #0]


			if(pointTx != loggerStart){//cpw X,loggerStart;					/ es menor al inicio del logger?
 801142e:	4b17      	ldr	r3, [pc, #92]	@ (801148c <prepTXlogg_2+0x114>)
 8011430:	681a      	ldr	r2, [r3, #0]
 8011432:	4b18      	ldr	r3, [pc, #96]	@ (8011494 <prepTXlogg_2+0x11c>)
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	429a      	cmp	r2, r3
 8011438:	d106      	bne.n	8011448 <prepTXlogg_2+0xd0>
				goto loadPointEnd_0;//jrne	loadPointEnd_0
			}

			point_X = loggerEnd;	//ldw X,loggerEnd;						/ el puntero final es el fin del logger
 801143a:	4b17      	ldr	r3, [pc, #92]	@ (8011498 <prepTXlogg_2+0x120>)
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	607b      	str	r3, [r7, #4]
			flagsTX[0] = 0;			//bres	flagsTX,#0;	/ no esperes a pasar por fin de logger durante transmisin
 8011440:	4b13      	ldr	r3, [pc, #76]	@ (8011490 <prepTXlogg_2+0x118>)
 8011442:	2200      	movs	r2, #0
 8011444:	701a      	strb	r2, [r3, #0]

			goto loadPointEnd;		//jra		loadPointEnd
 8011446:	e003      	b.n	8011450 <prepTXlogg_2+0xd8>
				goto loadPointEnd_0;//jrne	loadPointEnd_0
 8011448:	46c0      	nop			@ (mov r8, r8)
loadPointEnd_0:
			point_X--;				//decw X
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	3b01      	subs	r3, #1
 801144e:	607b      	str	r3, [r7, #4]
loadPointEnd:
			pointEndTx = point_X;//ldw pointEndTx,X;	/ carga puntero final para Tx
 8011450:	4b12      	ldr	r3, [pc, #72]	@ (801149c <prepTXlogg_2+0x124>)
 8011452:	687a      	ldr	r2, [r7, #4]
 8011454:	601a      	str	r2, [r3, #0]
			//ret
}
 8011456:	46c0      	nop			@ (mov r8, r8)
 8011458:	46bd      	mov	sp, r7
 801145a:	b002      	add	sp, #8
 801145c:	bd80      	pop	{r7, pc}
 801145e:	46c0      	nop			@ (mov r8, r8)
 8011460:	20000e58 	.word	0x20000e58
 8011464:	20000e4f 	.word	0x20000e4f
 8011468:	20000e40 	.word	0x20000e40
 801146c:	20000e4e 	.word	0x20000e4e
 8011470:	200008d6 	.word	0x200008d6
 8011474:	20000e54 	.word	0x20000e54
 8011478:	20000e44 	.word	0x20000e44
 801147c:	20001e68 	.word	0x20001e68
 8011480:	20000e48 	.word	0x20000e48
 8011484:	200008d4 	.word	0x200008d4
 8011488:	20001ec8 	.word	0x20001ec8
 801148c:	20001ed0 	.word	0x20001ed0
 8011490:	20001ed8 	.word	0x20001ed8
 8011494:	20001ee4 	.word	0x20001ee4
 8011498:	20001ee8 	.word	0x20001ee8
 801149c:	20001ecc 	.word	0x20001ecc

080114a0 <borra_pagina_logger>:
	BloqDatalooger[comando1] =	0xF1; // mov		comando1,#$F1
	BloqDatalooger[comando2] = 	0x3E; // mov		comando2,#$3E;				/ indica que hubo un error y no se programaron los datos
}

void borra_pagina_logger(uint32_t pagina)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b088      	sub	sp, #32
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef eraseInitStruct;
    uint32_t pageError = 0;
 80114a8:	2300      	movs	r3, #0
 80114aa:	60fb      	str	r3, [r7, #12]

    while (HAL_FLASH_Unlock() != HAL_OK);
 80114ac:	46c0      	nop			@ (mov r8, r8)
 80114ae:	f001 fd9b 	bl	8012fe8 <HAL_FLASH_Unlock>
 80114b2:	1e03      	subs	r3, r0, #0
 80114b4:	d1fb      	bne.n	80114ae <borra_pagina_logger+0xe>

    eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; // Borrado por pginas
 80114b6:	2110      	movs	r1, #16
 80114b8:	187b      	adds	r3, r7, r1
 80114ba:	2202      	movs	r2, #2
 80114bc:	601a      	str	r2, [r3, #0]
    eraseInitStruct.Page = pagina;                   // Pgina inicial a borrar
 80114be:	187b      	adds	r3, r7, r1
 80114c0:	687a      	ldr	r2, [r7, #4]
 80114c2:	609a      	str	r2, [r3, #8]
    eraseInitStruct.NbPages = 1;
 80114c4:	187b      	adds	r3, r7, r1
 80114c6:	2201      	movs	r2, #1
 80114c8:	60da      	str	r2, [r3, #12]

    while (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) != HAL_OK);
 80114ca:	46c0      	nop			@ (mov r8, r8)
 80114cc:	230c      	movs	r3, #12
 80114ce:	18fa      	adds	r2, r7, r3
 80114d0:	2310      	movs	r3, #16
 80114d2:	18fb      	adds	r3, r7, r3
 80114d4:	0011      	movs	r1, r2
 80114d6:	0018      	movs	r0, r3
 80114d8:	f001 fe34 	bl	8013144 <HAL_FLASHEx_Erase>
 80114dc:	1e03      	subs	r3, r0, #0
 80114de:	d1f5      	bne.n	80114cc <borra_pagina_logger+0x2c>
    while (HAL_FLASH_Lock() != HAL_OK);
 80114e0:	46c0      	nop			@ (mov r8, r8)
 80114e2:	f001 fda5 	bl	8013030 <HAL_FLASH_Lock>
 80114e6:	1e03      	subs	r3, r0, #0
 80114e8:	d1fb      	bne.n	80114e2 <borra_pagina_logger+0x42>

    pagina_borrado++;
 80114ea:	4b04      	ldr	r3, [pc, #16]	@ (80114fc <borra_pagina_logger+0x5c>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	1c5a      	adds	r2, r3, #1
 80114f0:	4b02      	ldr	r3, [pc, #8]	@ (80114fc <borra_pagina_logger+0x5c>)
 80114f2:	601a      	str	r2, [r3, #0]
}
 80114f4:	46c0      	nop			@ (mov r8, r8)
 80114f6:	46bd      	mov	sp, r7
 80114f8:	b008      	add	sp, #32
 80114fa:	bd80      	pop	{r7, pc}
 80114fc:	2000027c 	.word	0x2000027c

08011500 <graba_bloque_fw>:

void graba_bloque_fw (void)
{
 8011500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011502:	b0b1      	sub	sp, #196	@ 0xc4
 8011504:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8011506:	2357      	movs	r3, #87	@ 0x57
 8011508:	2168      	movs	r1, #104	@ 0x68
 801150a:	185b      	adds	r3, r3, r1
 801150c:	19da      	adds	r2, r3, r7
 801150e:	2300      	movs	r3, #0
 8011510:	7013      	strb	r3, [r2, #0]
	uint8_t j = 0;
 8011512:	2356      	movs	r3, #86	@ 0x56
 8011514:	185b      	adds	r3, r3, r1
 8011516:	19da      	adds	r2, r3, r7
 8011518:	2300      	movs	r3, #0
 801151a:	7013      	strb	r3, [r2, #0]

	uint8_t a = 0;
 801151c:	2355      	movs	r3, #85	@ 0x55
 801151e:	185b      	adds	r3, r3, r1
 8011520:	19da      	adds	r2, r3, r7
 8011522:	2300      	movs	r3, #0
 8011524:	7013      	strb	r3, [r2, #0]
	uint8_t b = 1;
 8011526:	2354      	movs	r3, #84	@ 0x54
 8011528:	185b      	adds	r3, r3, r1
 801152a:	19da      	adds	r2, r3, r7
 801152c:	2301      	movs	r3, #1
 801152e:	7013      	strb	r3, [r2, #0]
	uint8_t c = 2;
 8011530:	2353      	movs	r3, #83	@ 0x53
 8011532:	185b      	adds	r3, r3, r1
 8011534:	19da      	adds	r2, r3, r7
 8011536:	2302      	movs	r3, #2
 8011538:	7013      	strb	r3, [r2, #0]
	uint8_t d = 3;
 801153a:	2352      	movs	r3, #82	@ 0x52
 801153c:	185b      	adds	r3, r3, r1
 801153e:	19da      	adds	r2, r3, r7
 8011540:	2303      	movs	r3, #3
 8011542:	7013      	strb	r3, [r2, #0]
	uint8_t e = 4;
 8011544:	2351      	movs	r3, #81	@ 0x51
 8011546:	185b      	adds	r3, r3, r1
 8011548:	19da      	adds	r2, r3, r7
 801154a:	2304      	movs	r3, #4
 801154c:	7013      	strb	r3, [r2, #0]
	uint8_t f = 5;
 801154e:	2350      	movs	r3, #80	@ 0x50
 8011550:	185b      	adds	r3, r3, r1
 8011552:	19da      	adds	r2, r3, r7
 8011554:	2305      	movs	r3, #5
 8011556:	7013      	strb	r3, [r2, #0]
	uint8_t g = 6;
 8011558:	234f      	movs	r3, #79	@ 0x4f
 801155a:	185b      	adds	r3, r3, r1
 801155c:	19da      	adds	r2, r3, r7
 801155e:	2306      	movs	r3, #6
 8011560:	7013      	strb	r3, [r2, #0]
	uint8_t h = 7;
 8011562:	234e      	movs	r3, #78	@ 0x4e
 8011564:	185b      	adds	r3, r3, r1
 8011566:	19da      	adds	r2, r3, r7
 8011568:	2307      	movs	r3, #7
 801156a:	7013      	strb	r3, [r2, #0]

//	uint32_t buffer_recepcion = 0;

	uint64_t buffer_recepcion = 0;
 801156c:	2200      	movs	r2, #0
 801156e:	2300      	movs	r3, #0
 8011570:	673a      	str	r2, [r7, #112]	@ 0x70
 8011572:	677b      	str	r3, [r7, #116]	@ 0x74

	uint64_t contenido1 = 0;
 8011574:	2200      	movs	r2, #0
 8011576:	2300      	movs	r3, #0
 8011578:	21a8      	movs	r1, #168	@ 0xa8
 801157a:	1879      	adds	r1, r7, r1
 801157c:	600a      	str	r2, [r1, #0]
 801157e:	604b      	str	r3, [r1, #4]
	uint64_t contenido2 = 0;
 8011580:	2200      	movs	r2, #0
 8011582:	2300      	movs	r3, #0
 8011584:	21a0      	movs	r1, #160	@ 0xa0
 8011586:	1879      	adds	r1, r7, r1
 8011588:	600a      	str	r2, [r1, #0]
 801158a:	604b      	str	r3, [r1, #4]
	uint64_t contenido3 = 0;
 801158c:	2200      	movs	r2, #0
 801158e:	2300      	movs	r3, #0
 8011590:	2198      	movs	r1, #152	@ 0x98
 8011592:	1879      	adds	r1, r7, r1
 8011594:	600a      	str	r2, [r1, #0]
 8011596:	604b      	str	r3, [r1, #4]
	uint64_t contenido4 = 0;
 8011598:	2200      	movs	r2, #0
 801159a:	2300      	movs	r3, #0
 801159c:	2190      	movs	r1, #144	@ 0x90
 801159e:	1879      	adds	r1, r7, r1
 80115a0:	600a      	str	r2, [r1, #0]
 80115a2:	604b      	str	r3, [r1, #4]
	uint64_t contenido5 = 0;
 80115a4:	2200      	movs	r2, #0
 80115a6:	2300      	movs	r3, #0
 80115a8:	2188      	movs	r1, #136	@ 0x88
 80115aa:	1879      	adds	r1, r7, r1
 80115ac:	600a      	str	r2, [r1, #0]
 80115ae:	604b      	str	r3, [r1, #4]
	uint64_t contenido6 = 0;
 80115b0:	2200      	movs	r2, #0
 80115b2:	2300      	movs	r3, #0
 80115b4:	2180      	movs	r1, #128	@ 0x80
 80115b6:	1879      	adds	r1, r7, r1
 80115b8:	600a      	str	r2, [r1, #0]
 80115ba:	604b      	str	r3, [r1, #4]
	uint64_t contenido7 = 0;
 80115bc:	2200      	movs	r2, #0
 80115be:	2300      	movs	r3, #0
 80115c0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80115c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
	uint64_t contenido8 = 0;
 80115c4:	2200      	movs	r2, #0
 80115c6:	2300      	movs	r3, #0
 80115c8:	66ba      	str	r2, [r7, #104]	@ 0x68
 80115ca:	66fb      	str	r3, [r7, #108]	@ 0x6c

	while( HAL_FLASH_Unlock() !=  HAL_OK );
 80115cc:	46c0      	nop			@ (mov r8, r8)
 80115ce:	f001 fd0b 	bl	8012fe8 <HAL_FLASH_Unlock>
 80115d2:	1e03      	subs	r3, r0, #0
 80115d4:	d1fb      	bne.n	80115ce <graba_bloque_fw+0xce>
	for(i = 0; i < 16; i++)
 80115d6:	2357      	movs	r3, #87	@ 0x57
 80115d8:	2268      	movs	r2, #104	@ 0x68
 80115da:	189b      	adds	r3, r3, r2
 80115dc:	19da      	adds	r2, r3, r7
 80115de:	2300      	movs	r3, #0
 80115e0:	7013      	strb	r3, [r2, #0]
 80115e2:	e1c0      	b.n	8011966 <graba_bloque_fw+0x466>
	{
		switch (j)
 80115e4:	2356      	movs	r3, #86	@ 0x56
 80115e6:	2268      	movs	r2, #104	@ 0x68
 80115e8:	189b      	adds	r3, r3, r2
 80115ea:	19db      	adds	r3, r3, r7
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	2b07      	cmp	r3, #7
 80115f0:	d900      	bls.n	80115f4 <graba_bloque_fw+0xf4>
 80115f2:	e1af      	b.n	8011954 <graba_bloque_fw+0x454>
 80115f4:	009a      	lsls	r2, r3, #2
 80115f6:	4be5      	ldr	r3, [pc, #916]	@ (801198c <graba_bloque_fw+0x48c>)
 80115f8:	18d3      	adds	r3, r2, r3
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	469f      	mov	pc, r3
		{
			case 0:
				contenido1 =  RxBuffer_Ble[a];
 80115fe:	2355      	movs	r3, #85	@ 0x55
 8011600:	2168      	movs	r1, #104	@ 0x68
 8011602:	185b      	adds	r3, r3, r1
 8011604:	19db      	adds	r3, r3, r7
 8011606:	781a      	ldrb	r2, [r3, #0]
 8011608:	4be1      	ldr	r3, [pc, #900]	@ (8011990 <graba_bloque_fw+0x490>)
 801160a:	5c9b      	ldrb	r3, [r3, r2]
 801160c:	22a8      	movs	r2, #168	@ 0xa8
 801160e:	18ba      	adds	r2, r7, r2
 8011610:	6013      	str	r3, [r2, #0]
 8011612:	2300      	movs	r3, #0
 8011614:	22ac      	movs	r2, #172	@ 0xac
 8011616:	18ba      	adds	r2, r7, r2
 8011618:	6013      	str	r3, [r2, #0]
				j++;
 801161a:	2256      	movs	r2, #86	@ 0x56
 801161c:	1853      	adds	r3, r2, r1
 801161e:	19db      	adds	r3, r3, r7
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	1852      	adds	r2, r2, r1
 8011624:	19d2      	adds	r2, r2, r7
 8011626:	3301      	adds	r3, #1
 8011628:	7013      	strb	r3, [r2, #0]
			case 1:

				contenido2 =  RxBuffer_Ble[b];
 801162a:	2354      	movs	r3, #84	@ 0x54
 801162c:	2068      	movs	r0, #104	@ 0x68
 801162e:	181b      	adds	r3, r3, r0
 8011630:	19db      	adds	r3, r3, r7
 8011632:	781a      	ldrb	r2, [r3, #0]
 8011634:	4bd6      	ldr	r3, [pc, #856]	@ (8011990 <graba_bloque_fw+0x490>)
 8011636:	5c9b      	ldrb	r3, [r3, r2]
 8011638:	21a0      	movs	r1, #160	@ 0xa0
 801163a:	187a      	adds	r2, r7, r1
 801163c:	6013      	str	r3, [r2, #0]
 801163e:	2300      	movs	r3, #0
 8011640:	26a4      	movs	r6, #164	@ 0xa4
 8011642:	19ba      	adds	r2, r7, r6
 8011644:	6013      	str	r3, [r2, #0]
				contenido2 = contenido2 << 8;
 8011646:	187b      	adds	r3, r7, r1
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	0e1a      	lsrs	r2, r3, #24
 801164c:	19bb      	adds	r3, r7, r6
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	021d      	lsls	r5, r3, #8
 8011652:	4315      	orrs	r5, r2
 8011654:	187b      	adds	r3, r7, r1
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	021c      	lsls	r4, r3, #8
 801165a:	187b      	adds	r3, r7, r1
 801165c:	601c      	str	r4, [r3, #0]
 801165e:	605d      	str	r5, [r3, #4]
				j++;
 8011660:	2256      	movs	r2, #86	@ 0x56
 8011662:	1813      	adds	r3, r2, r0
 8011664:	19db      	adds	r3, r3, r7
 8011666:	781b      	ldrb	r3, [r3, #0]
 8011668:	1812      	adds	r2, r2, r0
 801166a:	19d2      	adds	r2, r2, r7
 801166c:	3301      	adds	r3, #1
 801166e:	7013      	strb	r3, [r2, #0]

			case 2:
				contenido3 =  RxBuffer_Ble[c];
 8011670:	2353      	movs	r3, #83	@ 0x53
 8011672:	2068      	movs	r0, #104	@ 0x68
 8011674:	181b      	adds	r3, r3, r0
 8011676:	19db      	adds	r3, r3, r7
 8011678:	781a      	ldrb	r2, [r3, #0]
 801167a:	4bc5      	ldr	r3, [pc, #788]	@ (8011990 <graba_bloque_fw+0x490>)
 801167c:	5c9b      	ldrb	r3, [r3, r2]
 801167e:	2198      	movs	r1, #152	@ 0x98
 8011680:	187a      	adds	r2, r7, r1
 8011682:	6013      	str	r3, [r2, #0]
 8011684:	2300      	movs	r3, #0
 8011686:	269c      	movs	r6, #156	@ 0x9c
 8011688:	19ba      	adds	r2, r7, r6
 801168a:	6013      	str	r3, [r2, #0]
				contenido3 = contenido3 << 16;
 801168c:	187b      	adds	r3, r7, r1
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	0c1a      	lsrs	r2, r3, #16
 8011692:	19bb      	adds	r3, r7, r6
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	041b      	lsls	r3, r3, #16
 8011698:	667b      	str	r3, [r7, #100]	@ 0x64
 801169a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801169c:	4313      	orrs	r3, r2
 801169e:	667b      	str	r3, [r7, #100]	@ 0x64
 80116a0:	187b      	adds	r3, r7, r1
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	041b      	lsls	r3, r3, #16
 80116a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80116a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80116aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116ac:	1879      	adds	r1, r7, r1
 80116ae:	600a      	str	r2, [r1, #0]
 80116b0:	604b      	str	r3, [r1, #4]
				j++;
 80116b2:	2256      	movs	r2, #86	@ 0x56
 80116b4:	1813      	adds	r3, r2, r0
 80116b6:	19db      	adds	r3, r3, r7
 80116b8:	781b      	ldrb	r3, [r3, #0]
 80116ba:	1812      	adds	r2, r2, r0
 80116bc:	19d2      	adds	r2, r2, r7
 80116be:	3301      	adds	r3, #1
 80116c0:	7013      	strb	r3, [r2, #0]

			case 3:
				contenido4 =  RxBuffer_Ble[d];
 80116c2:	2352      	movs	r3, #82	@ 0x52
 80116c4:	2068      	movs	r0, #104	@ 0x68
 80116c6:	181b      	adds	r3, r3, r0
 80116c8:	19db      	adds	r3, r3, r7
 80116ca:	781a      	ldrb	r2, [r3, #0]
 80116cc:	4bb0      	ldr	r3, [pc, #704]	@ (8011990 <graba_bloque_fw+0x490>)
 80116ce:	5c9b      	ldrb	r3, [r3, r2]
 80116d0:	2190      	movs	r1, #144	@ 0x90
 80116d2:	187a      	adds	r2, r7, r1
 80116d4:	6013      	str	r3, [r2, #0]
 80116d6:	2300      	movs	r3, #0
 80116d8:	2694      	movs	r6, #148	@ 0x94
 80116da:	19ba      	adds	r2, r7, r6
 80116dc:	6013      	str	r3, [r2, #0]
				contenido4 = contenido4 << 24;
 80116de:	187b      	adds	r3, r7, r1
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	0a1a      	lsrs	r2, r3, #8
 80116e4:	19bb      	adds	r3, r7, r6
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	061b      	lsls	r3, r3, #24
 80116ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80116ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80116ee:	4313      	orrs	r3, r2
 80116f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80116f2:	187b      	adds	r3, r7, r1
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	061b      	lsls	r3, r3, #24
 80116f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80116fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80116fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80116fe:	1879      	adds	r1, r7, r1
 8011700:	600a      	str	r2, [r1, #0]
 8011702:	604b      	str	r3, [r1, #4]
				j++;
 8011704:	2256      	movs	r2, #86	@ 0x56
 8011706:	1813      	adds	r3, r2, r0
 8011708:	19db      	adds	r3, r3, r7
 801170a:	781b      	ldrb	r3, [r3, #0]
 801170c:	1812      	adds	r2, r2, r0
 801170e:	19d2      	adds	r2, r2, r7
 8011710:	3301      	adds	r3, #1
 8011712:	7013      	strb	r3, [r2, #0]

			case 4:
				contenido5 =  RxBuffer_Ble[e];
 8011714:	2351      	movs	r3, #81	@ 0x51
 8011716:	2068      	movs	r0, #104	@ 0x68
 8011718:	181b      	adds	r3, r3, r0
 801171a:	19db      	adds	r3, r3, r7
 801171c:	781a      	ldrb	r2, [r3, #0]
 801171e:	4b9c      	ldr	r3, [pc, #624]	@ (8011990 <graba_bloque_fw+0x490>)
 8011720:	5c9b      	ldrb	r3, [r3, r2]
 8011722:	2188      	movs	r1, #136	@ 0x88
 8011724:	187a      	adds	r2, r7, r1
 8011726:	6013      	str	r3, [r2, #0]
 8011728:	2300      	movs	r3, #0
 801172a:	228c      	movs	r2, #140	@ 0x8c
 801172c:	18ba      	adds	r2, r7, r2
 801172e:	6013      	str	r3, [r2, #0]
				contenido5 = contenido5 << 32;
 8011730:	187b      	adds	r3, r7, r1
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	001b      	movs	r3, r3
 8011736:	627b      	str	r3, [r7, #36]	@ 0x24
 8011738:	2300      	movs	r3, #0
 801173a:	623b      	str	r3, [r7, #32]
 801173c:	6a3a      	ldr	r2, [r7, #32]
 801173e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011740:	1879      	adds	r1, r7, r1
 8011742:	600a      	str	r2, [r1, #0]
 8011744:	604b      	str	r3, [r1, #4]
				j++;
 8011746:	2256      	movs	r2, #86	@ 0x56
 8011748:	1813      	adds	r3, r2, r0
 801174a:	19db      	adds	r3, r3, r7
 801174c:	781b      	ldrb	r3, [r3, #0]
 801174e:	1812      	adds	r2, r2, r0
 8011750:	19d2      	adds	r2, r2, r7
 8011752:	3301      	adds	r3, #1
 8011754:	7013      	strb	r3, [r2, #0]

			case 5:
				contenido6 = RxBuffer_Ble[f];
 8011756:	2350      	movs	r3, #80	@ 0x50
 8011758:	2068      	movs	r0, #104	@ 0x68
 801175a:	181b      	adds	r3, r3, r0
 801175c:	19db      	adds	r3, r3, r7
 801175e:	781a      	ldrb	r2, [r3, #0]
 8011760:	4b8b      	ldr	r3, [pc, #556]	@ (8011990 <graba_bloque_fw+0x490>)
 8011762:	5c9b      	ldrb	r3, [r3, r2]
 8011764:	2180      	movs	r1, #128	@ 0x80
 8011766:	187a      	adds	r2, r7, r1
 8011768:	6013      	str	r3, [r2, #0]
 801176a:	2300      	movs	r3, #0
 801176c:	2284      	movs	r2, #132	@ 0x84
 801176e:	18ba      	adds	r2, r7, r2
 8011770:	6013      	str	r3, [r2, #0]
				contenido6 = contenido6 << 40;
 8011772:	187b      	adds	r3, r7, r1
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	021b      	lsls	r3, r3, #8
 8011778:	61fb      	str	r3, [r7, #28]
 801177a:	2300      	movs	r3, #0
 801177c:	61bb      	str	r3, [r7, #24]
 801177e:	69ba      	ldr	r2, [r7, #24]
 8011780:	69fb      	ldr	r3, [r7, #28]
 8011782:	1879      	adds	r1, r7, r1
 8011784:	600a      	str	r2, [r1, #0]
 8011786:	604b      	str	r3, [r1, #4]
				j++;
 8011788:	2256      	movs	r2, #86	@ 0x56
 801178a:	1813      	adds	r3, r2, r0
 801178c:	19db      	adds	r3, r3, r7
 801178e:	781b      	ldrb	r3, [r3, #0]
 8011790:	1812      	adds	r2, r2, r0
 8011792:	19d2      	adds	r2, r2, r7
 8011794:	3301      	adds	r3, #1
 8011796:	7013      	strb	r3, [r2, #0]

			case 6:
				contenido7 = RxBuffer_Ble[g];
 8011798:	234f      	movs	r3, #79	@ 0x4f
 801179a:	2168      	movs	r1, #104	@ 0x68
 801179c:	185b      	adds	r3, r3, r1
 801179e:	19db      	adds	r3, r3, r7
 80117a0:	781a      	ldrb	r2, [r3, #0]
 80117a2:	4b7b      	ldr	r3, [pc, #492]	@ (8011990 <graba_bloque_fw+0x490>)
 80117a4:	5c9b      	ldrb	r3, [r3, r2]
 80117a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80117a8:	2300      	movs	r3, #0
 80117aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
				contenido7 = contenido7 << 48;
 80117ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80117ae:	041b      	lsls	r3, r3, #16
 80117b0:	617b      	str	r3, [r7, #20]
 80117b2:	2300      	movs	r3, #0
 80117b4:	613b      	str	r3, [r7, #16]
 80117b6:	693a      	ldr	r2, [r7, #16]
 80117b8:	697b      	ldr	r3, [r7, #20]
 80117ba:	67ba      	str	r2, [r7, #120]	@ 0x78
 80117bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
				j++;
 80117be:	2256      	movs	r2, #86	@ 0x56
 80117c0:	1853      	adds	r3, r2, r1
 80117c2:	19db      	adds	r3, r3, r7
 80117c4:	781b      	ldrb	r3, [r3, #0]
 80117c6:	1852      	adds	r2, r2, r1
 80117c8:	19d2      	adds	r2, r2, r7
 80117ca:	3301      	adds	r3, #1
 80117cc:	7013      	strb	r3, [r2, #0]

			case 7:
				contenido8 = RxBuffer_Ble[h];
 80117ce:	234e      	movs	r3, #78	@ 0x4e
 80117d0:	2268      	movs	r2, #104	@ 0x68
 80117d2:	189b      	adds	r3, r3, r2
 80117d4:	19db      	adds	r3, r3, r7
 80117d6:	781a      	ldrb	r2, [r3, #0]
 80117d8:	4b6d      	ldr	r3, [pc, #436]	@ (8011990 <graba_bloque_fw+0x490>)
 80117da:	5c9b      	ldrb	r3, [r3, r2]
 80117dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80117de:	2300      	movs	r3, #0
 80117e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
				contenido8 = contenido8 << 56;
 80117e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80117e4:	061b      	lsls	r3, r3, #24
 80117e6:	60fb      	str	r3, [r7, #12]
 80117e8:	2300      	movs	r3, #0
 80117ea:	60bb      	str	r3, [r7, #8]
 80117ec:	68ba      	ldr	r2, [r7, #8]
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	66ba      	str	r2, [r7, #104]	@ 0x68
 80117f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

				buffer_recepcion = contenido1 | contenido2 | contenido3 | contenido4 | contenido5 |contenido6 | contenido7 |contenido8;
 80117f4:	23a8      	movs	r3, #168	@ 0xa8
 80117f6:	18fb      	adds	r3, r7, r3
 80117f8:	681a      	ldr	r2, [r3, #0]
 80117fa:	23a0      	movs	r3, #160	@ 0xa0
 80117fc:	18fb      	adds	r3, r7, r3
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	431a      	orrs	r2, r3
 8011802:	653a      	str	r2, [r7, #80]	@ 0x50
 8011804:	23ac      	movs	r3, #172	@ 0xac
 8011806:	18fb      	adds	r3, r7, r3
 8011808:	681a      	ldr	r2, [r3, #0]
 801180a:	23a4      	movs	r3, #164	@ 0xa4
 801180c:	18fb      	adds	r3, r7, r3
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	431a      	orrs	r2, r3
 8011812:	657a      	str	r2, [r7, #84]	@ 0x54
 8011814:	2398      	movs	r3, #152	@ 0x98
 8011816:	18fb      	adds	r3, r7, r3
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801181c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801181e:	0008      	movs	r0, r1
 8011820:	4318      	orrs	r0, r3
 8011822:	64b8      	str	r0, [r7, #72]	@ 0x48
 8011824:	239c      	movs	r3, #156	@ 0x9c
 8011826:	18fb      	adds	r3, r7, r3
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	431a      	orrs	r2, r3
 801182c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 801182e:	2390      	movs	r3, #144	@ 0x90
 8011830:	18fb      	adds	r3, r7, r3
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011836:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011838:	0008      	movs	r0, r1
 801183a:	4318      	orrs	r0, r3
 801183c:	6438      	str	r0, [r7, #64]	@ 0x40
 801183e:	2394      	movs	r3, #148	@ 0x94
 8011840:	18fb      	adds	r3, r7, r3
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	431a      	orrs	r2, r3
 8011846:	647a      	str	r2, [r7, #68]	@ 0x44
 8011848:	2388      	movs	r3, #136	@ 0x88
 801184a:	18fb      	adds	r3, r7, r3
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011852:	0008      	movs	r0, r1
 8011854:	4318      	orrs	r0, r3
 8011856:	63b8      	str	r0, [r7, #56]	@ 0x38
 8011858:	238c      	movs	r3, #140	@ 0x8c
 801185a:	18fb      	adds	r3, r7, r3
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	431a      	orrs	r2, r3
 8011860:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8011862:	2380      	movs	r3, #128	@ 0x80
 8011864:	18fb      	adds	r3, r7, r3
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801186a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801186c:	0008      	movs	r0, r1
 801186e:	4318      	orrs	r0, r3
 8011870:	6338      	str	r0, [r7, #48]	@ 0x30
 8011872:	2384      	movs	r3, #132	@ 0x84
 8011874:	18fb      	adds	r3, r7, r3
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	431a      	orrs	r2, r3
 801187a:	637a      	str	r2, [r7, #52]	@ 0x34
 801187c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801187e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011880:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011882:	0008      	movs	r0, r1
 8011884:	4318      	orrs	r0, r3
 8011886:	62b8      	str	r0, [r7, #40]	@ 0x28
 8011888:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801188a:	431a      	orrs	r2, r3
 801188c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801188e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011890:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011892:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011894:	0008      	movs	r0, r1
 8011896:	4318      	orrs	r0, r3
 8011898:	6038      	str	r0, [r7, #0]
 801189a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801189c:	431a      	orrs	r2, r3
 801189e:	607a      	str	r2, [r7, #4]
 80118a0:	683a      	ldr	r2, [r7, #0]
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	673a      	str	r2, [r7, #112]	@ 0x70
 80118a6:	677b      	str	r3, [r7, #116]	@ 0x74
				while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, direccion_fw, buffer_recepcion) != HAL_OK);
 80118a8:	46c0      	nop			@ (mov r8, r8)
 80118aa:	4b3a      	ldr	r3, [pc, #232]	@ (8011994 <graba_bloque_fw+0x494>)
 80118ac:	6819      	ldr	r1, [r3, #0]
 80118ae:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80118b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80118b2:	2001      	movs	r0, #1
 80118b4:	f001 fb4a 	bl	8012f4c <HAL_FLASH_Program>
 80118b8:	1e03      	subs	r3, r0, #0
 80118ba:	d1f6      	bne.n	80118aa <graba_bloque_fw+0x3aa>
				//while(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, direccion_fw, buffer_recepcion)!=  HAL_OK);
				//HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, direccion_fw, buffer_recepcion);
				direccion_fw = direccion_fw + 8;
 80118bc:	4b35      	ldr	r3, [pc, #212]	@ (8011994 <graba_bloque_fw+0x494>)
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	3308      	adds	r3, #8
 80118c2:	001a      	movs	r2, r3
 80118c4:	4b33      	ldr	r3, [pc, #204]	@ (8011994 <graba_bloque_fw+0x494>)
 80118c6:	601a      	str	r2, [r3, #0]
				j = 0;
 80118c8:	2356      	movs	r3, #86	@ 0x56
 80118ca:	2168      	movs	r1, #104	@ 0x68
 80118cc:	185b      	adds	r3, r3, r1
 80118ce:	19da      	adds	r2, r3, r7
 80118d0:	2300      	movs	r3, #0
 80118d2:	7013      	strb	r3, [r2, #0]
				a = a + 8;
 80118d4:	2355      	movs	r3, #85	@ 0x55
 80118d6:	185a      	adds	r2, r3, r1
 80118d8:	19d2      	adds	r2, r2, r7
 80118da:	185b      	adds	r3, r3, r1
 80118dc:	19db      	adds	r3, r3, r7
 80118de:	781b      	ldrb	r3, [r3, #0]
 80118e0:	3308      	adds	r3, #8
 80118e2:	7013      	strb	r3, [r2, #0]
				b = b + 8;
 80118e4:	2354      	movs	r3, #84	@ 0x54
 80118e6:	185a      	adds	r2, r3, r1
 80118e8:	19d2      	adds	r2, r2, r7
 80118ea:	185b      	adds	r3, r3, r1
 80118ec:	19db      	adds	r3, r3, r7
 80118ee:	781b      	ldrb	r3, [r3, #0]
 80118f0:	3308      	adds	r3, #8
 80118f2:	7013      	strb	r3, [r2, #0]
				c = c + 8;
 80118f4:	2353      	movs	r3, #83	@ 0x53
 80118f6:	185a      	adds	r2, r3, r1
 80118f8:	19d2      	adds	r2, r2, r7
 80118fa:	185b      	adds	r3, r3, r1
 80118fc:	19db      	adds	r3, r3, r7
 80118fe:	781b      	ldrb	r3, [r3, #0]
 8011900:	3308      	adds	r3, #8
 8011902:	7013      	strb	r3, [r2, #0]
				d = d + 8;
 8011904:	2352      	movs	r3, #82	@ 0x52
 8011906:	185a      	adds	r2, r3, r1
 8011908:	19d2      	adds	r2, r2, r7
 801190a:	185b      	adds	r3, r3, r1
 801190c:	19db      	adds	r3, r3, r7
 801190e:	781b      	ldrb	r3, [r3, #0]
 8011910:	3308      	adds	r3, #8
 8011912:	7013      	strb	r3, [r2, #0]
				e = e + 8;
 8011914:	2351      	movs	r3, #81	@ 0x51
 8011916:	185a      	adds	r2, r3, r1
 8011918:	19d2      	adds	r2, r2, r7
 801191a:	185b      	adds	r3, r3, r1
 801191c:	19db      	adds	r3, r3, r7
 801191e:	781b      	ldrb	r3, [r3, #0]
 8011920:	3308      	adds	r3, #8
 8011922:	7013      	strb	r3, [r2, #0]
				f = f + 8;
 8011924:	2350      	movs	r3, #80	@ 0x50
 8011926:	185a      	adds	r2, r3, r1
 8011928:	19d2      	adds	r2, r2, r7
 801192a:	185b      	adds	r3, r3, r1
 801192c:	19db      	adds	r3, r3, r7
 801192e:	781b      	ldrb	r3, [r3, #0]
 8011930:	3308      	adds	r3, #8
 8011932:	7013      	strb	r3, [r2, #0]
				g = g + 8;
 8011934:	234f      	movs	r3, #79	@ 0x4f
 8011936:	185a      	adds	r2, r3, r1
 8011938:	19d2      	adds	r2, r2, r7
 801193a:	185b      	adds	r3, r3, r1
 801193c:	19db      	adds	r3, r3, r7
 801193e:	781b      	ldrb	r3, [r3, #0]
 8011940:	3308      	adds	r3, #8
 8011942:	7013      	strb	r3, [r2, #0]
				h = h + 8;
 8011944:	234e      	movs	r3, #78	@ 0x4e
 8011946:	185a      	adds	r2, r3, r1
 8011948:	19d2      	adds	r2, r2, r7
 801194a:	185b      	adds	r3, r3, r1
 801194c:	19db      	adds	r3, r3, r7
 801194e:	781b      	ldrb	r3, [r3, #0]
 8011950:	3308      	adds	r3, #8
 8011952:	7013      	strb	r3, [r2, #0]
	for(i = 0; i < 16; i++)
 8011954:	2257      	movs	r2, #87	@ 0x57
 8011956:	2168      	movs	r1, #104	@ 0x68
 8011958:	1853      	adds	r3, r2, r1
 801195a:	19db      	adds	r3, r3, r7
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	1852      	adds	r2, r2, r1
 8011960:	19d2      	adds	r2, r2, r7
 8011962:	3301      	adds	r3, #1
 8011964:	7013      	strb	r3, [r2, #0]
 8011966:	2357      	movs	r3, #87	@ 0x57
 8011968:	2268      	movs	r2, #104	@ 0x68
 801196a:	189b      	adds	r3, r3, r2
 801196c:	19db      	adds	r3, r3, r7
 801196e:	781b      	ldrb	r3, [r3, #0]
 8011970:	2b0f      	cmp	r3, #15
 8011972:	d800      	bhi.n	8011976 <graba_bloque_fw+0x476>
 8011974:	e636      	b.n	80115e4 <graba_bloque_fw+0xe4>
		}


	}
	while(HAL_FLASH_Lock() != HAL_OK );
 8011976:	46c0      	nop			@ (mov r8, r8)
 8011978:	f001 fb5a 	bl	8013030 <HAL_FLASH_Lock>
 801197c:	1e03      	subs	r3, r0, #0
 801197e:	d1fb      	bne.n	8011978 <graba_bloque_fw+0x478>
}
 8011980:	46c0      	nop			@ (mov r8, r8)
 8011982:	46c0      	nop			@ (mov r8, r8)
 8011984:	46bd      	mov	sp, r7
 8011986:	b031      	add	sp, #196	@ 0xc4
 8011988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801198a:	46c0      	nop			@ (mov r8, r8)
 801198c:	0801b554 	.word	0x0801b554
 8011990:	20000988 	.word	0x20000988
 8011994:	20000280 	.word	0x20000280

08011998 <reinicio_valores_act_fw>:

void reinicio_valores_act_fw(void)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	af00      	add	r7, sp, #0
	//Va<riables y contadores necesarios act_fw
	cksum_aux = 0;
 801199c:	4b13      	ldr	r3, [pc, #76]	@ (80119ec <reinicio_valores_act_fw+0x54>)
 801199e:	2200      	movs	r2, #0
 80119a0:	601a      	str	r2, [r3, #0]
	cksum_gral_aux = 0;
 80119a2:	4b13      	ldr	r3, [pc, #76]	@ (80119f0 <reinicio_valores_act_fw+0x58>)
 80119a4:	2200      	movs	r2, #0
 80119a6:	601a      	str	r2, [r3, #0]
	pagina_borrado = 64;
 80119a8:	4b12      	ldr	r3, [pc, #72]	@ (80119f4 <reinicio_valores_act_fw+0x5c>)
 80119aa:	2240      	movs	r2, #64	@ 0x40
 80119ac:	601a      	str	r2, [r3, #0]
	direccion_fw = 0x8020000;
 80119ae:	4b12      	ldr	r3, [pc, #72]	@ (80119f8 <reinicio_valores_act_fw+0x60>)
 80119b0:	4a12      	ldr	r2, [pc, #72]	@ (80119fc <reinicio_valores_act_fw+0x64>)
 80119b2:	601a      	str	r2, [r3, #0]
	chksum_to_compare = 0;
 80119b4:	4b12      	ldr	r3, [pc, #72]	@ (8011a00 <reinicio_valores_act_fw+0x68>)
 80119b6:	2200      	movs	r2, #0
 80119b8:	601a      	str	r2, [r3, #0]
	contador_bloques_fw = 16;
 80119ba:	4b12      	ldr	r3, [pc, #72]	@ (8011a04 <reinicio_valores_act_fw+0x6c>)
 80119bc:	2210      	movs	r2, #16
 80119be:	701a      	strb	r2, [r3, #0]


	timeoutRXFw = 0;
 80119c0:	4b11      	ldr	r3, [pc, #68]	@ (8011a08 <reinicio_valores_act_fw+0x70>)
 80119c2:	2200      	movs	r2, #0
 80119c4:	801a      	strh	r2, [r3, #0]

	cntByteBlockDATA = 0; 	// clr		cntByteBlockDATA
 80119c6:	4b11      	ldr	r3, [pc, #68]	@ (8011a0c <reinicio_valores_act_fw+0x74>)
 80119c8:	2200      	movs	r2, #0
 80119ca:	701a      	strb	r2, [r3, #0]
	cntBlockDATA = 0; 		// clr		cntBlockDATA
 80119cc:	4b10      	ldr	r3, [pc, #64]	@ (8011a10 <reinicio_valores_act_fw+0x78>)
 80119ce:	2200      	movs	r2, #0
 80119d0:	701a      	strb	r2, [r3, #0]
	cntByteBlockEVENT = 0; // clr		cntByteBlockEVENT
 80119d2:	4b10      	ldr	r3, [pc, #64]	@ (8011a14 <reinicio_valores_act_fw+0x7c>)
 80119d4:	2200      	movs	r2, #0
 80119d6:	701a      	strb	r2, [r3, #0]
	cntBlockEVENT = 0;		// clr		cntBlockEVENT
 80119d8:	4b0f      	ldr	r3, [pc, #60]	@ (8011a18 <reinicio_valores_act_fw+0x80>)
 80119da:	2200      	movs	r2, #0
 80119dc:	701a      	strb	r2, [r3, #0]

	clean_logger();
 80119de:	f000 f81d 	bl	8011a1c <clean_logger>
	clean_buffer();
 80119e2:	f7f5 fc21 	bl	8007228 <clean_buffer>

}
 80119e6:	46c0      	nop			@ (mov r8, r8)
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}
 80119ec:	2000223c 	.word	0x2000223c
 80119f0:	20002240 	.word	0x20002240
 80119f4:	2000027c 	.word	0x2000027c
 80119f8:	20000280 	.word	0x20000280
 80119fc:	08020000 	.word	0x08020000
 8011a00:	20002244 	.word	0x20002244
 8011a04:	20000284 	.word	0x20000284
 8011a08:	200021ec 	.word	0x200021ec
 8011a0c:	20000e60 	.word	0x20000e60
 8011a10:	20000e61 	.word	0x20000e61
 8011a14:	20000e62 	.word	0x20000e62
 8011a18:	20000e63 	.word	0x20000e63

08011a1c <clean_logger>:

void clean_logger(void)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b082      	sub	sp, #8
 8011a20:	af00      	add	r7, sp, #0

	for(uint32_t i = 110; i<126; i++){
 8011a22:	236e      	movs	r3, #110	@ 0x6e
 8011a24:	607b      	str	r3, [r7, #4]
 8011a26:	e006      	b.n	8011a36 <clean_logger+0x1a>
		erasePage(i);
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	0018      	movs	r0, r3
 8011a2c:	f7f0 fdf4 	bl	8002618 <erasePage>
	for(uint32_t i = 110; i<126; i++){
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	3301      	adds	r3, #1
 8011a34:	607b      	str	r3, [r7, #4]
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	2b7d      	cmp	r3, #125	@ 0x7d
 8011a3a:	d9f5      	bls.n	8011a28 <clean_logger+0xc>
	}
}
 8011a3c:	46c0      	nop			@ (mov r8, r8)
 8011a3e:	46c0      	nop			@ (mov r8, r8)
 8011a40:	46bd      	mov	sp, r7
 8011a42:	b002      	add	sp, #8
 8011a44:	bd80      	pop	{r7, pc}
	...

08011a48 <voltmetro>:
#include "voltmetro.h"




void voltmetro(void){
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	af00      	add	r7, sp, #0

				if(GPIOR0[f_volt]){// BTJT   GPIOR0,#f_volt,voltmetro1    ;Proteccin de voltaje activada?
 8011a4c:	4b8b      	ldr	r3, [pc, #556]	@ (8011c7c <voltmetro+0x234>)
 8011a4e:	799b      	ldrb	r3, [r3, #6]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d100      	bne.n	8011a56 <voltmetro+0xe>
 8011a54:	e0fb      	b.n	8011c4e <voltmetro+0x206>
					goto voltmetro1;
 8011a56:	46c0      	nop			@ (mov r8, r8)
				}
				goto fin_voltmetro; // JP     fin_voltmetro    ;NO, Termina el proceso voltmetro

voltmetro1:
				cntvolt++; //		INC    cntvolt          ;Un milisegundo ms
 8011a58:	4b89      	ldr	r3, [pc, #548]	@ (8011c80 <voltmetro+0x238>)
 8011a5a:	781b      	ldrb	r3, [r3, #0]
 8011a5c:	3301      	adds	r3, #1
 8011a5e:	b2da      	uxtb	r2, r3
 8011a60:	4b87      	ldr	r3, [pc, #540]	@ (8011c80 <voltmetro+0x238>)
 8011a62:	701a      	strb	r2, [r3, #0]
				//LD A,cntvolt
				if(cntvolt >= 25){//CP A,#25
 8011a64:	4b86      	ldr	r3, [pc, #536]	@ (8011c80 <voltmetro+0x238>)
 8011a66:	781b      	ldrb	r3, [r3, #0]
 8011a68:	2b18      	cmp	r3, #24
 8011a6a:	d800      	bhi.n	8011a6e <voltmetro+0x26>
 8011a6c:	e06f      	b.n	8011b4e <voltmetro+0x106>
					goto adq_muestra; //JRUGE  adq_muestra
 8011a6e:	46c0      	nop			@ (mov r8, r8)
				goto verifica_limites; //  jp     verifica_limites ;NO, Realiza comparaciones con el dato anterior



adq_muestra:
				cntvolt = 0; // CLR    cntvolt          ;limpia contador
 8011a70:	4b83      	ldr	r3, [pc, #524]	@ (8011c80 <voltmetro+0x238>)
 8011a72:	2200      	movs	r2, #0
 8011a74:	701a      	strb	r2, [r3, #0]

				wreg = volt_trms;//	mov     wreg,volt_trms   ;Es el voltaje obtenido del proceso de muestreo
 8011a76:	4b83      	ldr	r3, [pc, #524]	@ (8011c84 <voltmetro+0x23c>)
 8011a78:	781a      	ldrb	r2, [r3, #0]
 8011a7a:	4b83      	ldr	r3, [pc, #524]	@ (8011c88 <voltmetro+0x240>)
 8011a7c:	701a      	strb	r2, [r3, #0]
	                //ld A,wreg
				if(wreg != 0xFF){//cp A,#$FF
 8011a7e:	4b82      	ldr	r3, [pc, #520]	@ (8011c88 <voltmetro+0x240>)
 8011a80:	781b      	ldrb	r3, [r3, #0]
 8011a82:	2bff      	cmp	r3, #255	@ 0xff
 8011a84:	d10a      	bne.n	8011a9c <voltmetro+0x54>
					goto no_255_dat;//jrne no_255_dat
				}


				//ld A,cm_h255
				if(cm_h255 == 2){//cp A,#2
 8011a86:	4b81      	ldr	r3, [pc, #516]	@ (8011c8c <voltmetro+0x244>)
 8011a88:	781b      	ldrb	r3, [r3, #0]
 8011a8a:	2b02      	cmp	r3, #2
 8011a8c:	d019      	beq.n	8011ac2 <voltmetro+0x7a>
					goto fail_tvolt;//jreq fail_tvolt
				}
				cm_h255++;//inc	cm_h255
 8011a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8011c8c <voltmetro+0x244>)
 8011a90:	781b      	ldrb	r3, [r3, #0]
 8011a92:	3301      	adds	r3, #1
 8011a94:	b2da      	uxtb	r2, r3
 8011a96:	4b7d      	ldr	r3, [pc, #500]	@ (8011c8c <voltmetro+0x244>)
 8011a98:	701a      	strb	r2, [r3, #0]
				goto verifica_limites;//jra verifica_limites;
 8011a9a:	e05b      	b.n	8011b54 <voltmetro+0x10c>
					goto no_255_dat;//jrne no_255_dat
 8011a9c:	46c0      	nop			@ (mov r8, r8)

no_255_dat:
				cm_h255 = 0;//clr cm_h255
 8011a9e:	4b7b      	ldr	r3, [pc, #492]	@ (8011c8c <voltmetro+0x244>)
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	701a      	strb	r2, [r3, #0]
				//ld	A,wreg
				if(wreg > 50){//cp	A,#50;
 8011aa4:	4b78      	ldr	r3, [pc, #480]	@ (8011c88 <voltmetro+0x240>)
 8011aa6:	781b      	ldrb	r3, [r3, #0]
 8011aa8:	2b32      	cmp	r3, #50	@ 0x32
 8011aaa:	d82a      	bhi.n	8011b02 <voltmetro+0xba>
					goto carga_muestra_V;//jrugt carga_muestra_V;
				}
				//ld A,cm_lo50
				if(cm_lo50 == 2){//cp A,#2;
 8011aac:	4b78      	ldr	r3, [pc, #480]	@ (8011c90 <voltmetro+0x248>)
 8011aae:	781b      	ldrb	r3, [r3, #0]
 8011ab0:	2b02      	cmp	r3, #2
 8011ab2:	d008      	beq.n	8011ac6 <voltmetro+0x7e>
					goto fail_tvolt;//jreq fail_tvolt
				}
				cm_lo50++;//inc cm_lo50
 8011ab4:	4b76      	ldr	r3, [pc, #472]	@ (8011c90 <voltmetro+0x248>)
 8011ab6:	781b      	ldrb	r3, [r3, #0]
 8011ab8:	3301      	adds	r3, #1
 8011aba:	b2da      	uxtb	r2, r3
 8011abc:	4b74      	ldr	r3, [pc, #464]	@ (8011c90 <voltmetro+0x248>)
 8011abe:	701a      	strb	r2, [r3, #0]
				goto verifica_limites;//jra verifica_limites;
 8011ac0:	e048      	b.n	8011b54 <voltmetro+0x10c>
					goto fail_tvolt;//jreq fail_tvolt
 8011ac2:	46c0      	nop			@ (mov r8, r8)
 8011ac4:	e000      	b.n	8011ac8 <voltmetro+0x80>
					goto fail_tvolt;//jreq fail_tvolt
 8011ac6:	46c0      	nop			@ (mov r8, r8)

fail_tvolt:
bad_value:
				trefst2[f_tvolt] = 0;	//bres		trefst2,#f_tvolt;		no hay error en la tarjeta de medicin de voltaje
 8011ac8:	4b72      	ldr	r3, [pc, #456]	@ (8011c94 <voltmetro+0x24c>)
 8011aca:	2200      	movs	r2, #0
 8011acc:	701a      	strb	r2, [r3, #0]
				//ld A,edorefri
				if(edorefri != 1){//cp A,#1
 8011ace:	4b72      	ldr	r3, [pc, #456]	@ (8011c98 <voltmetro+0x250>)
 8011ad0:	781b      	ldrb	r3, [r3, #0]
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	d103      	bne.n	8011ade <voltmetro+0x96>
					goto hide_fail_eu;//jrne hide_fail_eu
				}
				trefst2[f_tvolt] = 1;//BitSet(trefst2, f_tvolt);	//bset		trefst2,#f_tvolt;		Indica error en la tarjeta de medicin de voltaje
 8011ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8011c94 <voltmetro+0x24c>)
 8011ad8:	2201      	movs	r2, #1
 8011ada:	701a      	strb	r2, [r3, #0]
 8011adc:	e000      	b.n	8011ae0 <voltmetro+0x98>
					goto hide_fail_eu;//jrne hide_fail_eu
 8011ade:	46c0      	nop			@ (mov r8, r8)


hide_fail_eu:
				cntmuesv = 0; //clr cntmuesv
 8011ae0:	4b6e      	ldr	r3, [pc, #440]	@ (8011c9c <voltmetro+0x254>)
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	701a      	strb	r2, [r3, #0]
				voltl = 115;//mov voltl,#115;
 8011ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8011ca0 <voltmetro+0x258>)
 8011ae8:	2273      	movs	r2, #115	@ 0x73
 8011aea:	701a      	strb	r2, [r3, #0]
				//ld A,protype;
				if(Plantilla[protype] != 0x02){//cp A,#$02;
 8011aec:	4b6d      	ldr	r3, [pc, #436]	@ (8011ca4 <voltmetro+0x25c>)
 8011aee:	2257      	movs	r2, #87	@ 0x57
 8011af0:	5c9b      	ldrb	r3, [r3, r2]
 8011af2:	2b02      	cmp	r3, #2
 8011af4:	d103      	bne.n	8011afe <voltmetro+0xb6>
					goto no_ld_210; // jrne no_ld_210;
				}
				voltl = 210;//mov			voltl,#210;					Carga el promedio de muestras con 210
 8011af6:	4b6a      	ldr	r3, [pc, #424]	@ (8011ca0 <voltmetro+0x258>)
 8011af8:	22d2      	movs	r2, #210	@ 0xd2
 8011afa:	701a      	strb	r2, [r3, #0]
no_ld_210:
				goto verifica_limites; //jra verifica_limites
 8011afc:	e02a      	b.n	8011b54 <voltmetro+0x10c>
					goto no_ld_210; // jrne no_ld_210;
 8011afe:	46c0      	nop			@ (mov r8, r8)
				goto verifica_limites; //jra verifica_limites
 8011b00:	e028      	b.n	8011b54 <voltmetro+0x10c>
					goto carga_muestra_V;//jrugt carga_muestra_V;
 8011b02:	46c0      	nop			@ (mov r8, r8)

carga_muestra_V: //************************************************************
				cm_lo50 = 0; //clr cm_lo50;
 8011b04:	4b62      	ldr	r3, [pc, #392]	@ (8011c90 <voltmetro+0x248>)
 8011b06:	2200      	movs	r2, #0
 8011b08:	701a      	strb	r2, [r3, #0]
				trefst2[f_tvolt] = 0;//bres		trefst2,#f_tvolt;		no hay error en la tarjeta de medicin de voltaje
 8011b0a:	4b62      	ldr	r3, [pc, #392]	@ (8011c94 <voltmetro+0x24c>)
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	701a      	strb	r2, [r3, #0]
	                    //LD A,XL
	                    //ADD A,cntmuesv
	                	//LD XL,A
	                	//LD A,wreg
	                    //LD (X),A
				voltram[cntmuesv] = wreg;
 8011b10:	4b62      	ldr	r3, [pc, #392]	@ (8011c9c <voltmetro+0x254>)
 8011b12:	781b      	ldrb	r3, [r3, #0]
 8011b14:	001a      	movs	r2, r3
 8011b16:	4b5c      	ldr	r3, [pc, #368]	@ (8011c88 <voltmetro+0x240>)
 8011b18:	7819      	ldrb	r1, [r3, #0]
 8011b1a:	4b63      	ldr	r3, [pc, #396]	@ (8011ca8 <voltmetro+0x260>)
 8011b1c:	5499      	strb	r1, [r3, r2]
				cntmuesv++;//  INC    cntmuesv         ;Una muestra ms, incrementa contador de muestras de voltaje
 8011b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8011c9c <voltmetro+0x254>)
 8011b20:	781b      	ldrb	r3, [r3, #0]
 8011b22:	3301      	adds	r3, #1
 8011b24:	b2da      	uxtb	r2, r3
 8011b26:	4b5d      	ldr	r3, [pc, #372]	@ (8011c9c <voltmetro+0x254>)
 8011b28:	701a      	strb	r2, [r3, #0]
	                    //ld A,cntmuesv
				if(cntmuesv >= 8){//cp A,#8
 8011b2a:	4b5c      	ldr	r3, [pc, #368]	@ (8011c9c <voltmetro+0x254>)
 8011b2c:	781b      	ldrb	r3, [r3, #0]
 8011b2e:	2b07      	cmp	r3, #7
 8011b30:	d90f      	bls.n	8011b52 <voltmetro+0x10a>
					goto promedio;//JRUGE promedio
 8011b32:	46c0      	nop			@ (mov r8, r8)
				}
				goto verifica_limites;//jra verifica_limites
	                    //***********************************************************

promedio:
				cntmuesv = 0;//clr cntmuesv //****************************
 8011b34:	4b59      	ldr	r3, [pc, #356]	@ (8011c9c <voltmetro+0x254>)
 8011b36:	2200      	movs	r2, #0
 8011b38:	701a      	strb	r2, [r3, #0]
				//LDW X, #voltram
				//call prom8m1b
				voltl = prom8m1b (&voltram[0], 8);//	MOV    voltl,resull     ;Carga el resultado del promedio en su registro
 8011b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8011ca8 <voltmetro+0x260>)
 8011b3c:	2108      	movs	r1, #8
 8011b3e:	0018      	movs	r0, r3
 8011b40:	f7f3 ff64 	bl	8005a0c <prom8m1b>
 8011b44:	0003      	movs	r3, r0
 8011b46:	b2da      	uxtb	r2, r3
 8011b48:	4b55      	ldr	r3, [pc, #340]	@ (8011ca0 <voltmetro+0x258>)
 8011b4a:	701a      	strb	r2, [r3, #0]
 8011b4c:	e002      	b.n	8011b54 <voltmetro+0x10c>
				goto verifica_limites; //  jp     verifica_limites ;NO, Realiza comparaciones con el dato anterior
 8011b4e:	46c0      	nop			@ (mov r8, r8)
 8011b50:	e000      	b.n	8011b54 <voltmetro+0x10c>
				goto verifica_limites;//jra verifica_limites
 8011b52:	46c0      	nop			@ (mov r8, r8)

verifica_limites:

verifica_alto:
				if(trefst[f_hv]){//BTJT trefst,#f_hv,hist_vla
 8011b54:	4b55      	ldr	r3, [pc, #340]	@ (8011cac <voltmetro+0x264>)
 8011b56:	79db      	ldrb	r3, [r3, #7]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d104      	bne.n	8011b66 <voltmetro+0x11e>
					goto hist_vla;
				}
				STM8_A = volt_max;	//	LD     A,volt_max            ;NO, Carga el dato de lmite de alto voltaje
 8011b5c:	4b54      	ldr	r3, [pc, #336]	@ (8011cb0 <voltmetro+0x268>)
 8011b5e:	781a      	ldrb	r2, [r3, #0]
 8011b60:	4b54      	ldr	r3, [pc, #336]	@ (8011cb4 <voltmetro+0x26c>)
 8011b62:	701a      	strb	r2, [r3, #0]
				goto comp_vla;//jra comp_vla
 8011b64:	e004      	b.n	8011b70 <voltmetro+0x128>
					goto hist_vla;
 8011b66:	46c0      	nop			@ (mov r8, r8)

hist_vla:		//;-----------------------Falla por ALTO Voltaje activa
				STM8_A = volt_hmax;			 //LD     A,volt_hmax    ;SI, Carga el dato Histeresis Alto para comparar
 8011b68:	4b53      	ldr	r3, [pc, #332]	@ (8011cb8 <voltmetro+0x270>)
 8011b6a:	781a      	ldrb	r2, [r3, #0]
 8011b6c:	4b51      	ldr	r3, [pc, #324]	@ (8011cb4 <voltmetro+0x26c>)
 8011b6e:	701a      	strb	r2, [r3, #0]

comp_vla:		//;-----------------Compara para verificar voltaje ALTO
				if(STM8_A > voltl ){ //CP A,voltl
 8011b70:	4b50      	ldr	r3, [pc, #320]	@ (8011cb4 <voltmetro+0x26c>)
 8011b72:	781a      	ldrb	r2, [r3, #0]
 8011b74:	4b4a      	ldr	r3, [pc, #296]	@ (8011ca0 <voltmetro+0x258>)
 8011b76:	781b      	ldrb	r3, [r3, #0]
 8011b78:	429a      	cmp	r2, r3
 8011b7a:	d80c      	bhi.n	8011b96 <voltmetro+0x14e>
					goto verifica_bajo;//JRUGT verifica_bajo
				}
voltaje_alto:		//;-----------------------------  Voltaje de lnea ALTO
 8011b7c:	46c0      	nop			@ (mov r8, r8)
					if(valfhvl == 0){//cp A,#0						// ;Ha transcurrido el tiempo para validacin de falla
 8011b7e:	4b4f      	ldr	r3, [pc, #316]	@ (8011cbc <voltmetro+0x274>)
 8011b80:	781b      	ldrb	r3, [r3, #0]
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d165      	bne.n	8011c52 <voltmetro+0x20a>
						goto falla_VLalto;//JREQ falla_VLalto
 8011b86:	46c0      	nop			@ (mov r8, r8)
					}
					goto fin_voltmetro;//jra fin_voltmetro

falla_VLalto:
				   Bset_Clear_trfst(trefst,trefst,f_hv, f_lv);
 8011b88:	4948      	ldr	r1, [pc, #288]	@ (8011cac <voltmetro+0x264>)
 8011b8a:	4848      	ldr	r0, [pc, #288]	@ (8011cac <voltmetro+0x264>)
 8011b8c:	2306      	movs	r3, #6
 8011b8e:	2207      	movs	r2, #7
 8011b90:	f7fb fd68 	bl	800d664 <Bset_Clear_trfst>
//				   BitSet(trefst,f_hv);		//	BSET   trefst,#f_hv       ;Activa bandera por ALTO VOLTAJE
//				   BitClear(trefst,f_lv); 	//	BRES   trefst,#f_lv       ;Cancela bandera por BAJO VOLTAJE
				   goto tiempo_libfalla;// jra     tiempo_libfalla   ;IMPORTANTE: Carga retardo para liberar falla
 8011b94:	e02e      	b.n	8011bf4 <voltmetro+0x1ac>
					goto verifica_bajo;//JRUGT verifica_bajo
 8011b96:	46c0      	nop			@ (mov r8, r8)

verifica_bajo:		//;----------------------------  Verifica voltaje BAJO
	               valfhvl =  Plantilla[protval];//MOV    valfhvl,protval
 8011b98:	4b42      	ldr	r3, [pc, #264]	@ (8011ca4 <voltmetro+0x25c>)
 8011b9a:	2245      	movs	r2, #69	@ 0x45
 8011b9c:	5c9a      	ldrb	r2, [r3, r2]
 8011b9e:	4b47      	ldr	r3, [pc, #284]	@ (8011cbc <voltmetro+0x274>)
 8011ba0:	701a      	strb	r2, [r3, #0]
	               if(edorefri != 1){//  ;		/ En autoprueba deja el led como est.
 8011ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8011c98 <voltmetro+0x250>)
 8011ba4:	781b      	ldrb	r3, [r3, #0]
 8011ba6:	2b01      	cmp	r3, #1
 8011ba8:	d103      	bne.n	8011bb2 <voltmetro+0x16a>
	            	   goto no_auto_00;//jrne no_auto_00
	               }
	               valfhvl = 2;//MOV    valfhvl,#2
 8011baa:	4b44      	ldr	r3, [pc, #272]	@ (8011cbc <voltmetro+0x274>)
 8011bac:	2202      	movs	r2, #2
 8011bae:	701a      	strb	r2, [r3, #0]
 8011bb0:	e000      	b.n	8011bb4 <voltmetro+0x16c>
	            	   goto no_auto_00;//jrne no_auto_00
 8011bb2:	46c0      	nop			@ (mov r8, r8)

no_auto_00:
					if(trefst[f_lv]){//BTJT trefst,#f_lv,hist_vlb
 8011bb4:	4b3d      	ldr	r3, [pc, #244]	@ (8011cac <voltmetro+0x264>)
 8011bb6:	799b      	ldrb	r3, [r3, #6]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d104      	bne.n	8011bc6 <voltmetro+0x17e>
						goto hist_vlb; //
					}
					STM8_A = volt_min;		//LD     A,volt_min         ;NO, Carga el dato de lmite de bajo voltaje
 8011bbc:	4b40      	ldr	r3, [pc, #256]	@ (8011cc0 <voltmetro+0x278>)
 8011bbe:	781a      	ldrb	r2, [r3, #0]
 8011bc0:	4b3c      	ldr	r3, [pc, #240]	@ (8011cb4 <voltmetro+0x26c>)
 8011bc2:	701a      	strb	r2, [r3, #0]
					goto comp_vlb;//  jra     comp_vlb           ;Realiza comparacin con voltaje de lnea bajo
 8011bc4:	e004      	b.n	8011bd0 <voltmetro+0x188>
						goto hist_vlb; //
 8011bc6:	46c0      	nop			@ (mov r8, r8)

hist_vlb:			//;--------------------  Falla por BAJO Voltaje activa
					STM8_A = volt_hmin;// LD     A,volt_hmin     ;Carga el dato Histeresis Bajo para comparar
 8011bc8:	4b3e      	ldr	r3, [pc, #248]	@ (8011cc4 <voltmetro+0x27c>)
 8011bca:	781a      	ldrb	r2, [r3, #0]
 8011bcc:	4b39      	ldr	r3, [pc, #228]	@ (8011cb4 <voltmetro+0x26c>)
 8011bce:	701a      	strb	r2, [r3, #0]

comp_vlb:			//;--------------  Compara para verificar voltaje BAJO
	               if(STM8_A < voltl ){//cp A,voltl
 8011bd0:	4b38      	ldr	r3, [pc, #224]	@ (8011cb4 <voltmetro+0x26c>)
 8011bd2:	781a      	ldrb	r2, [r3, #0]
 8011bd4:	4b32      	ldr	r3, [pc, #200]	@ (8011ca0 <voltmetro+0x258>)
 8011bd6:	781b      	ldrb	r3, [r3, #0]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d31d      	bcc.n	8011c18 <voltmetro+0x1d0>
	            	   goto verifica_rango; //JRULT  verifica_rango
	               }

voltaje_bajo:		//;----------------------------  Voltaje de lnea BAJO
 8011bdc:	46c0      	nop			@ (mov r8, r8)
	                //ld A,valflvl;
	                if(valflvl == 0){//cp A,#0
 8011bde:	4b3a      	ldr	r3, [pc, #232]	@ (8011cc8 <voltmetro+0x280>)
 8011be0:	781b      	ldrb	r3, [r3, #0]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d137      	bne.n	8011c56 <voltmetro+0x20e>
	                	goto falla_VLbajo;//  JREQ   falla_VLbajo       ;SI, Activa Falla por Voltaje de Lnea Bajo
 8011be6:	46c0      	nop			@ (mov r8, r8)
	                }
					goto fin_voltmetro;// jra     fin_voltmetro      ;NO, Termina el proceso VOLTMETRO

falla_VLbajo:
					Bset_Clear_trfst(trefst,trefst,f_lv,f_hv);
 8011be8:	4930      	ldr	r1, [pc, #192]	@ (8011cac <voltmetro+0x264>)
 8011bea:	4830      	ldr	r0, [pc, #192]	@ (8011cac <voltmetro+0x264>)
 8011bec:	2307      	movs	r3, #7
 8011bee:	2206      	movs	r2, #6
 8011bf0:	f7fb fd38 	bl	800d664 <Bset_Clear_trfst>
//					BitSet(trefst,f_lv);// BSET   trefst,#f_lv       ;Activa bandera por BAJO VOLTAJE
//					BitClear(trefst,f_hv);// BRES   trefst,#f_hv       ;Cancela bandera por ALTO VOLTAJE


tiempo_libfalla:		//;-----  15s de retardo para liberar falla por voltaje
					wreg = Plantilla[rangein]; //mov wreg,rangein
 8011bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8011ca4 <voltmetro+0x25c>)
 8011bf6:	2263      	movs	r2, #99	@ 0x63
 8011bf8:	5c9a      	ldrb	r2, [r3, r2]
 8011bfa:	4b23      	ldr	r3, [pc, #140]	@ (8011c88 <voltmetro+0x240>)
 8011bfc:	701a      	strb	r2, [r3, #0]
					BaBentre10_math();  //call BaBentre10_math
 8011bfe:	f7f4 ff07 	bl	8006a10 <BaBentre10_math>
					// retprotl = resull;// mov retprotl,resull
					retproth = (resulh * 256) + resull;//mov retproth,resulh
 8011c02:	4b32      	ldr	r3, [pc, #200]	@ (8011ccc <voltmetro+0x284>)
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	021b      	lsls	r3, r3, #8
 8011c08:	b29b      	uxth	r3, r3
 8011c0a:	4a31      	ldr	r2, [pc, #196]	@ (8011cd0 <voltmetro+0x288>)
 8011c0c:	7812      	ldrb	r2, [r2, #0]
 8011c0e:	189b      	adds	r3, r3, r2
 8011c10:	b29a      	uxth	r2, r3
 8011c12:	4b30      	ldr	r3, [pc, #192]	@ (8011cd4 <voltmetro+0x28c>)
 8011c14:	801a      	strh	r2, [r3, #0]
					goto  fin_voltmetro; //jra  fin_voltmetro
 8011c16:	e021      	b.n	8011c5c <voltmetro+0x214>
	            	   goto verifica_rango; //JRULT  verifica_rango
 8011c18:	46c0      	nop			@ (mov r8, r8)

verifica_rango:				//;-----------------------------Voltaje dentro de rango
					valflvl = Plantilla[protval]; // MOV    valflvl,protval   ;Refresaca tiempo para validacin de falla BAJO Volt
 8011c1a:	4b22      	ldr	r3, [pc, #136]	@ (8011ca4 <voltmetro+0x25c>)
 8011c1c:	2245      	movs	r2, #69	@ 0x45
 8011c1e:	5c9a      	ldrb	r2, [r3, r2]
 8011c20:	4b29      	ldr	r3, [pc, #164]	@ (8011cc8 <voltmetro+0x280>)
 8011c22:	701a      	strb	r2, [r3, #0]
					if(edorefri != 1){//cp A,#1;  / En autoprueba deja el led como est.
 8011c24:	4b1c      	ldr	r3, [pc, #112]	@ (8011c98 <voltmetro+0x250>)
 8011c26:	781b      	ldrb	r3, [r3, #0]
 8011c28:	2b01      	cmp	r3, #1
 8011c2a:	d103      	bne.n	8011c34 <voltmetro+0x1ec>
						goto no_auto_01;//jrne no_auto_01
					}
					valflvl = 2;//MOV valflvl,#2
 8011c2c:	4b26      	ldr	r3, [pc, #152]	@ (8011cc8 <voltmetro+0x280>)
 8011c2e:	2202      	movs	r2, #2
 8011c30:	701a      	strb	r2, [r3, #0]
 8011c32:	e000      	b.n	8011c36 <voltmetro+0x1ee>
						goto no_auto_01;//jrne no_auto_01
 8011c34:	46c0      	nop			@ (mov r8, r8)
no_auto_01:
	                //ld A,retprotl;
	                if(retproth == 0){//or A,retproth;
 8011c36:	4b27      	ldr	r3, [pc, #156]	@ (8011cd4 <voltmetro+0x28c>)
 8011c38:	881b      	ldrh	r3, [r3, #0]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d10d      	bne.n	8011c5a <voltmetro+0x212>
	                	goto vl_rango; //JREQ vl_rango
 8011c3e:	46c0      	nop			@ (mov r8, r8)
	                }
	                goto fin_voltmetro;//jra     fin_voltmetro     ;NO, Termina el proceso VOLTMETRO
vl_rango:
					Bclear_Clear_trfst(trefst, trefst,f_lv, f_hv);
 8011c40:	491a      	ldr	r1, [pc, #104]	@ (8011cac <voltmetro+0x264>)
 8011c42:	481a      	ldr	r0, [pc, #104]	@ (8011cac <voltmetro+0x264>)
 8011c44:	2307      	movs	r3, #7
 8011c46:	2206      	movs	r2, #6
 8011c48:	f7fb fd27 	bl	800d69a <Bclear_Clear_trfst>
 8011c4c:	e006      	b.n	8011c5c <voltmetro+0x214>
				goto fin_voltmetro; // JP     fin_voltmetro    ;NO, Termina el proceso voltmetro
 8011c4e:	46c0      	nop			@ (mov r8, r8)
 8011c50:	e004      	b.n	8011c5c <voltmetro+0x214>
					goto fin_voltmetro;//jra fin_voltmetro
 8011c52:	46c0      	nop			@ (mov r8, r8)
 8011c54:	e002      	b.n	8011c5c <voltmetro+0x214>
					goto fin_voltmetro;// jra     fin_voltmetro      ;NO, Termina el proceso VOLTMETRO
 8011c56:	46c0      	nop			@ (mov r8, r8)
 8011c58:	e000      	b.n	8011c5c <voltmetro+0x214>
	                goto fin_voltmetro;//jra     fin_voltmetro     ;NO, Termina el proceso VOLTMETRO
 8011c5a:	46c0      	nop			@ (mov r8, r8)
//					BitClear(trefst, f_lv);// BRES   trefst,#f_lv       ;Voltaje en rango y tiempo transcurrido, cancela
//					BitClear(trefst,f_hv);// BRES   trefst,#f_hv       ;/ banderas de falla por voltaje de lnea

fin_voltmetro:
					if(GPIOR0[f_volt]){//BTJT GPIOR0,#f_volt,fin_voltmetro1		//;Proteccin de voltaje activada?
 8011c5c:	4b07      	ldr	r3, [pc, #28]	@ (8011c7c <voltmetro+0x234>)
 8011c5e:	799b      	ldrb	r3, [r3, #6]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d106      	bne.n	8011c72 <voltmetro+0x22a>
						goto fin_voltmetro1;
					}
					Bclear_Clear_trfst(trefst, trefst,f_lv, f_hv);
 8011c64:	4911      	ldr	r1, [pc, #68]	@ (8011cac <voltmetro+0x264>)
 8011c66:	4811      	ldr	r0, [pc, #68]	@ (8011cac <voltmetro+0x264>)
 8011c68:	2307      	movs	r3, #7
 8011c6a:	2206      	movs	r2, #6
 8011c6c:	f7fb fd15 	bl	800d69a <Bclear_Clear_trfst>
//					BitClear(trefst,f_lv);//BRES   trefst,#f_lv			//;NO hay proteccin de voltaje activada
//					BitClear(trefst, f_hv);//BRES   trefst,#f_hv		//;limpia banderas de falla por voltaje

fin_voltmetro1:
					goto main_voltmetro;//jp main_voltmetro
 8011c70:	e000      	b.n	8011c74 <voltmetro+0x22c>
						goto fin_voltmetro1;
 8011c72:	46c0      	nop			@ (mov r8, r8)
					goto main_voltmetro;//jp main_voltmetro
 8011c74:	46c0      	nop			@ (mov r8, r8)
main_voltmetro:

}
 8011c76:	46c0      	nop			@ (mov r8, r8)
 8011c78:	46bd      	mov	sp, r7
 8011c7a:	bd80      	pop	{r7, pc}
 8011c7c:	20000bc0 	.word	0x20000bc0
 8011c80:	20000be8 	.word	0x20000be8
 8011c84:	20000b38 	.word	0x20000b38
 8011c88:	20000b70 	.word	0x20000b70
 8011c8c:	20000c46 	.word	0x20000c46
 8011c90:	20000c45 	.word	0x20000c45
 8011c94:	20000b9c 	.word	0x20000b9c
 8011c98:	20000bb4 	.word	0x20000bb4
 8011c9c:	20000be9 	.word	0x20000be9
 8011ca0:	20000bea 	.word	0x20000bea
 8011ca4:	200000b8 	.word	0x200000b8
 8011ca8:	20000c88 	.word	0x20000c88
 8011cac:	20000ba4 	.word	0x20000ba4
 8011cb0:	20000c3f 	.word	0x20000c3f
 8011cb4:	200008d4 	.word	0x200008d4
 8011cb8:	20000c41 	.word	0x20000c41
 8011cbc:	20000b8d 	.word	0x20000b8d
 8011cc0:	20000c40 	.word	0x20000c40
 8011cc4:	20000c42 	.word	0x20000c42
 8011cc8:	20000b8c 	.word	0x20000b8c
 8011ccc:	20000b62 	.word	0x20000b62
 8011cd0:	20000b63 	.word	0x20000b63
 8011cd4:	20000b84 	.word	0x20000b84

08011cd8 <watch>:
int16_t int_tdev_w;
int16_t int_difTempAl_w;
int16_t int_liminal_w;


void watch (void){
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b082      	sub	sp, #8
 8011cdc:	af00      	add	r7, sp, #0

//	;--------------------------------------------------------------------------------------------------
//	;							Supervisin falla compresor. (sensor 1 y sensor de corriente)
	if(!trefst2[f_retCo])		//btjf		trefst2,#f_retCo,ask_falla_co;	// se disparo falla ? No, pregunta por condiciones de falla
 8011cde:	4bd1      	ldr	r3, [pc, #836]	@ (8012024 <watch+0x34c>)
 8011ce0:	79db      	ldrb	r3, [r3, #7]
 8011ce2:	2201      	movs	r2, #1
 8011ce4:	4053      	eors	r3, r2
 8011ce6:	b2db      	uxtb	r3, r3
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d10a      	bne.n	8011d02 <watch+0x2a>
		goto ask_falla_co;
	GPIOR0[f_comp] = 0;			//bres		GPIOR0,#f_comp;									// Si se disparo la falla manten el compresor apagado.
 8011cec:	4bce      	ldr	r3, [pc, #824]	@ (8012028 <watch+0x350>)
 8011cee:	2200      	movs	r2, #0
 8011cf0:	701a      	strb	r2, [r3, #0]
	//ldw			X,timeAlarmRetCo_w
	if(timeAlarmRetCo_w)		//tnzw		X;												// Termin el tiempo de alarma ?
 8011cf2:	4bce      	ldr	r3, [pc, #824]	@ (801202c <watch+0x354>)
 8011cf4:	881b      	ldrh	r3, [r3, #0]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d150      	bne.n	8011d9c <watch+0xc4>
		goto fin_falla_co;					// jrne		fin_falla_co;							// No, sal de rutina
	trefst2[f_retCo] = 0;			//bres		trefst2,#f_retCo;					// termina falla de Co
 8011cfa:	4bca      	ldr	r3, [pc, #808]	@ (8012024 <watch+0x34c>)
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	71da      	strb	r2, [r3, #7]
	goto fin_falla_co;				//jra			fin_falla_co
 8011d00:	e059      	b.n	8011db6 <watch+0xde>
		goto ask_falla_co;
 8011d02:	46c0      	nop			@ (mov r8, r8)

ask_falla_co:
	trefst2[f_retCo] = 0;	//bres		trefst2,#f_retCo;								// limpia bandera de falla de compresor
 8011d04:	4bc7      	ldr	r3, [pc, #796]	@ (8012024 <watch+0x34c>)
 8011d06:	2200      	movs	r2, #0
 8011d08:	71da      	strb	r2, [r3, #7]

	if(!GetRegFlagState(Plantilla[numSens], f_senCo))//	btjf		numSens,#f_senCo,fin_falla_co; con sensor de corriente deshabilitado no supervises falla de compresor por temperatura y corriente
 8011d0a:	4bc9      	ldr	r3, [pc, #804]	@ (8012030 <watch+0x358>)
 8011d0c:	2259      	movs	r2, #89	@ 0x59
 8011d0e:	5c9b      	ldrb	r3, [r3, r2]
 8011d10:	b25b      	sxtb	r3, r3
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	da44      	bge.n	8011da0 <watch+0xc8>
		goto fin_falla_co;//
	if(trefst[f_sac])	//	btjt		trefst,#f_sac,fin_falla_co;	/
 8011d16:	4bc7      	ldr	r3, [pc, #796]	@ (8012034 <watch+0x35c>)
 8011d18:	781b      	ldrb	r3, [r3, #0]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d142      	bne.n	8011da4 <watch+0xcc>
		goto fin_falla_co;
	if(trefst[f_saa])	//	btjt		trefst,#f_saa,fin_falla_co;	/ en caso de fallas de sensor no verifiques alarma
 8011d1e:	4bc5      	ldr	r3, [pc, #788]	@ (8012034 <watch+0x35c>)
 8011d20:	785b      	ldrb	r3, [r3, #1]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d140      	bne.n	8011da8 <watch+0xd0>
		goto fin_falla_co;//
	if(!portX[rel_co])//	btjf		puertoa,#rel_co,fin_falla_co;	/ El compresor esta encendido? No, no verifiques alarma
 8011d26:	4bc4      	ldr	r3, [pc, #784]	@ (8012038 <watch+0x360>)
 8011d28:	781b      	ldrb	r3, [r3, #0]
 8011d2a:	2201      	movs	r2, #1
 8011d2c:	4053      	eors	r3, r2
 8011d2e:	b2db      	uxtb	r3, r3
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d13b      	bne.n	8011dac <watch+0xd4>
		goto fin_falla_co;//
	//	ldw			X,tdevl;									// Carga temperatura (sensor 1)
	uint16_t tdevl_W = (uint16_t) ((tdevl << 8) + tdevf);
 8011d34:	4bc1      	ldr	r3, [pc, #772]	@ (801203c <watch+0x364>)
 8011d36:	781b      	ldrb	r3, [r3, #0]
 8011d38:	021b      	lsls	r3, r3, #8
 8011d3a:	b29a      	uxth	r2, r3
 8011d3c:	4bc0      	ldr	r3, [pc, #768]	@ (8012040 <watch+0x368>)
 8011d3e:	781b      	ldrb	r3, [r3, #0]
 8011d40:	0019      	movs	r1, r3
 8011d42:	1d3b      	adds	r3, r7, #4
 8011d44:	1852      	adds	r2, r2, r1
 8011d46:	801a      	strh	r2, [r3, #0]
	uint16_t tempRetCo_W = (uint16_t) ((Plantilla[tempRetCo_H] << 8) + Plantilla[tempRetCo_L]);
 8011d48:	4bb9      	ldr	r3, [pc, #740]	@ (8012030 <watch+0x358>)
 8011d4a:	7ddb      	ldrb	r3, [r3, #23]
 8011d4c:	021b      	lsls	r3, r3, #8
 8011d4e:	b29a      	uxth	r2, r3
 8011d50:	4bb7      	ldr	r3, [pc, #732]	@ (8012030 <watch+0x358>)
 8011d52:	7e1b      	ldrb	r3, [r3, #24]
 8011d54:	0019      	movs	r1, r3
 8011d56:	1cbb      	adds	r3, r7, #2
 8011d58:	1852      	adds	r2, r2, r1
 8011d5a:	801a      	strh	r2, [r3, #0]
	if(tdevl_W < tempRetCo_W)		//	cpw			X,tempRetCo
 8011d5c:	1d3a      	adds	r2, r7, #4
 8011d5e:	1cbb      	adds	r3, r7, #2
 8011d60:	8812      	ldrh	r2, [r2, #0]
 8011d62:	881b      	ldrh	r3, [r3, #0]
 8011d64:	429a      	cmp	r2, r3
 8011d66:	d323      	bcc.n	8011db0 <watch+0xd8>
		goto fin_falla_co;			//	jrult		fin_falla_co;							// temperatura de sensor 1 es menor a latemperatura de falla ? si, termina con bandera de falla en cero
	//
	//	ldw			X,variable_corriente
	if(variable_corriente >= tempRetCo_W)	//	cpw			X,alarmaRetCo
 8011d68:	4bb6      	ldr	r3, [pc, #728]	@ (8012044 <watch+0x36c>)
 8011d6a:	881b      	ldrh	r3, [r3, #0]
 8011d6c:	1cba      	adds	r2, r7, #2
 8011d6e:	8812      	ldrh	r2, [r2, #0]
 8011d70:	429a      	cmp	r2, r3
 8011d72:	d906      	bls.n	8011d82 <watch+0xaa>
		goto ask_time_falla_co;				//	jruge		ask_time_falla_co;				// corriente es mayor a corriente de falla ? si, pregunt si la corriente estuvo en falla el tiempo suficiente
load_time_falla_co:
 8011d74:	46c0      	nop			@ (mov r8, r8)
	cntRetCo  = Plantilla[timeRetCo];		//mov			cntRetCo,timeRetCo;				// no, carga tiempo de corriente en falla
 8011d76:	4bae      	ldr	r3, [pc, #696]	@ (8012030 <watch+0x358>)
 8011d78:	224f      	movs	r2, #79	@ 0x4f
 8011d7a:	5c9a      	ldrb	r2, [r3, r2]
 8011d7c:	4bb2      	ldr	r3, [pc, #712]	@ (8012048 <watch+0x370>)
 8011d7e:	701a      	strb	r2, [r3, #0]
	goto fin_falla_co;// jra			fin_falla_co
 8011d80:	e019      	b.n	8011db6 <watch+0xde>
		goto ask_time_falla_co;				//	jruge		ask_time_falla_co;				// corriente es mayor a corriente de falla ? si, pregunt si la corriente estuvo en falla el tiempo suficiente
 8011d82:	46c0      	nop			@ (mov r8, r8)
ask_time_falla_co:
	if(cntRetCo)				//tnz			cntRetCo;
 8011d84:	4bb0      	ldr	r3, [pc, #704]	@ (8012048 <watch+0x370>)
 8011d86:	781b      	ldrb	r3, [r3, #0]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d113      	bne.n	8011db4 <watch+0xdc>
		goto fin_falla_co;		//jrne		fin_falla_co;							// la corriente en falla ya duro el tiempo suficiente para entrar en falla ? no, aun no indiques falla.

	trefst2[f_retCo] = 1;		// bset		trefst2,#f_retCo;					// indica falla de compresor
 8011d8c:	4ba5      	ldr	r3, [pc, #660]	@ (8012024 <watch+0x34c>)
 8011d8e:	2201      	movs	r2, #1
 8011d90:	71da      	strb	r2, [r3, #7]
	//ldw			X,#600;										// carga tiempo que va durar la falla en segundos (600 = 10min)
	timeAlarmRetCo_w = 600;		//ldw			timeAlarmRetCo_w,X
 8011d92:	4ba6      	ldr	r3, [pc, #664]	@ (801202c <watch+0x354>)
 8011d94:	2296      	movs	r2, #150	@ 0x96
 8011d96:	0092      	lsls	r2, r2, #2
 8011d98:	801a      	strh	r2, [r3, #0]
 8011d9a:	e00c      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;					// jrne		fin_falla_co;							// No, sal de rutina
 8011d9c:	46c0      	nop			@ (mov r8, r8)
 8011d9e:	e00a      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;//
 8011da0:	46c0      	nop			@ (mov r8, r8)
 8011da2:	e008      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;
 8011da4:	46c0      	nop			@ (mov r8, r8)
 8011da6:	e006      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;//
 8011da8:	46c0      	nop			@ (mov r8, r8)
 8011daa:	e004      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;//
 8011dac:	46c0      	nop			@ (mov r8, r8)
 8011dae:	e002      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;			//	jrult		fin_falla_co;							// temperatura de sensor 1 es menor a latemperatura de falla ? si, termina con bandera de falla en cero
 8011db0:	46c0      	nop			@ (mov r8, r8)
 8011db2:	e000      	b.n	8011db6 <watch+0xde>
		goto fin_falla_co;		//jrne		fin_falla_co;							// la corriente en falla ya duro el tiempo suficiente para entrar en falla ? no, aun no indiques falla.
 8011db4:	46c0      	nop			@ (mov r8, r8)
//	;--------------------------------------------------------------------------------------------------
//	;							Supervisin falla inyecin. (sensor 3)
//	;--------------------------------------------------------------------------------------------------

falla_iny:
	trefst[f_iny] = 0;		//	bres		trefst,#f_iny;								// limpia bandera de falla de inyeccin
 8011db6:	4b9f      	ldr	r3, [pc, #636]	@ (8012034 <watch+0x35c>)
 8011db8:	2200      	movs	r2, #0
 8011dba:	715a      	strb	r2, [r3, #5]
	//
	if(!GetRegFlagState(Plantilla[numSens], f_sen3))	//	btjf		numSens,#f_sen3,fin_falla_iny; / si el sensor 3 est deshabilitado no supervises falla de inyeccin
 8011dbc:	4b9c      	ldr	r3, [pc, #624]	@ (8012030 <watch+0x358>)
 8011dbe:	2259      	movs	r2, #89	@ 0x59
 8011dc0:	5c9b      	ldrb	r3, [r3, r2]
 8011dc2:	001a      	movs	r2, r3
 8011dc4:	2304      	movs	r3, #4
 8011dc6:	4013      	ands	r3, r2
 8011dc8:	d01e      	beq.n	8011e08 <watch+0x130>
		goto fin_falla_iny;//
	if(trefst2[f_s3short])//	btjt		trefst2,#,fin_falla_iny;	Si hay alguna falla con el sensor de inyeccin no ejecutes falla de inyeccin
 8011dca:	4b96      	ldr	r3, [pc, #600]	@ (8012024 <watch+0x34c>)
 8011dcc:	791b      	ldrb	r3, [r3, #4]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d11c      	bne.n	8011e0c <watch+0x134>
		goto fin_falla_iny;
	if(trefst2[f_s3open])	//	btjt		trefst2,#f_s3open,fin_falla_iny
 8011dd2:	4b94      	ldr	r3, [pc, #592]	@ (8012024 <watch+0x34c>)
 8011dd4:	795b      	ldrb	r3, [r3, #5]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d11a      	bne.n	8011e10 <watch+0x138>
		goto fin_falla_iny;
		//
	//	ldw			X,tret_w;									// Carga temperatura de Inyeccin (sensor 3)
	int16_t alarmaIny =  (int16_t) ((Plantilla[alarmaIny_H] << 8) + Plantilla[alarmaIny_L]);
 8011dda:	4b95      	ldr	r3, [pc, #596]	@ (8012030 <watch+0x358>)
 8011ddc:	7fdb      	ldrb	r3, [r3, #31]
 8011dde:	021b      	lsls	r3, r3, #8
 8011de0:	b29b      	uxth	r3, r3
 8011de2:	4a93      	ldr	r2, [pc, #588]	@ (8012030 <watch+0x358>)
 8011de4:	2120      	movs	r1, #32
 8011de6:	5c52      	ldrb	r2, [r2, r1]
 8011de8:	189b      	adds	r3, r3, r2
 8011dea:	b29a      	uxth	r2, r3
 8011dec:	003b      	movs	r3, r7
 8011dee:	801a      	strh	r2, [r3, #0]
	if((int16_t)tret_w < alarmaIny)		//	cpw			X,alarmaIny
 8011df0:	4b96      	ldr	r3, [pc, #600]	@ (801204c <watch+0x374>)
 8011df2:	881b      	ldrh	r3, [r3, #0]
 8011df4:	b21b      	sxth	r3, r3
 8011df6:	003a      	movs	r2, r7
 8011df8:	2100      	movs	r1, #0
 8011dfa:	5e52      	ldrsh	r2, [r2, r1]
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	dc09      	bgt.n	8011e14 <watch+0x13c>
		goto fin_falla_iny;		//	jrult		fin_falla_iny;						// temperatura de inyeccin es menor a temperatura de falla ? S, termina con bandera de falla en cero
	trefst[f_iny] = 1;			//	bset		trefst,#f_iny;								// limpia bandera de falla de inyeccin
 8011e00:	4b8c      	ldr	r3, [pc, #560]	@ (8012034 <watch+0x35c>)
 8011e02:	2201      	movs	r2, #1
 8011e04:	715a      	strb	r2, [r3, #5]
 8011e06:	e006      	b.n	8011e16 <watch+0x13e>
		goto fin_falla_iny;//
 8011e08:	46c0      	nop			@ (mov r8, r8)
 8011e0a:	e004      	b.n	8011e16 <watch+0x13e>
		goto fin_falla_iny;
 8011e0c:	46c0      	nop			@ (mov r8, r8)
 8011e0e:	e002      	b.n	8011e16 <watch+0x13e>
		goto fin_falla_iny;
 8011e10:	46c0      	nop			@ (mov r8, r8)
 8011e12:	e000      	b.n	8011e16 <watch+0x13e>
		goto fin_falla_iny;		//	jrult		fin_falla_iny;						// temperatura de inyeccin es menor a temperatura de falla ? S, termina con bandera de falla en cero
 8011e14:	46c0      	nop			@ (mov r8, r8)
//;------------------------------------------------------------------------------------------------------------------
//;							supervicion de timeout token wifi - ble
//;------------------------------------------------------------------------------------------------------------------
			//ldw		X,timeoutTBLE;					/ No,checa time out
			//cpw		X,#1;
			if(timeoutTBLE == 1)//jreq	resetComMod;					/
 8011e16:	4b8e      	ldr	r3, [pc, #568]	@ (8012050 <watch+0x378>)
 8011e18:	881b      	ldrh	r3, [r3, #0]
 8011e1a:	2b01      	cmp	r3, #1
 8011e1c:	d004      	beq.n	8011e28 <watch+0x150>
				goto resetComMod;
			//ldw		X,timeoutTWF;					/ No,checa time out
			//cpw		X,#1;
			if(timeoutTWF != 1)//jrne	fallas_temp;					/ No, contina
 8011e1e:	4b8d      	ldr	r3, [pc, #564]	@ (8012054 <watch+0x37c>)
 8011e20:	881b      	ldrh	r3, [r3, #0]
 8011e22:	2b01      	cmp	r3, #1
 8011e24:	d149      	bne.n	8011eba <watch+0x1e2>
				goto fallas_temp;
resetComMod:
 8011e26:	e000      	b.n	8011e2a <watch+0x152>
				goto resetComMod;
 8011e28:	46c0      	nop			@ (mov r8, r8)
			timeTxTBLE = 20;	//mov		timeTxTBLE,#20
 8011e2a:	4b8b      	ldr	r3, [pc, #556]	@ (8012058 <watch+0x380>)
 8011e2c:	2214      	movs	r2, #20
 8011e2e:	701a      	strb	r2, [r3, #0]
			flagsTX2[2] =0;		//bres	flagsTX2,#2;					/ s, cancela bandera de token recibido
 8011e30:	4b8a      	ldr	r3, [pc, #552]	@ (801205c <watch+0x384>)
 8011e32:	2200      	movs	r2, #0
 8011e34:	709a      	strb	r2, [r3, #2]
			//ldw		X,#300;
			timeoutTBLE = 300;	//ldw		timeoutTBLE,X;					/ carga time out de Token BLE (5 min)
 8011e36:	4b86      	ldr	r3, [pc, #536]	@ (8012050 <watch+0x378>)
 8011e38:	2296      	movs	r2, #150	@ 0x96
 8011e3a:	0052      	lsls	r2, r2, #1
 8011e3c:	801a      	strh	r2, [r3, #0]

			timeTxTWF = 30;			//mov		timeTxTWF,#30
 8011e3e:	4b88      	ldr	r3, [pc, #544]	@ (8012060 <watch+0x388>)
 8011e40:	221e      	movs	r2, #30
 8011e42:	701a      	strb	r2, [r3, #0]
			flagsTX2 [1] = 0; 		//bres	flagsTX2,#1;					/ s, cancela bandera de token recibido
 8011e44:	4b85      	ldr	r3, [pc, #532]	@ (801205c <watch+0x384>)
 8011e46:	2200      	movs	r2, #0
 8011e48:	705a      	strb	r2, [r3, #1]
			timeRstBLE = 5;			//mov		timeRstBLE,#5;				/ carga 5 segundos de apagado para BLE (reinicia el modulo wifi)
 8011e4a:	4b86      	ldr	r3, [pc, #536]	@ (8012064 <watch+0x38c>)
 8011e4c:	2205      	movs	r2, #5
 8011e4e:	701a      	strb	r2, [r3, #0]
			//ldw		X,#300;
			timeoutTWF = 300;		//ldw		timeoutTWF,X;					/ carga time out de Token (5 min)
 8011e50:	4b80      	ldr	r3, [pc, #512]	@ (8012054 <watch+0x37c>)
 8011e52:	2296      	movs	r2, #150	@ 0x96
 8011e54:	0052      	lsls	r2, r2, #1
 8011e56:	801a      	strh	r2, [r3, #0]
			keyTx = 0;				//clr		keyTx  ;// en caso de desconexion cancela toda transmisin
 8011e58:	4b83      	ldr	r3, [pc, #524]	@ (8012068 <watch+0x390>)
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<8; i++){
 8011e5e:	1dfb      	adds	r3, r7, #7
 8011e60:	2200      	movs	r2, #0
 8011e62:	701a      	strb	r2, [r3, #0]
 8011e64:	e01e      	b.n	8011ea4 <watch+0x1cc>
				flagsTX[i] = 0;		//clr		flagsTX
 8011e66:	1dfb      	adds	r3, r7, #7
 8011e68:	781b      	ldrb	r3, [r3, #0]
 8011e6a:	4a80      	ldr	r2, [pc, #512]	@ (801206c <watch+0x394>)
 8011e6c:	2100      	movs	r1, #0
 8011e6e:	54d1      	strb	r1, [r2, r3]
				if(flagsRxFirm[0])
 8011e70:	4b7f      	ldr	r3, [pc, #508]	@ (8012070 <watch+0x398>)
 8011e72:	781b      	ldrb	r3, [r3, #0]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d001      	beq.n	8011e7c <watch+0x1a4>
					reinicio_valores_act_fw();
 8011e78:	f7ff fd8e 	bl	8011998 <reinicio_valores_act_fw>
				flagsRxFirm[i]= 0;	//clr		flagsRxFirm
 8011e7c:	1dfb      	adds	r3, r7, #7
 8011e7e:	781b      	ldrb	r3, [r3, #0]
 8011e80:	4a7b      	ldr	r2, [pc, #492]	@ (8012070 <watch+0x398>)
 8011e82:	2100      	movs	r1, #0
 8011e84:	54d1      	strb	r1, [r2, r3]
				flagsTxControl[i] = 0; // clr		flagsTxControl
 8011e86:	1dfb      	adds	r3, r7, #7
 8011e88:	781b      	ldrb	r3, [r3, #0]
 8011e8a:	4a7a      	ldr	r2, [pc, #488]	@ (8012074 <watch+0x39c>)
 8011e8c:	2100      	movs	r1, #0
 8011e8e:	54d1      	strb	r1, [r2, r3]
				flagsWIFI[i] = 0; 		//clr		flagsWIFI
 8011e90:	1dfb      	adds	r3, r7, #7
 8011e92:	781b      	ldrb	r3, [r3, #0]
 8011e94:	4a78      	ldr	r2, [pc, #480]	@ (8012078 <watch+0x3a0>)
 8011e96:	2100      	movs	r1, #0
 8011e98:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i=0; i<8; i++){
 8011e9a:	1dfb      	adds	r3, r7, #7
 8011e9c:	781a      	ldrb	r2, [r3, #0]
 8011e9e:	1dfb      	adds	r3, r7, #7
 8011ea0:	3201      	adds	r2, #1
 8011ea2:	701a      	strb	r2, [r3, #0]
 8011ea4:	1dfb      	adds	r3, r7, #7
 8011ea6:	781b      	ldrb	r3, [r3, #0]
 8011ea8:	2b07      	cmp	r3, #7
 8011eaa:	d9dc      	bls.n	8011e66 <watch+0x18e>
			}


			flagsLogger[4] = 0;			//bres	flagsLogger,#4;				// permite loggeo de eventos
 8011eac:	4b73      	ldr	r3, [pc, #460]	@ (801207c <watch+0x3a4>)
 8011eae:	2200      	movs	r2, #0
 8011eb0:	711a      	strb	r2, [r3, #4]
			flagsLogger[5] = 0;			//bres	flagsLogger,#5;				// permite loggeo de datos
 8011eb2:	4b72      	ldr	r3, [pc, #456]	@ (801207c <watch+0x3a4>)
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	715a      	strb	r2, [r3, #5]
 8011eb8:	e000      	b.n	8011ebc <watch+0x1e4>
				goto fallas_temp;
 8011eba:	46c0      	nop			@ (mov r8, r8)


//;------------------------------------------------------------------------------------------------------------------
fallas_temp:

	if(trefst[f_sac])	//btjt		trefst,#f_sac,noAlarmTemp;	/
 8011ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8012034 <watch+0x35c>)
 8011ebe:	781b      	ldrb	r3, [r3, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d107      	bne.n	8011ed4 <watch+0x1fc>
		goto noAlarmTemp;
	if(!trefst[f_saa])	//btjf		trefst,#f_saa,tempAmbHiAlarm;	/ en caso de fallas de sensor no verifiques alarmas de temperatura
 8011ec4:	4b5b      	ldr	r3, [pc, #364]	@ (8012034 <watch+0x35c>)
 8011ec6:	785b      	ldrb	r3, [r3, #1]
 8011ec8:	2201      	movs	r2, #1
 8011eca:	4053      	eors	r3, r2
 8011ecc:	b2db      	uxtb	r3, r3
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d108      	bne.n	8011ee4 <watch+0x20c>
		goto tempAmbHiAlarm;
noAlarmTemp:
 8011ed2:	e000      	b.n	8011ed6 <watch+0x1fe>
		goto noAlarmTemp;
 8011ed4:	46c0      	nop			@ (mov r8, r8)
	trefst2[f_ambLo] = 0;		//bres		trefst2,#f_ambLo
 8011ed6:	4b53      	ldr	r3, [pc, #332]	@ (8012024 <watch+0x34c>)
 8011ed8:	2200      	movs	r2, #0
 8011eda:	70da      	strb	r2, [r3, #3]
	trefst2[f_ambHi] = 0;		//bres		trefst2,#f_ambHi
 8011edc:	4b51      	ldr	r3, [pc, #324]	@ (8012024 <watch+0x34c>)
 8011ede:	2200      	movs	r2, #0
 8011ee0:	709a      	strb	r2, [r3, #2]
	goto tempAlarmFin;			//jra			tempAlarmFin
 8011ee2:	e06e      	b.n	8011fc2 <watch+0x2ea>
		goto tempAmbHiAlarm;
 8011ee4:	46c0      	nop			@ (mov r8, r8)

tempAmbHiAlarm:
	//ldw			X,limsual_w;
	int_limsual_w = (int16_t)((Plantilla[limsual_H] << 8) + Plantilla[limsual_L]);
 8011ee6:	4b52      	ldr	r3, [pc, #328]	@ (8012030 <watch+0x358>)
 8011ee8:	222d      	movs	r2, #45	@ 0x2d
 8011eea:	5c9b      	ldrb	r3, [r3, r2]
 8011eec:	021b      	lsls	r3, r3, #8
 8011eee:	b29b      	uxth	r3, r3
 8011ef0:	4a4f      	ldr	r2, [pc, #316]	@ (8012030 <watch+0x358>)
 8011ef2:	212e      	movs	r1, #46	@ 0x2e
 8011ef4:	5c52      	ldrb	r2, [r2, r1]
 8011ef6:	189b      	adds	r3, r3, r2
 8011ef8:	b29b      	uxth	r3, r3
 8011efa:	b21a      	sxth	r2, r3
 8011efc:	4b60      	ldr	r3, [pc, #384]	@ (8012080 <watch+0x3a8>)
 8011efe:	801a      	strh	r2, [r3, #0]
	int_tdev_w = (int16_t)((tdevl << 8) + tdevf);
 8011f00:	4b4e      	ldr	r3, [pc, #312]	@ (801203c <watch+0x364>)
 8011f02:	781b      	ldrb	r3, [r3, #0]
 8011f04:	021b      	lsls	r3, r3, #8
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	4a4d      	ldr	r2, [pc, #308]	@ (8012040 <watch+0x368>)
 8011f0a:	7812      	ldrb	r2, [r2, #0]
 8011f0c:	189b      	adds	r3, r3, r2
 8011f0e:	b29b      	uxth	r3, r3
 8011f10:	b21a      	sxth	r2, r3
 8011f12:	4b5c      	ldr	r3, [pc, #368]	@ (8012084 <watch+0x3ac>)
 8011f14:	801a      	strh	r2, [r3, #0]
	//cpw			X,tdevl
	if(int_limsual_w > int_tdev_w) //jrsgt		HiAlarmHist
 8011f16:	4b5a      	ldr	r3, [pc, #360]	@ (8012080 <watch+0x3a8>)
 8011f18:	2200      	movs	r2, #0
 8011f1a:	5e9a      	ldrsh	r2, [r3, r2]
 8011f1c:	4b59      	ldr	r3, [pc, #356]	@ (8012084 <watch+0x3ac>)
 8011f1e:	2100      	movs	r1, #0
 8011f20:	5e5b      	ldrsh	r3, [r3, r1]
 8011f22:	429a      	cmp	r2, r3
 8011f24:	dd1e      	ble.n	8011f64 <watch+0x28c>
		goto HiAlarmHist;
 8011f26:	46c0      	nop			@ (mov r8, r8)
	goto tempAmbLoAlarm;			//jra			tempAmbLoAlarm

HiAlarmHist:
	int_difTempAl_w = (int16_t)((Plantilla[difTempAl_H] << 8) + Plantilla[difTempAl_L]);
 8011f28:	4b41      	ldr	r3, [pc, #260]	@ (8012030 <watch+0x358>)
 8011f2a:	2231      	movs	r2, #49	@ 0x31
 8011f2c:	5c9b      	ldrb	r3, [r3, r2]
 8011f2e:	021b      	lsls	r3, r3, #8
 8011f30:	b29b      	uxth	r3, r3
 8011f32:	4a3f      	ldr	r2, [pc, #252]	@ (8012030 <watch+0x358>)
 8011f34:	2132      	movs	r1, #50	@ 0x32
 8011f36:	5c52      	ldrb	r2, [r2, r1]
 8011f38:	189b      	adds	r3, r3, r2
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	b21a      	sxth	r2, r3
 8011f3e:	4b52      	ldr	r3, [pc, #328]	@ (8012088 <watch+0x3b0>)
 8011f40:	801a      	strh	r2, [r3, #0]
	//subw		X,difTempAl
	//cpw			X,tdevl
	if((int_limsual_w - int_difTempAl_w) < int_tdev_w)//jrslt		tempAmbLoAlarm
 8011f42:	4b4f      	ldr	r3, [pc, #316]	@ (8012080 <watch+0x3a8>)
 8011f44:	2200      	movs	r2, #0
 8011f46:	5e9b      	ldrsh	r3, [r3, r2]
 8011f48:	001a      	movs	r2, r3
 8011f4a:	4b4f      	ldr	r3, [pc, #316]	@ (8012088 <watch+0x3b0>)
 8011f4c:	2100      	movs	r1, #0
 8011f4e:	5e5b      	ldrsh	r3, [r3, r1]
 8011f50:	1ad3      	subs	r3, r2, r3
 8011f52:	4a4c      	ldr	r2, [pc, #304]	@ (8012084 <watch+0x3ac>)
 8011f54:	2100      	movs	r1, #0
 8011f56:	5e52      	ldrsh	r2, [r2, r1]
 8011f58:	4293      	cmp	r3, r2
 8011f5a:	db05      	blt.n	8011f68 <watch+0x290>
		goto tempAmbLoAlarm;
	trefst2[f_ambHi] = 0;		//bres		trefst2,#f_ambHi
 8011f5c:	4b31      	ldr	r3, [pc, #196]	@ (8012024 <watch+0x34c>)
 8011f5e:	2200      	movs	r2, #0
 8011f60:	709a      	strb	r2, [r3, #2]
 8011f62:	e002      	b.n	8011f6a <watch+0x292>
	goto tempAmbLoAlarm;			//jra			tempAmbLoAlarm
 8011f64:	46c0      	nop			@ (mov r8, r8)
 8011f66:	e000      	b.n	8011f6a <watch+0x292>
		goto tempAmbLoAlarm;
 8011f68:	46c0      	nop			@ (mov r8, r8)

tempAmbLoAlarm:
	int_liminal_w = (int16_t)((Plantilla[liminal_H] << 8) + Plantilla[liminal_L]);//	ldw			X,liminal_w;
 8011f6a:	4b31      	ldr	r3, [pc, #196]	@ (8012030 <watch+0x358>)
 8011f6c:	222f      	movs	r2, #47	@ 0x2f
 8011f6e:	5c9b      	ldrb	r3, [r3, r2]
 8011f70:	021b      	lsls	r3, r3, #8
 8011f72:	b29b      	uxth	r3, r3
 8011f74:	4a2e      	ldr	r2, [pc, #184]	@ (8012030 <watch+0x358>)
 8011f76:	2130      	movs	r1, #48	@ 0x30
 8011f78:	5c52      	ldrb	r2, [r2, r1]
 8011f7a:	189b      	adds	r3, r3, r2
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	b21a      	sxth	r2, r3
 8011f80:	4b42      	ldr	r3, [pc, #264]	@ (801208c <watch+0x3b4>)
 8011f82:	801a      	strh	r2, [r3, #0]
	//	cpw			X,tdevl
	if(int_liminal_w < int_tdev_w)	//	jrslt		LoAlarmHist
 8011f84:	4b41      	ldr	r3, [pc, #260]	@ (801208c <watch+0x3b4>)
 8011f86:	2200      	movs	r2, #0
 8011f88:	5e9a      	ldrsh	r2, [r3, r2]
 8011f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8012084 <watch+0x3ac>)
 8011f8c:	2100      	movs	r1, #0
 8011f8e:	5e5b      	ldrsh	r3, [r3, r1]
 8011f90:	429a      	cmp	r2, r3
 8011f92:	db03      	blt.n	8011f9c <watch+0x2c4>
		goto LoAlarmHist;
	trefst2[f_ambLo] = 1;	//	bset		trefst2,#f_ambLo
 8011f94:	4b23      	ldr	r3, [pc, #140]	@ (8012024 <watch+0x34c>)
 8011f96:	2201      	movs	r2, #1
 8011f98:	70da      	strb	r2, [r3, #3]
	goto tempAlarmFin;		//	jra			tempAlarmFin
 8011f9a:	e012      	b.n	8011fc2 <watch+0x2ea>
		goto LoAlarmHist;
 8011f9c:	46c0      	nop			@ (mov r8, r8)
LoAlarmHist:
	//addw		X,difTempAl
	//	cpw			X,tdevl
	if((int_liminal_w + int_difTempAl_w) > int_tdev_w)//	jrsgt		tempAlarmFin
 8011f9e:	4b3b      	ldr	r3, [pc, #236]	@ (801208c <watch+0x3b4>)
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	5e9b      	ldrsh	r3, [r3, r2]
 8011fa4:	001a      	movs	r2, r3
 8011fa6:	4b38      	ldr	r3, [pc, #224]	@ (8012088 <watch+0x3b0>)
 8011fa8:	2100      	movs	r1, #0
 8011faa:	5e5b      	ldrsh	r3, [r3, r1]
 8011fac:	18d3      	adds	r3, r2, r3
 8011fae:	4a35      	ldr	r2, [pc, #212]	@ (8012084 <watch+0x3ac>)
 8011fb0:	2100      	movs	r1, #0
 8011fb2:	5e52      	ldrsh	r2, [r2, r1]
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	dc03      	bgt.n	8011fc0 <watch+0x2e8>
		goto tempAlarmFin;
	trefst2[f_ambLo] = 0;	//	bres		trefst2,#f_ambLo
 8011fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8012024 <watch+0x34c>)
 8011fba:	2200      	movs	r2, #0
 8011fbc:	70da      	strb	r2, [r3, #3]
 8011fbe:	e000      	b.n	8011fc2 <watch+0x2ea>
		goto tempAlarmFin;
 8011fc0:	46c0      	nop			@ (mov r8, r8)
tempAlarmFin:

	chk_var();		// call		chk_var
 8011fc2:	f7f6 ff3f 	bl	8008e44 <chk_var>

	// call		mcuset	;			/ Refresca los valores de los registros IO que no deben cambiar

	//SIM	;					/ Deshabilita interrupciones

	param2eeprom();	//call		param2eeprom
 8011fc6:	f7f6 ff99 	bl	8008efc <param2eeprom>

	memodriver();	//call		memodriver	;		/ Refresca los parmetros de operacin del refrigerador uno a la vez cada ms
 8011fca:	f7f5 fbd1 	bl	8007770 <memodriver>

	if(!flagsb[f_excom])// btjf		flagsb,#f_excom,no_rstdpy
 8011fce:	4b30      	ldr	r3, [pc, #192]	@ (8012090 <watch+0x3b8>)
 8011fd0:	79db      	ldrb	r3, [r3, #7]
 8011fd2:	2201      	movs	r2, #1
 8011fd4:	4053      	eors	r3, r2
 8011fd6:	b2db      	uxtb	r3, r3
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d10b      	bne.n	8011ff4 <watch+0x31c>
		goto no_rstdpy;

	//tnz			cnt_ecom
	if(cnt_ecom)		//jrne		watch00
 8011fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8012094 <watch+0x3bc>)
 8011fde:	781b      	ldrb	r3, [r3, #0]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d10f      	bne.n	8012004 <watch+0x32c>
		goto watch00;

	portX[dp_sw] = 0; 	//	bres		puertob,#dp_sw                  ;21/08 comentado pruebas    RM_20220622    Para que resetee la alimentacin del display cuando no esta conectado
 8011fe4:	4b14      	ldr	r3, [pc, #80]	@ (8012038 <watch+0x360>)
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	705a      	strb	r2, [r3, #1]
	//	tnz			cnt_dpyrst
	if(cnt_dpyrst == 0)//	jreq		no_rstdpy
 8011fea:	4b2b      	ldr	r3, [pc, #172]	@ (8012098 <watch+0x3c0>)
 8011fec:	781b      	ldrb	r3, [r3, #0]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d10d      	bne.n	801200e <watch+0x336>
		goto no_rstdpy;
 8011ff2:	e000      	b.n	8011ff6 <watch+0x31e>
		goto no_rstdpy;
 8011ff4:	46c0      	nop			@ (mov r8, r8)

	goto watch01;		// jra			watch01

no_rstdpy:
	portX[dp_sw] = 1;		// bset		puertob,#dp_sw					;Manuel 23-FEB-2022		bset		puertoa,#dp_sw
 8011ff6:	4b10      	ldr	r3, [pc, #64]	@ (8012038 <watch+0x360>)
 8011ff8:	2201      	movs	r2, #1
 8011ffa:	705a      	strb	r2, [r3, #1]
	cnt_ecom = 200;			// mov			cnt_ecom,#200
 8011ffc:	4b25      	ldr	r3, [pc, #148]	@ (8012094 <watch+0x3bc>)
 8011ffe:	22c8      	movs	r2, #200	@ 0xc8
 8012000:	701a      	strb	r2, [r3, #0]
 8012002:	e000      	b.n	8012006 <watch+0x32e>
		goto watch00;
 8012004:	46c0      	nop			@ (mov r8, r8)
watch00:
	cnt_dpyrst = 100;		// mov			cnt_dpyrst,#100
 8012006:	4b24      	ldr	r3, [pc, #144]	@ (8012098 <watch+0x3c0>)
 8012008:	2264      	movs	r2, #100	@ 0x64
 801200a:	701a      	strb	r2, [r3, #0]
 801200c:	e000      	b.n	8012010 <watch+0x338>
	goto watch01;		// jra			watch01
 801200e:	46c0      	nop			@ (mov r8, r8)
watch01:
	//	tnz			maxwork
	if(Plantilla[maxwork])	//	jrne		co_ex_rev
 8012010:	4b07      	ldr	r3, [pc, #28]	@ (8012030 <watch+0x358>)
 8012012:	2266      	movs	r2, #102	@ 0x66
 8012014:	5c9b      	ldrb	r3, [r3, r2]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d140      	bne.n	801209c <watch+0x3c4>
		goto co_ex_rev;
	trefst2[f_co_ex] = 0;	//	bres		trefst2,#f_co_ex
 801201a:	4b02      	ldr	r3, [pc, #8]	@ (8012024 <watch+0x34c>)
 801201c:	2200      	movs	r2, #0
 801201e:	705a      	strb	r2, [r3, #1]
	goto fin_co_ex;			//	jra			fin_co_ex
 8012020:	e089      	b.n	8012136 <watch+0x45e>
 8012022:	46c0      	nop			@ (mov r8, r8)
 8012024:	20000b9c 	.word	0x20000b9c
 8012028:	20000bc0 	.word	0x20000bc0
 801202c:	2000216c 	.word	0x2000216c
 8012030:	200000b8 	.word	0x200000b8
 8012034:	20000ba4 	.word	0x20000ba4
 8012038:	20000b74 	.word	0x20000b74
 801203c:	20000bcc 	.word	0x20000bcc
 8012040:	20000bcd 	.word	0x20000bcd
 8012044:	200008f4 	.word	0x200008f4
 8012048:	2000216e 	.word	0x2000216e
 801204c:	20000c70 	.word	0x20000c70
 8012050:	200021d4 	.word	0x200021d4
 8012054:	20002008 	.word	0x20002008
 8012058:	200021d2 	.word	0x200021d2
 801205c:	20002000 	.word	0x20002000
 8012060:	20001ff6 	.word	0x20001ff6
 8012064:	20001fa5 	.word	0x20001fa5
 8012068:	20001ed5 	.word	0x20001ed5
 801206c:	20001ed8 	.word	0x20001ed8
 8012070:	20001f98 	.word	0x20001f98
 8012074:	200021c4 	.word	0x200021c4
 8012078:	2000200c 	.word	0x2000200c
 801207c:	20001ec0 	.word	0x20001ec0
 8012080:	20002248 	.word	0x20002248
 8012084:	2000224a 	.word	0x2000224a
 8012088:	2000224c 	.word	0x2000224c
 801208c:	2000224e 	.word	0x2000224e
 8012090:	20000c04 	.word	0x20000c04
 8012094:	20000c3c 	.word	0x20000c3c
 8012098:	20000c3d 	.word	0x20000c3d
		goto co_ex_rev;
 801209c:	46c0      	nop			@ (mov r8, r8)

co_ex_rev:
	if(portX[rel_co])	//	btjt		puertoa,#rel_co,ask_coex;	/ El compresor esta encendido?   ;RM_20220714  Cambio de puertos para cargas
 801209e:	4b93      	ldr	r3, [pc, #588]	@ (80122ec <watch+0x614>)
 80120a0:	781b      	ldrb	r3, [r3, #0]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d111      	bne.n	80120ca <watch+0x3f2>
		goto ask_coex;
	wreg = Plantilla[maxwork];	//	mov			wreg,maxwork;							/ Carga el tiempo de compresor exhausto
 80120a6:	4b92      	ldr	r3, [pc, #584]	@ (80122f0 <watch+0x618>)
 80120a8:	2266      	movs	r2, #102	@ 0x66
 80120aa:	5c9a      	ldrb	r2, [r3, r2]
 80120ac:	4b91      	ldr	r3, [pc, #580]	@ (80122f4 <watch+0x61c>)
 80120ae:	701a      	strb	r2, [r3, #0]
	BaBentre10_math();			//	call		BaBentre10_math;					/ Convierte el dato a minutos
 80120b0:	f7f4 fcae 	bl	8006a10 <BaBentre10_math>
	//cntworkl = resull;	//	mov			cntworkl,resull;
	cntworkh = (uint16_t) ((resulh << 8) + resull);;	//	mov			cntworkh,resulh;
 80120b4:	4b90      	ldr	r3, [pc, #576]	@ (80122f8 <watch+0x620>)
 80120b6:	781b      	ldrb	r3, [r3, #0]
 80120b8:	021b      	lsls	r3, r3, #8
 80120ba:	b29b      	uxth	r3, r3
 80120bc:	4a8f      	ldr	r2, [pc, #572]	@ (80122fc <watch+0x624>)
 80120be:	7812      	ldrb	r2, [r2, #0]
 80120c0:	189b      	adds	r3, r3, r2
 80120c2:	b29a      	uxth	r2, r3
 80120c4:	4b8e      	ldr	r3, [pc, #568]	@ (8012300 <watch+0x628>)
 80120c6:	801a      	strh	r2, [r3, #0]
 80120c8:	e000      	b.n	80120cc <watch+0x3f4>
		goto ask_coex;
 80120ca:	46c0      	nop			@ (mov r8, r8)
ask_coex:
	if(trefst2[f_co_ex])	//	btjt		trefst2,#f_co_ex,time_rest_co
 80120cc:	4b8d      	ldr	r3, [pc, #564]	@ (8012304 <watch+0x62c>)
 80120ce:	785b      	ldrb	r3, [r3, #1]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d123      	bne.n	801211c <watch+0x444>
		goto time_rest_co;
	//	ld			A,cntworkh
	//	or			A,cntworkl
	if((cntworkh))	//	jrne		let_comp_work
 80120d4:	4b8a      	ldr	r3, [pc, #552]	@ (8012300 <watch+0x628>)
 80120d6:	881b      	ldrh	r3, [r3, #0]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d103      	bne.n	80120e4 <watch+0x40c>
		goto let_comp_work;
	trefst2[f_co_ex] = 1;		//	bset		trefst2,#f_co_ex
 80120dc:	4b89      	ldr	r3, [pc, #548]	@ (8012304 <watch+0x62c>)
 80120de:	2201      	movs	r2, #1
 80120e0:	705a      	strb	r2, [r3, #1]
	goto off_comp_exha;			//	jra			off_comp_exha
 80120e2:	e025      	b.n	8012130 <watch+0x458>
		goto let_comp_work;
 80120e4:	46c0      	nop			@ (mov r8, r8)
let_comp_work:
	wreg = Plantilla[exhausted];	//	mov			wreg,exhausted;						/ Carga el tiempo de descanzo de compresor exhausto
 80120e6:	4b82      	ldr	r3, [pc, #520]	@ (80122f0 <watch+0x618>)
 80120e8:	2267      	movs	r2, #103	@ 0x67
 80120ea:	5c9a      	ldrb	r2, [r3, r2]
 80120ec:	4b81      	ldr	r3, [pc, #516]	@ (80122f4 <watch+0x61c>)
 80120ee:	701a      	strb	r2, [r3, #0]
	//	tnz			wreg
	if(wreg)//	jrne		conv_ex_tm
 80120f0:	4b80      	ldr	r3, [pc, #512]	@ (80122f4 <watch+0x61c>)
 80120f2:	781b      	ldrb	r3, [r3, #0]
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d103      	bne.n	8012100 <watch+0x428>
		goto conv_ex_tm;
	wreg = 1;	//	mov			wreg,#1
 80120f8:	4b7e      	ldr	r3, [pc, #504]	@ (80122f4 <watch+0x61c>)
 80120fa:	2201      	movs	r2, #1
 80120fc:	701a      	strb	r2, [r3, #0]
 80120fe:	e000      	b.n	8012102 <watch+0x42a>
		goto conv_ex_tm;
 8012100:	46c0      	nop			@ (mov r8, r8)
conv_ex_tm:
	BaBentre10_math();	// call		BaBentre10_math;					/ Convierte el dato a minutos
 8012102:	f7f4 fc85 	bl	8006a10 <BaBentre10_math>
	//cntexhal = resull;	//	mov			cntexhal,resull;
	cntexhah = (uint16_t) ((resulh << 8) + resull);	//	mov			cntexhah,resulh;
 8012106:	4b7c      	ldr	r3, [pc, #496]	@ (80122f8 <watch+0x620>)
 8012108:	781b      	ldrb	r3, [r3, #0]
 801210a:	021b      	lsls	r3, r3, #8
 801210c:	b29b      	uxth	r3, r3
 801210e:	4a7b      	ldr	r2, [pc, #492]	@ (80122fc <watch+0x624>)
 8012110:	7812      	ldrb	r2, [r2, #0]
 8012112:	189b      	adds	r3, r3, r2
 8012114:	b29a      	uxth	r2, r3
 8012116:	4b7c      	ldr	r3, [pc, #496]	@ (8012308 <watch+0x630>)
 8012118:	801a      	strh	r2, [r3, #0]
	goto fin_co_ex;		//	jra			fin_co_ex
 801211a:	e00c      	b.n	8012136 <watch+0x45e>
		goto time_rest_co;
 801211c:	46c0      	nop			@ (mov r8, r8)

time_rest_co:
	//	ld			A,cntexhah
	//	or			A,cntexhal
	if(cntexhah)	//	jrne		off_comp_exha
 801211e:	4b7a      	ldr	r3, [pc, #488]	@ (8012308 <watch+0x630>)
 8012120:	881b      	ldrh	r3, [r3, #0]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d103      	bne.n	801212e <watch+0x456>
		goto off_comp_exha;
	trefst2[f_co_ex] = 0;	//	bres		trefst2,#f_co_ex
 8012126:	4b77      	ldr	r3, [pc, #476]	@ (8012304 <watch+0x62c>)
 8012128:	2200      	movs	r2, #0
 801212a:	705a      	strb	r2, [r3, #1]
	goto fin_co_ex;			//	jra			fin_co_ex
 801212c:	e003      	b.n	8012136 <watch+0x45e>
		goto off_comp_exha;
 801212e:	46c0      	nop			@ (mov r8, r8)
off_comp_exha:
	GPIOR0[f_comp] = 0;		//bres	GPIOR0,#f_comp
 8012130:	4b76      	ldr	r3, [pc, #472]	@ (801230c <watch+0x634>)
 8012132:	2200      	movs	r2, #0
 8012134:	701a      	strb	r2, [r3, #0]


////;------------------------- Control del Activacion de Cargas
watch50:

				portX[rel_co] = 0;			//		bres		puertoa,#rel_co; /Apaga los relevadores    ;RM_20220623  Cambio de puertos para cargas
 8012136:	4b6d      	ldr	r3, [pc, #436]	@ (80122ec <watch+0x614>)
 8012138:	2200      	movs	r2, #0
 801213a:	701a      	strb	r2, [r3, #0]
				portX[rel_dh] = 0;			//		bres		puertoe,#rel_dh;                           ;RM_20220623  Cambio de puertos para cargas
 801213c:	4b6b      	ldr	r3, [pc, #428]	@ (80122ec <watch+0x614>)
 801213e:	2200      	movs	r2, #0
 8012140:	711a      	strb	r2, [r3, #4]
				portX[rel_lz] = 0;			//		bres		puertoe,#rel_lz;		// Manuel 10-MAR-2022  ;RM_20220623  Cambio de puertos para cargas
 8012142:	4b6a      	ldr	r3, [pc, #424]	@ (80122ec <watch+0x614>)
 8012144:	2200      	movs	r2, #0
 8012146:	709a      	strb	r2, [r3, #2]
				portX[rel_fn] = 0;			//		bres		puertoa,#rel_fn;		// Manuel 10-feb-2022  ;RM_20220623  Cambio de puertos para cargas
 8012148:	4b68      	ldr	r3, [pc, #416]	@ (80122ec <watch+0x614>)
 801214a:	2200      	movs	r2, #0
 801214c:	70da      	strb	r2, [r3, #3]

				if(!GPIOR1[f_led]){
					goto	jmp_watch_02;
				}
				//portX[led_pot] = 1;			// 		bset		puertoa,#led_pot;
jmp_watch_02:
 801214e:	46c0      	nop			@ (mov r8, r8)

				if(timerOffManto != 0){
 8012150:	4b6f      	ldr	r3, [pc, #444]	@ (8012310 <watch+0x638>)
 8012152:	781b      	ldrb	r3, [r3, #0]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d000      	beq.n	801215a <watch+0x482>
 8012158:	e064      	b.n	8012224 <watch+0x54c>
					goto	jmp_watch_12;			//jrne		jmp_watch_12;			/ si hay tiempo de apagado de mantenimiento manten las cargas apagadas.
				}

//;------------------------- Control del retardo Compresor
				if(!GPIOR0[f_comp]){
 801215a:	4b6c      	ldr	r3, [pc, #432]	@ (801230c <watch+0x634>)
 801215c:	781b      	ldrb	r3, [r3, #0]
 801215e:	2201      	movs	r2, #1
 8012160:	4053      	eors	r3, r2
 8012162:	b2db      	uxtb	r3, r3
 8012164:	2b00      	cmp	r3, #0
 8012166:	d107      	bne.n	8012178 <watch+0x4a0>
					goto	jmp_watch_03_00;
				}
				if(retzc_ms_compresor != 0){
 8012168:	4b6a      	ldr	r3, [pc, #424]	@ (8012314 <watch+0x63c>)
 801216a:	781b      	ldrb	r3, [r3, #0]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d108      	bne.n	8012182 <watch+0x4aa>
					goto	jmp_watch_03;				//jrne    jmp_watch_03                    ;NO, espera a que se cumpla
				}
				portX[rel_co] = 1;					// bset		puertoa,#rel_co; /Enciende el compresor    ;RM_20220623  Cambio de puertos para cargas
 8012170:	4b5e      	ldr	r3, [pc, #376]	@ (80122ec <watch+0x614>)
 8012172:	2201      	movs	r2, #1
 8012174:	701a      	strb	r2, [r3, #0]
				goto jmp_watch_03;					// jra			jmp_watch_03
 8012176:	e005      	b.n	8012184 <watch+0x4ac>
					goto	jmp_watch_03_00;
 8012178:	46c0      	nop			@ (mov r8, r8)
jmp_watch_03_00:
				retzc_ms_compresor = tms_retcz_compresor;			// 	mov     retzc_ms_compresor,#tms_retcz_compresor       ;Carga retardo para encendido de compresor
 801217a:	4b66      	ldr	r3, [pc, #408]	@ (8012314 <watch+0x63c>)
 801217c:	22a4      	movs	r2, #164	@ 0xa4
 801217e:	701a      	strb	r2, [r3, #0]
 8012180:	e000      	b.n	8012184 <watch+0x4ac>
					goto	jmp_watch_03;				//jrne    jmp_watch_03                    ;NO, espera a que se cumpla
 8012182:	46c0      	nop			@ (mov r8, r8)

jmp_watch_03:

				if(GPIOR0[f_comp]){				//btjt  	GPIOR0,#f_comp,jmp_watch_05;
 8012184:	4b61      	ldr	r3, [pc, #388]	@ (801230c <watch+0x634>)
 8012186:	781b      	ldrb	r3, [r3, #0]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d10c      	bne.n	80121a6 <watch+0x4ce>
					goto	jmp_watch_05;
				}
				if(GPIOR1[f_fan]){				//btjt		GPIOR1,#f_fan,jmp_watch_04
 801218c:	4b62      	ldr	r3, [pc, #392]	@ (8012318 <watch+0x640>)
 801218e:	781b      	ldrb	r3, [r3, #0]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d103      	bne.n	801219c <watch+0x4c4>
					goto	jmp_watch_04;
				}
				ret_fan_co = 15;					//mov			ret_fan_co,#15;	/ Si, el compresor esta apagado carga retard
 8012194:	4b61      	ldr	r3, [pc, #388]	@ (801231c <watch+0x644>)
 8012196:	220f      	movs	r2, #15
 8012198:	701a      	strb	r2, [r3, #0]
				goto	jmp_watch_05;				//jra			jmp_watch_05
 801219a:	e005      	b.n	80121a8 <watch+0x4d0>
					goto	jmp_watch_04;
 801219c:	46c0      	nop			@ (mov r8, r8)
jmp_watch_04:
				ret_fan_co = 0;						//clr			ret_fan_co
 801219e:	4b5f      	ldr	r3, [pc, #380]	@ (801231c <watch+0x644>)
 80121a0:	2200      	movs	r2, #0
 80121a2:	701a      	strb	r2, [r3, #0]
 80121a4:	e000      	b.n	80121a8 <watch+0x4d0>
					goto	jmp_watch_05;
 80121a6:	46c0      	nop			@ (mov r8, r8)
jmp_watch_05:

//;------------------------- Control del retardo deshielo
watch55:		if(!GPIOR0[f_dh]){				//btjf		GPIOR0,#f_dh,jmp_watch_07_00;
 80121a8:	4b58      	ldr	r3, [pc, #352]	@ (801230c <watch+0x634>)
 80121aa:	785b      	ldrb	r3, [r3, #1]
 80121ac:	2201      	movs	r2, #1
 80121ae:	4053      	eors	r3, r2
 80121b0:	b2db      	uxtb	r3, r3
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d107      	bne.n	80121c6 <watch+0x4ee>
					goto	jmp_watch_07_00;
				}
				if(retzc_ms_deshielo != 0){				// tnz			retzc_ms_deshielo              ;Ya se cumpli el retardo al cruce por cero para el deshielo?
 80121b6:	4b5a      	ldr	r3, [pc, #360]	@ (8012320 <watch+0x648>)
 80121b8:	781b      	ldrb	r3, [r3, #0]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d108      	bne.n	80121d0 <watch+0x4f8>
					goto	jmp_watch_07;				// jrne    jmp_watch_07                    ;NO, espera a que se cumpla
				}
				portX[rel_dh] = 1 ;						// bset		puertoe,#rel_dh; Enciende el deshielo    ;RM_20220623  Cambio de puertos para cargas
 80121be:	4b4b      	ldr	r3, [pc, #300]	@ (80122ec <watch+0x614>)
 80121c0:	2201      	movs	r2, #1
 80121c2:	711a      	strb	r2, [r3, #4]
				goto jmp_watch_07;			    		// jra			jmp_watch_07
 80121c4:	e005      	b.n	80121d2 <watch+0x4fa>
					goto	jmp_watch_07_00;
 80121c6:	46c0      	nop			@ (mov r8, r8)

jmp_watch_07_00:
				retzc_ms_deshielo = tms_retcz_deshielo;	 	//mov     retzc_ms_deshielo,#tms_retcz_deshielo       ;Carga retardo para encendido de deshielo
 80121c8:	4b55      	ldr	r3, [pc, #340]	@ (8012320 <watch+0x648>)
 80121ca:	2204      	movs	r2, #4
 80121cc:	701a      	strb	r2, [r3, #0]
 80121ce:	e000      	b.n	80121d2 <watch+0x4fa>
					goto	jmp_watch_07;				// jrne    jmp_watch_07                    ;NO, espera a que se cumpla
 80121d0:	46c0      	nop			@ (mov r8, r8)

jmp_watch_07:

//;------------------------- Control del retardo Lampara
watch60:		if(!GPIOR0[f_lamp]){				//btjf		GPIOR0,#f_lamp,jmp_watch_11_00;
 80121d2:	4b4e      	ldr	r3, [pc, #312]	@ (801230c <watch+0x634>)
 80121d4:	789b      	ldrb	r3, [r3, #2]
 80121d6:	2201      	movs	r2, #1
 80121d8:	4053      	eors	r3, r2
 80121da:	b2db      	uxtb	r3, r3
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d107      	bne.n	80121f0 <watch+0x518>
					goto	jmp_watch_11_00;
				}
				if(retzc_ms_lampara != 0){				//;Ya se cumpli el retardo al cruce por cero para lampara?
 80121e0:	4b50      	ldr	r3, [pc, #320]	@ (8012324 <watch+0x64c>)
 80121e2:	781b      	ldrb	r3, [r3, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d108      	bne.n	80121fa <watch+0x522>
					goto	jmp_watch_11;				// jrne    jmp_watch_11                    ;NO, espera a que se cumpla
				}
				portX[rel_lz] = 1 ;						// bset		puertoe,#rel_lz; // Manuel 10-Mar-2022	Enciende la lampara   ;RM_20220623  Cambio de puertos para cargas
 80121e8:	4b40      	ldr	r3, [pc, #256]	@ (80122ec <watch+0x614>)
 80121ea:	2201      	movs	r2, #1
 80121ec:	709a      	strb	r2, [r3, #2]
				goto	jmp_watch_11;					// jra			jmp_watch_11
 80121ee:	e005      	b.n	80121fc <watch+0x524>
					goto	jmp_watch_11_00;
 80121f0:	46c0      	nop			@ (mov r8, r8)

jmp_watch_11_00:
				retzc_ms_lampara = tms_retcz_lampara;		//	mov     retzc_ms_lampara,#tms_retcz_lampara       ;Carga retardo para encendido de lampara
 80121f2:	4b4c      	ldr	r3, [pc, #304]	@ (8012324 <watch+0x64c>)
 80121f4:	220f      	movs	r2, #15
 80121f6:	701a      	strb	r2, [r3, #0]
 80121f8:	e000      	b.n	80121fc <watch+0x524>
					goto	jmp_watch_11;				// jrne    jmp_watch_11                    ;NO, espera a que se cumpla
 80121fa:	46c0      	nop			@ (mov r8, r8)

//;------------------------- Control del retardo Ventilador
jmp_watch_11:
				if(!GPIOR1[f_fan]){
 80121fc:	4b46      	ldr	r3, [pc, #280]	@ (8012318 <watch+0x640>)
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	2201      	movs	r2, #1
 8012202:	4053      	eors	r3, r2
 8012204:	b2db      	uxtb	r3, r3
 8012206:	2b00      	cmp	r3, #0
 8012208:	d107      	bne.n	801221a <watch+0x542>
					goto jmp_watch_12_00;
				}
				if(retzc_ms_ventilador != 0){		//tnz			retzc_ms_ventilador              ;Ya se cumpli el retardo al cruce por cero para ventilador?
 801220a:	4b47      	ldr	r3, [pc, #284]	@ (8012328 <watch+0x650>)
 801220c:	781b      	ldrb	r3, [r3, #0]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d10a      	bne.n	8012228 <watch+0x550>
					 goto jmp_watch_12;				//	jrne    jmp_watch_12                    ;NO, espera a que se cumpla
				}
				portX[rel_fn] = 1 ;					// bset		puertoa,#rel_fn; // Manuel 01-feb-2022	Enciende ventilador
 8012212:	4b36      	ldr	r3, [pc, #216]	@ (80122ec <watch+0x614>)
 8012214:	2201      	movs	r2, #1
 8012216:	70da      	strb	r2, [r3, #3]
				goto jmp_watch_12;					// jra			jmp_watch_12
 8012218:	e007      	b.n	801222a <watch+0x552>
					goto jmp_watch_12_00;
 801221a:	46c0      	nop			@ (mov r8, r8)


jmp_watch_12_00:
				retzc_ms_ventilador = tms_retcz_ventilador;			//		mov     retzc_ms_ventilador,#tms_retcz_ventilador       ;Carga retardo para encendido de ventilador
 801221c:	4b42      	ldr	r3, [pc, #264]	@ (8012328 <watch+0x650>)
 801221e:	22c5      	movs	r2, #197	@ 0xc5
 8012220:	701a      	strb	r2, [r3, #0]
 8012222:	e002      	b.n	801222a <watch+0x552>
					goto	jmp_watch_12;			//jrne		jmp_watch_12;			/ si hay tiempo de apagado de mantenimiento manten las cargas apagadas.
 8012224:	46c0      	nop			@ (mov r8, r8)
 8012226:	e000      	b.n	801222a <watch+0x552>
					 goto jmp_watch_12;				//	jrne    jmp_watch_12                    ;NO, espera a que se cumpla
 8012228:	46c0      	nop			@ (mov r8, r8)

jmp_watch_12:

	if(portX[rel_co])		//	btjt		puertoa,#rel_co,jmp_watch_13; / s el compresor est apagado manten cargado el tiempo de deficiencia  ;RM_20220623  Cambio de puertos para cargas
 801222a:	4b30      	ldr	r3, [pc, #192]	@ (80122ec <watch+0x614>)
 801222c:	781b      	ldrb	r3, [r3, #0]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d113      	bne.n	801225a <watch+0x582>
		goto jmp_watch_13;
	wreg = Plantilla[timeDefi];	//	mov			wreg,timeDefi;	/ Toma el tiempo de deficiencia
 8012232:	4b2f      	ldr	r3, [pc, #188]	@ (80122f0 <watch+0x618>)
 8012234:	224d      	movs	r2, #77	@ 0x4d
 8012236:	5c9a      	ldrb	r2, [r3, r2]
 8012238:	4b2e      	ldr	r3, [pc, #184]	@ (80122f4 <watch+0x61c>)
 801223a:	701a      	strb	r2, [r3, #0]
	//	ld      A,wreg
	//	mul			X,A;						/ Multiplicalos
	//	ldw     resulh,X
	//	mov			cntDefi_L,resull;
	//	mov			cntDefi_H,resulh;	/ Carga el tiempo de deficiencia en segundos
	cntDefi_H = wreg * 0x003C;
 801223c:	4b2d      	ldr	r3, [pc, #180]	@ (80122f4 <watch+0x61c>)
 801223e:	781b      	ldrb	r3, [r3, #0]
 8012240:	001a      	movs	r2, r3
 8012242:	233c      	movs	r3, #60	@ 0x3c
 8012244:	4353      	muls	r3, r2
 8012246:	b29a      	uxth	r2, r3
 8012248:	4b38      	ldr	r3, [pc, #224]	@ (801232c <watch+0x654>)
 801224a:	801a      	strh	r2, [r3, #0]
	//	subw		X,#1
	cntDefi1_H = cntDefi_H - 1;	//	ldw			cntDefi1_H,X;		/ establece el tiempo de deficiencia inicial para sensor 1
 801224c:	4b37      	ldr	r3, [pc, #220]	@ (801232c <watch+0x654>)
 801224e:	881b      	ldrh	r3, [r3, #0]
 8012250:	3b01      	subs	r3, #1
 8012252:	b29a      	uxth	r2, r3
 8012254:	4b36      	ldr	r3, [pc, #216]	@ (8012330 <watch+0x658>)
 8012256:	801a      	strh	r2, [r3, #0]
 8012258:	e000      	b.n	801225c <watch+0x584>
		goto jmp_watch_13;
 801225a:	46c0      	nop			@ (mov r8, r8)

	//;---------------------------------------------------------------
	//;						Prueba de cargas                          //RM_20240816 Prueba de cargas
	//;---------------------------------------------------------------
	//	tnz			tiempoPrCargas
	if(tiempoPrCargas == 0)//	jreq		noPrCargas
 801225c:	4b35      	ldr	r3, [pc, #212]	@ (8012334 <watch+0x65c>)
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d00c      	beq.n	801227e <watch+0x5a6>
		goto noPrCargas;
	portX[rel_co] = 1;	//	bset		puertoa,#rel_co; /enciende los relevadores
 8012264:	4b21      	ldr	r3, [pc, #132]	@ (80122ec <watch+0x614>)
 8012266:	2201      	movs	r2, #1
 8012268:	701a      	strb	r2, [r3, #0]
	portX[rel_dh] = 1;	//	bset		puertoe,#rel_dh;
 801226a:	4b20      	ldr	r3, [pc, #128]	@ (80122ec <watch+0x614>)
 801226c:	2201      	movs	r2, #1
 801226e:	711a      	strb	r2, [r3, #4]
	portX[rel_lz] = 1;	//	bset		puertoe,#rel_lz;
 8012270:	4b1e      	ldr	r3, [pc, #120]	@ (80122ec <watch+0x614>)
 8012272:	2201      	movs	r2, #1
 8012274:	709a      	strb	r2, [r3, #2]
	portX[rel_fn] = 1;	//	bset		puertoa,#rel_fn;
 8012276:	4b1d      	ldr	r3, [pc, #116]	@ (80122ec <watch+0x614>)
 8012278:	2201      	movs	r2, #1
 801227a:	70da      	strb	r2, [r3, #3]
 801227c:	e000      	b.n	8012280 <watch+0x5a8>
		goto noPrCargas;
 801227e:	46c0      	nop			@ (mov r8, r8)

noPrCargas:

	asm("nop");
 8012280:	46c0      	nop			@ (mov r8, r8)


//;------------------------- Revision de verifica_ram:
verifica_ram:
	//	ld      A,dato_seg1        ;Verifica las variables de seguridad de EEPROM
	if(Plantilla[dato_seg1] == 0xAA)//	cp      A,#$AA             ;/
 8012282:	4b1b      	ldr	r3, [pc, #108]	@ (80122f0 <watch+0x618>)
 8012284:	781b      	ldrb	r3, [r3, #0]
 8012286:	2baa      	cmp	r3, #170	@ 0xaa
 8012288:	d11a      	bne.n	80122c0 <watch+0x5e8>
		goto v_ram2;	//	jreq    v_ram2             ;/
 801228a:	46c0      	nop			@ (mov r8, r8)
	goto espera_reset;		//	jp      espera_reset     ;/
v_ram2:
		//ld      A,dato_seg2        ;/
 	if(Plantilla[dato_seg2] == 0x66)	// cp      A,#$66             ;/
 801228c:	4b18      	ldr	r3, [pc, #96]	@ (80122f0 <watch+0x618>)
 801228e:	2241      	movs	r2, #65	@ 0x41
 8012290:	5c9b      	ldrb	r3, [r3, r2]
 8012292:	2b66      	cmp	r3, #102	@ 0x66
 8012294:	d116      	bne.n	80122c4 <watch+0x5ec>
 		goto v_ram3;		//jreq    v_ram3             ;/
 8012296:	46c0      	nop			@ (mov r8, r8)
 	goto espera_reset;		//jp      espera_reset     ;/
v_ram3:
	//	ld      A,dato_seg3        ;/
	if(Plantilla[dato_seg3] == 0xCC)//	cp      A,#$CC             ;/
 8012298:	4b15      	ldr	r3, [pc, #84]	@ (80122f0 <watch+0x618>)
 801229a:	227f      	movs	r2, #127	@ 0x7f
 801229c:	5c9b      	ldrb	r3, [r3, r2]
 801229e:	2bcc      	cmp	r3, #204	@ 0xcc
 80122a0:	d112      	bne.n	80122c8 <watch+0x5f0>
		goto verifica_ob;			//	jreq    verifica_ob        ;Son iguales? SI, Continua
 80122a2:	46c0      	nop			@ (mov r8, r8)
	/*
	 * Descomentar cuando se realice la proteccion de memoria
	 */
	//if((FLASH->OPTR & 0xFF) == 0xAA || (FLASH->OPTR & 0xFF) == 0xCC)		// Read Proteccion Level 1
	//	goto espera_reset;
	if((FLASH->OPTR & 0x700) != 0)	// BOR Level 0
 80122a4:	4b24      	ldr	r3, [pc, #144]	@ (8012338 <watch+0x660>)
 80122a6:	6a1a      	ldr	r2, [r3, #32]
 80122a8:	23e0      	movs	r3, #224	@ 0xe0
 80122aa:	00db      	lsls	r3, r3, #3
 80122ac:	4013      	ands	r3, r2
 80122ae:	d10d      	bne.n	80122cc <watch+0x5f4>
		goto espera_reset;
	if(( (FLASH->OPTR >> 16) & 0x1 ) == 0x1)	// Software Independent Watchdog
 80122b0:	4b21      	ldr	r3, [pc, #132]	@ (8012338 <watch+0x660>)
 80122b2:	6a1b      	ldr	r3, [r3, #32]
 80122b4:	0c1b      	lsrs	r3, r3, #16
 80122b6:	2201      	movs	r2, #1
 80122b8:	4013      	ands	r3, r2
 80122ba:	2b01      	cmp	r3, #1
 80122bc:	d10a      	bne.n	80122d4 <watch+0x5fc>
		goto espera_reset;
 80122be:	e010      	b.n	80122e2 <watch+0x60a>
	goto espera_reset;		//	jp      espera_reset     ;/
 80122c0:	46c0      	nop			@ (mov r8, r8)
 80122c2:	e006      	b.n	80122d2 <watch+0x5fa>
 	goto espera_reset;		//jp      espera_reset     ;/
 80122c4:	46c0      	nop			@ (mov r8, r8)
 80122c6:	e004      	b.n	80122d2 <watch+0x5fa>
	goto espera_reset;				//	jp      espera_reset     ;NO, Resetea el MCU
 80122c8:	46c0      	nop			@ (mov r8, r8)
 80122ca:	e002      	b.n	80122d2 <watch+0x5fa>
		goto espera_reset;
 80122cc:	46c0      	nop			@ (mov r8, r8)
 80122ce:	e000      	b.n	80122d2 <watch+0x5fa>
	if(( (FLASH->OPTR >> 17) & 0x1 ) == 0)
		goto end_watch2;

espera_reset:		          	//;Loop infinito para que el IWDG resetee el MCU
 80122d0:	46c0      	nop			@ (mov r8, r8)
 80122d2:	e006      	b.n	80122e2 <watch+0x60a>
	if(( (FLASH->OPTR >> 17) & 0x1 ) == 0)
 80122d4:	4b18      	ldr	r3, [pc, #96]	@ (8012338 <watch+0x660>)
 80122d6:	6a1b      	ldr	r3, [r3, #32]
 80122d8:	0c5b      	lsrs	r3, r3, #17
 80122da:	2201      	movs	r2, #1
 80122dc:	4013      	ands	r3, r2
 80122de:	d1f7      	bne.n	80122d0 <watch+0x5f8>
		goto end_watch2;
 80122e0:	e000      	b.n	80122e4 <watch+0x60c>
	goto espera_reset;			//jra    espera_reset     ;/
 80122e2:	e7fe      	b.n	80122e2 <watch+0x60a>

end_watch2:
	return;
 80122e4:	46c0      	nop			@ (mov r8, r8)

}
 80122e6:	46bd      	mov	sp, r7
 80122e8:	b002      	add	sp, #8
 80122ea:	bd80      	pop	{r7, pc}
 80122ec:	20000b74 	.word	0x20000b74
 80122f0:	200000b8 	.word	0x200000b8
 80122f4:	20000b70 	.word	0x20000b70
 80122f8:	20000b62 	.word	0x20000b62
 80122fc:	20000b63 	.word	0x20000b63
 8012300:	20000c48 	.word	0x20000c48
 8012304:	20000b9c 	.word	0x20000b9c
 8012308:	20000c4a 	.word	0x20000c4a
 801230c:	20000bc0 	.word	0x20000bc0
 8012310:	20000c6d 	.word	0x20000c6d
 8012314:	20000c72 	.word	0x20000c72
 8012318:	20000bfc 	.word	0x20000bfc
 801231c:	20000b90 	.word	0x20000b90
 8012320:	20000c73 	.word	0x20000c73
 8012324:	20000c75 	.word	0x20000c75
 8012328:	20000c74 	.word	0x20000c74
 801232c:	20000c52 	.word	0x20000c52
 8012330:	20000c56 	.word	0x20000c56
 8012334:	200021be 	.word	0x200021be
 8012338:	40022000 	.word	0x40022000

0801233c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 801233c:	480d      	ldr	r0, [pc, #52]	@ (8012374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 801233e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8012340:	f7fa fc3c 	bl	800cbbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8012344:	480c      	ldr	r0, [pc, #48]	@ (8012378 <LoopForever+0x6>)
  ldr r1, =_edata
 8012346:	490d      	ldr	r1, [pc, #52]	@ (801237c <LoopForever+0xa>)
  ldr r2, =_sidata
 8012348:	4a0d      	ldr	r2, [pc, #52]	@ (8012380 <LoopForever+0xe>)
  movs r3, #0
 801234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801234c:	e002      	b.n	8012354 <LoopCopyDataInit>

0801234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8012350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8012352:	3304      	adds	r3, #4

08012354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8012354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8012356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8012358:	d3f9      	bcc.n	801234e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801235a:	4a0a      	ldr	r2, [pc, #40]	@ (8012384 <LoopForever+0x12>)
  ldr r4, =_ebss
 801235c:	4c0a      	ldr	r4, [pc, #40]	@ (8012388 <LoopForever+0x16>)
  movs r3, #0
 801235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8012360:	e001      	b.n	8012366 <LoopFillZerobss>

08012362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8012362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8012364:	3204      	adds	r2, #4

08012366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8012366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8012368:	d3fb      	bcc.n	8012362 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 801236a:	f008 fe5f 	bl	801b02c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 801236e:	f7f7 fbd9 	bl	8009b24 <main>

08012372 <LoopForever>:

LoopForever:
  b LoopForever
 8012372:	e7fe      	b.n	8012372 <LoopForever>
  ldr   r0, =_estack
 8012374:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8012378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 801237c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8012380:	0801b698 	.word	0x0801b698
  ldr r2, =_sbss
 8012384:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8012388:	200023b8 	.word	0x200023b8

0801238c <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 801238c:	e7fe      	b.n	801238c <ADC_COMP1_2_IRQHandler>

0801238e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801238e:	b580      	push	{r7, lr}
 8012390:	b082      	sub	sp, #8
 8012392:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8012394:	1dfb      	adds	r3, r7, #7
 8012396:	2200      	movs	r2, #0
 8012398:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 801239a:	2003      	movs	r0, #3
 801239c:	f000 f80e 	bl	80123bc <HAL_InitTick>
 80123a0:	1e03      	subs	r3, r0, #0
 80123a2:	d003      	beq.n	80123ac <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80123a4:	1dfb      	adds	r3, r7, #7
 80123a6:	2201      	movs	r2, #1
 80123a8:	701a      	strb	r2, [r3, #0]
 80123aa:	e001      	b.n	80123b0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80123ac:	f7f9 ff64 	bl	800c278 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80123b0:	1dfb      	adds	r3, r7, #7
 80123b2:	781b      	ldrb	r3, [r3, #0]
}
 80123b4:	0018      	movs	r0, r3
 80123b6:	46bd      	mov	sp, r7
 80123b8:	b002      	add	sp, #8
 80123ba:	bd80      	pop	{r7, pc}

080123bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80123bc:	b590      	push	{r4, r7, lr}
 80123be:	b085      	sub	sp, #20
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80123c4:	230f      	movs	r3, #15
 80123c6:	18fb      	adds	r3, r7, r3
 80123c8:	2200      	movs	r2, #0
 80123ca:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 80123cc:	4b1d      	ldr	r3, [pc, #116]	@ (8012444 <HAL_InitTick+0x88>)
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d02b      	beq.n	801242c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80123d4:	4b1c      	ldr	r3, [pc, #112]	@ (8012448 <HAL_InitTick+0x8c>)
 80123d6:	681c      	ldr	r4, [r3, #0]
 80123d8:	4b1a      	ldr	r3, [pc, #104]	@ (8012444 <HAL_InitTick+0x88>)
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	0019      	movs	r1, r3
 80123de:	23fa      	movs	r3, #250	@ 0xfa
 80123e0:	0098      	lsls	r0, r3, #2
 80123e2:	f7ed fe99 	bl	8000118 <__udivsi3>
 80123e6:	0003      	movs	r3, r0
 80123e8:	0019      	movs	r1, r3
 80123ea:	0020      	movs	r0, r4
 80123ec:	f7ed fe94 	bl	8000118 <__udivsi3>
 80123f0:	0003      	movs	r3, r0
 80123f2:	0018      	movs	r0, r3
 80123f4:	f000 f987 	bl	8012706 <HAL_SYSTICK_Config>
 80123f8:	1e03      	subs	r3, r0, #0
 80123fa:	d112      	bne.n	8012422 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	2b03      	cmp	r3, #3
 8012400:	d80a      	bhi.n	8012418 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8012402:	6879      	ldr	r1, [r7, #4]
 8012404:	2301      	movs	r3, #1
 8012406:	425b      	negs	r3, r3
 8012408:	2200      	movs	r2, #0
 801240a:	0018      	movs	r0, r3
 801240c:	f000 f946 	bl	801269c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8012410:	4b0e      	ldr	r3, [pc, #56]	@ (801244c <HAL_InitTick+0x90>)
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	601a      	str	r2, [r3, #0]
 8012416:	e00d      	b.n	8012434 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8012418:	230f      	movs	r3, #15
 801241a:	18fb      	adds	r3, r7, r3
 801241c:	2201      	movs	r2, #1
 801241e:	701a      	strb	r2, [r3, #0]
 8012420:	e008      	b.n	8012434 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8012422:	230f      	movs	r3, #15
 8012424:	18fb      	adds	r3, r7, r3
 8012426:	2201      	movs	r2, #1
 8012428:	701a      	strb	r2, [r3, #0]
 801242a:	e003      	b.n	8012434 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 801242c:	230f      	movs	r3, #15
 801242e:	18fb      	adds	r3, r7, r3
 8012430:	2201      	movs	r2, #1
 8012432:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8012434:	230f      	movs	r3, #15
 8012436:	18fb      	adds	r3, r7, r3
 8012438:	781b      	ldrb	r3, [r3, #0]
}
 801243a:	0018      	movs	r0, r3
 801243c:	46bd      	mov	sp, r7
 801243e:	b005      	add	sp, #20
 8012440:	bd90      	pop	{r4, r7, pc}
 8012442:	46c0      	nop			@ (mov r8, r8)
 8012444:	2000028c 	.word	0x2000028c
 8012448:	20000278 	.word	0x20000278
 801244c:	20000288 	.word	0x20000288

08012450 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8012454:	4b04      	ldr	r3, [pc, #16]	@ (8012468 <HAL_IncTick+0x18>)
 8012456:	681a      	ldr	r2, [r3, #0]
 8012458:	4b04      	ldr	r3, [pc, #16]	@ (801246c <HAL_IncTick+0x1c>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	18d2      	adds	r2, r2, r3
 801245e:	4b02      	ldr	r3, [pc, #8]	@ (8012468 <HAL_IncTick+0x18>)
 8012460:	601a      	str	r2, [r3, #0]
}
 8012462:	46c0      	nop			@ (mov r8, r8)
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}
 8012468:	20002250 	.word	0x20002250
 801246c:	2000028c 	.word	0x2000028c

08012470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8012470:	b580      	push	{r7, lr}
 8012472:	af00      	add	r7, sp, #0
  return uwTick;
 8012474:	4b02      	ldr	r3, [pc, #8]	@ (8012480 <HAL_GetTick+0x10>)
 8012476:	681b      	ldr	r3, [r3, #0]
}
 8012478:	0018      	movs	r0, r3
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	46c0      	nop			@ (mov r8, r8)
 8012480:	20002250 	.word	0x20002250

08012484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8012484:	b580      	push	{r7, lr}
 8012486:	b084      	sub	sp, #16
 8012488:	af00      	add	r7, sp, #0
 801248a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801248c:	f7ff fff0 	bl	8012470 <HAL_GetTick>
 8012490:	0003      	movs	r3, r0
 8012492:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	3301      	adds	r3, #1
 801249c:	d004      	beq.n	80124a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 801249e:	4b09      	ldr	r3, [pc, #36]	@ (80124c4 <HAL_Delay+0x40>)
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	68fa      	ldr	r2, [r7, #12]
 80124a4:	18d3      	adds	r3, r2, r3
 80124a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80124a8:	46c0      	nop			@ (mov r8, r8)
 80124aa:	f7ff ffe1 	bl	8012470 <HAL_GetTick>
 80124ae:	0002      	movs	r2, r0
 80124b0:	68bb      	ldr	r3, [r7, #8]
 80124b2:	1ad3      	subs	r3, r2, r3
 80124b4:	68fa      	ldr	r2, [r7, #12]
 80124b6:	429a      	cmp	r2, r3
 80124b8:	d8f7      	bhi.n	80124aa <HAL_Delay+0x26>
  {
  }
}
 80124ba:	46c0      	nop			@ (mov r8, r8)
 80124bc:	46c0      	nop			@ (mov r8, r8)
 80124be:	46bd      	mov	sp, r7
 80124c0:	b004      	add	sp, #16
 80124c2:	bd80      	pop	{r7, pc}
 80124c4:	2000028c 	.word	0x2000028c

080124c8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80124cc:	4b04      	ldr	r3, [pc, #16]	@ (80124e0 <HAL_SuspendTick+0x18>)
 80124ce:	681a      	ldr	r2, [r3, #0]
 80124d0:	4b03      	ldr	r3, [pc, #12]	@ (80124e0 <HAL_SuspendTick+0x18>)
 80124d2:	2102      	movs	r1, #2
 80124d4:	438a      	bics	r2, r1
 80124d6:	601a      	str	r2, [r3, #0]
}
 80124d8:	46c0      	nop			@ (mov r8, r8)
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}
 80124de:	46c0      	nop			@ (mov r8, r8)
 80124e0:	e000e010 	.word	0xe000e010

080124e4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80124e4:	b580      	push	{r7, lr}
 80124e6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80124e8:	4b04      	ldr	r3, [pc, #16]	@ (80124fc <HAL_ResumeTick+0x18>)
 80124ea:	681a      	ldr	r2, [r3, #0]
 80124ec:	4b03      	ldr	r3, [pc, #12]	@ (80124fc <HAL_ResumeTick+0x18>)
 80124ee:	2102      	movs	r1, #2
 80124f0:	430a      	orrs	r2, r1
 80124f2:	601a      	str	r2, [r3, #0]
}
 80124f4:	46c0      	nop			@ (mov r8, r8)
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	46c0      	nop			@ (mov r8, r8)
 80124fc:	e000e010 	.word	0xe000e010

08012500 <__NVIC_EnableIRQ>:
{
 8012500:	b580      	push	{r7, lr}
 8012502:	b082      	sub	sp, #8
 8012504:	af00      	add	r7, sp, #0
 8012506:	0002      	movs	r2, r0
 8012508:	1dfb      	adds	r3, r7, #7
 801250a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801250c:	1dfb      	adds	r3, r7, #7
 801250e:	781b      	ldrb	r3, [r3, #0]
 8012510:	2b7f      	cmp	r3, #127	@ 0x7f
 8012512:	d809      	bhi.n	8012528 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012514:	1dfb      	adds	r3, r7, #7
 8012516:	781b      	ldrb	r3, [r3, #0]
 8012518:	001a      	movs	r2, r3
 801251a:	231f      	movs	r3, #31
 801251c:	401a      	ands	r2, r3
 801251e:	4b04      	ldr	r3, [pc, #16]	@ (8012530 <__NVIC_EnableIRQ+0x30>)
 8012520:	2101      	movs	r1, #1
 8012522:	4091      	lsls	r1, r2
 8012524:	000a      	movs	r2, r1
 8012526:	601a      	str	r2, [r3, #0]
}
 8012528:	46c0      	nop			@ (mov r8, r8)
 801252a:	46bd      	mov	sp, r7
 801252c:	b002      	add	sp, #8
 801252e:	bd80      	pop	{r7, pc}
 8012530:	e000e100 	.word	0xe000e100

08012534 <__NVIC_DisableIRQ>:
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b082      	sub	sp, #8
 8012538:	af00      	add	r7, sp, #0
 801253a:	0002      	movs	r2, r0
 801253c:	1dfb      	adds	r3, r7, #7
 801253e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012540:	1dfb      	adds	r3, r7, #7
 8012542:	781b      	ldrb	r3, [r3, #0]
 8012544:	2b7f      	cmp	r3, #127	@ 0x7f
 8012546:	d810      	bhi.n	801256a <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012548:	1dfb      	adds	r3, r7, #7
 801254a:	781b      	ldrb	r3, [r3, #0]
 801254c:	001a      	movs	r2, r3
 801254e:	231f      	movs	r3, #31
 8012550:	4013      	ands	r3, r2
 8012552:	4908      	ldr	r1, [pc, #32]	@ (8012574 <__NVIC_DisableIRQ+0x40>)
 8012554:	2201      	movs	r2, #1
 8012556:	409a      	lsls	r2, r3
 8012558:	0013      	movs	r3, r2
 801255a:	2280      	movs	r2, #128	@ 0x80
 801255c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 801255e:	f3bf 8f4f 	dsb	sy
}
 8012562:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8012564:	f3bf 8f6f 	isb	sy
}
 8012568:	46c0      	nop			@ (mov r8, r8)
}
 801256a:	46c0      	nop			@ (mov r8, r8)
 801256c:	46bd      	mov	sp, r7
 801256e:	b002      	add	sp, #8
 8012570:	bd80      	pop	{r7, pc}
 8012572:	46c0      	nop			@ (mov r8, r8)
 8012574:	e000e100 	.word	0xe000e100

08012578 <__NVIC_SetPriority>:
{
 8012578:	b590      	push	{r4, r7, lr}
 801257a:	b083      	sub	sp, #12
 801257c:	af00      	add	r7, sp, #0
 801257e:	0002      	movs	r2, r0
 8012580:	6039      	str	r1, [r7, #0]
 8012582:	1dfb      	adds	r3, r7, #7
 8012584:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8012586:	1dfb      	adds	r3, r7, #7
 8012588:	781b      	ldrb	r3, [r3, #0]
 801258a:	2b7f      	cmp	r3, #127	@ 0x7f
 801258c:	d828      	bhi.n	80125e0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801258e:	4a2f      	ldr	r2, [pc, #188]	@ (801264c <__NVIC_SetPriority+0xd4>)
 8012590:	1dfb      	adds	r3, r7, #7
 8012592:	781b      	ldrb	r3, [r3, #0]
 8012594:	b25b      	sxtb	r3, r3
 8012596:	089b      	lsrs	r3, r3, #2
 8012598:	33c0      	adds	r3, #192	@ 0xc0
 801259a:	009b      	lsls	r3, r3, #2
 801259c:	589b      	ldr	r3, [r3, r2]
 801259e:	1dfa      	adds	r2, r7, #7
 80125a0:	7812      	ldrb	r2, [r2, #0]
 80125a2:	0011      	movs	r1, r2
 80125a4:	2203      	movs	r2, #3
 80125a6:	400a      	ands	r2, r1
 80125a8:	00d2      	lsls	r2, r2, #3
 80125aa:	21ff      	movs	r1, #255	@ 0xff
 80125ac:	4091      	lsls	r1, r2
 80125ae:	000a      	movs	r2, r1
 80125b0:	43d2      	mvns	r2, r2
 80125b2:	401a      	ands	r2, r3
 80125b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	019b      	lsls	r3, r3, #6
 80125ba:	22ff      	movs	r2, #255	@ 0xff
 80125bc:	401a      	ands	r2, r3
 80125be:	1dfb      	adds	r3, r7, #7
 80125c0:	781b      	ldrb	r3, [r3, #0]
 80125c2:	0018      	movs	r0, r3
 80125c4:	2303      	movs	r3, #3
 80125c6:	4003      	ands	r3, r0
 80125c8:	00db      	lsls	r3, r3, #3
 80125ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80125cc:	481f      	ldr	r0, [pc, #124]	@ (801264c <__NVIC_SetPriority+0xd4>)
 80125ce:	1dfb      	adds	r3, r7, #7
 80125d0:	781b      	ldrb	r3, [r3, #0]
 80125d2:	b25b      	sxtb	r3, r3
 80125d4:	089b      	lsrs	r3, r3, #2
 80125d6:	430a      	orrs	r2, r1
 80125d8:	33c0      	adds	r3, #192	@ 0xc0
 80125da:	009b      	lsls	r3, r3, #2
 80125dc:	501a      	str	r2, [r3, r0]
}
 80125de:	e031      	b.n	8012644 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80125e0:	4a1b      	ldr	r2, [pc, #108]	@ (8012650 <__NVIC_SetPriority+0xd8>)
 80125e2:	1dfb      	adds	r3, r7, #7
 80125e4:	781b      	ldrb	r3, [r3, #0]
 80125e6:	0019      	movs	r1, r3
 80125e8:	230f      	movs	r3, #15
 80125ea:	400b      	ands	r3, r1
 80125ec:	3b08      	subs	r3, #8
 80125ee:	089b      	lsrs	r3, r3, #2
 80125f0:	3306      	adds	r3, #6
 80125f2:	009b      	lsls	r3, r3, #2
 80125f4:	18d3      	adds	r3, r2, r3
 80125f6:	3304      	adds	r3, #4
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	1dfa      	adds	r2, r7, #7
 80125fc:	7812      	ldrb	r2, [r2, #0]
 80125fe:	0011      	movs	r1, r2
 8012600:	2203      	movs	r2, #3
 8012602:	400a      	ands	r2, r1
 8012604:	00d2      	lsls	r2, r2, #3
 8012606:	21ff      	movs	r1, #255	@ 0xff
 8012608:	4091      	lsls	r1, r2
 801260a:	000a      	movs	r2, r1
 801260c:	43d2      	mvns	r2, r2
 801260e:	401a      	ands	r2, r3
 8012610:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8012612:	683b      	ldr	r3, [r7, #0]
 8012614:	019b      	lsls	r3, r3, #6
 8012616:	22ff      	movs	r2, #255	@ 0xff
 8012618:	401a      	ands	r2, r3
 801261a:	1dfb      	adds	r3, r7, #7
 801261c:	781b      	ldrb	r3, [r3, #0]
 801261e:	0018      	movs	r0, r3
 8012620:	2303      	movs	r3, #3
 8012622:	4003      	ands	r3, r0
 8012624:	00db      	lsls	r3, r3, #3
 8012626:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8012628:	4809      	ldr	r0, [pc, #36]	@ (8012650 <__NVIC_SetPriority+0xd8>)
 801262a:	1dfb      	adds	r3, r7, #7
 801262c:	781b      	ldrb	r3, [r3, #0]
 801262e:	001c      	movs	r4, r3
 8012630:	230f      	movs	r3, #15
 8012632:	4023      	ands	r3, r4
 8012634:	3b08      	subs	r3, #8
 8012636:	089b      	lsrs	r3, r3, #2
 8012638:	430a      	orrs	r2, r1
 801263a:	3306      	adds	r3, #6
 801263c:	009b      	lsls	r3, r3, #2
 801263e:	18c3      	adds	r3, r0, r3
 8012640:	3304      	adds	r3, #4
 8012642:	601a      	str	r2, [r3, #0]
}
 8012644:	46c0      	nop			@ (mov r8, r8)
 8012646:	46bd      	mov	sp, r7
 8012648:	b003      	add	sp, #12
 801264a:	bd90      	pop	{r4, r7, pc}
 801264c:	e000e100 	.word	0xe000e100
 8012650:	e000ed00 	.word	0xe000ed00

08012654 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b082      	sub	sp, #8
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	1e5a      	subs	r2, r3, #1
 8012660:	2380      	movs	r3, #128	@ 0x80
 8012662:	045b      	lsls	r3, r3, #17
 8012664:	429a      	cmp	r2, r3
 8012666:	d301      	bcc.n	801266c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8012668:	2301      	movs	r3, #1
 801266a:	e010      	b.n	801268e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801266c:	4b0a      	ldr	r3, [pc, #40]	@ (8012698 <SysTick_Config+0x44>)
 801266e:	687a      	ldr	r2, [r7, #4]
 8012670:	3a01      	subs	r2, #1
 8012672:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8012674:	2301      	movs	r3, #1
 8012676:	425b      	negs	r3, r3
 8012678:	2103      	movs	r1, #3
 801267a:	0018      	movs	r0, r3
 801267c:	f7ff ff7c 	bl	8012578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8012680:	4b05      	ldr	r3, [pc, #20]	@ (8012698 <SysTick_Config+0x44>)
 8012682:	2200      	movs	r2, #0
 8012684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012686:	4b04      	ldr	r3, [pc, #16]	@ (8012698 <SysTick_Config+0x44>)
 8012688:	2207      	movs	r2, #7
 801268a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801268c:	2300      	movs	r3, #0
}
 801268e:	0018      	movs	r0, r3
 8012690:	46bd      	mov	sp, r7
 8012692:	b002      	add	sp, #8
 8012694:	bd80      	pop	{r7, pc}
 8012696:	46c0      	nop			@ (mov r8, r8)
 8012698:	e000e010 	.word	0xe000e010

0801269c <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b084      	sub	sp, #16
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	60b9      	str	r1, [r7, #8]
 80126a4:	607a      	str	r2, [r7, #4]
 80126a6:	210f      	movs	r1, #15
 80126a8:	187b      	adds	r3, r7, r1
 80126aa:	1c02      	adds	r2, r0, #0
 80126ac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80126ae:	68ba      	ldr	r2, [r7, #8]
 80126b0:	187b      	adds	r3, r7, r1
 80126b2:	781b      	ldrb	r3, [r3, #0]
 80126b4:	b25b      	sxtb	r3, r3
 80126b6:	0011      	movs	r1, r2
 80126b8:	0018      	movs	r0, r3
 80126ba:	f7ff ff5d 	bl	8012578 <__NVIC_SetPriority>
}
 80126be:	46c0      	nop			@ (mov r8, r8)
 80126c0:	46bd      	mov	sp, r7
 80126c2:	b004      	add	sp, #16
 80126c4:	bd80      	pop	{r7, pc}

080126c6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80126c6:	b580      	push	{r7, lr}
 80126c8:	b082      	sub	sp, #8
 80126ca:	af00      	add	r7, sp, #0
 80126cc:	0002      	movs	r2, r0
 80126ce:	1dfb      	adds	r3, r7, #7
 80126d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80126d2:	1dfb      	adds	r3, r7, #7
 80126d4:	781b      	ldrb	r3, [r3, #0]
 80126d6:	b25b      	sxtb	r3, r3
 80126d8:	0018      	movs	r0, r3
 80126da:	f7ff ff11 	bl	8012500 <__NVIC_EnableIRQ>
}
 80126de:	46c0      	nop			@ (mov r8, r8)
 80126e0:	46bd      	mov	sp, r7
 80126e2:	b002      	add	sp, #8
 80126e4:	bd80      	pop	{r7, pc}

080126e6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80126e6:	b580      	push	{r7, lr}
 80126e8:	b082      	sub	sp, #8
 80126ea:	af00      	add	r7, sp, #0
 80126ec:	0002      	movs	r2, r0
 80126ee:	1dfb      	adds	r3, r7, #7
 80126f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80126f2:	1dfb      	adds	r3, r7, #7
 80126f4:	781b      	ldrb	r3, [r3, #0]
 80126f6:	b25b      	sxtb	r3, r3
 80126f8:	0018      	movs	r0, r3
 80126fa:	f7ff ff1b 	bl	8012534 <__NVIC_DisableIRQ>
}
 80126fe:	46c0      	nop			@ (mov r8, r8)
 8012700:	46bd      	mov	sp, r7
 8012702:	b002      	add	sp, #8
 8012704:	bd80      	pop	{r7, pc}

08012706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012706:	b580      	push	{r7, lr}
 8012708:	b082      	sub	sp, #8
 801270a:	af00      	add	r7, sp, #0
 801270c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	0018      	movs	r0, r3
 8012712:	f7ff ff9f 	bl	8012654 <SysTick_Config>
 8012716:	0003      	movs	r3, r0
}
 8012718:	0018      	movs	r0, r3
 801271a:	46bd      	mov	sp, r7
 801271c:	b002      	add	sp, #8
 801271e:	bd80      	pop	{r7, pc}

08012720 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b082      	sub	sp, #8
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d101      	bne.n	8012732 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 801272e:	2301      	movs	r3, #1
 8012730:	e091      	b.n	8012856 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	001a      	movs	r2, r3
 8012738:	4b49      	ldr	r3, [pc, #292]	@ (8012860 <HAL_DMA_Init+0x140>)
 801273a:	429a      	cmp	r2, r3
 801273c:	d810      	bhi.n	8012760 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	4a48      	ldr	r2, [pc, #288]	@ (8012864 <HAL_DMA_Init+0x144>)
 8012744:	4694      	mov	ip, r2
 8012746:	4463      	add	r3, ip
 8012748:	2114      	movs	r1, #20
 801274a:	0018      	movs	r0, r3
 801274c:	f7ed fce4 	bl	8000118 <__udivsi3>
 8012750:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8012752:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	4a43      	ldr	r2, [pc, #268]	@ (8012868 <HAL_DMA_Init+0x148>)
 801275c:	641a      	str	r2, [r3, #64]	@ 0x40
 801275e:	e00f      	b.n	8012780 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	4a41      	ldr	r2, [pc, #260]	@ (801286c <HAL_DMA_Init+0x14c>)
 8012766:	4694      	mov	ip, r2
 8012768:	4463      	add	r3, ip
 801276a:	2114      	movs	r1, #20
 801276c:	0018      	movs	r0, r3
 801276e:	f7ed fcd3 	bl	8000118 <__udivsi3>
 8012772:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8012774:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	4a3c      	ldr	r2, [pc, #240]	@ (8012870 <HAL_DMA_Init+0x150>)
 801277e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	2225      	movs	r2, #37	@ 0x25
 8012784:	2102      	movs	r1, #2
 8012786:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	681a      	ldr	r2, [r3, #0]
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	4938      	ldr	r1, [pc, #224]	@ (8012874 <HAL_DMA_Init+0x154>)
 8012794:	400a      	ands	r2, r1
 8012796:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	6819      	ldr	r1, [r3, #0]
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	689a      	ldr	r2, [r3, #8]
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	68db      	ldr	r3, [r3, #12]
 80127a6:	431a      	orrs	r2, r3
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	691b      	ldr	r3, [r3, #16]
 80127ac:	431a      	orrs	r2, r3
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	695b      	ldr	r3, [r3, #20]
 80127b2:	431a      	orrs	r2, r3
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	699b      	ldr	r3, [r3, #24]
 80127b8:	431a      	orrs	r2, r3
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	69db      	ldr	r3, [r3, #28]
 80127be:	431a      	orrs	r2, r3
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	6a1b      	ldr	r3, [r3, #32]
 80127c4:	431a      	orrs	r2, r3
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	430a      	orrs	r2, r1
 80127cc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	0018      	movs	r0, r3
 80127d2:	f000 fb4d 	bl	8012e70 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	689a      	ldr	r2, [r3, #8]
 80127da:	2380      	movs	r3, #128	@ 0x80
 80127dc:	01db      	lsls	r3, r3, #7
 80127de:	429a      	cmp	r2, r3
 80127e0:	d102      	bne.n	80127e8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	2200      	movs	r2, #0
 80127e6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	685a      	ldr	r2, [r3, #4]
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80127f0:	21ff      	movs	r1, #255	@ 0xff
 80127f2:	400a      	ands	r2, r1
 80127f4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127fa:	687a      	ldr	r2, [r7, #4]
 80127fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80127fe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	685b      	ldr	r3, [r3, #4]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d011      	beq.n	801282c <HAL_DMA_Init+0x10c>
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	685b      	ldr	r3, [r3, #4]
 801280c:	2b04      	cmp	r3, #4
 801280e:	d80d      	bhi.n	801282c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	0018      	movs	r0, r3
 8012814:	f000 fb76 	bl	8012f04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801281c:	2200      	movs	r2, #0
 801281e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012824:	687a      	ldr	r2, [r7, #4]
 8012826:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012828:	605a      	str	r2, [r3, #4]
 801282a:	e008      	b.n	801283e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	2200      	movs	r2, #0
 8012830:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	2200      	movs	r2, #0
 8012836:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2200      	movs	r2, #0
 801283c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2200      	movs	r2, #0
 8012842:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	2225      	movs	r2, #37	@ 0x25
 8012848:	2101      	movs	r1, #1
 801284a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	2224      	movs	r2, #36	@ 0x24
 8012850:	2100      	movs	r1, #0
 8012852:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012854:	2300      	movs	r3, #0
}
 8012856:	0018      	movs	r0, r3
 8012858:	46bd      	mov	sp, r7
 801285a:	b002      	add	sp, #8
 801285c:	bd80      	pop	{r7, pc}
 801285e:	46c0      	nop			@ (mov r8, r8)
 8012860:	40020407 	.word	0x40020407
 8012864:	bffdfff8 	.word	0xbffdfff8
 8012868:	40020000 	.word	0x40020000
 801286c:	bffdfbf8 	.word	0xbffdfbf8
 8012870:	40020400 	.word	0x40020400
 8012874:	ffff800f 	.word	0xffff800f

08012878 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8012878:	b580      	push	{r7, lr}
 801287a:	b082      	sub	sp, #8
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d101      	bne.n	801288a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8012886:	2301      	movs	r3, #1
 8012888:	e07f      	b.n	801298a <HAL_DMA_DeInit+0x112>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	681a      	ldr	r2, [r3, #0]
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	2101      	movs	r1, #1
 8012896:	438a      	bics	r2, r1
 8012898:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	001a      	movs	r2, r3
 80128a0:	4b3c      	ldr	r3, [pc, #240]	@ (8012994 <HAL_DMA_DeInit+0x11c>)
 80128a2:	429a      	cmp	r2, r3
 80128a4:	d810      	bhi.n	80128c8 <HAL_DMA_DeInit+0x50>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	4a3b      	ldr	r2, [pc, #236]	@ (8012998 <HAL_DMA_DeInit+0x120>)
 80128ac:	4694      	mov	ip, r2
 80128ae:	4463      	add	r3, ip
 80128b0:	2114      	movs	r1, #20
 80128b2:	0018      	movs	r0, r3
 80128b4:	f7ed fc30 	bl	8000118 <__udivsi3>
 80128b8:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80128ba:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	4a36      	ldr	r2, [pc, #216]	@ (801299c <HAL_DMA_DeInit+0x124>)
 80128c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80128c6:	e00f      	b.n	80128e8 <HAL_DMA_DeInit+0x70>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	4a34      	ldr	r2, [pc, #208]	@ (80129a0 <HAL_DMA_DeInit+0x128>)
 80128ce:	4694      	mov	ip, r2
 80128d0:	4463      	add	r3, ip
 80128d2:	2114      	movs	r1, #20
 80128d4:	0018      	movs	r0, r3
 80128d6:	f7ed fc1f 	bl	8000118 <__udivsi3>
 80128da:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80128dc:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	4a2f      	ldr	r2, [pc, #188]	@ (80129a4 <HAL_DMA_DeInit+0x12c>)
 80128e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	2200      	movs	r2, #0
 80128ee:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80128f4:	221c      	movs	r2, #28
 80128f6:	401a      	ands	r2, r3
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128fc:	2101      	movs	r1, #1
 80128fe:	4091      	lsls	r1, r2
 8012900:	000a      	movs	r2, r1
 8012902:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	0018      	movs	r0, r3
 8012908:	f000 fab2 	bl	8012e70 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012910:	2200      	movs	r2, #0
 8012912:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012918:	687a      	ldr	r2, [r7, #4]
 801291a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801291c:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	685b      	ldr	r3, [r3, #4]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d010      	beq.n	8012948 <HAL_DMA_DeInit+0xd0>
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	685b      	ldr	r3, [r3, #4]
 801292a:	2b04      	cmp	r3, #4
 801292c:	d80c      	bhi.n	8012948 <HAL_DMA_DeInit+0xd0>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	0018      	movs	r0, r3
 8012932:	f000 fae7 	bl	8012f04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801293a:	2200      	movs	r2, #0
 801293c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012942:	687a      	ldr	r2, [r7, #4]
 8012944:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012946:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	2200      	movs	r2, #0
 801294c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	2200      	movs	r2, #0
 8012952:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	2200      	movs	r2, #0
 8012958:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2200      	movs	r2, #0
 801295e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2200      	movs	r2, #0
 8012964:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	2200      	movs	r2, #0
 801296a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2200      	movs	r2, #0
 8012970:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2200      	movs	r2, #0
 8012976:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	2225      	movs	r2, #37	@ 0x25
 801297c:	2100      	movs	r1, #0
 801297e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	2224      	movs	r2, #36	@ 0x24
 8012984:	2100      	movs	r1, #0
 8012986:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012988:	2300      	movs	r3, #0
}
 801298a:	0018      	movs	r0, r3
 801298c:	46bd      	mov	sp, r7
 801298e:	b002      	add	sp, #8
 8012990:	bd80      	pop	{r7, pc}
 8012992:	46c0      	nop			@ (mov r8, r8)
 8012994:	40020407 	.word	0x40020407
 8012998:	bffdfff8 	.word	0xbffdfff8
 801299c:	40020000 	.word	0x40020000
 80129a0:	bffdfbf8 	.word	0xbffdfbf8
 80129a4:	40020400 	.word	0x40020400

080129a8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80129a8:	b580      	push	{r7, lr}
 80129aa:	b086      	sub	sp, #24
 80129ac:	af00      	add	r7, sp, #0
 80129ae:	60f8      	str	r0, [r7, #12]
 80129b0:	60b9      	str	r1, [r7, #8]
 80129b2:	607a      	str	r2, [r7, #4]
 80129b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80129b6:	2317      	movs	r3, #23
 80129b8:	18fb      	adds	r3, r7, r3
 80129ba:	2200      	movs	r2, #0
 80129bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	2224      	movs	r2, #36	@ 0x24
 80129c2:	5c9b      	ldrb	r3, [r3, r2]
 80129c4:	2b01      	cmp	r3, #1
 80129c6:	d101      	bne.n	80129cc <HAL_DMA_Start_IT+0x24>
 80129c8:	2302      	movs	r3, #2
 80129ca:	e06f      	b.n	8012aac <HAL_DMA_Start_IT+0x104>
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	2224      	movs	r2, #36	@ 0x24
 80129d0:	2101      	movs	r1, #1
 80129d2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	2225      	movs	r2, #37	@ 0x25
 80129d8:	5c9b      	ldrb	r3, [r3, r2]
 80129da:	b2db      	uxtb	r3, r3
 80129dc:	2b01      	cmp	r3, #1
 80129de:	d157      	bne.n	8012a90 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	2225      	movs	r2, #37	@ 0x25
 80129e4:	2102      	movs	r1, #2
 80129e6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	2200      	movs	r2, #0
 80129ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	681a      	ldr	r2, [r3, #0]
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	2101      	movs	r1, #1
 80129fa:	438a      	bics	r2, r1
 80129fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	687a      	ldr	r2, [r7, #4]
 8012a02:	68b9      	ldr	r1, [r7, #8]
 8012a04:	68f8      	ldr	r0, [r7, #12]
 8012a06:	f000 f9f7 	bl	8012df8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d008      	beq.n	8012a24 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	681b      	ldr	r3, [r3, #0]
 8012a16:	681a      	ldr	r2, [r3, #0]
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	210e      	movs	r1, #14
 8012a1e:	430a      	orrs	r2, r1
 8012a20:	601a      	str	r2, [r3, #0]
 8012a22:	e00f      	b.n	8012a44 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	681a      	ldr	r2, [r3, #0]
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	2104      	movs	r1, #4
 8012a30:	438a      	bics	r2, r1
 8012a32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	681a      	ldr	r2, [r3, #0]
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	210a      	movs	r1, #10
 8012a40:	430a      	orrs	r2, r1
 8012a42:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a48:	681a      	ldr	r2, [r3, #0]
 8012a4a:	2380      	movs	r3, #128	@ 0x80
 8012a4c:	025b      	lsls	r3, r3, #9
 8012a4e:	4013      	ands	r3, r2
 8012a50:	d008      	beq.n	8012a64 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a56:	681a      	ldr	r2, [r3, #0]
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a5c:	2180      	movs	r1, #128	@ 0x80
 8012a5e:	0049      	lsls	r1, r1, #1
 8012a60:	430a      	orrs	r2, r1
 8012a62:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d008      	beq.n	8012a7e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a70:	681a      	ldr	r2, [r3, #0]
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a76:	2180      	movs	r1, #128	@ 0x80
 8012a78:	0049      	lsls	r1, r1, #1
 8012a7a:	430a      	orrs	r2, r1
 8012a7c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8012a7e:	68fb      	ldr	r3, [r7, #12]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	681a      	ldr	r2, [r3, #0]
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	2101      	movs	r1, #1
 8012a8a:	430a      	orrs	r2, r1
 8012a8c:	601a      	str	r2, [r3, #0]
 8012a8e:	e00a      	b.n	8012aa6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	2280      	movs	r2, #128	@ 0x80
 8012a94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	2224      	movs	r2, #36	@ 0x24
 8012a9a:	2100      	movs	r1, #0
 8012a9c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8012a9e:	2317      	movs	r3, #23
 8012aa0:	18fb      	adds	r3, r7, r3
 8012aa2:	2201      	movs	r2, #1
 8012aa4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8012aa6:	2317      	movs	r3, #23
 8012aa8:	18fb      	adds	r3, r7, r3
 8012aaa:	781b      	ldrb	r3, [r3, #0]
}
 8012aac:	0018      	movs	r0, r3
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	b006      	add	sp, #24
 8012ab2:	bd80      	pop	{r7, pc}

08012ab4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b082      	sub	sp, #8
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d101      	bne.n	8012ac6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8012ac2:	2301      	movs	r3, #1
 8012ac4:	e04f      	b.n	8012b66 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2225      	movs	r2, #37	@ 0x25
 8012aca:	5c9b      	ldrb	r3, [r3, r2]
 8012acc:	b2db      	uxtb	r3, r3
 8012ace:	2b02      	cmp	r3, #2
 8012ad0:	d008      	beq.n	8012ae4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	2204      	movs	r2, #4
 8012ad6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	2224      	movs	r2, #36	@ 0x24
 8012adc:	2100      	movs	r1, #0
 8012ade:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8012ae0:	2301      	movs	r3, #1
 8012ae2:	e040      	b.n	8012b66 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	681a      	ldr	r2, [r3, #0]
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	210e      	movs	r1, #14
 8012af0:	438a      	bics	r2, r1
 8012af2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012af8:	681a      	ldr	r2, [r3, #0]
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012afe:	491c      	ldr	r1, [pc, #112]	@ (8012b70 <HAL_DMA_Abort+0xbc>)
 8012b00:	400a      	ands	r2, r1
 8012b02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	2101      	movs	r1, #1
 8012b10:	438a      	bics	r2, r1
 8012b12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012b18:	221c      	movs	r2, #28
 8012b1a:	401a      	ands	r2, r3
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012b20:	2101      	movs	r1, #1
 8012b22:	4091      	lsls	r1, r2
 8012b24:	000a      	movs	r2, r1
 8012b26:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012b2c:	687a      	ldr	r2, [r7, #4]
 8012b2e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012b30:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d00c      	beq.n	8012b54 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b3e:	681a      	ldr	r2, [r3, #0]
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b44:	490a      	ldr	r1, [pc, #40]	@ (8012b70 <HAL_DMA_Abort+0xbc>)
 8012b46:	400a      	ands	r2, r1
 8012b48:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012b4e:	687a      	ldr	r2, [r7, #4]
 8012b50:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012b52:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2225      	movs	r2, #37	@ 0x25
 8012b58:	2101      	movs	r1, #1
 8012b5a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	2224      	movs	r2, #36	@ 0x24
 8012b60:	2100      	movs	r1, #0
 8012b62:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8012b64:	2300      	movs	r3, #0
}
 8012b66:	0018      	movs	r0, r3
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	b002      	add	sp, #8
 8012b6c:	bd80      	pop	{r7, pc}
 8012b6e:	46c0      	nop			@ (mov r8, r8)
 8012b70:	fffffeff 	.word	0xfffffeff

08012b74 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b084      	sub	sp, #16
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012b7c:	210f      	movs	r1, #15
 8012b7e:	187b      	adds	r3, r7, r1
 8012b80:	2200      	movs	r2, #0
 8012b82:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	2225      	movs	r2, #37	@ 0x25
 8012b88:	5c9b      	ldrb	r3, [r3, r2]
 8012b8a:	b2db      	uxtb	r3, r3
 8012b8c:	2b02      	cmp	r3, #2
 8012b8e:	d006      	beq.n	8012b9e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	2204      	movs	r2, #4
 8012b94:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8012b96:	187b      	adds	r3, r7, r1
 8012b98:	2201      	movs	r2, #1
 8012b9a:	701a      	strb	r2, [r3, #0]
 8012b9c:	e048      	b.n	8012c30 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	681a      	ldr	r2, [r3, #0]
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	210e      	movs	r1, #14
 8012baa:	438a      	bics	r2, r1
 8012bac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	681a      	ldr	r2, [r3, #0]
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	2101      	movs	r1, #1
 8012bba:	438a      	bics	r2, r1
 8012bbc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012bc2:	681a      	ldr	r2, [r3, #0]
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012bc8:	491d      	ldr	r1, [pc, #116]	@ (8012c40 <HAL_DMA_Abort_IT+0xcc>)
 8012bca:	400a      	ands	r2, r1
 8012bcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012bd2:	221c      	movs	r2, #28
 8012bd4:	401a      	ands	r2, r3
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012bda:	2101      	movs	r1, #1
 8012bdc:	4091      	lsls	r1, r2
 8012bde:	000a      	movs	r2, r1
 8012be0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012bea:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d00c      	beq.n	8012c0e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bf8:	681a      	ldr	r2, [r3, #0]
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012bfe:	4910      	ldr	r1, [pc, #64]	@ (8012c40 <HAL_DMA_Abort_IT+0xcc>)
 8012c00:	400a      	ands	r2, r1
 8012c02:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012c08:	687a      	ldr	r2, [r7, #4]
 8012c0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012c0c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	2225      	movs	r2, #37	@ 0x25
 8012c12:	2101      	movs	r1, #1
 8012c14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	2224      	movs	r2, #36	@ 0x24
 8012c1a:	2100      	movs	r1, #0
 8012c1c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d004      	beq.n	8012c30 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c2a:	687a      	ldr	r2, [r7, #4]
 8012c2c:	0010      	movs	r0, r2
 8012c2e:	4798      	blx	r3
    }
  }
  return status;
 8012c30:	230f      	movs	r3, #15
 8012c32:	18fb      	adds	r3, r7, r3
 8012c34:	781b      	ldrb	r3, [r3, #0]
}
 8012c36:	0018      	movs	r0, r3
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	b004      	add	sp, #16
 8012c3c:	bd80      	pop	{r7, pc}
 8012c3e:	46c0      	nop			@ (mov r8, r8)
 8012c40:	fffffeff 	.word	0xfffffeff

08012c44 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b084      	sub	sp, #16
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c60:	221c      	movs	r2, #28
 8012c62:	4013      	ands	r3, r2
 8012c64:	2204      	movs	r2, #4
 8012c66:	409a      	lsls	r2, r3
 8012c68:	0013      	movs	r3, r2
 8012c6a:	68fa      	ldr	r2, [r7, #12]
 8012c6c:	4013      	ands	r3, r2
 8012c6e:	d026      	beq.n	8012cbe <HAL_DMA_IRQHandler+0x7a>
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	2204      	movs	r2, #4
 8012c74:	4013      	ands	r3, r2
 8012c76:	d022      	beq.n	8012cbe <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	2220      	movs	r2, #32
 8012c80:	4013      	ands	r3, r2
 8012c82:	d107      	bne.n	8012c94 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	681a      	ldr	r2, [r3, #0]
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	2104      	movs	r1, #4
 8012c90:	438a      	bics	r2, r1
 8012c92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c98:	221c      	movs	r2, #28
 8012c9a:	401a      	ands	r2, r3
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012ca0:	2104      	movs	r1, #4
 8012ca2:	4091      	lsls	r1, r2
 8012ca4:	000a      	movs	r2, r1
 8012ca6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d100      	bne.n	8012cb2 <HAL_DMA_IRQHandler+0x6e>
 8012cb0:	e080      	b.n	8012db4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cb6:	687a      	ldr	r2, [r7, #4]
 8012cb8:	0010      	movs	r0, r2
 8012cba:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8012cbc:	e07a      	b.n	8012db4 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012cc2:	221c      	movs	r2, #28
 8012cc4:	4013      	ands	r3, r2
 8012cc6:	2202      	movs	r2, #2
 8012cc8:	409a      	lsls	r2, r3
 8012cca:	0013      	movs	r3, r2
 8012ccc:	68fa      	ldr	r2, [r7, #12]
 8012cce:	4013      	ands	r3, r2
 8012cd0:	d03c      	beq.n	8012d4c <HAL_DMA_IRQHandler+0x108>
 8012cd2:	68bb      	ldr	r3, [r7, #8]
 8012cd4:	2202      	movs	r2, #2
 8012cd6:	4013      	ands	r3, r2
 8012cd8:	d038      	beq.n	8012d4c <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	2220      	movs	r2, #32
 8012ce2:	4013      	ands	r3, r2
 8012ce4:	d10b      	bne.n	8012cfe <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	681a      	ldr	r2, [r3, #0]
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	210a      	movs	r1, #10
 8012cf2:	438a      	bics	r2, r1
 8012cf4:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	2225      	movs	r2, #37	@ 0x25
 8012cfa:	2101      	movs	r1, #1
 8012cfc:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	001a      	movs	r2, r3
 8012d04:	4b2e      	ldr	r3, [pc, #184]	@ (8012dc0 <HAL_DMA_IRQHandler+0x17c>)
 8012d06:	429a      	cmp	r2, r3
 8012d08:	d909      	bls.n	8012d1e <HAL_DMA_IRQHandler+0xda>
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d0e:	221c      	movs	r2, #28
 8012d10:	401a      	ands	r2, r3
 8012d12:	4b2c      	ldr	r3, [pc, #176]	@ (8012dc4 <HAL_DMA_IRQHandler+0x180>)
 8012d14:	2102      	movs	r1, #2
 8012d16:	4091      	lsls	r1, r2
 8012d18:	000a      	movs	r2, r1
 8012d1a:	605a      	str	r2, [r3, #4]
 8012d1c:	e008      	b.n	8012d30 <HAL_DMA_IRQHandler+0xec>
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d22:	221c      	movs	r2, #28
 8012d24:	401a      	ands	r2, r3
 8012d26:	4b28      	ldr	r3, [pc, #160]	@ (8012dc8 <HAL_DMA_IRQHandler+0x184>)
 8012d28:	2102      	movs	r1, #2
 8012d2a:	4091      	lsls	r1, r2
 8012d2c:	000a      	movs	r2, r1
 8012d2e:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	2224      	movs	r2, #36	@ 0x24
 8012d34:	2100      	movs	r1, #0
 8012d36:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d039      	beq.n	8012db4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d44:	687a      	ldr	r2, [r7, #4]
 8012d46:	0010      	movs	r0, r2
 8012d48:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8012d4a:	e033      	b.n	8012db4 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d50:	221c      	movs	r2, #28
 8012d52:	4013      	ands	r3, r2
 8012d54:	2208      	movs	r2, #8
 8012d56:	409a      	lsls	r2, r3
 8012d58:	0013      	movs	r3, r2
 8012d5a:	68fa      	ldr	r2, [r7, #12]
 8012d5c:	4013      	ands	r3, r2
 8012d5e:	d02a      	beq.n	8012db6 <HAL_DMA_IRQHandler+0x172>
 8012d60:	68bb      	ldr	r3, [r7, #8]
 8012d62:	2208      	movs	r2, #8
 8012d64:	4013      	ands	r3, r2
 8012d66:	d026      	beq.n	8012db6 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	681a      	ldr	r2, [r3, #0]
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	210e      	movs	r1, #14
 8012d74:	438a      	bics	r2, r1
 8012d76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d7c:	221c      	movs	r2, #28
 8012d7e:	401a      	ands	r2, r3
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012d84:	2101      	movs	r1, #1
 8012d86:	4091      	lsls	r1, r2
 8012d88:	000a      	movs	r2, r1
 8012d8a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2201      	movs	r2, #1
 8012d90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	2225      	movs	r2, #37	@ 0x25
 8012d96:	2101      	movs	r1, #1
 8012d98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	2224      	movs	r2, #36	@ 0x24
 8012d9e:	2100      	movs	r1, #0
 8012da0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d005      	beq.n	8012db6 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012dae:	687a      	ldr	r2, [r7, #4]
 8012db0:	0010      	movs	r0, r2
 8012db2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8012db4:	46c0      	nop			@ (mov r8, r8)
 8012db6:	46c0      	nop			@ (mov r8, r8)
}
 8012db8:	46bd      	mov	sp, r7
 8012dba:	b004      	add	sp, #16
 8012dbc:	bd80      	pop	{r7, pc}
 8012dbe:	46c0      	nop			@ (mov r8, r8)
 8012dc0:	40020080 	.word	0x40020080
 8012dc4:	40020400 	.word	0x40020400
 8012dc8:	40020000 	.word	0x40020000

08012dcc <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b082      	sub	sp, #8
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	2225      	movs	r2, #37	@ 0x25
 8012dd8:	5c9b      	ldrb	r3, [r3, r2]
 8012dda:	b2db      	uxtb	r3, r3
}
 8012ddc:	0018      	movs	r0, r3
 8012dde:	46bd      	mov	sp, r7
 8012de0:	b002      	add	sp, #8
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8012df0:	0018      	movs	r0, r3
 8012df2:	46bd      	mov	sp, r7
 8012df4:	b002      	add	sp, #8
 8012df6:	bd80      	pop	{r7, pc}

08012df8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b084      	sub	sp, #16
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	60f8      	str	r0, [r7, #12]
 8012e00:	60b9      	str	r1, [r7, #8]
 8012e02:	607a      	str	r2, [r7, #4]
 8012e04:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e0a:	68fa      	ldr	r2, [r7, #12]
 8012e0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8012e0e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d004      	beq.n	8012e22 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012e1c:	68fa      	ldr	r2, [r7, #12]
 8012e1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8012e20:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012e26:	221c      	movs	r2, #28
 8012e28:	401a      	ands	r2, r3
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012e2e:	2101      	movs	r1, #1
 8012e30:	4091      	lsls	r1, r2
 8012e32:	000a      	movs	r2, r1
 8012e34:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	683a      	ldr	r2, [r7, #0]
 8012e3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	689b      	ldr	r3, [r3, #8]
 8012e42:	2b10      	cmp	r3, #16
 8012e44:	d108      	bne.n	8012e58 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	687a      	ldr	r2, [r7, #4]
 8012e4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	68ba      	ldr	r2, [r7, #8]
 8012e54:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8012e56:	e007      	b.n	8012e68 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	68ba      	ldr	r2, [r7, #8]
 8012e5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	687a      	ldr	r2, [r7, #4]
 8012e66:	60da      	str	r2, [r3, #12]
}
 8012e68:	46c0      	nop			@ (mov r8, r8)
 8012e6a:	46bd      	mov	sp, r7
 8012e6c:	b004      	add	sp, #16
 8012e6e:	bd80      	pop	{r7, pc}

08012e70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b084      	sub	sp, #16
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	001a      	movs	r2, r3
 8012e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8012ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8012e80:	429a      	cmp	r2, r3
 8012e82:	d814      	bhi.n	8012eae <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012e88:	089b      	lsrs	r3, r3, #2
 8012e8a:	009b      	lsls	r3, r3, #2
 8012e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8012ef8 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8012e8e:	189a      	adds	r2, r3, r2
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	001a      	movs	r2, r3
 8012e9a:	23ff      	movs	r3, #255	@ 0xff
 8012e9c:	4013      	ands	r3, r2
 8012e9e:	3b08      	subs	r3, #8
 8012ea0:	2114      	movs	r1, #20
 8012ea2:	0018      	movs	r0, r3
 8012ea4:	f7ed f938 	bl	8000118 <__udivsi3>
 8012ea8:	0003      	movs	r3, r0
 8012eaa:	60fb      	str	r3, [r7, #12]
 8012eac:	e014      	b.n	8012ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012eb2:	089b      	lsrs	r3, r3, #2
 8012eb4:	009b      	lsls	r3, r3, #2
 8012eb6:	4a11      	ldr	r2, [pc, #68]	@ (8012efc <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8012eb8:	189a      	adds	r2, r3, r2
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	001a      	movs	r2, r3
 8012ec4:	23ff      	movs	r3, #255	@ 0xff
 8012ec6:	4013      	ands	r3, r2
 8012ec8:	3b08      	subs	r3, #8
 8012eca:	2114      	movs	r1, #20
 8012ecc:	0018      	movs	r0, r3
 8012ece:	f7ed f923 	bl	8000118 <__udivsi3>
 8012ed2:	0003      	movs	r3, r0
 8012ed4:	3307      	adds	r3, #7
 8012ed6:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	4a09      	ldr	r2, [pc, #36]	@ (8012f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8012edc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	221f      	movs	r2, #31
 8012ee2:	4013      	ands	r3, r2
 8012ee4:	2201      	movs	r2, #1
 8012ee6:	409a      	lsls	r2, r3
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8012eec:	46c0      	nop			@ (mov r8, r8)
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	b004      	add	sp, #16
 8012ef2:	bd80      	pop	{r7, pc}
 8012ef4:	40020407 	.word	0x40020407
 8012ef8:	40020800 	.word	0x40020800
 8012efc:	4002081c 	.word	0x4002081c
 8012f00:	40020880 	.word	0x40020880

08012f04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8012f04:	b580      	push	{r7, lr}
 8012f06:	b084      	sub	sp, #16
 8012f08:	af00      	add	r7, sp, #0
 8012f0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	685b      	ldr	r3, [r3, #4]
 8012f10:	22ff      	movs	r2, #255	@ 0xff
 8012f12:	4013      	ands	r3, r2
 8012f14:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	4a0a      	ldr	r2, [pc, #40]	@ (8012f44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8012f1a:	4694      	mov	ip, r2
 8012f1c:	4463      	add	r3, ip
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	001a      	movs	r2, r3
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	4a07      	ldr	r2, [pc, #28]	@ (8012f48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8012f2a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	3b01      	subs	r3, #1
 8012f30:	2203      	movs	r2, #3
 8012f32:	4013      	ands	r3, r2
 8012f34:	2201      	movs	r2, #1
 8012f36:	409a      	lsls	r2, r3
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8012f3c:	46c0      	nop			@ (mov r8, r8)
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	b004      	add	sp, #16
 8012f42:	bd80      	pop	{r7, pc}
 8012f44:	1000823f 	.word	0x1000823f
 8012f48:	40020940 	.word	0x40020940

08012f4c <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8012f4c:	b5b0      	push	{r4, r5, r7, lr}
 8012f4e:	b086      	sub	sp, #24
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	60f8      	str	r0, [r7, #12]
 8012f54:	60b9      	str	r1, [r7, #8]
 8012f56:	603a      	str	r2, [r7, #0]
 8012f58:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8012f5a:	4b21      	ldr	r3, [pc, #132]	@ (8012fe0 <HAL_FLASH_Program+0x94>)
 8012f5c:	781b      	ldrb	r3, [r3, #0]
 8012f5e:	2b01      	cmp	r3, #1
 8012f60:	d101      	bne.n	8012f66 <HAL_FLASH_Program+0x1a>
 8012f62:	2302      	movs	r3, #2
 8012f64:	e038      	b.n	8012fd8 <HAL_FLASH_Program+0x8c>
 8012f66:	4b1e      	ldr	r3, [pc, #120]	@ (8012fe0 <HAL_FLASH_Program+0x94>)
 8012f68:	2201      	movs	r2, #1
 8012f6a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8012f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8012fe0 <HAL_FLASH_Program+0x94>)
 8012f6e:	2200      	movs	r2, #0
 8012f70:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8012f72:	2517      	movs	r5, #23
 8012f74:	197c      	adds	r4, r7, r5
 8012f76:	23fa      	movs	r3, #250	@ 0xfa
 8012f78:	009b      	lsls	r3, r3, #2
 8012f7a:	0018      	movs	r0, r3
 8012f7c:	f000 f874 	bl	8013068 <FLASH_WaitForLastOperation>
 8012f80:	0003      	movs	r3, r0
 8012f82:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8012f84:	197b      	adds	r3, r7, r5
 8012f86:	781b      	ldrb	r3, [r3, #0]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d11f      	bne.n	8012fcc <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	2b01      	cmp	r3, #1
 8012f90:	d106      	bne.n	8012fa0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8012f92:	683a      	ldr	r2, [r7, #0]
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	68b9      	ldr	r1, [r7, #8]
 8012f98:	0008      	movs	r0, r1
 8012f9a:	f000 f8b3 	bl	8013104 <FLASH_Program_DoubleWord>
 8012f9e:	e005      	b.n	8012fac <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8012fa0:	683a      	ldr	r2, [r7, #0]
 8012fa2:	68bb      	ldr	r3, [r7, #8]
 8012fa4:	0011      	movs	r1, r2
 8012fa6:	0018      	movs	r0, r3
 8012fa8:	f008 f9d2 	bl	801b350 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8012fac:	2317      	movs	r3, #23
 8012fae:	18fc      	adds	r4, r7, r3
 8012fb0:	23fa      	movs	r3, #250	@ 0xfa
 8012fb2:	009b      	lsls	r3, r3, #2
 8012fb4:	0018      	movs	r0, r3
 8012fb6:	f000 f857 	bl	8013068 <FLASH_WaitForLastOperation>
 8012fba:	0003      	movs	r3, r0
 8012fbc:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8012fbe:	4b09      	ldr	r3, [pc, #36]	@ (8012fe4 <HAL_FLASH_Program+0x98>)
 8012fc0:	695a      	ldr	r2, [r3, #20]
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	43d9      	mvns	r1, r3
 8012fc6:	4b07      	ldr	r3, [pc, #28]	@ (8012fe4 <HAL_FLASH_Program+0x98>)
 8012fc8:	400a      	ands	r2, r1
 8012fca:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8012fcc:	4b04      	ldr	r3, [pc, #16]	@ (8012fe0 <HAL_FLASH_Program+0x94>)
 8012fce:	2200      	movs	r2, #0
 8012fd0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8012fd2:	2317      	movs	r3, #23
 8012fd4:	18fb      	adds	r3, r7, r3
 8012fd6:	781b      	ldrb	r3, [r3, #0]
}
 8012fd8:	0018      	movs	r0, r3
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	b006      	add	sp, #24
 8012fde:	bdb0      	pop	{r4, r5, r7, pc}
 8012fe0:	20002254 	.word	0x20002254
 8012fe4:	40022000 	.word	0x40022000

08012fe8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b082      	sub	sp, #8
 8012fec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8012fee:	1dfb      	adds	r3, r7, #7
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8012ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8013024 <HAL_FLASH_Unlock+0x3c>)
 8012ff6:	695b      	ldr	r3, [r3, #20]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	da0c      	bge.n	8013016 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8012ffc:	4b09      	ldr	r3, [pc, #36]	@ (8013024 <HAL_FLASH_Unlock+0x3c>)
 8012ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8013028 <HAL_FLASH_Unlock+0x40>)
 8013000:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8013002:	4b08      	ldr	r3, [pc, #32]	@ (8013024 <HAL_FLASH_Unlock+0x3c>)
 8013004:	4a09      	ldr	r2, [pc, #36]	@ (801302c <HAL_FLASH_Unlock+0x44>)
 8013006:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8013008:	4b06      	ldr	r3, [pc, #24]	@ (8013024 <HAL_FLASH_Unlock+0x3c>)
 801300a:	695b      	ldr	r3, [r3, #20]
 801300c:	2b00      	cmp	r3, #0
 801300e:	da02      	bge.n	8013016 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8013010:	1dfb      	adds	r3, r7, #7
 8013012:	2201      	movs	r2, #1
 8013014:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8013016:	1dfb      	adds	r3, r7, #7
 8013018:	781b      	ldrb	r3, [r3, #0]
}
 801301a:	0018      	movs	r0, r3
 801301c:	46bd      	mov	sp, r7
 801301e:	b002      	add	sp, #8
 8013020:	bd80      	pop	{r7, pc}
 8013022:	46c0      	nop			@ (mov r8, r8)
 8013024:	40022000 	.word	0x40022000
 8013028:	45670123 	.word	0x45670123
 801302c:	cdef89ab 	.word	0xcdef89ab

08013030 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b082      	sub	sp, #8
 8013034:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8013036:	1dfb      	adds	r3, r7, #7
 8013038:	2201      	movs	r2, #1
 801303a:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 801303c:	4b09      	ldr	r3, [pc, #36]	@ (8013064 <HAL_FLASH_Lock+0x34>)
 801303e:	695a      	ldr	r2, [r3, #20]
 8013040:	4b08      	ldr	r3, [pc, #32]	@ (8013064 <HAL_FLASH_Lock+0x34>)
 8013042:	2180      	movs	r1, #128	@ 0x80
 8013044:	0609      	lsls	r1, r1, #24
 8013046:	430a      	orrs	r2, r1
 8013048:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 801304a:	4b06      	ldr	r3, [pc, #24]	@ (8013064 <HAL_FLASH_Lock+0x34>)
 801304c:	695b      	ldr	r3, [r3, #20]
 801304e:	2b00      	cmp	r3, #0
 8013050:	da02      	bge.n	8013058 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8013052:	1dfb      	adds	r3, r7, #7
 8013054:	2200      	movs	r2, #0
 8013056:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8013058:	1dfb      	adds	r3, r7, #7
 801305a:	781b      	ldrb	r3, [r3, #0]
}
 801305c:	0018      	movs	r0, r3
 801305e:	46bd      	mov	sp, r7
 8013060:	b002      	add	sp, #8
 8013062:	bd80      	pop	{r7, pc}
 8013064:	40022000 	.word	0x40022000

08013068 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b084      	sub	sp, #16
 801306c:	af00      	add	r7, sp, #0
 801306e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8013070:	f7ff f9fe 	bl	8012470 <HAL_GetTick>
 8013074:	0002      	movs	r2, r0
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	189b      	adds	r3, r3, r2
 801307a:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 801307c:	2380      	movs	r3, #128	@ 0x80
 801307e:	025b      	lsls	r3, r3, #9
 8013080:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 8013082:	e007      	b.n	8013094 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8013084:	f7ff f9f4 	bl	8012470 <HAL_GetTick>
 8013088:	0002      	movs	r2, r0
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	4293      	cmp	r3, r2
 801308e:	d801      	bhi.n	8013094 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 8013090:	2303      	movs	r3, #3
 8013092:	e02a      	b.n	80130ea <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8013094:	4b17      	ldr	r3, [pc, #92]	@ (80130f4 <FLASH_WaitForLastOperation+0x8c>)
 8013096:	691b      	ldr	r3, [r3, #16]
 8013098:	68ba      	ldr	r2, [r7, #8]
 801309a:	4013      	ands	r3, r2
 801309c:	d1f2      	bne.n	8013084 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 801309e:	4b15      	ldr	r3, [pc, #84]	@ (80130f4 <FLASH_WaitForLastOperation+0x8c>)
 80130a0:	691b      	ldr	r3, [r3, #16]
 80130a2:	4a15      	ldr	r2, [pc, #84]	@ (80130f8 <FLASH_WaitForLastOperation+0x90>)
 80130a4:	4013      	ands	r3, r2
 80130a6:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 80130a8:	4b12      	ldr	r3, [pc, #72]	@ (80130f4 <FLASH_WaitForLastOperation+0x8c>)
 80130aa:	4a14      	ldr	r2, [pc, #80]	@ (80130fc <FLASH_WaitForLastOperation+0x94>)
 80130ac:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 80130ae:	68bb      	ldr	r3, [r7, #8]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d004      	beq.n	80130be <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80130b4:	4b12      	ldr	r3, [pc, #72]	@ (8013100 <FLASH_WaitForLastOperation+0x98>)
 80130b6:	68ba      	ldr	r2, [r7, #8]
 80130b8:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 80130ba:	2301      	movs	r3, #1
 80130bc:	e015      	b.n	80130ea <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 80130be:	f7ff f9d7 	bl	8012470 <HAL_GetTick>
 80130c2:	0002      	movs	r2, r0
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	189b      	adds	r3, r3, r2
 80130c8:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80130ca:	e007      	b.n	80130dc <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 80130cc:	f7ff f9d0 	bl	8012470 <HAL_GetTick>
 80130d0:	0002      	movs	r2, r0
 80130d2:	68fb      	ldr	r3, [r7, #12]
 80130d4:	4293      	cmp	r3, r2
 80130d6:	d801      	bhi.n	80130dc <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 80130d8:	2303      	movs	r3, #3
 80130da:	e006      	b.n	80130ea <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80130dc:	4b05      	ldr	r3, [pc, #20]	@ (80130f4 <FLASH_WaitForLastOperation+0x8c>)
 80130de:	691a      	ldr	r2, [r3, #16]
 80130e0:	2380      	movs	r3, #128	@ 0x80
 80130e2:	02db      	lsls	r3, r3, #11
 80130e4:	4013      	ands	r3, r2
 80130e6:	d1f1      	bne.n	80130cc <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 80130e8:	2300      	movs	r3, #0
}
 80130ea:	0018      	movs	r0, r3
 80130ec:	46bd      	mov	sp, r7
 80130ee:	b004      	add	sp, #16
 80130f0:	bd80      	pop	{r7, pc}
 80130f2:	46c0      	nop			@ (mov r8, r8)
 80130f4:	40022000 	.word	0x40022000
 80130f8:	000083fa 	.word	0x000083fa
 80130fc:	000083fb 	.word	0x000083fb
 8013100:	20002254 	.word	0x20002254

08013104 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8013104:	b5b0      	push	{r4, r5, r7, lr}
 8013106:	b084      	sub	sp, #16
 8013108:	af00      	add	r7, sp, #0
 801310a:	60f8      	str	r0, [r7, #12]
 801310c:	603a      	str	r2, [r7, #0]
 801310e:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8013110:	4b0b      	ldr	r3, [pc, #44]	@ (8013140 <FLASH_Program_DoubleWord+0x3c>)
 8013112:	695a      	ldr	r2, [r3, #20]
 8013114:	4b0a      	ldr	r3, [pc, #40]	@ (8013140 <FLASH_Program_DoubleWord+0x3c>)
 8013116:	2101      	movs	r1, #1
 8013118:	430a      	orrs	r2, r1
 801311a:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	683a      	ldr	r2, [r7, #0]
 8013120:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8013122:	f3bf 8f6f 	isb	sy
}
 8013126:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	001c      	movs	r4, r3
 801312c:	2300      	movs	r3, #0
 801312e:	001d      	movs	r5, r3
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	3304      	adds	r3, #4
 8013134:	0022      	movs	r2, r4
 8013136:	601a      	str	r2, [r3, #0]
}
 8013138:	46c0      	nop			@ (mov r8, r8)
 801313a:	46bd      	mov	sp, r7
 801313c:	b004      	add	sp, #16
 801313e:	bdb0      	pop	{r4, r5, r7, pc}
 8013140:	40022000 	.word	0x40022000

08013144 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8013144:	b5b0      	push	{r4, r5, r7, lr}
 8013146:	b084      	sub	sp, #16
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
 801314c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801314e:	4b32      	ldr	r3, [pc, #200]	@ (8013218 <HAL_FLASHEx_Erase+0xd4>)
 8013150:	781b      	ldrb	r3, [r3, #0]
 8013152:	2b01      	cmp	r3, #1
 8013154:	d101      	bne.n	801315a <HAL_FLASHEx_Erase+0x16>
 8013156:	2302      	movs	r3, #2
 8013158:	e059      	b.n	801320e <HAL_FLASHEx_Erase+0xca>
 801315a:	4b2f      	ldr	r3, [pc, #188]	@ (8013218 <HAL_FLASHEx_Erase+0xd4>)
 801315c:	2201      	movs	r2, #1
 801315e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8013160:	4b2d      	ldr	r3, [pc, #180]	@ (8013218 <HAL_FLASHEx_Erase+0xd4>)
 8013162:	2200      	movs	r2, #0
 8013164:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8013166:	250f      	movs	r5, #15
 8013168:	197c      	adds	r4, r7, r5
 801316a:	23fa      	movs	r3, #250	@ 0xfa
 801316c:	009b      	lsls	r3, r3, #2
 801316e:	0018      	movs	r0, r3
 8013170:	f7ff ff7a 	bl	8013068 <FLASH_WaitForLastOperation>
 8013174:	0003      	movs	r3, r0
 8013176:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8013178:	002c      	movs	r4, r5
 801317a:	193b      	adds	r3, r7, r4
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d13f      	bne.n	8013202 <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	2201      	movs	r2, #1
 8013186:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	2b04      	cmp	r3, #4
 801318e:	d10a      	bne.n	80131a6 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 8013190:	f000 f846 	bl	8013220 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8013194:	193c      	adds	r4, r7, r4
 8013196:	23fa      	movs	r3, #250	@ 0xfa
 8013198:	009b      	lsls	r3, r3, #2
 801319a:	0018      	movs	r0, r3
 801319c:	f7ff ff64 	bl	8013068 <FLASH_WaitForLastOperation>
 80131a0:	0003      	movs	r3, r0
 80131a2:	7023      	strb	r3, [r4, #0]
 80131a4:	e02d      	b.n	8013202 <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80131a6:	683b      	ldr	r3, [r7, #0]
 80131a8:	2201      	movs	r2, #1
 80131aa:	4252      	negs	r2, r2
 80131ac:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	689b      	ldr	r3, [r3, #8]
 80131b2:	60bb      	str	r3, [r7, #8]
 80131b4:	e017      	b.n	80131e6 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	0018      	movs	r0, r3
 80131ba:	f000 f841 	bl	8013240 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80131be:	250f      	movs	r5, #15
 80131c0:	197c      	adds	r4, r7, r5
 80131c2:	23fa      	movs	r3, #250	@ 0xfa
 80131c4:	009b      	lsls	r3, r3, #2
 80131c6:	0018      	movs	r0, r3
 80131c8:	f7ff ff4e 	bl	8013068 <FLASH_WaitForLastOperation>
 80131cc:	0003      	movs	r3, r0
 80131ce:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 80131d0:	197b      	adds	r3, r7, r5
 80131d2:	781b      	ldrb	r3, [r3, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d003      	beq.n	80131e0 <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	68ba      	ldr	r2, [r7, #8]
 80131dc:	601a      	str	r2, [r3, #0]
          break;
 80131de:	e00a      	b.n	80131f6 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80131e0:	68bb      	ldr	r3, [r7, #8]
 80131e2:	3301      	adds	r3, #1
 80131e4:	60bb      	str	r3, [r7, #8]
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	689a      	ldr	r2, [r3, #8]
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	68db      	ldr	r3, [r3, #12]
 80131ee:	18d3      	adds	r3, r2, r3
 80131f0:	68ba      	ldr	r2, [r7, #8]
 80131f2:	429a      	cmp	r2, r3
 80131f4:	d3df      	bcc.n	80131b6 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80131f6:	4b09      	ldr	r3, [pc, #36]	@ (801321c <HAL_FLASHEx_Erase+0xd8>)
 80131f8:	695a      	ldr	r2, [r3, #20]
 80131fa:	4b08      	ldr	r3, [pc, #32]	@ (801321c <HAL_FLASHEx_Erase+0xd8>)
 80131fc:	2102      	movs	r1, #2
 80131fe:	438a      	bics	r2, r1
 8013200:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8013202:	4b05      	ldr	r3, [pc, #20]	@ (8013218 <HAL_FLASHEx_Erase+0xd4>)
 8013204:	2200      	movs	r2, #0
 8013206:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8013208:	230f      	movs	r3, #15
 801320a:	18fb      	adds	r3, r7, r3
 801320c:	781b      	ldrb	r3, [r3, #0]
}
 801320e:	0018      	movs	r0, r3
 8013210:	46bd      	mov	sp, r7
 8013212:	b004      	add	sp, #16
 8013214:	bdb0      	pop	{r4, r5, r7, pc}
 8013216:	46c0      	nop			@ (mov r8, r8)
 8013218:	20002254 	.word	0x20002254
 801321c:	40022000 	.word	0x40022000

08013220 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8013220:	b580      	push	{r7, lr}
 8013222:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 8013224:	4b04      	ldr	r3, [pc, #16]	@ (8013238 <FLASH_MassErase+0x18>)
 8013226:	695a      	ldr	r2, [r3, #20]
 8013228:	4b03      	ldr	r3, [pc, #12]	@ (8013238 <FLASH_MassErase+0x18>)
 801322a:	4904      	ldr	r1, [pc, #16]	@ (801323c <FLASH_MassErase+0x1c>)
 801322c:	430a      	orrs	r2, r1
 801322e:	615a      	str	r2, [r3, #20]
}
 8013230:	46c0      	nop			@ (mov r8, r8)
 8013232:	46bd      	mov	sp, r7
 8013234:	bd80      	pop	{r7, pc}
 8013236:	46c0      	nop			@ (mov r8, r8)
 8013238:	40022000 	.word	0x40022000
 801323c:	00010004 	.word	0x00010004

08013240 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8013240:	b580      	push	{r7, lr}
 8013242:	b084      	sub	sp, #16
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8013248:	4b08      	ldr	r3, [pc, #32]	@ (801326c <FLASH_PageErase+0x2c>)
 801324a:	695b      	ldr	r3, [r3, #20]
 801324c:	4a08      	ldr	r2, [pc, #32]	@ (8013270 <FLASH_PageErase+0x30>)
 801324e:	4013      	ands	r3, r2
 8013250:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	00da      	lsls	r2, r3, #3
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	431a      	orrs	r2, r3
 801325a:	4b04      	ldr	r3, [pc, #16]	@ (801326c <FLASH_PageErase+0x2c>)
 801325c:	4905      	ldr	r1, [pc, #20]	@ (8013274 <FLASH_PageErase+0x34>)
 801325e:	430a      	orrs	r2, r1
 8013260:	615a      	str	r2, [r3, #20]
}
 8013262:	46c0      	nop			@ (mov r8, r8)
 8013264:	46bd      	mov	sp, r7
 8013266:	b004      	add	sp, #16
 8013268:	bd80      	pop	{r7, pc}
 801326a:	46c0      	nop			@ (mov r8, r8)
 801326c:	40022000 	.word	0x40022000
 8013270:	fffffc07 	.word	0xfffffc07
 8013274:	00010002 	.word	0x00010002

08013278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b086      	sub	sp, #24
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
 8013280:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8013282:	2300      	movs	r3, #0
 8013284:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8013286:	e153      	b.n	8013530 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	2101      	movs	r1, #1
 801328e:	697a      	ldr	r2, [r7, #20]
 8013290:	4091      	lsls	r1, r2
 8013292:	000a      	movs	r2, r1
 8013294:	4013      	ands	r3, r2
 8013296:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d100      	bne.n	80132a0 <HAL_GPIO_Init+0x28>
 801329e:	e144      	b.n	801352a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80132a0:	683b      	ldr	r3, [r7, #0]
 80132a2:	685b      	ldr	r3, [r3, #4]
 80132a4:	2203      	movs	r2, #3
 80132a6:	4013      	ands	r3, r2
 80132a8:	2b01      	cmp	r3, #1
 80132aa:	d005      	beq.n	80132b8 <HAL_GPIO_Init+0x40>
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	685b      	ldr	r3, [r3, #4]
 80132b0:	2203      	movs	r2, #3
 80132b2:	4013      	ands	r3, r2
 80132b4:	2b02      	cmp	r3, #2
 80132b6:	d130      	bne.n	801331a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	689b      	ldr	r3, [r3, #8]
 80132bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80132be:	697b      	ldr	r3, [r7, #20]
 80132c0:	005b      	lsls	r3, r3, #1
 80132c2:	2203      	movs	r2, #3
 80132c4:	409a      	lsls	r2, r3
 80132c6:	0013      	movs	r3, r2
 80132c8:	43da      	mvns	r2, r3
 80132ca:	693b      	ldr	r3, [r7, #16]
 80132cc:	4013      	ands	r3, r2
 80132ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80132d0:	683b      	ldr	r3, [r7, #0]
 80132d2:	68da      	ldr	r2, [r3, #12]
 80132d4:	697b      	ldr	r3, [r7, #20]
 80132d6:	005b      	lsls	r3, r3, #1
 80132d8:	409a      	lsls	r2, r3
 80132da:	0013      	movs	r3, r2
 80132dc:	693a      	ldr	r2, [r7, #16]
 80132de:	4313      	orrs	r3, r2
 80132e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	693a      	ldr	r2, [r7, #16]
 80132e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	685b      	ldr	r3, [r3, #4]
 80132ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80132ee:	2201      	movs	r2, #1
 80132f0:	697b      	ldr	r3, [r7, #20]
 80132f2:	409a      	lsls	r2, r3
 80132f4:	0013      	movs	r3, r2
 80132f6:	43da      	mvns	r2, r3
 80132f8:	693b      	ldr	r3, [r7, #16]
 80132fa:	4013      	ands	r3, r2
 80132fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	685b      	ldr	r3, [r3, #4]
 8013302:	091b      	lsrs	r3, r3, #4
 8013304:	2201      	movs	r2, #1
 8013306:	401a      	ands	r2, r3
 8013308:	697b      	ldr	r3, [r7, #20]
 801330a:	409a      	lsls	r2, r3
 801330c:	0013      	movs	r3, r2
 801330e:	693a      	ldr	r2, [r7, #16]
 8013310:	4313      	orrs	r3, r2
 8013312:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	693a      	ldr	r2, [r7, #16]
 8013318:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801331a:	683b      	ldr	r3, [r7, #0]
 801331c:	685b      	ldr	r3, [r3, #4]
 801331e:	2203      	movs	r2, #3
 8013320:	4013      	ands	r3, r2
 8013322:	2b03      	cmp	r3, #3
 8013324:	d017      	beq.n	8013356 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	68db      	ldr	r3, [r3, #12]
 801332a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 801332c:	697b      	ldr	r3, [r7, #20]
 801332e:	005b      	lsls	r3, r3, #1
 8013330:	2203      	movs	r2, #3
 8013332:	409a      	lsls	r2, r3
 8013334:	0013      	movs	r3, r2
 8013336:	43da      	mvns	r2, r3
 8013338:	693b      	ldr	r3, [r7, #16]
 801333a:	4013      	ands	r3, r2
 801333c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 801333e:	683b      	ldr	r3, [r7, #0]
 8013340:	689a      	ldr	r2, [r3, #8]
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	005b      	lsls	r3, r3, #1
 8013346:	409a      	lsls	r2, r3
 8013348:	0013      	movs	r3, r2
 801334a:	693a      	ldr	r2, [r7, #16]
 801334c:	4313      	orrs	r3, r2
 801334e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	693a      	ldr	r2, [r7, #16]
 8013354:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8013356:	683b      	ldr	r3, [r7, #0]
 8013358:	685b      	ldr	r3, [r3, #4]
 801335a:	2203      	movs	r2, #3
 801335c:	4013      	ands	r3, r2
 801335e:	2b02      	cmp	r3, #2
 8013360:	d123      	bne.n	80133aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	08da      	lsrs	r2, r3, #3
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	3208      	adds	r2, #8
 801336a:	0092      	lsls	r2, r2, #2
 801336c:	58d3      	ldr	r3, [r2, r3]
 801336e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8013370:	697b      	ldr	r3, [r7, #20]
 8013372:	2207      	movs	r2, #7
 8013374:	4013      	ands	r3, r2
 8013376:	009b      	lsls	r3, r3, #2
 8013378:	220f      	movs	r2, #15
 801337a:	409a      	lsls	r2, r3
 801337c:	0013      	movs	r3, r2
 801337e:	43da      	mvns	r2, r3
 8013380:	693b      	ldr	r3, [r7, #16]
 8013382:	4013      	ands	r3, r2
 8013384:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	691a      	ldr	r2, [r3, #16]
 801338a:	697b      	ldr	r3, [r7, #20]
 801338c:	2107      	movs	r1, #7
 801338e:	400b      	ands	r3, r1
 8013390:	009b      	lsls	r3, r3, #2
 8013392:	409a      	lsls	r2, r3
 8013394:	0013      	movs	r3, r2
 8013396:	693a      	ldr	r2, [r7, #16]
 8013398:	4313      	orrs	r3, r2
 801339a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 801339c:	697b      	ldr	r3, [r7, #20]
 801339e:	08da      	lsrs	r2, r3, #3
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	3208      	adds	r2, #8
 80133a4:	0092      	lsls	r2, r2, #2
 80133a6:	6939      	ldr	r1, [r7, #16]
 80133a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80133b0:	697b      	ldr	r3, [r7, #20]
 80133b2:	005b      	lsls	r3, r3, #1
 80133b4:	2203      	movs	r2, #3
 80133b6:	409a      	lsls	r2, r3
 80133b8:	0013      	movs	r3, r2
 80133ba:	43da      	mvns	r2, r3
 80133bc:	693b      	ldr	r3, [r7, #16]
 80133be:	4013      	ands	r3, r2
 80133c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80133c2:	683b      	ldr	r3, [r7, #0]
 80133c4:	685b      	ldr	r3, [r3, #4]
 80133c6:	2203      	movs	r2, #3
 80133c8:	401a      	ands	r2, r3
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	005b      	lsls	r3, r3, #1
 80133ce:	409a      	lsls	r2, r3
 80133d0:	0013      	movs	r3, r2
 80133d2:	693a      	ldr	r2, [r7, #16]
 80133d4:	4313      	orrs	r3, r2
 80133d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	693a      	ldr	r2, [r7, #16]
 80133dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	685a      	ldr	r2, [r3, #4]
 80133e2:	23c0      	movs	r3, #192	@ 0xc0
 80133e4:	029b      	lsls	r3, r3, #10
 80133e6:	4013      	ands	r3, r2
 80133e8:	d100      	bne.n	80133ec <HAL_GPIO_Init+0x174>
 80133ea:	e09e      	b.n	801352a <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80133ec:	4a56      	ldr	r2, [pc, #344]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80133ee:	697b      	ldr	r3, [r7, #20]
 80133f0:	089b      	lsrs	r3, r3, #2
 80133f2:	3318      	adds	r3, #24
 80133f4:	009b      	lsls	r3, r3, #2
 80133f6:	589b      	ldr	r3, [r3, r2]
 80133f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80133fa:	697b      	ldr	r3, [r7, #20]
 80133fc:	2203      	movs	r2, #3
 80133fe:	4013      	ands	r3, r2
 8013400:	00db      	lsls	r3, r3, #3
 8013402:	220f      	movs	r2, #15
 8013404:	409a      	lsls	r2, r3
 8013406:	0013      	movs	r3, r2
 8013408:	43da      	mvns	r2, r3
 801340a:	693b      	ldr	r3, [r7, #16]
 801340c:	4013      	ands	r3, r2
 801340e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8013410:	687a      	ldr	r2, [r7, #4]
 8013412:	23a0      	movs	r3, #160	@ 0xa0
 8013414:	05db      	lsls	r3, r3, #23
 8013416:	429a      	cmp	r2, r3
 8013418:	d01f      	beq.n	801345a <HAL_GPIO_Init+0x1e2>
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	4a4b      	ldr	r2, [pc, #300]	@ (801354c <HAL_GPIO_Init+0x2d4>)
 801341e:	4293      	cmp	r3, r2
 8013420:	d019      	beq.n	8013456 <HAL_GPIO_Init+0x1de>
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	4a4a      	ldr	r2, [pc, #296]	@ (8013550 <HAL_GPIO_Init+0x2d8>)
 8013426:	4293      	cmp	r3, r2
 8013428:	d013      	beq.n	8013452 <HAL_GPIO_Init+0x1da>
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	4a49      	ldr	r2, [pc, #292]	@ (8013554 <HAL_GPIO_Init+0x2dc>)
 801342e:	4293      	cmp	r3, r2
 8013430:	d00d      	beq.n	801344e <HAL_GPIO_Init+0x1d6>
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	4a48      	ldr	r2, [pc, #288]	@ (8013558 <HAL_GPIO_Init+0x2e0>)
 8013436:	4293      	cmp	r3, r2
 8013438:	d007      	beq.n	801344a <HAL_GPIO_Init+0x1d2>
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	4a47      	ldr	r2, [pc, #284]	@ (801355c <HAL_GPIO_Init+0x2e4>)
 801343e:	4293      	cmp	r3, r2
 8013440:	d101      	bne.n	8013446 <HAL_GPIO_Init+0x1ce>
 8013442:	2305      	movs	r3, #5
 8013444:	e00a      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 8013446:	2306      	movs	r3, #6
 8013448:	e008      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 801344a:	2304      	movs	r3, #4
 801344c:	e006      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 801344e:	2303      	movs	r3, #3
 8013450:	e004      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 8013452:	2302      	movs	r3, #2
 8013454:	e002      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 8013456:	2301      	movs	r3, #1
 8013458:	e000      	b.n	801345c <HAL_GPIO_Init+0x1e4>
 801345a:	2300      	movs	r3, #0
 801345c:	697a      	ldr	r2, [r7, #20]
 801345e:	2103      	movs	r1, #3
 8013460:	400a      	ands	r2, r1
 8013462:	00d2      	lsls	r2, r2, #3
 8013464:	4093      	lsls	r3, r2
 8013466:	693a      	ldr	r2, [r7, #16]
 8013468:	4313      	orrs	r3, r2
 801346a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 801346c:	4936      	ldr	r1, [pc, #216]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 801346e:	697b      	ldr	r3, [r7, #20]
 8013470:	089b      	lsrs	r3, r3, #2
 8013472:	3318      	adds	r3, #24
 8013474:	009b      	lsls	r3, r3, #2
 8013476:	693a      	ldr	r2, [r7, #16]
 8013478:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801347a:	4b33      	ldr	r3, [pc, #204]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	43da      	mvns	r2, r3
 8013484:	693b      	ldr	r3, [r7, #16]
 8013486:	4013      	ands	r3, r2
 8013488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	685a      	ldr	r2, [r3, #4]
 801348e:	2380      	movs	r3, #128	@ 0x80
 8013490:	035b      	lsls	r3, r3, #13
 8013492:	4013      	ands	r3, r2
 8013494:	d003      	beq.n	801349e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8013496:	693a      	ldr	r2, [r7, #16]
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	4313      	orrs	r3, r2
 801349c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801349e:	4b2a      	ldr	r3, [pc, #168]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134a0:	693a      	ldr	r2, [r7, #16]
 80134a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80134a4:	4b28      	ldr	r3, [pc, #160]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134a6:	685b      	ldr	r3, [r3, #4]
 80134a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	43da      	mvns	r2, r3
 80134ae:	693b      	ldr	r3, [r7, #16]
 80134b0:	4013      	ands	r3, r2
 80134b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	685a      	ldr	r2, [r3, #4]
 80134b8:	2380      	movs	r3, #128	@ 0x80
 80134ba:	039b      	lsls	r3, r3, #14
 80134bc:	4013      	ands	r3, r2
 80134be:	d003      	beq.n	80134c8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80134c0:	693a      	ldr	r2, [r7, #16]
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	4313      	orrs	r3, r2
 80134c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80134c8:	4b1f      	ldr	r3, [pc, #124]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134ca:	693a      	ldr	r2, [r7, #16]
 80134cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80134ce:	4a1e      	ldr	r2, [pc, #120]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134d0:	2384      	movs	r3, #132	@ 0x84
 80134d2:	58d3      	ldr	r3, [r2, r3]
 80134d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80134d6:	68fb      	ldr	r3, [r7, #12]
 80134d8:	43da      	mvns	r2, r3
 80134da:	693b      	ldr	r3, [r7, #16]
 80134dc:	4013      	ands	r3, r2
 80134de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	685a      	ldr	r2, [r3, #4]
 80134e4:	2380      	movs	r3, #128	@ 0x80
 80134e6:	029b      	lsls	r3, r3, #10
 80134e8:	4013      	ands	r3, r2
 80134ea:	d003      	beq.n	80134f4 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 80134ec:	693a      	ldr	r2, [r7, #16]
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	4313      	orrs	r3, r2
 80134f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80134f4:	4914      	ldr	r1, [pc, #80]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134f6:	2284      	movs	r2, #132	@ 0x84
 80134f8:	693b      	ldr	r3, [r7, #16]
 80134fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80134fc:	4a12      	ldr	r2, [pc, #72]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 80134fe:	2380      	movs	r3, #128	@ 0x80
 8013500:	58d3      	ldr	r3, [r2, r3]
 8013502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	43da      	mvns	r2, r3
 8013508:	693b      	ldr	r3, [r7, #16]
 801350a:	4013      	ands	r3, r2
 801350c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801350e:	683b      	ldr	r3, [r7, #0]
 8013510:	685a      	ldr	r2, [r3, #4]
 8013512:	2380      	movs	r3, #128	@ 0x80
 8013514:	025b      	lsls	r3, r3, #9
 8013516:	4013      	ands	r3, r2
 8013518:	d003      	beq.n	8013522 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 801351a:	693a      	ldr	r2, [r7, #16]
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	4313      	orrs	r3, r2
 8013520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8013522:	4909      	ldr	r1, [pc, #36]	@ (8013548 <HAL_GPIO_Init+0x2d0>)
 8013524:	2280      	movs	r2, #128	@ 0x80
 8013526:	693b      	ldr	r3, [r7, #16]
 8013528:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 801352a:	697b      	ldr	r3, [r7, #20]
 801352c:	3301      	adds	r3, #1
 801352e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	681a      	ldr	r2, [r3, #0]
 8013534:	697b      	ldr	r3, [r7, #20]
 8013536:	40da      	lsrs	r2, r3
 8013538:	1e13      	subs	r3, r2, #0
 801353a:	d000      	beq.n	801353e <HAL_GPIO_Init+0x2c6>
 801353c:	e6a4      	b.n	8013288 <HAL_GPIO_Init+0x10>
  }
}
 801353e:	46c0      	nop			@ (mov r8, r8)
 8013540:	46c0      	nop			@ (mov r8, r8)
 8013542:	46bd      	mov	sp, r7
 8013544:	b006      	add	sp, #24
 8013546:	bd80      	pop	{r7, pc}
 8013548:	40021800 	.word	0x40021800
 801354c:	50000400 	.word	0x50000400
 8013550:	50000800 	.word	0x50000800
 8013554:	50000c00 	.word	0x50000c00
 8013558:	50001000 	.word	0x50001000
 801355c:	50001400 	.word	0x50001400

08013560 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b086      	sub	sp, #24
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
 8013568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801356a:	2300      	movs	r3, #0
 801356c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 801356e:	e0c0      	b.n	80136f2 <HAL_GPIO_DeInit+0x192>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8013570:	2201      	movs	r2, #1
 8013572:	697b      	ldr	r3, [r7, #20]
 8013574:	409a      	lsls	r2, r3
 8013576:	683b      	ldr	r3, [r7, #0]
 8013578:	4013      	ands	r3, r2
 801357a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 801357c:	693b      	ldr	r3, [r7, #16]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d100      	bne.n	8013584 <HAL_GPIO_DeInit+0x24>
 8013582:	e0b3      	b.n	80136ec <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8013584:	4a60      	ldr	r2, [pc, #384]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013586:	697b      	ldr	r3, [r7, #20]
 8013588:	089b      	lsrs	r3, r3, #2
 801358a:	3318      	adds	r3, #24
 801358c:	009b      	lsls	r3, r3, #2
 801358e:	589b      	ldr	r3, [r3, r2]
 8013590:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	2203      	movs	r2, #3
 8013596:	4013      	ands	r3, r2
 8013598:	00db      	lsls	r3, r3, #3
 801359a:	220f      	movs	r2, #15
 801359c:	409a      	lsls	r2, r3
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	4013      	ands	r3, r2
 80135a2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u))))
 80135a4:	687a      	ldr	r2, [r7, #4]
 80135a6:	23a0      	movs	r3, #160	@ 0xa0
 80135a8:	05db      	lsls	r3, r3, #23
 80135aa:	429a      	cmp	r2, r3
 80135ac:	d01f      	beq.n	80135ee <HAL_GPIO_DeInit+0x8e>
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	4a56      	ldr	r2, [pc, #344]	@ (801370c <HAL_GPIO_DeInit+0x1ac>)
 80135b2:	4293      	cmp	r3, r2
 80135b4:	d019      	beq.n	80135ea <HAL_GPIO_DeInit+0x8a>
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	4a55      	ldr	r2, [pc, #340]	@ (8013710 <HAL_GPIO_DeInit+0x1b0>)
 80135ba:	4293      	cmp	r3, r2
 80135bc:	d013      	beq.n	80135e6 <HAL_GPIO_DeInit+0x86>
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	4a54      	ldr	r2, [pc, #336]	@ (8013714 <HAL_GPIO_DeInit+0x1b4>)
 80135c2:	4293      	cmp	r3, r2
 80135c4:	d00d      	beq.n	80135e2 <HAL_GPIO_DeInit+0x82>
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	4a53      	ldr	r2, [pc, #332]	@ (8013718 <HAL_GPIO_DeInit+0x1b8>)
 80135ca:	4293      	cmp	r3, r2
 80135cc:	d007      	beq.n	80135de <HAL_GPIO_DeInit+0x7e>
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	4a52      	ldr	r2, [pc, #328]	@ (801371c <HAL_GPIO_DeInit+0x1bc>)
 80135d2:	4293      	cmp	r3, r2
 80135d4:	d101      	bne.n	80135da <HAL_GPIO_DeInit+0x7a>
 80135d6:	2305      	movs	r3, #5
 80135d8:	e00a      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135da:	2306      	movs	r3, #6
 80135dc:	e008      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135de:	2304      	movs	r3, #4
 80135e0:	e006      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135e2:	2303      	movs	r3, #3
 80135e4:	e004      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135e6:	2302      	movs	r3, #2
 80135e8:	e002      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135ea:	2301      	movs	r3, #1
 80135ec:	e000      	b.n	80135f0 <HAL_GPIO_DeInit+0x90>
 80135ee:	2300      	movs	r3, #0
 80135f0:	697a      	ldr	r2, [r7, #20]
 80135f2:	2103      	movs	r1, #3
 80135f4:	400a      	ands	r2, r1
 80135f6:	00d2      	lsls	r2, r2, #3
 80135f8:	4093      	lsls	r3, r2
 80135fa:	68fa      	ldr	r2, [r7, #12]
 80135fc:	429a      	cmp	r2, r3
 80135fe:	d136      	bne.n	801366e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8013600:	4a41      	ldr	r2, [pc, #260]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013602:	2380      	movs	r3, #128	@ 0x80
 8013604:	58d3      	ldr	r3, [r2, r3]
 8013606:	693a      	ldr	r2, [r7, #16]
 8013608:	43d2      	mvns	r2, r2
 801360a:	493f      	ldr	r1, [pc, #252]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 801360c:	4013      	ands	r3, r2
 801360e:	2280      	movs	r2, #128	@ 0x80
 8013610:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8013612:	4a3d      	ldr	r2, [pc, #244]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013614:	2384      	movs	r3, #132	@ 0x84
 8013616:	58d3      	ldr	r3, [r2, r3]
 8013618:	693a      	ldr	r2, [r7, #16]
 801361a:	43d2      	mvns	r2, r2
 801361c:	493a      	ldr	r1, [pc, #232]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 801361e:	4013      	ands	r3, r2
 8013620:	2284      	movs	r2, #132	@ 0x84
 8013622:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8013624:	4b38      	ldr	r3, [pc, #224]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013626:	685a      	ldr	r2, [r3, #4]
 8013628:	693b      	ldr	r3, [r7, #16]
 801362a:	43d9      	mvns	r1, r3
 801362c:	4b36      	ldr	r3, [pc, #216]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 801362e:	400a      	ands	r2, r1
 8013630:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8013632:	4b35      	ldr	r3, [pc, #212]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013634:	681a      	ldr	r2, [r3, #0]
 8013636:	693b      	ldr	r3, [r7, #16]
 8013638:	43d9      	mvns	r1, r3
 801363a:	4b33      	ldr	r3, [pc, #204]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 801363c:	400a      	ands	r2, r1
 801363e:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u));
 8013640:	697b      	ldr	r3, [r7, #20]
 8013642:	2203      	movs	r2, #3
 8013644:	4013      	ands	r3, r2
 8013646:	00db      	lsls	r3, r3, #3
 8013648:	220f      	movs	r2, #15
 801364a:	409a      	lsls	r2, r3
 801364c:	0013      	movs	r3, r2
 801364e:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8013650:	4a2d      	ldr	r2, [pc, #180]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013652:	697b      	ldr	r3, [r7, #20]
 8013654:	089b      	lsrs	r3, r3, #2
 8013656:	3318      	adds	r3, #24
 8013658:	009b      	lsls	r3, r3, #2
 801365a:	589a      	ldr	r2, [r3, r2]
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	43d9      	mvns	r1, r3
 8013660:	4829      	ldr	r0, [pc, #164]	@ (8013708 <HAL_GPIO_DeInit+0x1a8>)
 8013662:	697b      	ldr	r3, [r7, #20]
 8013664:	089b      	lsrs	r3, r3, #2
 8013666:	400a      	ands	r2, r1
 8013668:	3318      	adds	r3, #24
 801366a:	009b      	lsls	r3, r3, #2
 801366c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	681a      	ldr	r2, [r3, #0]
 8013672:	697b      	ldr	r3, [r7, #20]
 8013674:	005b      	lsls	r3, r3, #1
 8013676:	2103      	movs	r1, #3
 8013678:	4099      	lsls	r1, r3
 801367a:	000b      	movs	r3, r1
 801367c:	431a      	orrs	r2, r3
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
 8013682:	697b      	ldr	r3, [r7, #20]
 8013684:	08da      	lsrs	r2, r3, #3
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	3208      	adds	r2, #8
 801368a:	0092      	lsls	r2, r2, #2
 801368c:	58d3      	ldr	r3, [r2, r3]
 801368e:	697a      	ldr	r2, [r7, #20]
 8013690:	2107      	movs	r1, #7
 8013692:	400a      	ands	r2, r1
 8013694:	0092      	lsls	r2, r2, #2
 8013696:	210f      	movs	r1, #15
 8013698:	4091      	lsls	r1, r2
 801369a:	000a      	movs	r2, r1
 801369c:	43d1      	mvns	r1, r2
 801369e:	697a      	ldr	r2, [r7, #20]
 80136a0:	08d2      	lsrs	r2, r2, #3
 80136a2:	4019      	ands	r1, r3
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	3208      	adds	r2, #8
 80136a8:	0092      	lsls	r2, r2, #2
 80136aa:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	689b      	ldr	r3, [r3, #8]
 80136b0:	697a      	ldr	r2, [r7, #20]
 80136b2:	0052      	lsls	r2, r2, #1
 80136b4:	2103      	movs	r1, #3
 80136b6:	4091      	lsls	r1, r2
 80136b8:	000a      	movs	r2, r1
 80136ba:	43d2      	mvns	r2, r2
 80136bc:	401a      	ands	r2, r3
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	685b      	ldr	r3, [r3, #4]
 80136c6:	2101      	movs	r1, #1
 80136c8:	697a      	ldr	r2, [r7, #20]
 80136ca:	4091      	lsls	r1, r2
 80136cc:	000a      	movs	r2, r1
 80136ce:	43d2      	mvns	r2, r2
 80136d0:	401a      	ands	r2, r3
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	68db      	ldr	r3, [r3, #12]
 80136da:	697a      	ldr	r2, [r7, #20]
 80136dc:	0052      	lsls	r2, r2, #1
 80136de:	2103      	movs	r1, #3
 80136e0:	4091      	lsls	r1, r2
 80136e2:	000a      	movs	r2, r1
 80136e4:	43d2      	mvns	r2, r2
 80136e6:	401a      	ands	r2, r3
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	60da      	str	r2, [r3, #12]
    }

    position++;
 80136ec:	697b      	ldr	r3, [r7, #20]
 80136ee:	3301      	adds	r3, #1
 80136f0:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80136f2:	683a      	ldr	r2, [r7, #0]
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	40da      	lsrs	r2, r3
 80136f8:	1e13      	subs	r3, r2, #0
 80136fa:	d000      	beq.n	80136fe <HAL_GPIO_DeInit+0x19e>
 80136fc:	e738      	b.n	8013570 <HAL_GPIO_DeInit+0x10>
  }
}
 80136fe:	46c0      	nop			@ (mov r8, r8)
 8013700:	46c0      	nop			@ (mov r8, r8)
 8013702:	46bd      	mov	sp, r7
 8013704:	b006      	add	sp, #24
 8013706:	bd80      	pop	{r7, pc}
 8013708:	40021800 	.word	0x40021800
 801370c:	50000400 	.word	0x50000400
 8013710:	50000800 	.word	0x50000800
 8013714:	50000c00 	.word	0x50000c00
 8013718:	50001000 	.word	0x50001000
 801371c:	50001400 	.word	0x50001400

08013720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b084      	sub	sp, #16
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
 8013728:	000a      	movs	r2, r1
 801372a:	1cbb      	adds	r3, r7, #2
 801372c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	691b      	ldr	r3, [r3, #16]
 8013732:	1cba      	adds	r2, r7, #2
 8013734:	8812      	ldrh	r2, [r2, #0]
 8013736:	4013      	ands	r3, r2
 8013738:	d004      	beq.n	8013744 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 801373a:	230f      	movs	r3, #15
 801373c:	18fb      	adds	r3, r7, r3
 801373e:	2201      	movs	r2, #1
 8013740:	701a      	strb	r2, [r3, #0]
 8013742:	e003      	b.n	801374c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8013744:	230f      	movs	r3, #15
 8013746:	18fb      	adds	r3, r7, r3
 8013748:	2200      	movs	r2, #0
 801374a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 801374c:	230f      	movs	r3, #15
 801374e:	18fb      	adds	r3, r7, r3
 8013750:	781b      	ldrb	r3, [r3, #0]
}
 8013752:	0018      	movs	r0, r3
 8013754:	46bd      	mov	sp, r7
 8013756:	b004      	add	sp, #16
 8013758:	bd80      	pop	{r7, pc}

0801375a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801375a:	b580      	push	{r7, lr}
 801375c:	b082      	sub	sp, #8
 801375e:	af00      	add	r7, sp, #0
 8013760:	6078      	str	r0, [r7, #4]
 8013762:	0008      	movs	r0, r1
 8013764:	0011      	movs	r1, r2
 8013766:	1cbb      	adds	r3, r7, #2
 8013768:	1c02      	adds	r2, r0, #0
 801376a:	801a      	strh	r2, [r3, #0]
 801376c:	1c7b      	adds	r3, r7, #1
 801376e:	1c0a      	adds	r2, r1, #0
 8013770:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8013772:	1c7b      	adds	r3, r7, #1
 8013774:	781b      	ldrb	r3, [r3, #0]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d004      	beq.n	8013784 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801377a:	1cbb      	adds	r3, r7, #2
 801377c:	881a      	ldrh	r2, [r3, #0]
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8013782:	e003      	b.n	801378c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8013784:	1cbb      	adds	r3, r7, #2
 8013786:	881a      	ldrh	r2, [r3, #0]
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801378c:	46c0      	nop			@ (mov r8, r8)
 801378e:	46bd      	mov	sp, r7
 8013790:	b002      	add	sp, #8
 8013792:	bd80      	pop	{r7, pc}

08013794 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b084      	sub	sp, #16
 8013798:	af00      	add	r7, sp, #0
 801379a:	6078      	str	r0, [r7, #4]
 801379c:	000a      	movs	r2, r1
 801379e:	1cbb      	adds	r3, r7, #2
 80137a0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	695b      	ldr	r3, [r3, #20]
 80137a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80137a8:	1cbb      	adds	r3, r7, #2
 80137aa:	881b      	ldrh	r3, [r3, #0]
 80137ac:	68fa      	ldr	r2, [r7, #12]
 80137ae:	4013      	ands	r3, r2
 80137b0:	041a      	lsls	r2, r3, #16
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	43db      	mvns	r3, r3
 80137b6:	1cb9      	adds	r1, r7, #2
 80137b8:	8809      	ldrh	r1, [r1, #0]
 80137ba:	400b      	ands	r3, r1
 80137bc:	431a      	orrs	r2, r3
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	619a      	str	r2, [r3, #24]
}
 80137c2:	46c0      	nop			@ (mov r8, r8)
 80137c4:	46bd      	mov	sp, r7
 80137c6:	b004      	add	sp, #16
 80137c8:	bd80      	pop	{r7, pc}
	...

080137cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80137cc:	b580      	push	{r7, lr}
 80137ce:	b082      	sub	sp, #8
 80137d0:	af00      	add	r7, sp, #0
 80137d2:	0002      	movs	r2, r0
 80137d4:	1dbb      	adds	r3, r7, #6
 80137d6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80137d8:	4b10      	ldr	r3, [pc, #64]	@ (801381c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80137da:	68db      	ldr	r3, [r3, #12]
 80137dc:	1dba      	adds	r2, r7, #6
 80137de:	8812      	ldrh	r2, [r2, #0]
 80137e0:	4013      	ands	r3, r2
 80137e2:	d008      	beq.n	80137f6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80137e4:	4b0d      	ldr	r3, [pc, #52]	@ (801381c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80137e6:	1dba      	adds	r2, r7, #6
 80137e8:	8812      	ldrh	r2, [r2, #0]
 80137ea:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80137ec:	1dbb      	adds	r3, r7, #6
 80137ee:	881b      	ldrh	r3, [r3, #0]
 80137f0:	0018      	movs	r0, r3
 80137f2:	f000 f815 	bl	8013820 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80137f6:	4b09      	ldr	r3, [pc, #36]	@ (801381c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80137f8:	691b      	ldr	r3, [r3, #16]
 80137fa:	1dba      	adds	r2, r7, #6
 80137fc:	8812      	ldrh	r2, [r2, #0]
 80137fe:	4013      	ands	r3, r2
 8013800:	d008      	beq.n	8013814 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8013802:	4b06      	ldr	r3, [pc, #24]	@ (801381c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8013804:	1dba      	adds	r2, r7, #6
 8013806:	8812      	ldrh	r2, [r2, #0]
 8013808:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 801380a:	1dbb      	adds	r3, r7, #6
 801380c:	881b      	ldrh	r3, [r3, #0]
 801380e:	0018      	movs	r0, r3
 8013810:	f000 f810 	bl	8013834 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8013814:	46c0      	nop			@ (mov r8, r8)
 8013816:	46bd      	mov	sp, r7
 8013818:	b002      	add	sp, #8
 801381a:	bd80      	pop	{r7, pc}
 801381c:	40021800 	.word	0x40021800

08013820 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8013820:	b580      	push	{r7, lr}
 8013822:	b082      	sub	sp, #8
 8013824:	af00      	add	r7, sp, #0
 8013826:	0002      	movs	r2, r0
 8013828:	1dbb      	adds	r3, r7, #6
 801382a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 801382c:	46c0      	nop			@ (mov r8, r8)
 801382e:	46bd      	mov	sp, r7
 8013830:	b002      	add	sp, #8
 8013832:	bd80      	pop	{r7, pc}

08013834 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8013834:	b580      	push	{r7, lr}
 8013836:	b082      	sub	sp, #8
 8013838:	af00      	add	r7, sp, #0
 801383a:	0002      	movs	r2, r0
 801383c:	1dbb      	adds	r3, r7, #6
 801383e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8013840:	46c0      	nop			@ (mov r8, r8)
 8013842:	46bd      	mov	sp, r7
 8013844:	b002      	add	sp, #8
 8013846:	bd80      	pop	{r7, pc}

08013848 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8013848:	b580      	push	{r7, lr}
 801384a:	b082      	sub	sp, #8
 801384c:	af00      	add	r7, sp, #0
 801384e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d101      	bne.n	801385a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8013856:	2301      	movs	r3, #1
 8013858:	e08f      	b.n	801397a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	2241      	movs	r2, #65	@ 0x41
 801385e:	5c9b      	ldrb	r3, [r3, r2]
 8013860:	b2db      	uxtb	r3, r3
 8013862:	2b00      	cmp	r3, #0
 8013864:	d107      	bne.n	8013876 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	2240      	movs	r2, #64	@ 0x40
 801386a:	2100      	movs	r1, #0
 801386c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	0018      	movs	r0, r3
 8013872:	f7f8 fd25 	bl	800c2c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	2241      	movs	r2, #65	@ 0x41
 801387a:	2124      	movs	r1, #36	@ 0x24
 801387c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	681a      	ldr	r2, [r3, #0]
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	681b      	ldr	r3, [r3, #0]
 8013888:	2101      	movs	r1, #1
 801388a:	438a      	bics	r2, r1
 801388c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	685a      	ldr	r2, [r3, #4]
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	493b      	ldr	r1, [pc, #236]	@ (8013984 <HAL_I2C_Init+0x13c>)
 8013898:	400a      	ands	r2, r1
 801389a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	689a      	ldr	r2, [r3, #8]
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	4938      	ldr	r1, [pc, #224]	@ (8013988 <HAL_I2C_Init+0x140>)
 80138a8:	400a      	ands	r2, r1
 80138aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	68db      	ldr	r3, [r3, #12]
 80138b0:	2b01      	cmp	r3, #1
 80138b2:	d108      	bne.n	80138c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	689a      	ldr	r2, [r3, #8]
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	2180      	movs	r1, #128	@ 0x80
 80138be:	0209      	lsls	r1, r1, #8
 80138c0:	430a      	orrs	r2, r1
 80138c2:	609a      	str	r2, [r3, #8]
 80138c4:	e007      	b.n	80138d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	689a      	ldr	r2, [r3, #8]
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	2184      	movs	r1, #132	@ 0x84
 80138d0:	0209      	lsls	r1, r1, #8
 80138d2:	430a      	orrs	r2, r1
 80138d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	68db      	ldr	r3, [r3, #12]
 80138da:	2b02      	cmp	r3, #2
 80138dc:	d109      	bne.n	80138f2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	685a      	ldr	r2, [r3, #4]
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	2180      	movs	r1, #128	@ 0x80
 80138ea:	0109      	lsls	r1, r1, #4
 80138ec:	430a      	orrs	r2, r1
 80138ee:	605a      	str	r2, [r3, #4]
 80138f0:	e007      	b.n	8013902 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	685a      	ldr	r2, [r3, #4]
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	4923      	ldr	r1, [pc, #140]	@ (801398c <HAL_I2C_Init+0x144>)
 80138fe:	400a      	ands	r2, r1
 8013900:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	685a      	ldr	r2, [r3, #4]
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	4920      	ldr	r1, [pc, #128]	@ (8013990 <HAL_I2C_Init+0x148>)
 801390e:	430a      	orrs	r2, r1
 8013910:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	68da      	ldr	r2, [r3, #12]
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	491a      	ldr	r1, [pc, #104]	@ (8013988 <HAL_I2C_Init+0x140>)
 801391e:	400a      	ands	r2, r1
 8013920:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	691a      	ldr	r2, [r3, #16]
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	695b      	ldr	r3, [r3, #20]
 801392a:	431a      	orrs	r2, r3
 801392c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	699b      	ldr	r3, [r3, #24]
 8013932:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	430a      	orrs	r2, r1
 801393a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	69d9      	ldr	r1, [r3, #28]
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	6a1a      	ldr	r2, [r3, #32]
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	430a      	orrs	r2, r1
 801394a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	681a      	ldr	r2, [r3, #0]
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	2101      	movs	r1, #1
 8013958:	430a      	orrs	r2, r1
 801395a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2200      	movs	r2, #0
 8013960:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	2241      	movs	r2, #65	@ 0x41
 8013966:	2120      	movs	r1, #32
 8013968:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	2200      	movs	r2, #0
 801396e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	2242      	movs	r2, #66	@ 0x42
 8013974:	2100      	movs	r1, #0
 8013976:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8013978:	2300      	movs	r3, #0
}
 801397a:	0018      	movs	r0, r3
 801397c:	46bd      	mov	sp, r7
 801397e:	b002      	add	sp, #8
 8013980:	bd80      	pop	{r7, pc}
 8013982:	46c0      	nop			@ (mov r8, r8)
 8013984:	f0ffffff 	.word	0xf0ffffff
 8013988:	ffff7fff 	.word	0xffff7fff
 801398c:	fffff7ff 	.word	0xfffff7ff
 8013990:	02008000 	.word	0x02008000

08013994 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8013994:	b580      	push	{r7, lr}
 8013996:	b082      	sub	sp, #8
 8013998:	af00      	add	r7, sp, #0
 801399a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d101      	bne.n	80139a6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80139a2:	2301      	movs	r3, #1
 80139a4:	e022      	b.n	80139ec <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	2241      	movs	r2, #65	@ 0x41
 80139aa:	2124      	movs	r1, #36	@ 0x24
 80139ac:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	681a      	ldr	r2, [r3, #0]
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	2101      	movs	r1, #1
 80139ba:	438a      	bics	r2, r1
 80139bc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	0018      	movs	r0, r3
 80139c2:	f7f8 fd43 	bl	800c44c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	2200      	movs	r2, #0
 80139ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	2241      	movs	r2, #65	@ 0x41
 80139d0:	2100      	movs	r1, #0
 80139d2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	2200      	movs	r2, #0
 80139d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2242      	movs	r2, #66	@ 0x42
 80139de:	2100      	movs	r1, #0
 80139e0:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2240      	movs	r2, #64	@ 0x40
 80139e6:	2100      	movs	r1, #0
 80139e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80139ea:	2300      	movs	r3, #0
}
 80139ec:	0018      	movs	r0, r3
 80139ee:	46bd      	mov	sp, r7
 80139f0:	b002      	add	sp, #8
 80139f2:	bd80      	pop	{r7, pc}

080139f4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 80139f4:	b5b0      	push	{r4, r5, r7, lr}
 80139f6:	b088      	sub	sp, #32
 80139f8:	af02      	add	r7, sp, #8
 80139fa:	60f8      	str	r0, [r7, #12]
 80139fc:	0008      	movs	r0, r1
 80139fe:	607a      	str	r2, [r7, #4]
 8013a00:	0019      	movs	r1, r3
 8013a02:	230a      	movs	r3, #10
 8013a04:	18fb      	adds	r3, r7, r3
 8013a06:	1c02      	adds	r2, r0, #0
 8013a08:	801a      	strh	r2, [r3, #0]
 8013a0a:	2308      	movs	r3, #8
 8013a0c:	18fb      	adds	r3, r7, r3
 8013a0e:	1c0a      	adds	r2, r1, #0
 8013a10:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	2241      	movs	r2, #65	@ 0x41
 8013a16:	5c9b      	ldrb	r3, [r3, r2]
 8013a18:	b2db      	uxtb	r3, r3
 8013a1a:	2b20      	cmp	r3, #32
 8013a1c:	d000      	beq.n	8013a20 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8013a1e:	e0dd      	b.n	8013bdc <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	699a      	ldr	r2, [r3, #24]
 8013a26:	2380      	movs	r3, #128	@ 0x80
 8013a28:	021b      	lsls	r3, r3, #8
 8013a2a:	401a      	ands	r2, r3
 8013a2c:	2380      	movs	r3, #128	@ 0x80
 8013a2e:	021b      	lsls	r3, r3, #8
 8013a30:	429a      	cmp	r2, r3
 8013a32:	d101      	bne.n	8013a38 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8013a34:	2302      	movs	r3, #2
 8013a36:	e0d2      	b.n	8013bde <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	2240      	movs	r2, #64	@ 0x40
 8013a3c:	5c9b      	ldrb	r3, [r3, r2]
 8013a3e:	2b01      	cmp	r3, #1
 8013a40:	d101      	bne.n	8013a46 <HAL_I2C_Master_Transmit_DMA+0x52>
 8013a42:	2302      	movs	r3, #2
 8013a44:	e0cb      	b.n	8013bde <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	2240      	movs	r2, #64	@ 0x40
 8013a4a:	2101      	movs	r1, #1
 8013a4c:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2241      	movs	r2, #65	@ 0x41
 8013a52:	2121      	movs	r1, #33	@ 0x21
 8013a54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	2242      	movs	r2, #66	@ 0x42
 8013a5a:	2110      	movs	r1, #16
 8013a5c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	2200      	movs	r2, #0
 8013a62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	687a      	ldr	r2, [r7, #4]
 8013a68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	2208      	movs	r2, #8
 8013a6e:	18ba      	adds	r2, r7, r2
 8013a70:	8812      	ldrh	r2, [r2, #0]
 8013a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	4a5c      	ldr	r2, [pc, #368]	@ (8013be8 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8013a78:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8013a7a:	68fb      	ldr	r3, [r7, #12]
 8013a7c:	4a5b      	ldr	r2, [pc, #364]	@ (8013bec <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8013a7e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013a84:	b29b      	uxth	r3, r3
 8013a86:	2bff      	cmp	r3, #255	@ 0xff
 8013a88:	d906      	bls.n	8013a98 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	22ff      	movs	r2, #255	@ 0xff
 8013a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8013a90:	2380      	movs	r3, #128	@ 0x80
 8013a92:	045b      	lsls	r3, r3, #17
 8013a94:	617b      	str	r3, [r7, #20]
 8013a96:	e007      	b.n	8013aa8 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013a9c:	b29a      	uxth	r2, r3
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8013aa2:	2380      	movs	r3, #128	@ 0x80
 8013aa4:	049b      	lsls	r3, r3, #18
 8013aa6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d100      	bne.n	8013ab2 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8013ab0:	e078      	b.n	8013ba4 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d023      	beq.n	8013b02 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013abe:	4a4c      	ldr	r2, [pc, #304]	@ (8013bf0 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8013ac0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ac6:	4a4b      	ldr	r2, [pc, #300]	@ (8013bf4 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8013ac8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ace:	2200      	movs	r2, #0
 8013ad0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8013ade:	6879      	ldr	r1, [r7, #4]
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	3328      	adds	r3, #40	@ 0x28
 8013ae6:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8013aec:	2513      	movs	r5, #19
 8013aee:	197c      	adds	r4, r7, r5
 8013af0:	f7fe ff5a 	bl	80129a8 <HAL_DMA_Start_IT>
 8013af4:	0003      	movs	r3, r0
 8013af6:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8013af8:	197b      	adds	r3, r7, r5
 8013afa:	781b      	ldrb	r3, [r3, #0]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d13d      	bne.n	8013b7c <HAL_I2C_Master_Transmit_DMA+0x188>
 8013b00:	e013      	b.n	8013b2a <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	2241      	movs	r2, #65	@ 0x41
 8013b06:	2120      	movs	r1, #32
 8013b08:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	2242      	movs	r2, #66	@ 0x42
 8013b0e:	2100      	movs	r1, #0
 8013b10:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013b16:	2280      	movs	r2, #128	@ 0x80
 8013b18:	431a      	orrs	r2, r3
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	2240      	movs	r2, #64	@ 0x40
 8013b22:	2100      	movs	r1, #0
 8013b24:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8013b26:	2301      	movs	r3, #1
 8013b28:	e059      	b.n	8013bde <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b2e:	b2da      	uxtb	r2, r3
 8013b30:	697c      	ldr	r4, [r7, #20]
 8013b32:	230a      	movs	r3, #10
 8013b34:	18fb      	adds	r3, r7, r3
 8013b36:	8819      	ldrh	r1, [r3, #0]
 8013b38:	68f8      	ldr	r0, [r7, #12]
 8013b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8013bf8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8013b3c:	9300      	str	r3, [sp, #0]
 8013b3e:	0023      	movs	r3, r4
 8013b40:	f001 fe0c 	bl	801575c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013b48:	b29a      	uxth	r2, r3
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b4e:	1ad3      	subs	r3, r2, r3
 8013b50:	b29a      	uxth	r2, r3
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013b56:	68fb      	ldr	r3, [r7, #12]
 8013b58:	2240      	movs	r2, #64	@ 0x40
 8013b5a:	2100      	movs	r1, #0
 8013b5c:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	2110      	movs	r1, #16
 8013b62:	0018      	movs	r0, r3
 8013b64:	f001 fe34 	bl	80157d0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	681a      	ldr	r2, [r3, #0]
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	2180      	movs	r1, #128	@ 0x80
 8013b74:	01c9      	lsls	r1, r1, #7
 8013b76:	430a      	orrs	r2, r1
 8013b78:	601a      	str	r2, [r3, #0]
 8013b7a:	e02d      	b.n	8013bd8 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	2241      	movs	r2, #65	@ 0x41
 8013b80:	2120      	movs	r1, #32
 8013b82:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	2242      	movs	r2, #66	@ 0x42
 8013b88:	2100      	movs	r1, #0
 8013b8a:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013b90:	2210      	movs	r2, #16
 8013b92:	431a      	orrs	r2, r3
 8013b94:	68fb      	ldr	r3, [r7, #12]
 8013b96:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	2240      	movs	r2, #64	@ 0x40
 8013b9c:	2100      	movs	r1, #0
 8013b9e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8013ba0:	2301      	movs	r3, #1
 8013ba2:	e01c      	b.n	8013bde <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	4a15      	ldr	r2, [pc, #84]	@ (8013bfc <HAL_I2C_Master_Transmit_DMA+0x208>)
 8013ba8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013bae:	b2da      	uxtb	r2, r3
 8013bb0:	2380      	movs	r3, #128	@ 0x80
 8013bb2:	049c      	lsls	r4, r3, #18
 8013bb4:	230a      	movs	r3, #10
 8013bb6:	18fb      	adds	r3, r7, r3
 8013bb8:	8819      	ldrh	r1, [r3, #0]
 8013bba:	68f8      	ldr	r0, [r7, #12]
 8013bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8013bf8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8013bbe:	9300      	str	r3, [sp, #0]
 8013bc0:	0023      	movs	r3, r4
 8013bc2:	f001 fdcb 	bl	801575c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	2240      	movs	r2, #64	@ 0x40
 8013bca:	2100      	movs	r1, #0
 8013bcc:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	2101      	movs	r1, #1
 8013bd2:	0018      	movs	r0, r3
 8013bd4:	f001 fdfc 	bl	80157d0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8013bd8:	2300      	movs	r3, #0
 8013bda:	e000      	b.n	8013bde <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8013bdc:	2302      	movs	r3, #2
  }
}
 8013bde:	0018      	movs	r0, r3
 8013be0:	46bd      	mov	sp, r7
 8013be2:	b006      	add	sp, #24
 8013be4:	bdb0      	pop	{r4, r5, r7, pc}
 8013be6:	46c0      	nop			@ (mov r8, r8)
 8013be8:	ffff0000 	.word	0xffff0000
 8013bec:	08014479 	.word	0x08014479
 8013bf0:	080155ad 	.word	0x080155ad
 8013bf4:	080156ed 	.word	0x080156ed
 8013bf8:	80002000 	.word	0x80002000
 8013bfc:	08013fcd 	.word	0x08013fcd

08013c00 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8013c00:	b5b0      	push	{r4, r5, r7, lr}
 8013c02:	b088      	sub	sp, #32
 8013c04:	af02      	add	r7, sp, #8
 8013c06:	60f8      	str	r0, [r7, #12]
 8013c08:	0008      	movs	r0, r1
 8013c0a:	607a      	str	r2, [r7, #4]
 8013c0c:	0019      	movs	r1, r3
 8013c0e:	230a      	movs	r3, #10
 8013c10:	18fb      	adds	r3, r7, r3
 8013c12:	1c02      	adds	r2, r0, #0
 8013c14:	801a      	strh	r2, [r3, #0]
 8013c16:	2308      	movs	r3, #8
 8013c18:	18fb      	adds	r3, r7, r3
 8013c1a:	1c0a      	adds	r2, r1, #0
 8013c1c:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	2241      	movs	r2, #65	@ 0x41
 8013c22:	5c9b      	ldrb	r3, [r3, r2]
 8013c24:	b2db      	uxtb	r3, r3
 8013c26:	2b20      	cmp	r3, #32
 8013c28:	d000      	beq.n	8013c2c <HAL_I2C_Master_Receive_DMA+0x2c>
 8013c2a:	e0dd      	b.n	8013de8 <HAL_I2C_Master_Receive_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	699a      	ldr	r2, [r3, #24]
 8013c32:	2380      	movs	r3, #128	@ 0x80
 8013c34:	021b      	lsls	r3, r3, #8
 8013c36:	401a      	ands	r2, r3
 8013c38:	2380      	movs	r3, #128	@ 0x80
 8013c3a:	021b      	lsls	r3, r3, #8
 8013c3c:	429a      	cmp	r2, r3
 8013c3e:	d101      	bne.n	8013c44 <HAL_I2C_Master_Receive_DMA+0x44>
    {
      return HAL_BUSY;
 8013c40:	2302      	movs	r3, #2
 8013c42:	e0d2      	b.n	8013dea <HAL_I2C_Master_Receive_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8013c44:	68fb      	ldr	r3, [r7, #12]
 8013c46:	2240      	movs	r2, #64	@ 0x40
 8013c48:	5c9b      	ldrb	r3, [r3, r2]
 8013c4a:	2b01      	cmp	r3, #1
 8013c4c:	d101      	bne.n	8013c52 <HAL_I2C_Master_Receive_DMA+0x52>
 8013c4e:	2302      	movs	r3, #2
 8013c50:	e0cb      	b.n	8013dea <HAL_I2C_Master_Receive_DMA+0x1ea>
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	2240      	movs	r2, #64	@ 0x40
 8013c56:	2101      	movs	r1, #1
 8013c58:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	2241      	movs	r2, #65	@ 0x41
 8013c5e:	2122      	movs	r1, #34	@ 0x22
 8013c60:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	2242      	movs	r2, #66	@ 0x42
 8013c66:	2110      	movs	r1, #16
 8013c68:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	2200      	movs	r2, #0
 8013c6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	687a      	ldr	r2, [r7, #4]
 8013c74:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	2208      	movs	r2, #8
 8013c7a:	18ba      	adds	r2, r7, r2
 8013c7c:	8812      	ldrh	r2, [r2, #0]
 8013c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	4a5c      	ldr	r2, [pc, #368]	@ (8013df4 <HAL_I2C_Master_Receive_DMA+0x1f4>)
 8013c84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	4a5b      	ldr	r2, [pc, #364]	@ (8013df8 <HAL_I2C_Master_Receive_DMA+0x1f8>)
 8013c8a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013c90:	b29b      	uxth	r3, r3
 8013c92:	2bff      	cmp	r3, #255	@ 0xff
 8013c94:	d906      	bls.n	8013ca4 <HAL_I2C_Master_Receive_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	22ff      	movs	r2, #255	@ 0xff
 8013c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8013c9c:	2380      	movs	r3, #128	@ 0x80
 8013c9e:	045b      	lsls	r3, r3, #17
 8013ca0:	617b      	str	r3, [r7, #20]
 8013ca2:	e007      	b.n	8013cb4 <HAL_I2C_Master_Receive_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013ca8:	b29a      	uxth	r2, r3
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8013cae:	2380      	movs	r3, #128	@ 0x80
 8013cb0:	049b      	lsls	r3, r3, #18
 8013cb2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d100      	bne.n	8013cbe <HAL_I2C_Master_Receive_DMA+0xbe>
 8013cbc:	e078      	b.n	8013db0 <HAL_I2C_Master_Receive_DMA+0x1b0>
    {
      if (hi2c->hdmarx != NULL)
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d023      	beq.n	8013d0e <HAL_I2C_Master_Receive_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013cca:	4a4c      	ldr	r2, [pc, #304]	@ (8013dfc <HAL_I2C_Master_Receive_DMA+0x1fc>)
 8013ccc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013cd2:	4a4b      	ldr	r2, [pc, #300]	@ (8013e00 <HAL_I2C_Master_Receive_DMA+0x200>)
 8013cd4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013cda:	2200      	movs	r2, #0
 8013cdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8013cde:	68fb      	ldr	r3, [r7, #12]
 8013ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8013cea:	68fb      	ldr	r3, [r7, #12]
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	3324      	adds	r3, #36	@ 0x24
 8013cf0:	0019      	movs	r1, r3
 8013cf2:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8013cf8:	2513      	movs	r5, #19
 8013cfa:	197c      	adds	r4, r7, r5
 8013cfc:	f7fe fe54 	bl	80129a8 <HAL_DMA_Start_IT>
 8013d00:	0003      	movs	r3, r0
 8013d02:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8013d04:	197b      	adds	r3, r7, r5
 8013d06:	781b      	ldrb	r3, [r3, #0]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d13d      	bne.n	8013d88 <HAL_I2C_Master_Receive_DMA+0x188>
 8013d0c:	e013      	b.n	8013d36 <HAL_I2C_Master_Receive_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	2241      	movs	r2, #65	@ 0x41
 8013d12:	2120      	movs	r1, #32
 8013d14:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	2242      	movs	r2, #66	@ 0x42
 8013d1a:	2100      	movs	r1, #0
 8013d1c:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d22:	2280      	movs	r2, #128	@ 0x80
 8013d24:	431a      	orrs	r2, r3
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	2240      	movs	r2, #64	@ 0x40
 8013d2e:	2100      	movs	r1, #0
 8013d30:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8013d32:	2301      	movs	r3, #1
 8013d34:	e059      	b.n	8013dea <HAL_I2C_Master_Receive_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013d3a:	b2da      	uxtb	r2, r3
 8013d3c:	697c      	ldr	r4, [r7, #20]
 8013d3e:	230a      	movs	r3, #10
 8013d40:	18fb      	adds	r3, r7, r3
 8013d42:	8819      	ldrh	r1, [r3, #0]
 8013d44:	68f8      	ldr	r0, [r7, #12]
 8013d46:	4b2f      	ldr	r3, [pc, #188]	@ (8013e04 <HAL_I2C_Master_Receive_DMA+0x204>)
 8013d48:	9300      	str	r3, [sp, #0]
 8013d4a:	0023      	movs	r3, r4
 8013d4c:	f001 fd06 	bl	801575c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013d54:	b29a      	uxth	r2, r3
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013d5a:	1ad3      	subs	r3, r2, r3
 8013d5c:	b29a      	uxth	r2, r3
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	2240      	movs	r2, #64	@ 0x40
 8013d66:	2100      	movs	r1, #0
 8013d68:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	2110      	movs	r1, #16
 8013d6e:	0018      	movs	r0, r3
 8013d70:	f001 fd2e 	bl	80157d0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	681a      	ldr	r2, [r3, #0]
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	681b      	ldr	r3, [r3, #0]
 8013d7e:	2180      	movs	r1, #128	@ 0x80
 8013d80:	0209      	lsls	r1, r1, #8
 8013d82:	430a      	orrs	r2, r1
 8013d84:	601a      	str	r2, [r3, #0]
 8013d86:	e02d      	b.n	8013de4 <HAL_I2C_Master_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	2241      	movs	r2, #65	@ 0x41
 8013d8c:	2120      	movs	r1, #32
 8013d8e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	2242      	movs	r2, #66	@ 0x42
 8013d94:	2100      	movs	r1, #0
 8013d96:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d9c:	2210      	movs	r2, #16
 8013d9e:	431a      	orrs	r2, r3
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	2240      	movs	r2, #64	@ 0x40
 8013da8:	2100      	movs	r1, #0
 8013daa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8013dac:	2301      	movs	r3, #1
 8013dae:	e01c      	b.n	8013dea <HAL_I2C_Master_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	4a15      	ldr	r2, [pc, #84]	@ (8013e08 <HAL_I2C_Master_Receive_DMA+0x208>)
 8013db4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013dba:	b2da      	uxtb	r2, r3
 8013dbc:	2380      	movs	r3, #128	@ 0x80
 8013dbe:	049c      	lsls	r4, r3, #18
 8013dc0:	230a      	movs	r3, #10
 8013dc2:	18fb      	adds	r3, r7, r3
 8013dc4:	8819      	ldrh	r1, [r3, #0]
 8013dc6:	68f8      	ldr	r0, [r7, #12]
 8013dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8013e04 <HAL_I2C_Master_Receive_DMA+0x204>)
 8013dca:	9300      	str	r3, [sp, #0]
 8013dcc:	0023      	movs	r3, r4
 8013dce:	f001 fcc5 	bl	801575c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	2240      	movs	r2, #64	@ 0x40
 8013dd6:	2100      	movs	r1, #0
 8013dd8:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	2102      	movs	r1, #2
 8013dde:	0018      	movs	r0, r3
 8013de0:	f001 fcf6 	bl	80157d0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8013de4:	2300      	movs	r3, #0
 8013de6:	e000      	b.n	8013dea <HAL_I2C_Master_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8013de8:	2302      	movs	r3, #2
  }
}
 8013dea:	0018      	movs	r0, r3
 8013dec:	46bd      	mov	sp, r7
 8013dee:	b006      	add	sp, #24
 8013df0:	bdb0      	pop	{r4, r5, r7, pc}
 8013df2:	46c0      	nop			@ (mov r8, r8)
 8013df4:	ffff0000 	.word	0xffff0000
 8013df8:	08014479 	.word	0x08014479
 8013dfc:	0801564d 	.word	0x0801564d
 8013e00:	080156ed 	.word	0x080156ed
 8013e04:	80002400 	.word	0x80002400
 8013e08:	08013fcd 	.word	0x08013fcd

08013e0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b084      	sub	sp, #16
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	699b      	ldr	r3, [r3, #24]
 8013e1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d005      	beq.n	8013e38 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013e30:	68ba      	ldr	r2, [r7, #8]
 8013e32:	68f9      	ldr	r1, [r7, #12]
 8013e34:	6878      	ldr	r0, [r7, #4]
 8013e36:	4798      	blx	r3
  }
}
 8013e38:	46c0      	nop			@ (mov r8, r8)
 8013e3a:	46bd      	mov	sp, r7
 8013e3c:	b004      	add	sp, #16
 8013e3e:	bd80      	pop	{r7, pc}

08013e40 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b086      	sub	sp, #24
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	699b      	ldr	r3, [r3, #24]
 8013e4e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8013e58:	697b      	ldr	r3, [r7, #20]
 8013e5a:	0a1b      	lsrs	r3, r3, #8
 8013e5c:	001a      	movs	r2, r3
 8013e5e:	2301      	movs	r3, #1
 8013e60:	4013      	ands	r3, r2
 8013e62:	d010      	beq.n	8013e86 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013e64:	693b      	ldr	r3, [r7, #16]
 8013e66:	09db      	lsrs	r3, r3, #7
 8013e68:	001a      	movs	r2, r3
 8013e6a:	2301      	movs	r3, #1
 8013e6c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8013e6e:	d00a      	beq.n	8013e86 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013e74:	2201      	movs	r2, #1
 8013e76:	431a      	orrs	r2, r3
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	2280      	movs	r2, #128	@ 0x80
 8013e82:	0052      	lsls	r2, r2, #1
 8013e84:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8013e86:	697b      	ldr	r3, [r7, #20]
 8013e88:	0a9b      	lsrs	r3, r3, #10
 8013e8a:	001a      	movs	r2, r3
 8013e8c:	2301      	movs	r3, #1
 8013e8e:	4013      	ands	r3, r2
 8013e90:	d010      	beq.n	8013eb4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013e92:	693b      	ldr	r3, [r7, #16]
 8013e94:	09db      	lsrs	r3, r3, #7
 8013e96:	001a      	movs	r2, r3
 8013e98:	2301      	movs	r3, #1
 8013e9a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8013e9c:	d00a      	beq.n	8013eb4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ea2:	2208      	movs	r2, #8
 8013ea4:	431a      	orrs	r2, r3
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	2280      	movs	r2, #128	@ 0x80
 8013eb0:	00d2      	lsls	r2, r2, #3
 8013eb2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	0a5b      	lsrs	r3, r3, #9
 8013eb8:	001a      	movs	r2, r3
 8013eba:	2301      	movs	r3, #1
 8013ebc:	4013      	ands	r3, r2
 8013ebe:	d010      	beq.n	8013ee2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8013ec0:	693b      	ldr	r3, [r7, #16]
 8013ec2:	09db      	lsrs	r3, r3, #7
 8013ec4:	001a      	movs	r2, r3
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8013eca:	d00a      	beq.n	8013ee2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ed0:	2202      	movs	r2, #2
 8013ed2:	431a      	orrs	r2, r3
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	2280      	movs	r2, #128	@ 0x80
 8013ede:	0092      	lsls	r2, r2, #2
 8013ee0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ee6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	220b      	movs	r2, #11
 8013eec:	4013      	ands	r3, r2
 8013eee:	d005      	beq.n	8013efc <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8013ef0:	68fa      	ldr	r2, [r7, #12]
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	0011      	movs	r1, r2
 8013ef6:	0018      	movs	r0, r3
 8013ef8:	f001 fa0a 	bl	8015310 <I2C_ITError>
  }
}
 8013efc:	46c0      	nop			@ (mov r8, r8)
 8013efe:	46bd      	mov	sp, r7
 8013f00:	b006      	add	sp, #24
 8013f02:	bd80      	pop	{r7, pc}

08013f04 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b082      	sub	sp, #8
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8013f0c:	46c0      	nop			@ (mov r8, r8)
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	b002      	add	sp, #8
 8013f12:	bd80      	pop	{r7, pc}

08013f14 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b082      	sub	sp, #8
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8013f1c:	46c0      	nop			@ (mov r8, r8)
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	b002      	add	sp, #8
 8013f22:	bd80      	pop	{r7, pc}

08013f24 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b082      	sub	sp, #8
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8013f2c:	46c0      	nop			@ (mov r8, r8)
 8013f2e:	46bd      	mov	sp, r7
 8013f30:	b002      	add	sp, #8
 8013f32:	bd80      	pop	{r7, pc}

08013f34 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f34:	b580      	push	{r7, lr}
 8013f36:	b082      	sub	sp, #8
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8013f3c:	46c0      	nop			@ (mov r8, r8)
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	b002      	add	sp, #8
 8013f42:	bd80      	pop	{r7, pc}

08013f44 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b082      	sub	sp, #8
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
 8013f4c:	0008      	movs	r0, r1
 8013f4e:	0011      	movs	r1, r2
 8013f50:	1cfb      	adds	r3, r7, #3
 8013f52:	1c02      	adds	r2, r0, #0
 8013f54:	701a      	strb	r2, [r3, #0]
 8013f56:	003b      	movs	r3, r7
 8013f58:	1c0a      	adds	r2, r1, #0
 8013f5a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8013f5c:	46c0      	nop			@ (mov r8, r8)
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	b002      	add	sp, #8
 8013f62:	bd80      	pop	{r7, pc}

08013f64 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f64:	b580      	push	{r7, lr}
 8013f66:	b082      	sub	sp, #8
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8013f6c:	46c0      	nop			@ (mov r8, r8)
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	b002      	add	sp, #8
 8013f72:	bd80      	pop	{r7, pc}

08013f74 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b082      	sub	sp, #8
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8013f7c:	46c0      	nop			@ (mov r8, r8)
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	b002      	add	sp, #8
 8013f82:	bd80      	pop	{r7, pc}

08013f84 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013f84:	b580      	push	{r7, lr}
 8013f86:	b082      	sub	sp, #8
 8013f88:	af00      	add	r7, sp, #0
 8013f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8013f8c:	46c0      	nop			@ (mov r8, r8)
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	b002      	add	sp, #8
 8013f92:	bd80      	pop	{r7, pc}

08013f94 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b082      	sub	sp, #8
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8013f9c:	46c0      	nop			@ (mov r8, r8)
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	b002      	add	sp, #8
 8013fa2:	bd80      	pop	{r7, pc}

08013fa4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b082      	sub	sp, #8
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8013fac:	46c0      	nop			@ (mov r8, r8)
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	b002      	add	sp, #8
 8013fb2:	bd80      	pop	{r7, pc}

08013fb4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8013fb4:	b580      	push	{r7, lr}
 8013fb6:	b082      	sub	sp, #8
 8013fb8:	af00      	add	r7, sp, #0
 8013fba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	2241      	movs	r2, #65	@ 0x41
 8013fc0:	5c9b      	ldrb	r3, [r3, r2]
 8013fc2:	b2db      	uxtb	r3, r3
}
 8013fc4:	0018      	movs	r0, r3
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	b002      	add	sp, #8
 8013fca:	bd80      	pop	{r7, pc}

08013fcc <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8013fcc:	b590      	push	{r4, r7, lr}
 8013fce:	b089      	sub	sp, #36	@ 0x24
 8013fd0:	af02      	add	r7, sp, #8
 8013fd2:	60f8      	str	r0, [r7, #12]
 8013fd4:	60b9      	str	r1, [r7, #8]
 8013fd6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8013fd8:	68bb      	ldr	r3, [r7, #8]
 8013fda:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	2240      	movs	r2, #64	@ 0x40
 8013fe0:	5c9b      	ldrb	r3, [r3, r2]
 8013fe2:	2b01      	cmp	r3, #1
 8013fe4:	d101      	bne.n	8013fea <I2C_Master_ISR_IT+0x1e>
 8013fe6:	2302      	movs	r3, #2
 8013fe8:	e12b      	b.n	8014242 <I2C_Master_ISR_IT+0x276>
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	2240      	movs	r2, #64	@ 0x40
 8013fee:	2101      	movs	r1, #1
 8013ff0:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8013ff2:	697b      	ldr	r3, [r7, #20]
 8013ff4:	091b      	lsrs	r3, r3, #4
 8013ff6:	001a      	movs	r2, r3
 8013ff8:	2301      	movs	r3, #1
 8013ffa:	4013      	ands	r3, r2
 8013ffc:	d014      	beq.n	8014028 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	091b      	lsrs	r3, r3, #4
 8014002:	001a      	movs	r2, r3
 8014004:	2301      	movs	r3, #1
 8014006:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8014008:	d00e      	beq.n	8014028 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	2210      	movs	r2, #16
 8014010:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014016:	2204      	movs	r2, #4
 8014018:	431a      	orrs	r2, r3
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	0018      	movs	r0, r3
 8014022:	f001 faa0 	bl	8015566 <I2C_Flush_TXDR>
 8014026:	e0f5      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8014028:	697b      	ldr	r3, [r7, #20]
 801402a:	089b      	lsrs	r3, r3, #2
 801402c:	001a      	movs	r2, r3
 801402e:	2301      	movs	r3, #1
 8014030:	4013      	ands	r3, r2
 8014032:	d023      	beq.n	801407c <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	089b      	lsrs	r3, r3, #2
 8014038:	001a      	movs	r2, r3
 801403a:	2301      	movs	r3, #1
 801403c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 801403e:	d01d      	beq.n	801407c <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8014040:	697b      	ldr	r3, [r7, #20]
 8014042:	2204      	movs	r2, #4
 8014044:	4393      	bics	r3, r2
 8014046:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8014048:	68fb      	ldr	r3, [r7, #12]
 801404a:	681b      	ldr	r3, [r3, #0]
 801404c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014052:	b2d2      	uxtb	r2, r2
 8014054:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801405a:	1c5a      	adds	r2, r3, #1
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014064:	3b01      	subs	r3, #1
 8014066:	b29a      	uxth	r2, r3
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014070:	b29b      	uxth	r3, r3
 8014072:	3b01      	subs	r3, #1
 8014074:	b29a      	uxth	r2, r3
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801407a:	e0cb      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 801407c:	697b      	ldr	r3, [r7, #20]
 801407e:	085b      	lsrs	r3, r3, #1
 8014080:	001a      	movs	r2, r3
 8014082:	2301      	movs	r3, #1
 8014084:	4013      	ands	r3, r2
 8014086:	d01e      	beq.n	80140c6 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	085b      	lsrs	r3, r3, #1
 801408c:	001a      	movs	r2, r3
 801408e:	2301      	movs	r3, #1
 8014090:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8014092:	d018      	beq.n	80140c6 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014098:	781a      	ldrb	r2, [r3, #0]
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80140a4:	1c5a      	adds	r2, r3, #1
 80140a6:	68fb      	ldr	r3, [r7, #12]
 80140a8:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80140aa:	68fb      	ldr	r3, [r7, #12]
 80140ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80140ae:	3b01      	subs	r3, #1
 80140b0:	b29a      	uxth	r2, r3
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80140ba:	b29b      	uxth	r3, r3
 80140bc:	3b01      	subs	r3, #1
 80140be:	b29a      	uxth	r2, r3
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80140c4:	e0a6      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80140c6:	697b      	ldr	r3, [r7, #20]
 80140c8:	09db      	lsrs	r3, r3, #7
 80140ca:	001a      	movs	r2, r3
 80140cc:	2301      	movs	r3, #1
 80140ce:	4013      	ands	r3, r2
 80140d0:	d100      	bne.n	80140d4 <I2C_Master_ISR_IT+0x108>
 80140d2:	e06b      	b.n	80141ac <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	099b      	lsrs	r3, r3, #6
 80140d8:	001a      	movs	r2, r3
 80140da:	2301      	movs	r3, #1
 80140dc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80140de:	d065      	beq.n	80141ac <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80140e4:	b29b      	uxth	r3, r3
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d04a      	beq.n	8014180 <I2C_Master_ISR_IT+0x1b4>
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d146      	bne.n	8014180 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	685b      	ldr	r3, [r3, #4]
 80140f8:	b29a      	uxth	r2, r3
 80140fa:	2112      	movs	r1, #18
 80140fc:	187b      	adds	r3, r7, r1
 80140fe:	0592      	lsls	r2, r2, #22
 8014100:	0d92      	lsrs	r2, r2, #22
 8014102:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014104:	68fb      	ldr	r3, [r7, #12]
 8014106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014108:	b29b      	uxth	r3, r3
 801410a:	2bff      	cmp	r3, #255	@ 0xff
 801410c:	d910      	bls.n	8014130 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	22ff      	movs	r2, #255	@ 0xff
 8014112:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014118:	b2da      	uxtb	r2, r3
 801411a:	2380      	movs	r3, #128	@ 0x80
 801411c:	045c      	lsls	r4, r3, #17
 801411e:	187b      	adds	r3, r7, r1
 8014120:	8819      	ldrh	r1, [r3, #0]
 8014122:	68f8      	ldr	r0, [r7, #12]
 8014124:	2300      	movs	r3, #0
 8014126:	9300      	str	r3, [sp, #0]
 8014128:	0023      	movs	r3, r4
 801412a:	f001 fb17 	bl	801575c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801412e:	e03c      	b.n	80141aa <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014134:	b29a      	uxth	r2, r3
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801413e:	4a43      	ldr	r2, [pc, #268]	@ (801424c <I2C_Master_ISR_IT+0x280>)
 8014140:	4293      	cmp	r3, r2
 8014142:	d00e      	beq.n	8014162 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014148:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 801414e:	2312      	movs	r3, #18
 8014150:	18fb      	adds	r3, r7, r3
 8014152:	8819      	ldrh	r1, [r3, #0]
 8014154:	68f8      	ldr	r0, [r7, #12]
 8014156:	2300      	movs	r3, #0
 8014158:	9300      	str	r3, [sp, #0]
 801415a:	0023      	movs	r3, r4
 801415c:	f001 fafe 	bl	801575c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014160:	e023      	b.n	80141aa <I2C_Master_ISR_IT+0x1de>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8014162:	68fb      	ldr	r3, [r7, #12]
 8014164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014166:	b2da      	uxtb	r2, r3
 8014168:	2380      	movs	r3, #128	@ 0x80
 801416a:	049c      	lsls	r4, r3, #18
 801416c:	2312      	movs	r3, #18
 801416e:	18fb      	adds	r3, r7, r3
 8014170:	8819      	ldrh	r1, [r3, #0]
 8014172:	68f8      	ldr	r0, [r7, #12]
 8014174:	2300      	movs	r3, #0
 8014176:	9300      	str	r3, [sp, #0]
 8014178:	0023      	movs	r3, r4
 801417a:	f001 faef 	bl	801575c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801417e:	e014      	b.n	80141aa <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	685a      	ldr	r2, [r3, #4]
 8014186:	2380      	movs	r3, #128	@ 0x80
 8014188:	049b      	lsls	r3, r3, #18
 801418a:	401a      	ands	r2, r3
 801418c:	2380      	movs	r3, #128	@ 0x80
 801418e:	049b      	lsls	r3, r3, #18
 8014190:	429a      	cmp	r2, r3
 8014192:	d004      	beq.n	801419e <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	0018      	movs	r0, r3
 8014198:	f000 fd56 	bl	8014c48 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 801419c:	e03a      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	2140      	movs	r1, #64	@ 0x40
 80141a2:	0018      	movs	r0, r3
 80141a4:	f001 f8b4 	bl	8015310 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80141a8:	e034      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
 80141aa:	e033      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80141ac:	697b      	ldr	r3, [r7, #20]
 80141ae:	099b      	lsrs	r3, r3, #6
 80141b0:	001a      	movs	r2, r3
 80141b2:	2301      	movs	r3, #1
 80141b4:	4013      	ands	r3, r2
 80141b6:	d02d      	beq.n	8014214 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	099b      	lsrs	r3, r3, #6
 80141bc:	001a      	movs	r2, r3
 80141be:	2301      	movs	r3, #1
 80141c0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80141c2:	d027      	beq.n	8014214 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80141c8:	b29b      	uxth	r3, r3
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d11d      	bne.n	801420a <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	685a      	ldr	r2, [r3, #4]
 80141d4:	2380      	movs	r3, #128	@ 0x80
 80141d6:	049b      	lsls	r3, r3, #18
 80141d8:	401a      	ands	r2, r3
 80141da:	2380      	movs	r3, #128	@ 0x80
 80141dc:	049b      	lsls	r3, r3, #18
 80141de:	429a      	cmp	r2, r3
 80141e0:	d018      	beq.n	8014214 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141e6:	4a19      	ldr	r2, [pc, #100]	@ (801424c <I2C_Master_ISR_IT+0x280>)
 80141e8:	4293      	cmp	r3, r2
 80141ea:	d109      	bne.n	8014200 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	685a      	ldr	r2, [r3, #4]
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	2180      	movs	r1, #128	@ 0x80
 80141f8:	01c9      	lsls	r1, r1, #7
 80141fa:	430a      	orrs	r2, r1
 80141fc:	605a      	str	r2, [r3, #4]
 80141fe:	e009      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	0018      	movs	r0, r3
 8014204:	f000 fd20 	bl	8014c48 <I2C_ITMasterSeqCplt>
 8014208:	e004      	b.n	8014214 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	2140      	movs	r1, #64	@ 0x40
 801420e:	0018      	movs	r0, r3
 8014210:	f001 f87e 	bl	8015310 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014214:	697b      	ldr	r3, [r7, #20]
 8014216:	095b      	lsrs	r3, r3, #5
 8014218:	001a      	movs	r2, r3
 801421a:	2301      	movs	r3, #1
 801421c:	4013      	ands	r3, r2
 801421e:	d00b      	beq.n	8014238 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	095b      	lsrs	r3, r3, #5
 8014224:	001a      	movs	r2, r3
 8014226:	2301      	movs	r3, #1
 8014228:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 801422a:	d005      	beq.n	8014238 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 801422c:	697a      	ldr	r2, [r7, #20]
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	0011      	movs	r1, r2
 8014232:	0018      	movs	r0, r3
 8014234:	f000 fdb0 	bl	8014d98 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	2240      	movs	r2, #64	@ 0x40
 801423c:	2100      	movs	r1, #0
 801423e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014240:	2300      	movs	r3, #0
}
 8014242:	0018      	movs	r0, r3
 8014244:	46bd      	mov	sp, r7
 8014246:	b007      	add	sp, #28
 8014248:	bd90      	pop	{r4, r7, pc}
 801424a:	46c0      	nop			@ (mov r8, r8)
 801424c:	ffff0000 	.word	0xffff0000

08014250 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8014250:	b580      	push	{r7, lr}
 8014252:	b086      	sub	sp, #24
 8014254:	af00      	add	r7, sp, #0
 8014256:	60f8      	str	r0, [r7, #12]
 8014258:	60b9      	str	r1, [r7, #8]
 801425a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014260:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8014262:	68bb      	ldr	r3, [r7, #8]
 8014264:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	2240      	movs	r2, #64	@ 0x40
 801426a:	5c9b      	ldrb	r3, [r3, r2]
 801426c:	2b01      	cmp	r3, #1
 801426e:	d101      	bne.n	8014274 <I2C_Slave_ISR_IT+0x24>
 8014270:	2302      	movs	r3, #2
 8014272:	e0fb      	b.n	801446c <I2C_Slave_ISR_IT+0x21c>
 8014274:	68fb      	ldr	r3, [r7, #12]
 8014276:	2240      	movs	r2, #64	@ 0x40
 8014278:	2101      	movs	r1, #1
 801427a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 801427c:	693b      	ldr	r3, [r7, #16]
 801427e:	095b      	lsrs	r3, r3, #5
 8014280:	001a      	movs	r2, r3
 8014282:	2301      	movs	r3, #1
 8014284:	4013      	ands	r3, r2
 8014286:	d00c      	beq.n	80142a2 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	095b      	lsrs	r3, r3, #5
 801428c:	001a      	movs	r2, r3
 801428e:	2301      	movs	r3, #1
 8014290:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014292:	d006      	beq.n	80142a2 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8014294:	693a      	ldr	r2, [r7, #16]
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	0011      	movs	r1, r2
 801429a:	0018      	movs	r0, r3
 801429c:	f000 fe4e 	bl	8014f3c <I2C_ITSlaveCplt>
 80142a0:	e0df      	b.n	8014462 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80142a2:	693b      	ldr	r3, [r7, #16]
 80142a4:	091b      	lsrs	r3, r3, #4
 80142a6:	001a      	movs	r2, r3
 80142a8:	2301      	movs	r3, #1
 80142aa:	4013      	ands	r3, r2
 80142ac:	d054      	beq.n	8014358 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	091b      	lsrs	r3, r3, #4
 80142b2:	001a      	movs	r2, r3
 80142b4:	2301      	movs	r3, #1
 80142b6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80142b8:	d04e      	beq.n	8014358 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80142be:	b29b      	uxth	r3, r3
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d12d      	bne.n	8014320 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	2241      	movs	r2, #65	@ 0x41
 80142c8:	5c9b      	ldrb	r3, [r3, r2]
 80142ca:	b2db      	uxtb	r3, r3
 80142cc:	2b28      	cmp	r3, #40	@ 0x28
 80142ce:	d10b      	bne.n	80142e8 <I2C_Slave_ISR_IT+0x98>
 80142d0:	697a      	ldr	r2, [r7, #20]
 80142d2:	2380      	movs	r3, #128	@ 0x80
 80142d4:	049b      	lsls	r3, r3, #18
 80142d6:	429a      	cmp	r2, r3
 80142d8:	d106      	bne.n	80142e8 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80142da:	693a      	ldr	r2, [r7, #16]
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	0011      	movs	r1, r2
 80142e0:	0018      	movs	r0, r3
 80142e2:	f000 ffbb 	bl	801525c <I2C_ITListenCplt>
 80142e6:	e036      	b.n	8014356 <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	2241      	movs	r2, #65	@ 0x41
 80142ec:	5c9b      	ldrb	r3, [r3, r2]
 80142ee:	b2db      	uxtb	r3, r3
 80142f0:	2b29      	cmp	r3, #41	@ 0x29
 80142f2:	d110      	bne.n	8014316 <I2C_Slave_ISR_IT+0xc6>
 80142f4:	697b      	ldr	r3, [r7, #20]
 80142f6:	4a5f      	ldr	r2, [pc, #380]	@ (8014474 <I2C_Slave_ISR_IT+0x224>)
 80142f8:	4293      	cmp	r3, r2
 80142fa:	d00c      	beq.n	8014316 <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	2210      	movs	r2, #16
 8014302:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	0018      	movs	r0, r3
 8014308:	f001 f92d 	bl	8015566 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	0018      	movs	r0, r3
 8014310:	f000 fcdc 	bl	8014ccc <I2C_ITSlaveSeqCplt>
 8014314:	e01f      	b.n	8014356 <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	2210      	movs	r2, #16
 801431c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 801431e:	e09d      	b.n	801445c <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	2210      	movs	r2, #16
 8014326:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801432c:	2204      	movs	r2, #4
 801432e:	431a      	orrs	r2, r3
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8014334:	697b      	ldr	r3, [r7, #20]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d005      	beq.n	8014346 <I2C_Slave_ISR_IT+0xf6>
 801433a:	697a      	ldr	r2, [r7, #20]
 801433c:	2380      	movs	r3, #128	@ 0x80
 801433e:	045b      	lsls	r3, r3, #17
 8014340:	429a      	cmp	r2, r3
 8014342:	d000      	beq.n	8014346 <I2C_Slave_ISR_IT+0xf6>
 8014344:	e08a      	b.n	801445c <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	0011      	movs	r1, r2
 801434e:	0018      	movs	r0, r3
 8014350:	f000 ffde 	bl	8015310 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8014354:	e082      	b.n	801445c <I2C_Slave_ISR_IT+0x20c>
 8014356:	e081      	b.n	801445c <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8014358:	693b      	ldr	r3, [r7, #16]
 801435a:	089b      	lsrs	r3, r3, #2
 801435c:	001a      	movs	r2, r3
 801435e:	2301      	movs	r3, #1
 8014360:	4013      	ands	r3, r2
 8014362:	d031      	beq.n	80143c8 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	089b      	lsrs	r3, r3, #2
 8014368:	001a      	movs	r2, r3
 801436a:	2301      	movs	r3, #1
 801436c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 801436e:	d02b      	beq.n	80143c8 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014374:	b29b      	uxth	r3, r3
 8014376:	2b00      	cmp	r3, #0
 8014378:	d018      	beq.n	80143ac <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014384:	b2d2      	uxtb	r2, r2
 8014386:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801438c:	1c5a      	adds	r2, r3, #1
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014396:	3b01      	subs	r3, #1
 8014398:	b29a      	uxth	r2, r3
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80143a2:	b29b      	uxth	r3, r3
 80143a4:	3b01      	subs	r3, #1
 80143a6:	b29a      	uxth	r2, r3
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80143b0:	b29b      	uxth	r3, r3
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d154      	bne.n	8014460 <I2C_Slave_ISR_IT+0x210>
 80143b6:	697b      	ldr	r3, [r7, #20]
 80143b8:	4a2e      	ldr	r2, [pc, #184]	@ (8014474 <I2C_Slave_ISR_IT+0x224>)
 80143ba:	4293      	cmp	r3, r2
 80143bc:	d050      	beq.n	8014460 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	0018      	movs	r0, r3
 80143c2:	f000 fc83 	bl	8014ccc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80143c6:	e04b      	b.n	8014460 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80143c8:	693b      	ldr	r3, [r7, #16]
 80143ca:	08db      	lsrs	r3, r3, #3
 80143cc:	001a      	movs	r2, r3
 80143ce:	2301      	movs	r3, #1
 80143d0:	4013      	ands	r3, r2
 80143d2:	d00c      	beq.n	80143ee <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	08db      	lsrs	r3, r3, #3
 80143d8:	001a      	movs	r2, r3
 80143da:	2301      	movs	r3, #1
 80143dc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80143de:	d006      	beq.n	80143ee <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80143e0:	693a      	ldr	r2, [r7, #16]
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	0011      	movs	r1, r2
 80143e6:	0018      	movs	r0, r3
 80143e8:	f000 fb8a 	bl	8014b00 <I2C_ITAddrCplt>
 80143ec:	e039      	b.n	8014462 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80143ee:	693b      	ldr	r3, [r7, #16]
 80143f0:	085b      	lsrs	r3, r3, #1
 80143f2:	001a      	movs	r2, r3
 80143f4:	2301      	movs	r3, #1
 80143f6:	4013      	ands	r3, r2
 80143f8:	d033      	beq.n	8014462 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	085b      	lsrs	r3, r3, #1
 80143fe:	001a      	movs	r2, r3
 8014400:	2301      	movs	r3, #1
 8014402:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8014404:	d02d      	beq.n	8014462 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801440a:	b29b      	uxth	r3, r3
 801440c:	2b00      	cmp	r3, #0
 801440e:	d018      	beq.n	8014442 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014414:	781a      	ldrb	r2, [r3, #0]
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	681b      	ldr	r3, [r3, #0]
 801441a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014420:	1c5a      	adds	r2, r3, #1
 8014422:	68fb      	ldr	r3, [r7, #12]
 8014424:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801442a:	b29b      	uxth	r3, r3
 801442c:	3b01      	subs	r3, #1
 801442e:	b29a      	uxth	r2, r3
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014438:	3b01      	subs	r3, #1
 801443a:	b29a      	uxth	r2, r3
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8014440:	e00f      	b.n	8014462 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8014442:	697a      	ldr	r2, [r7, #20]
 8014444:	2380      	movs	r3, #128	@ 0x80
 8014446:	045b      	lsls	r3, r3, #17
 8014448:	429a      	cmp	r2, r3
 801444a:	d002      	beq.n	8014452 <I2C_Slave_ISR_IT+0x202>
 801444c:	697b      	ldr	r3, [r7, #20]
 801444e:	2b00      	cmp	r3, #0
 8014450:	d107      	bne.n	8014462 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	0018      	movs	r0, r3
 8014456:	f000 fc39 	bl	8014ccc <I2C_ITSlaveSeqCplt>
 801445a:	e002      	b.n	8014462 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 801445c:	46c0      	nop			@ (mov r8, r8)
 801445e:	e000      	b.n	8014462 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8014460:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	2240      	movs	r2, #64	@ 0x40
 8014466:	2100      	movs	r1, #0
 8014468:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801446a:	2300      	movs	r3, #0
}
 801446c:	0018      	movs	r0, r3
 801446e:	46bd      	mov	sp, r7
 8014470:	b006      	add	sp, #24
 8014472:	bd80      	pop	{r7, pc}
 8014474:	ffff0000 	.word	0xffff0000

08014478 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8014478:	b590      	push	{r4, r7, lr}
 801447a:	b089      	sub	sp, #36	@ 0x24
 801447c:	af02      	add	r7, sp, #8
 801447e:	60f8      	str	r0, [r7, #12]
 8014480:	60b9      	str	r1, [r7, #8]
 8014482:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	2240      	movs	r2, #64	@ 0x40
 8014488:	5c9b      	ldrb	r3, [r3, r2]
 801448a:	2b01      	cmp	r3, #1
 801448c:	d101      	bne.n	8014492 <I2C_Master_ISR_DMA+0x1a>
 801448e:	2302      	movs	r3, #2
 8014490:	e0f7      	b.n	8014682 <I2C_Master_ISR_DMA+0x20a>
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	2240      	movs	r2, #64	@ 0x40
 8014496:	2101      	movs	r1, #1
 8014498:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 801449a:	68bb      	ldr	r3, [r7, #8]
 801449c:	091b      	lsrs	r3, r3, #4
 801449e:	001a      	movs	r2, r3
 80144a0:	2301      	movs	r3, #1
 80144a2:	4013      	ands	r3, r2
 80144a4:	d019      	beq.n	80144da <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	091b      	lsrs	r3, r3, #4
 80144aa:	001a      	movs	r2, r3
 80144ac:	2301      	movs	r3, #1
 80144ae:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80144b0:	d013      	beq.n	80144da <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	681b      	ldr	r3, [r3, #0]
 80144b6:	2210      	movs	r2, #16
 80144b8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80144be:	2204      	movs	r2, #4
 80144c0:	431a      	orrs	r2, r3
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	2120      	movs	r1, #32
 80144ca:	0018      	movs	r0, r3
 80144cc:	f001 f980 	bl	80157d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	0018      	movs	r0, r3
 80144d4:	f001 f847 	bl	8015566 <I2C_Flush_TXDR>
 80144d8:	e0ce      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	09db      	lsrs	r3, r3, #7
 80144de:	001a      	movs	r2, r3
 80144e0:	2301      	movs	r3, #1
 80144e2:	4013      	ands	r3, r2
 80144e4:	d100      	bne.n	80144e8 <I2C_Master_ISR_DMA+0x70>
 80144e6:	e07e      	b.n	80145e6 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	099b      	lsrs	r3, r3, #6
 80144ec:	001a      	movs	r2, r3
 80144ee:	2301      	movs	r3, #1
 80144f0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80144f2:	d100      	bne.n	80144f6 <I2C_Master_ISR_DMA+0x7e>
 80144f4:	e077      	b.n	80145e6 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80144f6:	68fb      	ldr	r3, [r7, #12]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	681a      	ldr	r2, [r3, #0]
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	2140      	movs	r1, #64	@ 0x40
 8014502:	438a      	bics	r2, r1
 8014504:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8014506:	68fb      	ldr	r3, [r7, #12]
 8014508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801450a:	b29b      	uxth	r3, r3
 801450c:	2b00      	cmp	r3, #0
 801450e:	d055      	beq.n	80145bc <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8014510:	68fb      	ldr	r3, [r7, #12]
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	685b      	ldr	r3, [r3, #4]
 8014516:	b29a      	uxth	r2, r3
 8014518:	2312      	movs	r3, #18
 801451a:	18fb      	adds	r3, r7, r3
 801451c:	0592      	lsls	r2, r2, #22
 801451e:	0d92      	lsrs	r2, r2, #22
 8014520:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014526:	b29b      	uxth	r3, r3
 8014528:	2bff      	cmp	r3, #255	@ 0xff
 801452a:	d906      	bls.n	801453a <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	22ff      	movs	r2, #255	@ 0xff
 8014530:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8014532:	2380      	movs	r3, #128	@ 0x80
 8014534:	045b      	lsls	r3, r3, #17
 8014536:	617b      	str	r3, [r7, #20]
 8014538:	e010      	b.n	801455c <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 801453a:	68fb      	ldr	r3, [r7, #12]
 801453c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801453e:	b29a      	uxth	r2, r3
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014548:	4a50      	ldr	r2, [pc, #320]	@ (801468c <I2C_Master_ISR_DMA+0x214>)
 801454a:	4293      	cmp	r3, r2
 801454c:	d003      	beq.n	8014556 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014552:	617b      	str	r3, [r7, #20]
 8014554:	e002      	b.n	801455c <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8014556:	2380      	movs	r3, #128	@ 0x80
 8014558:	049b      	lsls	r3, r3, #18
 801455a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 801455c:	68fb      	ldr	r3, [r7, #12]
 801455e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014560:	b2da      	uxtb	r2, r3
 8014562:	697c      	ldr	r4, [r7, #20]
 8014564:	2312      	movs	r3, #18
 8014566:	18fb      	adds	r3, r7, r3
 8014568:	8819      	ldrh	r1, [r3, #0]
 801456a:	68f8      	ldr	r0, [r7, #12]
 801456c:	2300      	movs	r3, #0
 801456e:	9300      	str	r3, [sp, #0]
 8014570:	0023      	movs	r3, r4
 8014572:	f001 f8f3 	bl	801575c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801457a:	b29a      	uxth	r2, r3
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014580:	1ad3      	subs	r3, r2, r3
 8014582:	b29a      	uxth	r2, r3
 8014584:	68fb      	ldr	r3, [r7, #12]
 8014586:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	2241      	movs	r2, #65	@ 0x41
 801458c:	5c9b      	ldrb	r3, [r3, r2]
 801458e:	b2db      	uxtb	r3, r3
 8014590:	2b22      	cmp	r3, #34	@ 0x22
 8014592:	d109      	bne.n	80145a8 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	681a      	ldr	r2, [r3, #0]
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	2180      	movs	r1, #128	@ 0x80
 80145a0:	0209      	lsls	r1, r1, #8
 80145a2:	430a      	orrs	r2, r1
 80145a4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80145a6:	e067      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80145a8:	68fb      	ldr	r3, [r7, #12]
 80145aa:	681b      	ldr	r3, [r3, #0]
 80145ac:	681a      	ldr	r2, [r3, #0]
 80145ae:	68fb      	ldr	r3, [r7, #12]
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	2180      	movs	r1, #128	@ 0x80
 80145b4:	01c9      	lsls	r1, r1, #7
 80145b6:	430a      	orrs	r2, r1
 80145b8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80145ba:	e05d      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80145bc:	68fb      	ldr	r3, [r7, #12]
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	685a      	ldr	r2, [r3, #4]
 80145c2:	2380      	movs	r3, #128	@ 0x80
 80145c4:	049b      	lsls	r3, r3, #18
 80145c6:	401a      	ands	r2, r3
 80145c8:	2380      	movs	r3, #128	@ 0x80
 80145ca:	049b      	lsls	r3, r3, #18
 80145cc:	429a      	cmp	r2, r3
 80145ce:	d004      	beq.n	80145da <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80145d0:	68fb      	ldr	r3, [r7, #12]
 80145d2:	0018      	movs	r0, r3
 80145d4:	f000 fb38 	bl	8014c48 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80145d8:	e04e      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	2140      	movs	r1, #64	@ 0x40
 80145de:	0018      	movs	r0, r3
 80145e0:	f000 fe96 	bl	8015310 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80145e4:	e048      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80145e6:	68bb      	ldr	r3, [r7, #8]
 80145e8:	099b      	lsrs	r3, r3, #6
 80145ea:	001a      	movs	r2, r3
 80145ec:	2301      	movs	r3, #1
 80145ee:	4013      	ands	r3, r2
 80145f0:	d02e      	beq.n	8014650 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	099b      	lsrs	r3, r3, #6
 80145f6:	001a      	movs	r2, r3
 80145f8:	2301      	movs	r3, #1
 80145fa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80145fc:	d028      	beq.n	8014650 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014602:	b29b      	uxth	r3, r3
 8014604:	2b00      	cmp	r3, #0
 8014606:	d11d      	bne.n	8014644 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	685a      	ldr	r2, [r3, #4]
 801460e:	2380      	movs	r3, #128	@ 0x80
 8014610:	049b      	lsls	r3, r3, #18
 8014612:	401a      	ands	r2, r3
 8014614:	2380      	movs	r3, #128	@ 0x80
 8014616:	049b      	lsls	r3, r3, #18
 8014618:	429a      	cmp	r2, r3
 801461a:	d02c      	beq.n	8014676 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014620:	4a1a      	ldr	r2, [pc, #104]	@ (801468c <I2C_Master_ISR_DMA+0x214>)
 8014622:	4293      	cmp	r3, r2
 8014624:	d109      	bne.n	801463a <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8014626:	68fb      	ldr	r3, [r7, #12]
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	685a      	ldr	r2, [r3, #4]
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	2180      	movs	r1, #128	@ 0x80
 8014632:	01c9      	lsls	r1, r1, #7
 8014634:	430a      	orrs	r2, r1
 8014636:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8014638:	e01d      	b.n	8014676 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	0018      	movs	r0, r3
 801463e:	f000 fb03 	bl	8014c48 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8014642:	e018      	b.n	8014676 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	2140      	movs	r1, #64	@ 0x40
 8014648:	0018      	movs	r0, r3
 801464a:	f000 fe61 	bl	8015310 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 801464e:	e012      	b.n	8014676 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014650:	68bb      	ldr	r3, [r7, #8]
 8014652:	095b      	lsrs	r3, r3, #5
 8014654:	001a      	movs	r2, r3
 8014656:	2301      	movs	r3, #1
 8014658:	4013      	ands	r3, r2
 801465a:	d00d      	beq.n	8014678 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	095b      	lsrs	r3, r3, #5
 8014660:	001a      	movs	r2, r3
 8014662:	2301      	movs	r3, #1
 8014664:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014666:	d007      	beq.n	8014678 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8014668:	68ba      	ldr	r2, [r7, #8]
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	0011      	movs	r1, r2
 801466e:	0018      	movs	r0, r3
 8014670:	f000 fb92 	bl	8014d98 <I2C_ITMasterCplt>
 8014674:	e000      	b.n	8014678 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 8014676:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014678:	68fb      	ldr	r3, [r7, #12]
 801467a:	2240      	movs	r2, #64	@ 0x40
 801467c:	2100      	movs	r1, #0
 801467e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014680:	2300      	movs	r3, #0
}
 8014682:	0018      	movs	r0, r3
 8014684:	46bd      	mov	sp, r7
 8014686:	b007      	add	sp, #28
 8014688:	bd90      	pop	{r4, r7, pc}
 801468a:	46c0      	nop			@ (mov r8, r8)
 801468c:	ffff0000 	.word	0xffff0000

08014690 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8014690:	b590      	push	{r4, r7, lr}
 8014692:	b089      	sub	sp, #36	@ 0x24
 8014694:	af02      	add	r7, sp, #8
 8014696:	60f8      	str	r0, [r7, #12]
 8014698:	60b9      	str	r1, [r7, #8]
 801469a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 801469c:	4b9a      	ldr	r3, [pc, #616]	@ (8014908 <I2C_Mem_ISR_DMA+0x278>)
 801469e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	2240      	movs	r2, #64	@ 0x40
 80146a4:	5c9b      	ldrb	r3, [r3, r2]
 80146a6:	2b01      	cmp	r3, #1
 80146a8:	d101      	bne.n	80146ae <I2C_Mem_ISR_DMA+0x1e>
 80146aa:	2302      	movs	r3, #2
 80146ac:	e127      	b.n	80148fe <I2C_Mem_ISR_DMA+0x26e>
 80146ae:	68fb      	ldr	r3, [r7, #12]
 80146b0:	2240      	movs	r2, #64	@ 0x40
 80146b2:	2101      	movs	r1, #1
 80146b4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	091b      	lsrs	r3, r3, #4
 80146ba:	001a      	movs	r2, r3
 80146bc:	2301      	movs	r3, #1
 80146be:	4013      	ands	r3, r2
 80146c0:	d019      	beq.n	80146f6 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	091b      	lsrs	r3, r3, #4
 80146c6:	001a      	movs	r2, r3
 80146c8:	2301      	movs	r3, #1
 80146ca:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80146cc:	d013      	beq.n	80146f6 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80146ce:	68fb      	ldr	r3, [r7, #12]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	2210      	movs	r2, #16
 80146d4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80146da:	2204      	movs	r2, #4
 80146dc:	431a      	orrs	r2, r3
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	2120      	movs	r1, #32
 80146e6:	0018      	movs	r0, r3
 80146e8:	f001 f872 	bl	80157d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	0018      	movs	r0, r3
 80146f0:	f000 ff39 	bl	8015566 <I2C_Flush_TXDR>
 80146f4:	e0fe      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80146f6:	68bb      	ldr	r3, [r7, #8]
 80146f8:	085b      	lsrs	r3, r3, #1
 80146fa:	001a      	movs	r2, r3
 80146fc:	2301      	movs	r3, #1
 80146fe:	4013      	ands	r3, r2
 8014700:	d00f      	beq.n	8014722 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	085b      	lsrs	r3, r3, #1
 8014706:	001a      	movs	r2, r3
 8014708:	2301      	movs	r3, #1
 801470a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 801470c:	d009      	beq.n	8014722 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	68fa      	ldr	r2, [r7, #12]
 8014714:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8014716:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	2201      	movs	r2, #1
 801471c:	4252      	negs	r2, r2
 801471e:	651a      	str	r2, [r3, #80]	@ 0x50
 8014720:	e0e8      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8014722:	68bb      	ldr	r3, [r7, #8]
 8014724:	09db      	lsrs	r3, r3, #7
 8014726:	001a      	movs	r2, r3
 8014728:	2301      	movs	r3, #1
 801472a:	4013      	ands	r3, r2
 801472c:	d065      	beq.n	80147fa <I2C_Mem_ISR_DMA+0x16a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	099b      	lsrs	r3, r3, #6
 8014732:	001a      	movs	r2, r3
 8014734:	2301      	movs	r3, #1
 8014736:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8014738:	d05f      	beq.n	80147fa <I2C_Mem_ISR_DMA+0x16a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	2101      	movs	r1, #1
 801473e:	0018      	movs	r0, r3
 8014740:	f001 f8d0 	bl	80158e4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	2110      	movs	r1, #16
 8014748:	0018      	movs	r0, r3
 801474a:	f001 f841 	bl	80157d0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 801474e:	68fb      	ldr	r3, [r7, #12]
 8014750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014752:	b29b      	uxth	r3, r3
 8014754:	2b00      	cmp	r3, #0
 8014756:	d04a      	beq.n	80147ee <I2C_Mem_ISR_DMA+0x15e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801475c:	b29b      	uxth	r3, r3
 801475e:	2bff      	cmp	r3, #255	@ 0xff
 8014760:	d910      	bls.n	8014784 <I2C_Mem_ISR_DMA+0xf4>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	22ff      	movs	r2, #255	@ 0xff
 8014766:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801476c:	b299      	uxth	r1, r3
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014772:	b2da      	uxtb	r2, r3
 8014774:	2380      	movs	r3, #128	@ 0x80
 8014776:	045b      	lsls	r3, r3, #17
 8014778:	68f8      	ldr	r0, [r7, #12]
 801477a:	2400      	movs	r4, #0
 801477c:	9400      	str	r4, [sp, #0]
 801477e:	f000 ffed 	bl	801575c <I2C_TransferConfig>
 8014782:	e011      	b.n	80147a8 <I2C_Mem_ISR_DMA+0x118>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014788:	b29a      	uxth	r2, r3
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014792:	b299      	uxth	r1, r3
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014798:	b2da      	uxtb	r2, r3
 801479a:	2380      	movs	r3, #128	@ 0x80
 801479c:	049b      	lsls	r3, r3, #18
 801479e:	68f8      	ldr	r0, [r7, #12]
 80147a0:	2400      	movs	r4, #0
 80147a2:	9400      	str	r4, [sp, #0]
 80147a4:	f000 ffda 	bl	801575c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80147ac:	b29a      	uxth	r2, r3
 80147ae:	68fb      	ldr	r3, [r7, #12]
 80147b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80147b2:	1ad3      	subs	r3, r2, r3
 80147b4:	b29a      	uxth	r2, r3
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	2241      	movs	r2, #65	@ 0x41
 80147be:	5c9b      	ldrb	r3, [r3, r2]
 80147c0:	b2db      	uxtb	r3, r3
 80147c2:	2b22      	cmp	r3, #34	@ 0x22
 80147c4:	d109      	bne.n	80147da <I2C_Mem_ISR_DMA+0x14a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	681a      	ldr	r2, [r3, #0]
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	2180      	movs	r1, #128	@ 0x80
 80147d2:	0209      	lsls	r1, r1, #8
 80147d4:	430a      	orrs	r2, r1
 80147d6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80147d8:	e08c      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	681a      	ldr	r2, [r3, #0]
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	2180      	movs	r1, #128	@ 0x80
 80147e6:	01c9      	lsls	r1, r1, #7
 80147e8:	430a      	orrs	r2, r1
 80147ea:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80147ec:	e082      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	2140      	movs	r1, #64	@ 0x40
 80147f2:	0018      	movs	r0, r3
 80147f4:	f000 fd8c 	bl	8015310 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80147f8:	e07c      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80147fa:	68bb      	ldr	r3, [r7, #8]
 80147fc:	099b      	lsrs	r3, r3, #6
 80147fe:	001a      	movs	r2, r3
 8014800:	2301      	movs	r3, #1
 8014802:	4013      	ands	r3, r2
 8014804:	d064      	beq.n	80148d0 <I2C_Mem_ISR_DMA+0x240>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	099b      	lsrs	r3, r3, #6
 801480a:	001a      	movs	r2, r3
 801480c:	2301      	movs	r3, #1
 801480e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8014810:	d05e      	beq.n	80148d0 <I2C_Mem_ISR_DMA+0x240>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	2101      	movs	r1, #1
 8014816:	0018      	movs	r0, r3
 8014818:	f001 f864 	bl	80158e4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	2110      	movs	r1, #16
 8014820:	0018      	movs	r0, r3
 8014822:	f000 ffd5 	bl	80157d0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014826:	68fb      	ldr	r3, [r7, #12]
 8014828:	2241      	movs	r2, #65	@ 0x41
 801482a:	5c9b      	ldrb	r3, [r3, r2]
 801482c:	b2db      	uxtb	r3, r3
 801482e:	2b22      	cmp	r3, #34	@ 0x22
 8014830:	d101      	bne.n	8014836 <I2C_Mem_ISR_DMA+0x1a6>
    {
      direction = I2C_GENERATE_START_READ;
 8014832:	4b36      	ldr	r3, [pc, #216]	@ (801490c <I2C_Mem_ISR_DMA+0x27c>)
 8014834:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014836:	68fb      	ldr	r3, [r7, #12]
 8014838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801483a:	b29b      	uxth	r3, r3
 801483c:	2bff      	cmp	r3, #255	@ 0xff
 801483e:	d911      	bls.n	8014864 <I2C_Mem_ISR_DMA+0x1d4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8014840:	68fb      	ldr	r3, [r7, #12]
 8014842:	22ff      	movs	r2, #255	@ 0xff
 8014844:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801484a:	b299      	uxth	r1, r3
 801484c:	68fb      	ldr	r3, [r7, #12]
 801484e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014850:	b2da      	uxtb	r2, r3
 8014852:	2380      	movs	r3, #128	@ 0x80
 8014854:	045c      	lsls	r4, r3, #17
 8014856:	68f8      	ldr	r0, [r7, #12]
 8014858:	697b      	ldr	r3, [r7, #20]
 801485a:	9300      	str	r3, [sp, #0]
 801485c:	0023      	movs	r3, r4
 801485e:	f000 ff7d 	bl	801575c <I2C_TransferConfig>
 8014862:	e012      	b.n	801488a <I2C_Mem_ISR_DMA+0x1fa>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8014864:	68fb      	ldr	r3, [r7, #12]
 8014866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014868:	b29a      	uxth	r2, r3
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801486e:	68fb      	ldr	r3, [r7, #12]
 8014870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014872:	b299      	uxth	r1, r3
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014878:	b2da      	uxtb	r2, r3
 801487a:	2380      	movs	r3, #128	@ 0x80
 801487c:	049c      	lsls	r4, r3, #18
 801487e:	68f8      	ldr	r0, [r7, #12]
 8014880:	697b      	ldr	r3, [r7, #20]
 8014882:	9300      	str	r3, [sp, #0]
 8014884:	0023      	movs	r3, r4
 8014886:	f000 ff69 	bl	801575c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801488e:	b29a      	uxth	r2, r3
 8014890:	68fb      	ldr	r3, [r7, #12]
 8014892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014894:	1ad3      	subs	r3, r2, r3
 8014896:	b29a      	uxth	r2, r3
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801489c:	68fb      	ldr	r3, [r7, #12]
 801489e:	2241      	movs	r2, #65	@ 0x41
 80148a0:	5c9b      	ldrb	r3, [r3, r2]
 80148a2:	b2db      	uxtb	r3, r3
 80148a4:	2b22      	cmp	r3, #34	@ 0x22
 80148a6:	d109      	bne.n	80148bc <I2C_Mem_ISR_DMA+0x22c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	681b      	ldr	r3, [r3, #0]
 80148ac:	681a      	ldr	r2, [r3, #0]
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	2180      	movs	r1, #128	@ 0x80
 80148b4:	0209      	lsls	r1, r1, #8
 80148b6:	430a      	orrs	r2, r1
 80148b8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80148ba:	e01b      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	681a      	ldr	r2, [r3, #0]
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	2180      	movs	r1, #128	@ 0x80
 80148c8:	01c9      	lsls	r1, r1, #7
 80148ca:	430a      	orrs	r2, r1
 80148cc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80148ce:	e011      	b.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80148d0:	68bb      	ldr	r3, [r7, #8]
 80148d2:	095b      	lsrs	r3, r3, #5
 80148d4:	001a      	movs	r2, r3
 80148d6:	2301      	movs	r3, #1
 80148d8:	4013      	ands	r3, r2
 80148da:	d00b      	beq.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	095b      	lsrs	r3, r3, #5
 80148e0:	001a      	movs	r2, r3
 80148e2:	2301      	movs	r3, #1
 80148e4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80148e6:	d005      	beq.n	80148f4 <I2C_Mem_ISR_DMA+0x264>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80148e8:	68ba      	ldr	r2, [r7, #8]
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	0011      	movs	r1, r2
 80148ee:	0018      	movs	r0, r3
 80148f0:	f000 fa52 	bl	8014d98 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	2240      	movs	r2, #64	@ 0x40
 80148f8:	2100      	movs	r1, #0
 80148fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80148fc:	2300      	movs	r3, #0
}
 80148fe:	0018      	movs	r0, r3
 8014900:	46bd      	mov	sp, r7
 8014902:	b007      	add	sp, #28
 8014904:	bd90      	pop	{r4, r7, pc}
 8014906:	46c0      	nop			@ (mov r8, r8)
 8014908:	80002000 	.word	0x80002000
 801490c:	80002400 	.word	0x80002400

08014910 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8014910:	b580      	push	{r7, lr}
 8014912:	b088      	sub	sp, #32
 8014914:	af00      	add	r7, sp, #0
 8014916:	60f8      	str	r0, [r7, #12]
 8014918:	60b9      	str	r1, [r7, #8]
 801491a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014920:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8014922:	2300      	movs	r3, #0
 8014924:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	2240      	movs	r2, #64	@ 0x40
 801492a:	5c9b      	ldrb	r3, [r3, r2]
 801492c:	2b01      	cmp	r3, #1
 801492e:	d101      	bne.n	8014934 <I2C_Slave_ISR_DMA+0x24>
 8014930:	2302      	movs	r3, #2
 8014932:	e0de      	b.n	8014af2 <I2C_Slave_ISR_DMA+0x1e2>
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	2240      	movs	r2, #64	@ 0x40
 8014938:	2101      	movs	r1, #1
 801493a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 801493c:	68bb      	ldr	r3, [r7, #8]
 801493e:	095b      	lsrs	r3, r3, #5
 8014940:	001a      	movs	r2, r3
 8014942:	2301      	movs	r3, #1
 8014944:	4013      	ands	r3, r2
 8014946:	d00c      	beq.n	8014962 <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	095b      	lsrs	r3, r3, #5
 801494c:	001a      	movs	r2, r3
 801494e:	2301      	movs	r3, #1
 8014950:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8014952:	d006      	beq.n	8014962 <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8014954:	68ba      	ldr	r2, [r7, #8]
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	0011      	movs	r1, r2
 801495a:	0018      	movs	r0, r3
 801495c:	f000 faee 	bl	8014f3c <I2C_ITSlaveCplt>
 8014960:	e0c2      	b.n	8014ae8 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8014962:	68bb      	ldr	r3, [r7, #8]
 8014964:	091b      	lsrs	r3, r3, #4
 8014966:	001a      	movs	r2, r3
 8014968:	2301      	movs	r3, #1
 801496a:	4013      	ands	r3, r2
 801496c:	d100      	bne.n	8014970 <I2C_Slave_ISR_DMA+0x60>
 801496e:	e0a9      	b.n	8014ac4 <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	091b      	lsrs	r3, r3, #4
 8014974:	001a      	movs	r2, r3
 8014976:	2301      	movs	r3, #1
 8014978:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 801497a:	d100      	bne.n	801497e <I2C_Slave_ISR_DMA+0x6e>
 801497c:	e0a2      	b.n	8014ac4 <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	0b9b      	lsrs	r3, r3, #14
 8014982:	001a      	movs	r2, r3
 8014984:	2301      	movs	r3, #1
 8014986:	4013      	ands	r3, r2
 8014988:	d106      	bne.n	8014998 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	0bdb      	lsrs	r3, r3, #15
 801498e:	001a      	movs	r2, r3
 8014990:	2301      	movs	r3, #1
 8014992:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8014994:	d100      	bne.n	8014998 <I2C_Slave_ISR_DMA+0x88>
 8014996:	e08e      	b.n	8014ab6 <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801499c:	2b00      	cmp	r3, #0
 801499e:	d00d      	beq.n	80149bc <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	0bdb      	lsrs	r3, r3, #15
 80149a4:	001a      	movs	r2, r3
 80149a6:	2301      	movs	r3, #1
 80149a8:	4013      	ands	r3, r2
 80149aa:	d007      	beq.n	80149bc <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149b0:	681b      	ldr	r3, [r3, #0]
 80149b2:	685b      	ldr	r3, [r3, #4]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d101      	bne.n	80149bc <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 80149b8:	2301      	movs	r3, #1
 80149ba:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80149bc:	68fb      	ldr	r3, [r7, #12]
 80149be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d00d      	beq.n	80149e0 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	0b9b      	lsrs	r3, r3, #14
 80149c8:	001a      	movs	r2, r3
 80149ca:	2301      	movs	r3, #1
 80149cc:	4013      	ands	r3, r2
 80149ce:	d007      	beq.n	80149e0 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	685b      	ldr	r3, [r3, #4]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d101      	bne.n	80149e0 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 80149dc:	2301      	movs	r3, #1
 80149de:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80149e0:	69fb      	ldr	r3, [r7, #28]
 80149e2:	2b01      	cmp	r3, #1
 80149e4:	d12d      	bne.n	8014a42 <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	2241      	movs	r2, #65	@ 0x41
 80149ea:	5c9b      	ldrb	r3, [r3, r2]
 80149ec:	b2db      	uxtb	r3, r3
 80149ee:	2b28      	cmp	r3, #40	@ 0x28
 80149f0:	d10b      	bne.n	8014a0a <I2C_Slave_ISR_DMA+0xfa>
 80149f2:	69ba      	ldr	r2, [r7, #24]
 80149f4:	2380      	movs	r3, #128	@ 0x80
 80149f6:	049b      	lsls	r3, r3, #18
 80149f8:	429a      	cmp	r2, r3
 80149fa:	d106      	bne.n	8014a0a <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80149fc:	68ba      	ldr	r2, [r7, #8]
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	0011      	movs	r1, r2
 8014a02:	0018      	movs	r0, r3
 8014a04:	f000 fc2a 	bl	801525c <I2C_ITListenCplt>
 8014a08:	e054      	b.n	8014ab4 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	2241      	movs	r2, #65	@ 0x41
 8014a0e:	5c9b      	ldrb	r3, [r3, r2]
 8014a10:	b2db      	uxtb	r3, r3
 8014a12:	2b29      	cmp	r3, #41	@ 0x29
 8014a14:	d110      	bne.n	8014a38 <I2C_Slave_ISR_DMA+0x128>
 8014a16:	69bb      	ldr	r3, [r7, #24]
 8014a18:	4a38      	ldr	r2, [pc, #224]	@ (8014afc <I2C_Slave_ISR_DMA+0x1ec>)
 8014a1a:	4293      	cmp	r3, r2
 8014a1c:	d00c      	beq.n	8014a38 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	2210      	movs	r2, #16
 8014a24:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	0018      	movs	r0, r3
 8014a2a:	f000 fd9c 	bl	8015566 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	0018      	movs	r0, r3
 8014a32:	f000 f94b 	bl	8014ccc <I2C_ITSlaveSeqCplt>
 8014a36:	e03d      	b.n	8014ab4 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014a38:	68fb      	ldr	r3, [r7, #12]
 8014a3a:	681b      	ldr	r3, [r3, #0]
 8014a3c:	2210      	movs	r2, #16
 8014a3e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8014a40:	e03e      	b.n	8014ac0 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	2210      	movs	r2, #16
 8014a48:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014a4a:	68fb      	ldr	r3, [r7, #12]
 8014a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a4e:	2204      	movs	r2, #4
 8014a50:	431a      	orrs	r2, r3
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8014a56:	2317      	movs	r3, #23
 8014a58:	18fb      	adds	r3, r7, r3
 8014a5a:	68fa      	ldr	r2, [r7, #12]
 8014a5c:	2141      	movs	r1, #65	@ 0x41
 8014a5e:	5c52      	ldrb	r2, [r2, r1]
 8014a60:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8014a62:	69bb      	ldr	r3, [r7, #24]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d004      	beq.n	8014a72 <I2C_Slave_ISR_DMA+0x162>
 8014a68:	69ba      	ldr	r2, [r7, #24]
 8014a6a:	2380      	movs	r3, #128	@ 0x80
 8014a6c:	045b      	lsls	r3, r3, #17
 8014a6e:	429a      	cmp	r2, r3
 8014a70:	d126      	bne.n	8014ac0 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8014a72:	2217      	movs	r2, #23
 8014a74:	18bb      	adds	r3, r7, r2
 8014a76:	781b      	ldrb	r3, [r3, #0]
 8014a78:	2b21      	cmp	r3, #33	@ 0x21
 8014a7a:	d003      	beq.n	8014a84 <I2C_Slave_ISR_DMA+0x174>
 8014a7c:	18bb      	adds	r3, r7, r2
 8014a7e:	781b      	ldrb	r3, [r3, #0]
 8014a80:	2b29      	cmp	r3, #41	@ 0x29
 8014a82:	d103      	bne.n	8014a8c <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	2221      	movs	r2, #33	@ 0x21
 8014a88:	631a      	str	r2, [r3, #48]	@ 0x30
 8014a8a:	e00b      	b.n	8014aa4 <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8014a8c:	2217      	movs	r2, #23
 8014a8e:	18bb      	adds	r3, r7, r2
 8014a90:	781b      	ldrb	r3, [r3, #0]
 8014a92:	2b22      	cmp	r3, #34	@ 0x22
 8014a94:	d003      	beq.n	8014a9e <I2C_Slave_ISR_DMA+0x18e>
 8014a96:	18bb      	adds	r3, r7, r2
 8014a98:	781b      	ldrb	r3, [r3, #0]
 8014a9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a9c:	d102      	bne.n	8014aa4 <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	2222      	movs	r2, #34	@ 0x22
 8014aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	0011      	movs	r1, r2
 8014aac:	0018      	movs	r0, r3
 8014aae:	f000 fc2f 	bl	8015310 <I2C_ITError>
      if (treatdmanack == 1U)
 8014ab2:	e005      	b.n	8014ac0 <I2C_Slave_ISR_DMA+0x1b0>
 8014ab4:	e004      	b.n	8014ac0 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	2210      	movs	r2, #16
 8014abc:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8014abe:	e013      	b.n	8014ae8 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8014ac0:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8014ac2:	e011      	b.n	8014ae8 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8014ac4:	68bb      	ldr	r3, [r7, #8]
 8014ac6:	08db      	lsrs	r3, r3, #3
 8014ac8:	001a      	movs	r2, r3
 8014aca:	2301      	movs	r3, #1
 8014acc:	4013      	ands	r3, r2
 8014ace:	d00b      	beq.n	8014ae8 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	08db      	lsrs	r3, r3, #3
 8014ad4:	001a      	movs	r2, r3
 8014ad6:	2301      	movs	r3, #1
 8014ad8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8014ada:	d005      	beq.n	8014ae8 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8014adc:	68ba      	ldr	r2, [r7, #8]
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	0011      	movs	r1, r2
 8014ae2:	0018      	movs	r0, r3
 8014ae4:	f000 f80c 	bl	8014b00 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	2240      	movs	r2, #64	@ 0x40
 8014aec:	2100      	movs	r1, #0
 8014aee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8014af0:	2300      	movs	r3, #0
}
 8014af2:	0018      	movs	r0, r3
 8014af4:	46bd      	mov	sp, r7
 8014af6:	b008      	add	sp, #32
 8014af8:	bd80      	pop	{r7, pc}
 8014afa:	46c0      	nop			@ (mov r8, r8)
 8014afc:	ffff0000 	.word	0xffff0000

08014b00 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8014b00:	b5b0      	push	{r4, r5, r7, lr}
 8014b02:	b084      	sub	sp, #16
 8014b04:	af00      	add	r7, sp, #0
 8014b06:	6078      	str	r0, [r7, #4]
 8014b08:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	2241      	movs	r2, #65	@ 0x41
 8014b0e:	5c9b      	ldrb	r3, [r3, r2]
 8014b10:	b2db      	uxtb	r3, r3
 8014b12:	001a      	movs	r2, r3
 8014b14:	2328      	movs	r3, #40	@ 0x28
 8014b16:	4013      	ands	r3, r2
 8014b18:	2b28      	cmp	r3, #40	@ 0x28
 8014b1a:	d000      	beq.n	8014b1e <I2C_ITAddrCplt+0x1e>
 8014b1c:	e088      	b.n	8014c30 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	699b      	ldr	r3, [r3, #24]
 8014b24:	0c1b      	lsrs	r3, r3, #16
 8014b26:	b2da      	uxtb	r2, r3
 8014b28:	250f      	movs	r5, #15
 8014b2a:	197b      	adds	r3, r7, r5
 8014b2c:	2101      	movs	r1, #1
 8014b2e:	400a      	ands	r2, r1
 8014b30:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	699b      	ldr	r3, [r3, #24]
 8014b38:	0c1b      	lsrs	r3, r3, #16
 8014b3a:	b29a      	uxth	r2, r3
 8014b3c:	200c      	movs	r0, #12
 8014b3e:	183b      	adds	r3, r7, r0
 8014b40:	21fe      	movs	r1, #254	@ 0xfe
 8014b42:	400a      	ands	r2, r1
 8014b44:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	681b      	ldr	r3, [r3, #0]
 8014b4a:	689b      	ldr	r3, [r3, #8]
 8014b4c:	b29a      	uxth	r2, r3
 8014b4e:	240a      	movs	r4, #10
 8014b50:	193b      	adds	r3, r7, r4
 8014b52:	0592      	lsls	r2, r2, #22
 8014b54:	0d92      	lsrs	r2, r2, #22
 8014b56:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	68db      	ldr	r3, [r3, #12]
 8014b5e:	b29a      	uxth	r2, r3
 8014b60:	2308      	movs	r3, #8
 8014b62:	18fb      	adds	r3, r7, r3
 8014b64:	21fe      	movs	r1, #254	@ 0xfe
 8014b66:	400a      	ands	r2, r1
 8014b68:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	68db      	ldr	r3, [r3, #12]
 8014b6e:	2b02      	cmp	r3, #2
 8014b70:	d148      	bne.n	8014c04 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8014b72:	0021      	movs	r1, r4
 8014b74:	187b      	adds	r3, r7, r1
 8014b76:	881b      	ldrh	r3, [r3, #0]
 8014b78:	09db      	lsrs	r3, r3, #7
 8014b7a:	b29a      	uxth	r2, r3
 8014b7c:	183b      	adds	r3, r7, r0
 8014b7e:	881b      	ldrh	r3, [r3, #0]
 8014b80:	4053      	eors	r3, r2
 8014b82:	b29b      	uxth	r3, r3
 8014b84:	001a      	movs	r2, r3
 8014b86:	2306      	movs	r3, #6
 8014b88:	4013      	ands	r3, r2
 8014b8a:	d120      	bne.n	8014bce <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8014b8c:	183b      	adds	r3, r7, r0
 8014b8e:	187a      	adds	r2, r7, r1
 8014b90:	8812      	ldrh	r2, [r2, #0]
 8014b92:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014b98:	1c5a      	adds	r2, r3, #1
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014ba2:	2b02      	cmp	r3, #2
 8014ba4:	d14c      	bne.n	8014c40 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	2200      	movs	r2, #0
 8014baa:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	2208      	movs	r2, #8
 8014bb2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	2240      	movs	r2, #64	@ 0x40
 8014bb8:	2100      	movs	r1, #0
 8014bba:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014bbc:	183b      	adds	r3, r7, r0
 8014bbe:	881a      	ldrh	r2, [r3, #0]
 8014bc0:	197b      	adds	r3, r7, r5
 8014bc2:	7819      	ldrb	r1, [r3, #0]
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	0018      	movs	r0, r3
 8014bc8:	f7ff f9bc 	bl	8013f44 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8014bcc:	e038      	b.n	8014c40 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8014bce:	240c      	movs	r4, #12
 8014bd0:	193b      	adds	r3, r7, r4
 8014bd2:	2208      	movs	r2, #8
 8014bd4:	18ba      	adds	r2, r7, r2
 8014bd6:	8812      	ldrh	r2, [r2, #0]
 8014bd8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8014bda:	2380      	movs	r3, #128	@ 0x80
 8014bdc:	021a      	lsls	r2, r3, #8
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	0011      	movs	r1, r2
 8014be2:	0018      	movs	r0, r3
 8014be4:	f000 fe7e 	bl	80158e4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	2240      	movs	r2, #64	@ 0x40
 8014bec:	2100      	movs	r1, #0
 8014bee:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014bf0:	193b      	adds	r3, r7, r4
 8014bf2:	881a      	ldrh	r2, [r3, #0]
 8014bf4:	230f      	movs	r3, #15
 8014bf6:	18fb      	adds	r3, r7, r3
 8014bf8:	7819      	ldrb	r1, [r3, #0]
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	0018      	movs	r0, r3
 8014bfe:	f7ff f9a1 	bl	8013f44 <HAL_I2C_AddrCallback>
}
 8014c02:	e01d      	b.n	8014c40 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8014c04:	2380      	movs	r3, #128	@ 0x80
 8014c06:	021a      	lsls	r2, r3, #8
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	0011      	movs	r1, r2
 8014c0c:	0018      	movs	r0, r3
 8014c0e:	f000 fe69 	bl	80158e4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	2240      	movs	r2, #64	@ 0x40
 8014c16:	2100      	movs	r1, #0
 8014c18:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8014c1a:	230c      	movs	r3, #12
 8014c1c:	18fb      	adds	r3, r7, r3
 8014c1e:	881a      	ldrh	r2, [r3, #0]
 8014c20:	230f      	movs	r3, #15
 8014c22:	18fb      	adds	r3, r7, r3
 8014c24:	7819      	ldrb	r1, [r3, #0]
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	0018      	movs	r0, r3
 8014c2a:	f7ff f98b 	bl	8013f44 <HAL_I2C_AddrCallback>
}
 8014c2e:	e007      	b.n	8014c40 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	2208      	movs	r2, #8
 8014c36:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	2240      	movs	r2, #64	@ 0x40
 8014c3c:	2100      	movs	r1, #0
 8014c3e:	5499      	strb	r1, [r3, r2]
}
 8014c40:	46c0      	nop			@ (mov r8, r8)
 8014c42:	46bd      	mov	sp, r7
 8014c44:	b004      	add	sp, #16
 8014c46:	bdb0      	pop	{r4, r5, r7, pc}

08014c48 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	b082      	sub	sp, #8
 8014c4c:	af00      	add	r7, sp, #0
 8014c4e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2242      	movs	r2, #66	@ 0x42
 8014c54:	2100      	movs	r1, #0
 8014c56:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	2241      	movs	r2, #65	@ 0x41
 8014c5c:	5c9b      	ldrb	r3, [r3, r2]
 8014c5e:	b2db      	uxtb	r3, r3
 8014c60:	2b21      	cmp	r3, #33	@ 0x21
 8014c62:	d117      	bne.n	8014c94 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	2241      	movs	r2, #65	@ 0x41
 8014c68:	2120      	movs	r1, #32
 8014c6a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	2211      	movs	r2, #17
 8014c70:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	2200      	movs	r2, #0
 8014c76:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	2101      	movs	r1, #1
 8014c7c:	0018      	movs	r0, r3
 8014c7e:	f000 fe31 	bl	80158e4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	2240      	movs	r2, #64	@ 0x40
 8014c86:	2100      	movs	r1, #0
 8014c88:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	0018      	movs	r0, r3
 8014c8e:	f7ff f939 	bl	8013f04 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8014c92:	e016      	b.n	8014cc2 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	2241      	movs	r2, #65	@ 0x41
 8014c98:	2120      	movs	r1, #32
 8014c9a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	2212      	movs	r2, #18
 8014ca0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	2102      	movs	r1, #2
 8014cac:	0018      	movs	r0, r3
 8014cae:	f000 fe19 	bl	80158e4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	2240      	movs	r2, #64	@ 0x40
 8014cb6:	2100      	movs	r1, #0
 8014cb8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	0018      	movs	r0, r3
 8014cbe:	f7ff f929 	bl	8013f14 <HAL_I2C_MasterRxCpltCallback>
}
 8014cc2:	46c0      	nop			@ (mov r8, r8)
 8014cc4:	46bd      	mov	sp, r7
 8014cc6:	b002      	add	sp, #8
 8014cc8:	bd80      	pop	{r7, pc}
	...

08014ccc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8014ccc:	b580      	push	{r7, lr}
 8014cce:	b084      	sub	sp, #16
 8014cd0:	af00      	add	r7, sp, #0
 8014cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	2242      	movs	r2, #66	@ 0x42
 8014ce0:	2100      	movs	r1, #0
 8014ce2:	5499      	strb	r1, [r3, r2]

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8014ce4:	68fb      	ldr	r3, [r7, #12]
 8014ce6:	0b9b      	lsrs	r3, r3, #14
 8014ce8:	001a      	movs	r2, r3
 8014cea:	2301      	movs	r3, #1
 8014cec:	4013      	ands	r3, r2
 8014cee:	d008      	beq.n	8014d02 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	681a      	ldr	r2, [r3, #0]
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	4925      	ldr	r1, [pc, #148]	@ (8014d90 <I2C_ITSlaveSeqCplt+0xc4>)
 8014cfc:	400a      	ands	r2, r1
 8014cfe:	601a      	str	r2, [r3, #0]
 8014d00:	e00d      	b.n	8014d1e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	0bdb      	lsrs	r3, r3, #15
 8014d06:	001a      	movs	r2, r3
 8014d08:	2301      	movs	r3, #1
 8014d0a:	4013      	ands	r3, r2
 8014d0c:	d007      	beq.n	8014d1e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	681b      	ldr	r3, [r3, #0]
 8014d12:	681a      	ldr	r2, [r3, #0]
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	491e      	ldr	r1, [pc, #120]	@ (8014d94 <I2C_ITSlaveSeqCplt+0xc8>)
 8014d1a:	400a      	ands	r2, r1
 8014d1c:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	2241      	movs	r2, #65	@ 0x41
 8014d22:	5c9b      	ldrb	r3, [r3, r2]
 8014d24:	b2db      	uxtb	r3, r3
 8014d26:	2b29      	cmp	r3, #41	@ 0x29
 8014d28:	d114      	bne.n	8014d54 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	2241      	movs	r2, #65	@ 0x41
 8014d2e:	2128      	movs	r1, #40	@ 0x28
 8014d30:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	2221      	movs	r2, #33	@ 0x21
 8014d36:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	2101      	movs	r1, #1
 8014d3c:	0018      	movs	r0, r3
 8014d3e:	f000 fdd1 	bl	80158e4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	2240      	movs	r2, #64	@ 0x40
 8014d46:	2100      	movs	r1, #0
 8014d48:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	0018      	movs	r0, r3
 8014d4e:	f7ff f8e9 	bl	8013f24 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8014d52:	e019      	b.n	8014d88 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	2241      	movs	r2, #65	@ 0x41
 8014d58:	5c9b      	ldrb	r3, [r3, r2]
 8014d5a:	b2db      	uxtb	r3, r3
 8014d5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8014d5e:	d113      	bne.n	8014d88 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	2241      	movs	r2, #65	@ 0x41
 8014d64:	2128      	movs	r1, #40	@ 0x28
 8014d66:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	2222      	movs	r2, #34	@ 0x22
 8014d6c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	2102      	movs	r1, #2
 8014d72:	0018      	movs	r0, r3
 8014d74:	f000 fdb6 	bl	80158e4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	2240      	movs	r2, #64	@ 0x40
 8014d7c:	2100      	movs	r1, #0
 8014d7e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	0018      	movs	r0, r3
 8014d84:	f7ff f8d6 	bl	8013f34 <HAL_I2C_SlaveRxCpltCallback>
}
 8014d88:	46c0      	nop			@ (mov r8, r8)
 8014d8a:	46bd      	mov	sp, r7
 8014d8c:	b004      	add	sp, #16
 8014d8e:	bd80      	pop	{r7, pc}
 8014d90:	ffffbfff 	.word	0xffffbfff
 8014d94:	ffff7fff 	.word	0xffff7fff

08014d98 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b086      	sub	sp, #24
 8014d9c:	af00      	add	r7, sp, #0
 8014d9e:	6078      	str	r0, [r7, #4]
 8014da0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8014da2:	683b      	ldr	r3, [r7, #0]
 8014da4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	681b      	ldr	r3, [r3, #0]
 8014daa:	2220      	movs	r2, #32
 8014dac:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	2241      	movs	r2, #65	@ 0x41
 8014db2:	5c9b      	ldrb	r3, [r3, r2]
 8014db4:	b2db      	uxtb	r3, r3
 8014db6:	2b21      	cmp	r3, #33	@ 0x21
 8014db8:	d108      	bne.n	8014dcc <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	2101      	movs	r1, #1
 8014dbe:	0018      	movs	r0, r3
 8014dc0:	f000 fd90 	bl	80158e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2211      	movs	r2, #17
 8014dc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8014dca:	e00d      	b.n	8014de8 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	2241      	movs	r2, #65	@ 0x41
 8014dd0:	5c9b      	ldrb	r3, [r3, r2]
 8014dd2:	b2db      	uxtb	r3, r3
 8014dd4:	2b22      	cmp	r3, #34	@ 0x22
 8014dd6:	d107      	bne.n	8014de8 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	2102      	movs	r1, #2
 8014ddc:	0018      	movs	r0, r3
 8014dde:	f000 fd81 	bl	80158e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	2212      	movs	r2, #18
 8014de6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	681b      	ldr	r3, [r3, #0]
 8014dec:	685a      	ldr	r2, [r3, #4]
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	4950      	ldr	r1, [pc, #320]	@ (8014f34 <I2C_ITMasterCplt+0x19c>)
 8014df4:	400a      	ands	r2, r1
 8014df6:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	2200      	movs	r2, #0
 8014dfc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	4a4d      	ldr	r2, [pc, #308]	@ (8014f38 <I2C_ITMasterCplt+0x1a0>)
 8014e02:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8014e04:	697b      	ldr	r3, [r7, #20]
 8014e06:	091b      	lsrs	r3, r3, #4
 8014e08:	001a      	movs	r2, r3
 8014e0a:	2301      	movs	r3, #1
 8014e0c:	4013      	ands	r3, r2
 8014e0e:	d009      	beq.n	8014e24 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	2210      	movs	r2, #16
 8014e16:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014e1c:	2204      	movs	r2, #4
 8014e1e:	431a      	orrs	r2, r3
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	2241      	movs	r2, #65	@ 0x41
 8014e28:	5c9b      	ldrb	r3, [r3, r2]
 8014e2a:	b2db      	uxtb	r3, r3
 8014e2c:	2b60      	cmp	r3, #96	@ 0x60
 8014e2e:	d10b      	bne.n	8014e48 <I2C_ITMasterCplt+0xb0>
 8014e30:	697b      	ldr	r3, [r7, #20]
 8014e32:	089b      	lsrs	r3, r3, #2
 8014e34:	001a      	movs	r2, r3
 8014e36:	2301      	movs	r3, #1
 8014e38:	4013      	ands	r3, r2
 8014e3a:	d005      	beq.n	8014e48 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e42:	b2db      	uxtb	r3, r3
 8014e44:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8014e46:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	0018      	movs	r0, r3
 8014e4c:	f000 fb8b 	bl	8015566 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014e54:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	2241      	movs	r2, #65	@ 0x41
 8014e5a:	5c9b      	ldrb	r3, [r3, r2]
 8014e5c:	b2db      	uxtb	r3, r3
 8014e5e:	2b60      	cmp	r3, #96	@ 0x60
 8014e60:	d002      	beq.n	8014e68 <I2C_ITMasterCplt+0xd0>
 8014e62:	693b      	ldr	r3, [r7, #16]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d007      	beq.n	8014e78 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	0011      	movs	r1, r2
 8014e70:	0018      	movs	r0, r3
 8014e72:	f000 fa4d 	bl	8015310 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8014e76:	e058      	b.n	8014f2a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	2241      	movs	r2, #65	@ 0x41
 8014e7c:	5c9b      	ldrb	r3, [r3, r2]
 8014e7e:	b2db      	uxtb	r3, r3
 8014e80:	2b21      	cmp	r3, #33	@ 0x21
 8014e82:	d126      	bne.n	8014ed2 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	2241      	movs	r2, #65	@ 0x41
 8014e88:	2120      	movs	r1, #32
 8014e8a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	2200      	movs	r2, #0
 8014e90:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	2242      	movs	r2, #66	@ 0x42
 8014e96:	5c9b      	ldrb	r3, [r3, r2]
 8014e98:	b2db      	uxtb	r3, r3
 8014e9a:	2b40      	cmp	r3, #64	@ 0x40
 8014e9c:	d10c      	bne.n	8014eb8 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	2242      	movs	r2, #66	@ 0x42
 8014ea2:	2100      	movs	r1, #0
 8014ea4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	2240      	movs	r2, #64	@ 0x40
 8014eaa:	2100      	movs	r1, #0
 8014eac:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	0018      	movs	r0, r3
 8014eb2:	f7ff f85f 	bl	8013f74 <HAL_I2C_MemTxCpltCallback>
}
 8014eb6:	e038      	b.n	8014f2a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	2242      	movs	r2, #66	@ 0x42
 8014ebc:	2100      	movs	r1, #0
 8014ebe:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	2240      	movs	r2, #64	@ 0x40
 8014ec4:	2100      	movs	r1, #0
 8014ec6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	0018      	movs	r0, r3
 8014ecc:	f7ff f81a 	bl	8013f04 <HAL_I2C_MasterTxCpltCallback>
}
 8014ed0:	e02b      	b.n	8014f2a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	2241      	movs	r2, #65	@ 0x41
 8014ed6:	5c9b      	ldrb	r3, [r3, r2]
 8014ed8:	b2db      	uxtb	r3, r3
 8014eda:	2b22      	cmp	r3, #34	@ 0x22
 8014edc:	d125      	bne.n	8014f2a <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	2241      	movs	r2, #65	@ 0x41
 8014ee2:	2120      	movs	r1, #32
 8014ee4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	2200      	movs	r2, #0
 8014eea:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2242      	movs	r2, #66	@ 0x42
 8014ef0:	5c9b      	ldrb	r3, [r3, r2]
 8014ef2:	b2db      	uxtb	r3, r3
 8014ef4:	2b40      	cmp	r3, #64	@ 0x40
 8014ef6:	d10c      	bne.n	8014f12 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	2242      	movs	r2, #66	@ 0x42
 8014efc:	2100      	movs	r1, #0
 8014efe:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	2240      	movs	r2, #64	@ 0x40
 8014f04:	2100      	movs	r1, #0
 8014f06:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	0018      	movs	r0, r3
 8014f0c:	f7ff f83a 	bl	8013f84 <HAL_I2C_MemRxCpltCallback>
}
 8014f10:	e00b      	b.n	8014f2a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	2242      	movs	r2, #66	@ 0x42
 8014f16:	2100      	movs	r1, #0
 8014f18:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	2240      	movs	r2, #64	@ 0x40
 8014f1e:	2100      	movs	r1, #0
 8014f20:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	0018      	movs	r0, r3
 8014f26:	f7fe fff5 	bl	8013f14 <HAL_I2C_MasterRxCpltCallback>
}
 8014f2a:	46c0      	nop			@ (mov r8, r8)
 8014f2c:	46bd      	mov	sp, r7
 8014f2e:	b006      	add	sp, #24
 8014f30:	bd80      	pop	{r7, pc}
 8014f32:	46c0      	nop			@ (mov r8, r8)
 8014f34:	fe00e800 	.word	0xfe00e800
 8014f38:	ffff0000 	.word	0xffff0000

08014f3c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	b086      	sub	sp, #24
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	6078      	str	r0, [r7, #4]
 8014f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8014f4e:	683b      	ldr	r3, [r7, #0]
 8014f50:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f56:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8014f58:	200b      	movs	r0, #11
 8014f5a:	183b      	adds	r3, r7, r0
 8014f5c:	687a      	ldr	r2, [r7, #4]
 8014f5e:	2141      	movs	r1, #65	@ 0x41
 8014f60:	5c52      	ldrb	r2, [r2, r1]
 8014f62:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	2220      	movs	r2, #32
 8014f6a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8014f6c:	183b      	adds	r3, r7, r0
 8014f6e:	781b      	ldrb	r3, [r3, #0]
 8014f70:	2b21      	cmp	r3, #33	@ 0x21
 8014f72:	d003      	beq.n	8014f7c <I2C_ITSlaveCplt+0x40>
 8014f74:	183b      	adds	r3, r7, r0
 8014f76:	781b      	ldrb	r3, [r3, #0]
 8014f78:	2b29      	cmp	r3, #41	@ 0x29
 8014f7a:	d109      	bne.n	8014f90 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8014f7c:	4ab0      	ldr	r2, [pc, #704]	@ (8015240 <I2C_ITSlaveCplt+0x304>)
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	0011      	movs	r1, r2
 8014f82:	0018      	movs	r0, r3
 8014f84:	f000 fcae 	bl	80158e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	2221      	movs	r2, #33	@ 0x21
 8014f8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8014f8e:	e020      	b.n	8014fd2 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8014f90:	220b      	movs	r2, #11
 8014f92:	18bb      	adds	r3, r7, r2
 8014f94:	781b      	ldrb	r3, [r3, #0]
 8014f96:	2b22      	cmp	r3, #34	@ 0x22
 8014f98:	d003      	beq.n	8014fa2 <I2C_ITSlaveCplt+0x66>
 8014f9a:	18bb      	adds	r3, r7, r2
 8014f9c:	781b      	ldrb	r3, [r3, #0]
 8014f9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014fa0:	d109      	bne.n	8014fb6 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8014fa2:	4aa8      	ldr	r2, [pc, #672]	@ (8015244 <I2C_ITSlaveCplt+0x308>)
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	0011      	movs	r1, r2
 8014fa8:	0018      	movs	r0, r3
 8014faa:	f000 fc9b 	bl	80158e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	2222      	movs	r2, #34	@ 0x22
 8014fb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8014fb4:	e00d      	b.n	8014fd2 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8014fb6:	230b      	movs	r3, #11
 8014fb8:	18fb      	adds	r3, r7, r3
 8014fba:	781b      	ldrb	r3, [r3, #0]
 8014fbc:	2b28      	cmp	r3, #40	@ 0x28
 8014fbe:	d108      	bne.n	8014fd2 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8014fc0:	4aa1      	ldr	r2, [pc, #644]	@ (8015248 <I2C_ITSlaveCplt+0x30c>)
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	0011      	movs	r1, r2
 8014fc6:	0018      	movs	r0, r3
 8014fc8:	f000 fc8c 	bl	80158e4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	2200      	movs	r2, #0
 8014fd0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	685a      	ldr	r2, [r3, #4]
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	681b      	ldr	r3, [r3, #0]
 8014fdc:	2180      	movs	r1, #128	@ 0x80
 8014fde:	0209      	lsls	r1, r1, #8
 8014fe0:	430a      	orrs	r2, r1
 8014fe2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	681b      	ldr	r3, [r3, #0]
 8014fe8:	685a      	ldr	r2, [r3, #4]
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	4997      	ldr	r1, [pc, #604]	@ (801524c <I2C_ITSlaveCplt+0x310>)
 8014ff0:	400a      	ands	r2, r1
 8014ff2:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	0018      	movs	r0, r3
 8014ff8:	f000 fab5 	bl	8015566 <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8014ffc:	693b      	ldr	r3, [r7, #16]
 8014ffe:	0b9b      	lsrs	r3, r3, #14
 8015000:	001a      	movs	r2, r3
 8015002:	2301      	movs	r3, #1
 8015004:	4013      	ands	r3, r2
 8015006:	d013      	beq.n	8015030 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	681a      	ldr	r2, [r3, #0]
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	681b      	ldr	r3, [r3, #0]
 8015012:	498f      	ldr	r1, [pc, #572]	@ (8015250 <I2C_ITSlaveCplt+0x314>)
 8015014:	400a      	ands	r2, r1
 8015016:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801501c:	2b00      	cmp	r3, #0
 801501e:	d020      	beq.n	8015062 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	685b      	ldr	r3, [r3, #4]
 8015028:	b29a      	uxth	r2, r3
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801502e:	e018      	b.n	8015062 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8015030:	693b      	ldr	r3, [r7, #16]
 8015032:	0bdb      	lsrs	r3, r3, #15
 8015034:	001a      	movs	r2, r3
 8015036:	2301      	movs	r3, #1
 8015038:	4013      	ands	r3, r2
 801503a:	d012      	beq.n	8015062 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	681a      	ldr	r2, [r3, #0]
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	4983      	ldr	r1, [pc, #524]	@ (8015254 <I2C_ITSlaveCplt+0x318>)
 8015048:	400a      	ands	r2, r1
 801504a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015050:	2b00      	cmp	r3, #0
 8015052:	d006      	beq.n	8015062 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	685b      	ldr	r3, [r3, #4]
 801505c:	b29a      	uxth	r2, r3
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8015062:	697b      	ldr	r3, [r7, #20]
 8015064:	089b      	lsrs	r3, r3, #2
 8015066:	001a      	movs	r2, r3
 8015068:	2301      	movs	r3, #1
 801506a:	4013      	ands	r3, r2
 801506c:	d020      	beq.n	80150b0 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	2204      	movs	r2, #4
 8015072:	4393      	bics	r3, r2
 8015074:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015080:	b2d2      	uxtb	r2, r2
 8015082:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015088:	1c5a      	adds	r2, r3, #1
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015092:	2b00      	cmp	r3, #0
 8015094:	d00c      	beq.n	80150b0 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801509a:	3b01      	subs	r3, #1
 801509c:	b29a      	uxth	r2, r3
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80150a6:	b29b      	uxth	r3, r3
 80150a8:	3b01      	subs	r3, #1
 80150aa:	b29a      	uxth	r2, r3
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80150b4:	b29b      	uxth	r3, r3
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d005      	beq.n	80150c6 <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80150be:	2204      	movs	r2, #4
 80150c0:	431a      	orrs	r2, r3
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80150c6:	697b      	ldr	r3, [r7, #20]
 80150c8:	091b      	lsrs	r3, r3, #4
 80150ca:	001a      	movs	r2, r3
 80150cc:	2301      	movs	r3, #1
 80150ce:	4013      	ands	r3, r2
 80150d0:	d051      	beq.n	8015176 <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80150d2:	693b      	ldr	r3, [r7, #16]
 80150d4:	091b      	lsrs	r3, r3, #4
 80150d6:	001a      	movs	r2, r3
 80150d8:	2301      	movs	r3, #1
 80150da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80150dc:	d04b      	beq.n	8015176 <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80150e2:	b29b      	uxth	r3, r3
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	d12d      	bne.n	8015144 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	2241      	movs	r2, #65	@ 0x41
 80150ec:	5c9b      	ldrb	r3, [r3, r2]
 80150ee:	b2db      	uxtb	r3, r3
 80150f0:	2b28      	cmp	r3, #40	@ 0x28
 80150f2:	d10b      	bne.n	801510c <I2C_ITSlaveCplt+0x1d0>
 80150f4:	68fa      	ldr	r2, [r7, #12]
 80150f6:	2380      	movs	r3, #128	@ 0x80
 80150f8:	049b      	lsls	r3, r3, #18
 80150fa:	429a      	cmp	r2, r3
 80150fc:	d106      	bne.n	801510c <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80150fe:	697a      	ldr	r2, [r7, #20]
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	0011      	movs	r1, r2
 8015104:	0018      	movs	r0, r3
 8015106:	f000 f8a9 	bl	801525c <I2C_ITListenCplt>
 801510a:	e034      	b.n	8015176 <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	2241      	movs	r2, #65	@ 0x41
 8015110:	5c9b      	ldrb	r3, [r3, r2]
 8015112:	b2db      	uxtb	r3, r3
 8015114:	2b29      	cmp	r3, #41	@ 0x29
 8015116:	d110      	bne.n	801513a <I2C_ITSlaveCplt+0x1fe>
 8015118:	68fb      	ldr	r3, [r7, #12]
 801511a:	4a4f      	ldr	r2, [pc, #316]	@ (8015258 <I2C_ITSlaveCplt+0x31c>)
 801511c:	4293      	cmp	r3, r2
 801511e:	d00c      	beq.n	801513a <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	681b      	ldr	r3, [r3, #0]
 8015124:	2210      	movs	r2, #16
 8015126:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	0018      	movs	r0, r3
 801512c:	f000 fa1b 	bl	8015566 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	0018      	movs	r0, r3
 8015134:	f7ff fdca 	bl	8014ccc <I2C_ITSlaveSeqCplt>
 8015138:	e01d      	b.n	8015176 <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	2210      	movs	r2, #16
 8015140:	61da      	str	r2, [r3, #28]
 8015142:	e018      	b.n	8015176 <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	2210      	movs	r2, #16
 801514a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015150:	2204      	movs	r2, #4
 8015152:	431a      	orrs	r2, r3
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	2b00      	cmp	r3, #0
 801515c:	d004      	beq.n	8015168 <I2C_ITSlaveCplt+0x22c>
 801515e:	68fa      	ldr	r2, [r7, #12]
 8015160:	2380      	movs	r3, #128	@ 0x80
 8015162:	045b      	lsls	r3, r3, #17
 8015164:	429a      	cmp	r2, r3
 8015166:	d106      	bne.n	8015176 <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	0011      	movs	r1, r2
 8015170:	0018      	movs	r0, r3
 8015172:	f000 f8cd 	bl	8015310 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2242      	movs	r2, #66	@ 0x42
 801517a:	2100      	movs	r1, #0
 801517c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	2200      	movs	r2, #0
 8015182:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015188:	2b00      	cmp	r3, #0
 801518a:	d013      	beq.n	80151b4 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	0011      	movs	r1, r2
 8015194:	0018      	movs	r0, r3
 8015196:	f000 f8bb 	bl	8015310 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	2241      	movs	r2, #65	@ 0x41
 801519e:	5c9b      	ldrb	r3, [r3, r2]
 80151a0:	b2db      	uxtb	r3, r3
 80151a2:	2b28      	cmp	r3, #40	@ 0x28
 80151a4:	d147      	bne.n	8015236 <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80151a6:	697a      	ldr	r2, [r7, #20]
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	0011      	movs	r1, r2
 80151ac:	0018      	movs	r0, r3
 80151ae:	f000 f855 	bl	801525c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80151b2:	e040      	b.n	8015236 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151b8:	4a27      	ldr	r2, [pc, #156]	@ (8015258 <I2C_ITSlaveCplt+0x31c>)
 80151ba:	4293      	cmp	r3, r2
 80151bc:	d016      	beq.n	80151ec <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	0018      	movs	r0, r3
 80151c2:	f7ff fd83 	bl	8014ccc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	4a23      	ldr	r2, [pc, #140]	@ (8015258 <I2C_ITSlaveCplt+0x31c>)
 80151ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	2241      	movs	r2, #65	@ 0x41
 80151d0:	2120      	movs	r1, #32
 80151d2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	2200      	movs	r2, #0
 80151d8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	2240      	movs	r2, #64	@ 0x40
 80151de:	2100      	movs	r1, #0
 80151e0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	0018      	movs	r0, r3
 80151e6:	f7fe febd 	bl	8013f64 <HAL_I2C_ListenCpltCallback>
}
 80151ea:	e024      	b.n	8015236 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2241      	movs	r2, #65	@ 0x41
 80151f0:	5c9b      	ldrb	r3, [r3, r2]
 80151f2:	b2db      	uxtb	r3, r3
 80151f4:	2b22      	cmp	r3, #34	@ 0x22
 80151f6:	d10f      	bne.n	8015218 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	2241      	movs	r2, #65	@ 0x41
 80151fc:	2120      	movs	r1, #32
 80151fe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2200      	movs	r2, #0
 8015204:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	2240      	movs	r2, #64	@ 0x40
 801520a:	2100      	movs	r1, #0
 801520c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	0018      	movs	r0, r3
 8015212:	f7fe fe8f 	bl	8013f34 <HAL_I2C_SlaveRxCpltCallback>
}
 8015216:	e00e      	b.n	8015236 <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	2241      	movs	r2, #65	@ 0x41
 801521c:	2120      	movs	r1, #32
 801521e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	2200      	movs	r2, #0
 8015224:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	2240      	movs	r2, #64	@ 0x40
 801522a:	2100      	movs	r1, #0
 801522c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	0018      	movs	r0, r3
 8015232:	f7fe fe77 	bl	8013f24 <HAL_I2C_SlaveTxCpltCallback>
}
 8015236:	46c0      	nop			@ (mov r8, r8)
 8015238:	46bd      	mov	sp, r7
 801523a:	b006      	add	sp, #24
 801523c:	bd80      	pop	{r7, pc}
 801523e:	46c0      	nop			@ (mov r8, r8)
 8015240:	00008001 	.word	0x00008001
 8015244:	00008002 	.word	0x00008002
 8015248:	00008003 	.word	0x00008003
 801524c:	fe00e800 	.word	0xfe00e800
 8015250:	ffffbfff 	.word	0xffffbfff
 8015254:	ffff7fff 	.word	0xffff7fff
 8015258:	ffff0000 	.word	0xffff0000

0801525c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b082      	sub	sp, #8
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]
 8015264:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	4a27      	ldr	r2, [pc, #156]	@ (8015308 <I2C_ITListenCplt+0xac>)
 801526a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	2200      	movs	r2, #0
 8015270:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	2241      	movs	r2, #65	@ 0x41
 8015276:	2120      	movs	r1, #32
 8015278:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	2242      	movs	r2, #66	@ 0x42
 801527e:	2100      	movs	r1, #0
 8015280:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2200      	movs	r2, #0
 8015286:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8015288:	683b      	ldr	r3, [r7, #0]
 801528a:	089b      	lsrs	r3, r3, #2
 801528c:	001a      	movs	r2, r3
 801528e:	2301      	movs	r3, #1
 8015290:	4013      	ands	r3, r2
 8015292:	d022      	beq.n	80152da <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	681b      	ldr	r3, [r3, #0]
 8015298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801529e:	b2d2      	uxtb	r2, r2
 80152a0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152a6:	1c5a      	adds	r2, r3, #1
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d012      	beq.n	80152da <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80152b8:	3b01      	subs	r3, #1
 80152ba:	b29a      	uxth	r2, r3
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80152c4:	b29b      	uxth	r3, r3
 80152c6:	3b01      	subs	r3, #1
 80152c8:	b29a      	uxth	r2, r3
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80152d2:	2204      	movs	r2, #4
 80152d4:	431a      	orrs	r2, r3
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80152da:	4a0c      	ldr	r2, [pc, #48]	@ (801530c <I2C_ITListenCplt+0xb0>)
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	0011      	movs	r1, r2
 80152e0:	0018      	movs	r0, r3
 80152e2:	f000 faff 	bl	80158e4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	681b      	ldr	r3, [r3, #0]
 80152ea:	2210      	movs	r2, #16
 80152ec:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	2240      	movs	r2, #64	@ 0x40
 80152f2:	2100      	movs	r1, #0
 80152f4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	0018      	movs	r0, r3
 80152fa:	f7fe fe33 	bl	8013f64 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80152fe:	46c0      	nop			@ (mov r8, r8)
 8015300:	46bd      	mov	sp, r7
 8015302:	b002      	add	sp, #8
 8015304:	bd80      	pop	{r7, pc}
 8015306:	46c0      	nop			@ (mov r8, r8)
 8015308:	ffff0000 	.word	0xffff0000
 801530c:	00008003 	.word	0x00008003

08015310 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8015310:	b580      	push	{r7, lr}
 8015312:	b084      	sub	sp, #16
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]
 8015318:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 801531a:	200f      	movs	r0, #15
 801531c:	183b      	adds	r3, r7, r0
 801531e:	687a      	ldr	r2, [r7, #4]
 8015320:	2141      	movs	r1, #65	@ 0x41
 8015322:	5c52      	ldrb	r2, [r2, r1]
 8015324:	701a      	strb	r2, [r3, #0]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8015326:	687b      	ldr	r3, [r7, #4]
 8015328:	2242      	movs	r2, #66	@ 0x42
 801532a:	2100      	movs	r1, #0
 801532c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	4a72      	ldr	r2, [pc, #456]	@ (80154fc <I2C_ITError+0x1ec>)
 8015332:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	2200      	movs	r2, #0
 8015338:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801533e:	683b      	ldr	r3, [r7, #0]
 8015340:	431a      	orrs	r2, r3
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8015346:	183b      	adds	r3, r7, r0
 8015348:	781b      	ldrb	r3, [r3, #0]
 801534a:	2b28      	cmp	r3, #40	@ 0x28
 801534c:	d007      	beq.n	801535e <I2C_ITError+0x4e>
 801534e:	183b      	adds	r3, r7, r0
 8015350:	781b      	ldrb	r3, [r3, #0]
 8015352:	2b29      	cmp	r3, #41	@ 0x29
 8015354:	d003      	beq.n	801535e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8015356:	183b      	adds	r3, r7, r0
 8015358:	781b      	ldrb	r3, [r3, #0]
 801535a:	2b2a      	cmp	r3, #42	@ 0x2a
 801535c:	d10c      	bne.n	8015378 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	2103      	movs	r1, #3
 8015362:	0018      	movs	r0, r3
 8015364:	f000 fabe 	bl	80158e4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	2241      	movs	r2, #65	@ 0x41
 801536c:	2128      	movs	r1, #40	@ 0x28
 801536e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	4a63      	ldr	r2, [pc, #396]	@ (8015500 <I2C_ITError+0x1f0>)
 8015374:	635a      	str	r2, [r3, #52]	@ 0x34
 8015376:	e032      	b.n	80153de <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8015378:	4a62      	ldr	r2, [pc, #392]	@ (8015504 <I2C_ITError+0x1f4>)
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	0011      	movs	r1, r2
 801537e:	0018      	movs	r0, r3
 8015380:	f000 fab0 	bl	80158e4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	0018      	movs	r0, r3
 8015388:	f000 f8ed 	bl	8015566 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2241      	movs	r2, #65	@ 0x41
 8015390:	5c9b      	ldrb	r3, [r3, r2]
 8015392:	b2db      	uxtb	r3, r3
 8015394:	2b60      	cmp	r3, #96	@ 0x60
 8015396:	d01f      	beq.n	80153d8 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	2241      	movs	r2, #65	@ 0x41
 801539c:	2120      	movs	r1, #32
 801539e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	699b      	ldr	r3, [r3, #24]
 80153a6:	2220      	movs	r2, #32
 80153a8:	4013      	ands	r3, r2
 80153aa:	2b20      	cmp	r3, #32
 80153ac:	d114      	bne.n	80153d8 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	681b      	ldr	r3, [r3, #0]
 80153b2:	699b      	ldr	r3, [r3, #24]
 80153b4:	2210      	movs	r2, #16
 80153b6:	4013      	ands	r3, r2
 80153b8:	2b10      	cmp	r3, #16
 80153ba:	d109      	bne.n	80153d0 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	2210      	movs	r2, #16
 80153c2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80153c8:	2204      	movs	r2, #4
 80153ca:	431a      	orrs	r2, r3
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	2220      	movs	r2, #32
 80153d6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	2200      	movs	r2, #0
 80153dc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80153e2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d03b      	beq.n	8015464 <I2C_ITError+0x154>
 80153ec:	68bb      	ldr	r3, [r7, #8]
 80153ee:	2b11      	cmp	r3, #17
 80153f0:	d002      	beq.n	80153f8 <I2C_ITError+0xe8>
 80153f2:	68bb      	ldr	r3, [r7, #8]
 80153f4:	2b21      	cmp	r3, #33	@ 0x21
 80153f6:	d135      	bne.n	8015464 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	681a      	ldr	r2, [r3, #0]
 80153fe:	2380      	movs	r3, #128	@ 0x80
 8015400:	01db      	lsls	r3, r3, #7
 8015402:	401a      	ands	r2, r3
 8015404:	2380      	movs	r3, #128	@ 0x80
 8015406:	01db      	lsls	r3, r3, #7
 8015408:	429a      	cmp	r2, r3
 801540a:	d107      	bne.n	801541c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	681a      	ldr	r2, [r3, #0]
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	681b      	ldr	r3, [r3, #0]
 8015416:	493c      	ldr	r1, [pc, #240]	@ (8015508 <I2C_ITError+0x1f8>)
 8015418:	400a      	ands	r2, r1
 801541a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015420:	0018      	movs	r0, r3
 8015422:	f7fd fcd3 	bl	8012dcc <HAL_DMA_GetState>
 8015426:	0003      	movs	r3, r0
 8015428:	2b01      	cmp	r3, #1
 801542a:	d016      	beq.n	801545a <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015430:	4a36      	ldr	r2, [pc, #216]	@ (801550c <I2C_ITError+0x1fc>)
 8015432:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2240      	movs	r2, #64	@ 0x40
 8015438:	2100      	movs	r1, #0
 801543a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015440:	0018      	movs	r0, r3
 8015442:	f7fd fb97 	bl	8012b74 <HAL_DMA_Abort_IT>
 8015446:	1e03      	subs	r3, r0, #0
 8015448:	d051      	beq.n	80154ee <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801544e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015454:	0018      	movs	r0, r3
 8015456:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8015458:	e049      	b.n	80154ee <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	0018      	movs	r0, r3
 801545e:	f000 f859 	bl	8015514 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8015462:	e044      	b.n	80154ee <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015468:	2b00      	cmp	r3, #0
 801546a:	d03b      	beq.n	80154e4 <I2C_ITError+0x1d4>
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	2b12      	cmp	r3, #18
 8015470:	d002      	beq.n	8015478 <I2C_ITError+0x168>
 8015472:	68bb      	ldr	r3, [r7, #8]
 8015474:	2b22      	cmp	r3, #34	@ 0x22
 8015476:	d135      	bne.n	80154e4 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	681b      	ldr	r3, [r3, #0]
 801547c:	681a      	ldr	r2, [r3, #0]
 801547e:	2380      	movs	r3, #128	@ 0x80
 8015480:	021b      	lsls	r3, r3, #8
 8015482:	401a      	ands	r2, r3
 8015484:	2380      	movs	r3, #128	@ 0x80
 8015486:	021b      	lsls	r3, r3, #8
 8015488:	429a      	cmp	r2, r3
 801548a:	d107      	bne.n	801549c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	681b      	ldr	r3, [r3, #0]
 8015490:	681a      	ldr	r2, [r3, #0]
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	681b      	ldr	r3, [r3, #0]
 8015496:	491e      	ldr	r1, [pc, #120]	@ (8015510 <I2C_ITError+0x200>)
 8015498:	400a      	ands	r2, r1
 801549a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154a0:	0018      	movs	r0, r3
 80154a2:	f7fd fc93 	bl	8012dcc <HAL_DMA_GetState>
 80154a6:	0003      	movs	r3, r0
 80154a8:	2b01      	cmp	r3, #1
 80154aa:	d016      	beq.n	80154da <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154b0:	4a16      	ldr	r2, [pc, #88]	@ (801550c <I2C_ITError+0x1fc>)
 80154b2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	2240      	movs	r2, #64	@ 0x40
 80154b8:	2100      	movs	r1, #0
 80154ba:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154c0:	0018      	movs	r0, r3
 80154c2:	f7fd fb57 	bl	8012b74 <HAL_DMA_Abort_IT>
 80154c6:	1e03      	subs	r3, r0, #0
 80154c8:	d013      	beq.n	80154f2 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154d4:	0018      	movs	r0, r3
 80154d6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80154d8:	e00b      	b.n	80154f2 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	0018      	movs	r0, r3
 80154de:	f000 f819 	bl	8015514 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80154e2:	e006      	b.n	80154f2 <I2C_ITError+0x1e2>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	0018      	movs	r0, r3
 80154e8:	f000 f814 	bl	8015514 <I2C_TreatErrorCallback>
  }
}
 80154ec:	e002      	b.n	80154f4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80154ee:	46c0      	nop			@ (mov r8, r8)
 80154f0:	e000      	b.n	80154f4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80154f2:	46c0      	nop			@ (mov r8, r8)
}
 80154f4:	46c0      	nop			@ (mov r8, r8)
 80154f6:	46bd      	mov	sp, r7
 80154f8:	b004      	add	sp, #16
 80154fa:	bd80      	pop	{r7, pc}
 80154fc:	ffff0000 	.word	0xffff0000
 8015500:	08014251 	.word	0x08014251
 8015504:	00008003 	.word	0x00008003
 8015508:	ffffbfff 	.word	0xffffbfff
 801550c:	0801571f 	.word	0x0801571f
 8015510:	ffff7fff 	.word	0xffff7fff

08015514 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8015514:	b580      	push	{r7, lr}
 8015516:	b082      	sub	sp, #8
 8015518:	af00      	add	r7, sp, #0
 801551a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	2241      	movs	r2, #65	@ 0x41
 8015520:	5c9b      	ldrb	r3, [r3, r2]
 8015522:	b2db      	uxtb	r3, r3
 8015524:	2b60      	cmp	r3, #96	@ 0x60
 8015526:	d10f      	bne.n	8015548 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	2241      	movs	r2, #65	@ 0x41
 801552c:	2120      	movs	r1, #32
 801552e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	2200      	movs	r2, #0
 8015534:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	2240      	movs	r2, #64	@ 0x40
 801553a:	2100      	movs	r1, #0
 801553c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	0018      	movs	r0, r3
 8015542:	f7fe fd2f 	bl	8013fa4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8015546:	e00a      	b.n	801555e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	2200      	movs	r2, #0
 801554c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	2240      	movs	r2, #64	@ 0x40
 8015552:	2100      	movs	r1, #0
 8015554:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	0018      	movs	r0, r3
 801555a:	f7fe fd1b 	bl	8013f94 <HAL_I2C_ErrorCallback>
}
 801555e:	46c0      	nop			@ (mov r8, r8)
 8015560:	46bd      	mov	sp, r7
 8015562:	b002      	add	sp, #8
 8015564:	bd80      	pop	{r7, pc}

08015566 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8015566:	b580      	push	{r7, lr}
 8015568:	b082      	sub	sp, #8
 801556a:	af00      	add	r7, sp, #0
 801556c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	681b      	ldr	r3, [r3, #0]
 8015572:	699b      	ldr	r3, [r3, #24]
 8015574:	2202      	movs	r2, #2
 8015576:	4013      	ands	r3, r2
 8015578:	2b02      	cmp	r3, #2
 801557a:	d103      	bne.n	8015584 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	2200      	movs	r2, #0
 8015582:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	681b      	ldr	r3, [r3, #0]
 8015588:	699b      	ldr	r3, [r3, #24]
 801558a:	2201      	movs	r2, #1
 801558c:	4013      	ands	r3, r2
 801558e:	2b01      	cmp	r3, #1
 8015590:	d007      	beq.n	80155a2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	699a      	ldr	r2, [r3, #24]
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	2101      	movs	r1, #1
 801559e:	430a      	orrs	r2, r1
 80155a0:	619a      	str	r2, [r3, #24]
  }
}
 80155a2:	46c0      	nop			@ (mov r8, r8)
 80155a4:	46bd      	mov	sp, r7
 80155a6:	b002      	add	sp, #8
 80155a8:	bd80      	pop	{r7, pc}
	...

080155ac <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80155ac:	b580      	push	{r7, lr}
 80155ae:	b084      	sub	sp, #16
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80155b8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	681b      	ldr	r3, [r3, #0]
 80155be:	681a      	ldr	r2, [r3, #0]
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	4920      	ldr	r1, [pc, #128]	@ (8015648 <I2C_DMAMasterTransmitCplt+0x9c>)
 80155c6:	400a      	ands	r2, r1
 80155c8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80155ca:	68fb      	ldr	r3, [r7, #12]
 80155cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80155ce:	b29b      	uxth	r3, r3
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d105      	bne.n	80155e0 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	2120      	movs	r1, #32
 80155d8:	0018      	movs	r0, r3
 80155da:	f000 f8f9 	bl	80157d0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80155de:	e02e      	b.n	801563e <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155e4:	68fa      	ldr	r2, [r7, #12]
 80155e6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80155e8:	189a      	adds	r2, r3, r2
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80155ee:	68fb      	ldr	r3, [r7, #12]
 80155f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80155f2:	b29b      	uxth	r3, r3
 80155f4:	2bff      	cmp	r3, #255	@ 0xff
 80155f6:	d903      	bls.n	8015600 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	22ff      	movs	r2, #255	@ 0xff
 80155fc:	851a      	strh	r2, [r3, #40]	@ 0x28
 80155fe:	e004      	b.n	801560a <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015604:	b29a      	uxth	r2, r3
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 801560a:	68fb      	ldr	r3, [r7, #12]
 801560c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015612:	0019      	movs	r1, r3
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	3328      	adds	r3, #40	@ 0x28
 801561a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8015620:	f7fd f9c2 	bl	80129a8 <HAL_DMA_Start_IT>
 8015624:	1e03      	subs	r3, r0, #0
 8015626:	d005      	beq.n	8015634 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	2110      	movs	r1, #16
 801562c:	0018      	movs	r0, r3
 801562e:	f7ff fe6f 	bl	8015310 <I2C_ITError>
}
 8015632:	e004      	b.n	801563e <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	2140      	movs	r1, #64	@ 0x40
 8015638:	0018      	movs	r0, r3
 801563a:	f000 f8c9 	bl	80157d0 <I2C_Enable_IRQ>
}
 801563e:	46c0      	nop			@ (mov r8, r8)
 8015640:	46bd      	mov	sp, r7
 8015642:	b004      	add	sp, #16
 8015644:	bd80      	pop	{r7, pc}
 8015646:	46c0      	nop			@ (mov r8, r8)
 8015648:	ffffbfff 	.word	0xffffbfff

0801564c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801564c:	b580      	push	{r7, lr}
 801564e:	b084      	sub	sp, #16
 8015650:	af00      	add	r7, sp, #0
 8015652:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015658:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801565a:	68fb      	ldr	r3, [r7, #12]
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	681a      	ldr	r2, [r3, #0]
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	4920      	ldr	r1, [pc, #128]	@ (80156e8 <I2C_DMAMasterReceiveCplt+0x9c>)
 8015666:	400a      	ands	r2, r1
 8015668:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 801566a:	68fb      	ldr	r3, [r7, #12]
 801566c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801566e:	b29b      	uxth	r3, r3
 8015670:	2b00      	cmp	r3, #0
 8015672:	d105      	bne.n	8015680 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8015674:	68fb      	ldr	r3, [r7, #12]
 8015676:	2120      	movs	r1, #32
 8015678:	0018      	movs	r0, r3
 801567a:	f000 f8a9 	bl	80157d0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 801567e:	e02e      	b.n	80156de <I2C_DMAMasterReceiveCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015684:	68fa      	ldr	r2, [r7, #12]
 8015686:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015688:	189a      	adds	r2, r3, r2
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015692:	b29b      	uxth	r3, r3
 8015694:	2bff      	cmp	r3, #255	@ 0xff
 8015696:	d903      	bls.n	80156a0 <I2C_DMAMasterReceiveCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	22ff      	movs	r2, #255	@ 0xff
 801569c:	851a      	strh	r2, [r3, #40]	@ 0x28
 801569e:	e004      	b.n	80156aa <I2C_DMAMasterReceiveCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80156a4:	b29a      	uxth	r2, r3
 80156a6:	68fb      	ldr	r3, [r7, #12]
 80156a8:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80156aa:	68fb      	ldr	r3, [r7, #12]
 80156ac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80156ae:	68fb      	ldr	r3, [r7, #12]
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	3324      	adds	r3, #36	@ 0x24
 80156b4:	0019      	movs	r1, r3
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80156ba:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80156c0:	f7fd f972 	bl	80129a8 <HAL_DMA_Start_IT>
 80156c4:	1e03      	subs	r3, r0, #0
 80156c6:	d005      	beq.n	80156d4 <I2C_DMAMasterReceiveCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80156c8:	68fb      	ldr	r3, [r7, #12]
 80156ca:	2110      	movs	r1, #16
 80156cc:	0018      	movs	r0, r3
 80156ce:	f7ff fe1f 	bl	8015310 <I2C_ITError>
}
 80156d2:	e004      	b.n	80156de <I2C_DMAMasterReceiveCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	2140      	movs	r1, #64	@ 0x40
 80156d8:	0018      	movs	r0, r3
 80156da:	f000 f879 	bl	80157d0 <I2C_Enable_IRQ>
}
 80156de:	46c0      	nop			@ (mov r8, r8)
 80156e0:	46bd      	mov	sp, r7
 80156e2:	b004      	add	sp, #16
 80156e4:	bd80      	pop	{r7, pc}
 80156e6:	46c0      	nop			@ (mov r8, r8)
 80156e8:	ffff7fff 	.word	0xffff7fff

080156ec <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80156ec:	b580      	push	{r7, lr}
 80156ee:	b084      	sub	sp, #16
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80156f8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	681b      	ldr	r3, [r3, #0]
 80156fe:	685a      	ldr	r2, [r3, #4]
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	681b      	ldr	r3, [r3, #0]
 8015704:	2180      	movs	r1, #128	@ 0x80
 8015706:	0209      	lsls	r1, r1, #8
 8015708:	430a      	orrs	r2, r1
 801570a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 801570c:	68fb      	ldr	r3, [r7, #12]
 801570e:	2110      	movs	r1, #16
 8015710:	0018      	movs	r0, r3
 8015712:	f7ff fdfd 	bl	8015310 <I2C_ITError>
}
 8015716:	46c0      	nop			@ (mov r8, r8)
 8015718:	46bd      	mov	sp, r7
 801571a:	b004      	add	sp, #16
 801571c:	bd80      	pop	{r7, pc}

0801571e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 801571e:	b580      	push	{r7, lr}
 8015720:	b084      	sub	sp, #16
 8015722:	af00      	add	r7, sp, #0
 8015724:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801572a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015730:	2b00      	cmp	r3, #0
 8015732:	d003      	beq.n	801573c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015738:	2200      	movs	r2, #0
 801573a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015740:	2b00      	cmp	r3, #0
 8015742:	d003      	beq.n	801574c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015748:	2200      	movs	r2, #0
 801574a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	0018      	movs	r0, r3
 8015750:	f7ff fee0 	bl	8015514 <I2C_TreatErrorCallback>
}
 8015754:	46c0      	nop			@ (mov r8, r8)
 8015756:	46bd      	mov	sp, r7
 8015758:	b004      	add	sp, #16
 801575a:	bd80      	pop	{r7, pc}

0801575c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 801575c:	b590      	push	{r4, r7, lr}
 801575e:	b087      	sub	sp, #28
 8015760:	af00      	add	r7, sp, #0
 8015762:	60f8      	str	r0, [r7, #12]
 8015764:	0008      	movs	r0, r1
 8015766:	0011      	movs	r1, r2
 8015768:	607b      	str	r3, [r7, #4]
 801576a:	240a      	movs	r4, #10
 801576c:	193b      	adds	r3, r7, r4
 801576e:	1c02      	adds	r2, r0, #0
 8015770:	801a      	strh	r2, [r3, #0]
 8015772:	2009      	movs	r0, #9
 8015774:	183b      	adds	r3, r7, r0
 8015776:	1c0a      	adds	r2, r1, #0
 8015778:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801577a:	193b      	adds	r3, r7, r4
 801577c:	881b      	ldrh	r3, [r3, #0]
 801577e:	059b      	lsls	r3, r3, #22
 8015780:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8015782:	183b      	adds	r3, r7, r0
 8015784:	781b      	ldrb	r3, [r3, #0]
 8015786:	0419      	lsls	r1, r3, #16
 8015788:	23ff      	movs	r3, #255	@ 0xff
 801578a:	041b      	lsls	r3, r3, #16
 801578c:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801578e:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015796:	4313      	orrs	r3, r2
 8015798:	005b      	lsls	r3, r3, #1
 801579a:	085b      	lsrs	r3, r3, #1
 801579c:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 801579e:	68fb      	ldr	r3, [r7, #12]
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	685b      	ldr	r3, [r3, #4]
 80157a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80157a6:	0d51      	lsrs	r1, r2, #21
 80157a8:	2280      	movs	r2, #128	@ 0x80
 80157aa:	00d2      	lsls	r2, r2, #3
 80157ac:	400a      	ands	r2, r1
 80157ae:	4907      	ldr	r1, [pc, #28]	@ (80157cc <I2C_TransferConfig+0x70>)
 80157b0:	430a      	orrs	r2, r1
 80157b2:	43d2      	mvns	r2, r2
 80157b4:	401a      	ands	r2, r3
 80157b6:	0011      	movs	r1, r2
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	681b      	ldr	r3, [r3, #0]
 80157bc:	697a      	ldr	r2, [r7, #20]
 80157be:	430a      	orrs	r2, r1
 80157c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80157c2:	46c0      	nop			@ (mov r8, r8)
 80157c4:	46bd      	mov	sp, r7
 80157c6:	b007      	add	sp, #28
 80157c8:	bd90      	pop	{r4, r7, pc}
 80157ca:	46c0      	nop			@ (mov r8, r8)
 80157cc:	03ff63ff 	.word	0x03ff63ff

080157d0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b084      	sub	sp, #16
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	6078      	str	r0, [r7, #4]
 80157d8:	000a      	movs	r2, r1
 80157da:	1cbb      	adds	r3, r7, #2
 80157dc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80157de:	2300      	movs	r3, #0
 80157e0:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80157e6:	4b3c      	ldr	r3, [pc, #240]	@ (80158d8 <I2C_Enable_IRQ+0x108>)
 80157e8:	429a      	cmp	r2, r3
 80157ea:	d035      	beq.n	8015858 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80157f0:	4b3a      	ldr	r3, [pc, #232]	@ (80158dc <I2C_Enable_IRQ+0x10c>)
 80157f2:	429a      	cmp	r2, r3
 80157f4:	d030      	beq.n	8015858 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80157fa:	4b39      	ldr	r3, [pc, #228]	@ (80158e0 <I2C_Enable_IRQ+0x110>)
 80157fc:	429a      	cmp	r2, r3
 80157fe:	d02b      	beq.n	8015858 <I2C_Enable_IRQ+0x88>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8015800:	1cbb      	adds	r3, r7, #2
 8015802:	2200      	movs	r2, #0
 8015804:	5e9b      	ldrsh	r3, [r3, r2]
 8015806:	2b00      	cmp	r3, #0
 8015808:	da03      	bge.n	8015812 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801580a:	68fb      	ldr	r3, [r7, #12]
 801580c:	22b8      	movs	r2, #184	@ 0xb8
 801580e:	4313      	orrs	r3, r2
 8015810:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8015812:	1cbb      	adds	r3, r7, #2
 8015814:	881b      	ldrh	r3, [r3, #0]
 8015816:	2201      	movs	r2, #1
 8015818:	4013      	ands	r3, r2
 801581a:	d003      	beq.n	8015824 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	22f2      	movs	r2, #242	@ 0xf2
 8015820:	4313      	orrs	r3, r2
 8015822:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8015824:	1cbb      	adds	r3, r7, #2
 8015826:	881b      	ldrh	r3, [r3, #0]
 8015828:	2202      	movs	r2, #2
 801582a:	4013      	ands	r3, r2
 801582c:	d003      	beq.n	8015836 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	22f4      	movs	r2, #244	@ 0xf4
 8015832:	4313      	orrs	r3, r2
 8015834:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8015836:	1cbb      	adds	r3, r7, #2
 8015838:	881b      	ldrh	r3, [r3, #0]
 801583a:	2b10      	cmp	r3, #16
 801583c:	d103      	bne.n	8015846 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	2290      	movs	r2, #144	@ 0x90
 8015842:	4313      	orrs	r3, r2
 8015844:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8015846:	1cbb      	adds	r3, r7, #2
 8015848:	881b      	ldrh	r3, [r3, #0]
 801584a:	2b20      	cmp	r3, #32
 801584c:	d137      	bne.n	80158be <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 801584e:	68fb      	ldr	r3, [r7, #12]
 8015850:	2220      	movs	r2, #32
 8015852:	4313      	orrs	r3, r2
 8015854:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8015856:	e032      	b.n	80158be <I2C_Enable_IRQ+0xee>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8015858:	1cbb      	adds	r3, r7, #2
 801585a:	2200      	movs	r2, #0
 801585c:	5e9b      	ldrsh	r3, [r3, r2]
 801585e:	2b00      	cmp	r3, #0
 8015860:	da03      	bge.n	801586a <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	22b8      	movs	r2, #184	@ 0xb8
 8015866:	4313      	orrs	r3, r2
 8015868:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 801586a:	1cbb      	adds	r3, r7, #2
 801586c:	881b      	ldrh	r3, [r3, #0]
 801586e:	2201      	movs	r2, #1
 8015870:	4013      	ands	r3, r2
 8015872:	d003      	beq.n	801587c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8015874:	68fb      	ldr	r3, [r7, #12]
 8015876:	22f2      	movs	r2, #242	@ 0xf2
 8015878:	4313      	orrs	r3, r2
 801587a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 801587c:	1cbb      	adds	r3, r7, #2
 801587e:	881b      	ldrh	r3, [r3, #0]
 8015880:	2202      	movs	r2, #2
 8015882:	4013      	ands	r3, r2
 8015884:	d003      	beq.n	801588e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	22f4      	movs	r2, #244	@ 0xf4
 801588a:	4313      	orrs	r3, r2
 801588c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 801588e:	1cbb      	adds	r3, r7, #2
 8015890:	881b      	ldrh	r3, [r3, #0]
 8015892:	2b10      	cmp	r3, #16
 8015894:	d103      	bne.n	801589e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	2290      	movs	r2, #144	@ 0x90
 801589a:	4313      	orrs	r3, r2
 801589c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 801589e:	1cbb      	adds	r3, r7, #2
 80158a0:	881b      	ldrh	r3, [r3, #0]
 80158a2:	2b20      	cmp	r3, #32
 80158a4:	d103      	bne.n	80158ae <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	2260      	movs	r2, #96	@ 0x60
 80158aa:	4313      	orrs	r3, r2
 80158ac:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80158ae:	1cbb      	adds	r3, r7, #2
 80158b0:	881b      	ldrh	r3, [r3, #0]
 80158b2:	2b40      	cmp	r3, #64	@ 0x40
 80158b4:	d103      	bne.n	80158be <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	2240      	movs	r2, #64	@ 0x40
 80158ba:	4313      	orrs	r3, r2
 80158bc:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	6819      	ldr	r1, [r3, #0]
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	681b      	ldr	r3, [r3, #0]
 80158c8:	68fa      	ldr	r2, [r7, #12]
 80158ca:	430a      	orrs	r2, r1
 80158cc:	601a      	str	r2, [r3, #0]
}
 80158ce:	46c0      	nop			@ (mov r8, r8)
 80158d0:	46bd      	mov	sp, r7
 80158d2:	b004      	add	sp, #16
 80158d4:	bd80      	pop	{r7, pc}
 80158d6:	46c0      	nop			@ (mov r8, r8)
 80158d8:	08014479 	.word	0x08014479
 80158dc:	08014911 	.word	0x08014911
 80158e0:	08014691 	.word	0x08014691

080158e4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b084      	sub	sp, #16
 80158e8:	af00      	add	r7, sp, #0
 80158ea:	6078      	str	r0, [r7, #4]
 80158ec:	000a      	movs	r2, r1
 80158ee:	1cbb      	adds	r3, r7, #2
 80158f0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80158f2:	2300      	movs	r3, #0
 80158f4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80158f6:	1cbb      	adds	r3, r7, #2
 80158f8:	881b      	ldrh	r3, [r3, #0]
 80158fa:	2201      	movs	r2, #1
 80158fc:	4013      	ands	r3, r2
 80158fe:	d010      	beq.n	8015922 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	2242      	movs	r2, #66	@ 0x42
 8015904:	4313      	orrs	r3, r2
 8015906:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	2241      	movs	r2, #65	@ 0x41
 801590c:	5c9b      	ldrb	r3, [r3, r2]
 801590e:	b2db      	uxtb	r3, r3
 8015910:	001a      	movs	r2, r3
 8015912:	2328      	movs	r3, #40	@ 0x28
 8015914:	4013      	ands	r3, r2
 8015916:	2b28      	cmp	r3, #40	@ 0x28
 8015918:	d003      	beq.n	8015922 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	22b0      	movs	r2, #176	@ 0xb0
 801591e:	4313      	orrs	r3, r2
 8015920:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8015922:	1cbb      	adds	r3, r7, #2
 8015924:	881b      	ldrh	r3, [r3, #0]
 8015926:	2202      	movs	r2, #2
 8015928:	4013      	ands	r3, r2
 801592a:	d010      	beq.n	801594e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 801592c:	68fb      	ldr	r3, [r7, #12]
 801592e:	2244      	movs	r2, #68	@ 0x44
 8015930:	4313      	orrs	r3, r2
 8015932:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	2241      	movs	r2, #65	@ 0x41
 8015938:	5c9b      	ldrb	r3, [r3, r2]
 801593a:	b2db      	uxtb	r3, r3
 801593c:	001a      	movs	r2, r3
 801593e:	2328      	movs	r3, #40	@ 0x28
 8015940:	4013      	ands	r3, r2
 8015942:	2b28      	cmp	r3, #40	@ 0x28
 8015944:	d003      	beq.n	801594e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8015946:	68fb      	ldr	r3, [r7, #12]
 8015948:	22b0      	movs	r2, #176	@ 0xb0
 801594a:	4313      	orrs	r3, r2
 801594c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 801594e:	1cbb      	adds	r3, r7, #2
 8015950:	2200      	movs	r2, #0
 8015952:	5e9b      	ldrsh	r3, [r3, r2]
 8015954:	2b00      	cmp	r3, #0
 8015956:	da03      	bge.n	8015960 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	22b8      	movs	r2, #184	@ 0xb8
 801595c:	4313      	orrs	r3, r2
 801595e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8015960:	1cbb      	adds	r3, r7, #2
 8015962:	881b      	ldrh	r3, [r3, #0]
 8015964:	2b10      	cmp	r3, #16
 8015966:	d103      	bne.n	8015970 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	2290      	movs	r2, #144	@ 0x90
 801596c:	4313      	orrs	r3, r2
 801596e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8015970:	1cbb      	adds	r3, r7, #2
 8015972:	881b      	ldrh	r3, [r3, #0]
 8015974:	2b20      	cmp	r3, #32
 8015976:	d103      	bne.n	8015980 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	2220      	movs	r2, #32
 801597c:	4313      	orrs	r3, r2
 801597e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8015980:	1cbb      	adds	r3, r7, #2
 8015982:	881b      	ldrh	r3, [r3, #0]
 8015984:	2b40      	cmp	r3, #64	@ 0x40
 8015986:	d103      	bne.n	8015990 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8015988:	68fb      	ldr	r3, [r7, #12]
 801598a:	2240      	movs	r2, #64	@ 0x40
 801598c:	4313      	orrs	r3, r2
 801598e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	681a      	ldr	r2, [r3, #0]
 8015996:	68fb      	ldr	r3, [r7, #12]
 8015998:	43d9      	mvns	r1, r3
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	681b      	ldr	r3, [r3, #0]
 801599e:	400a      	ands	r2, r1
 80159a0:	601a      	str	r2, [r3, #0]
}
 80159a2:	46c0      	nop			@ (mov r8, r8)
 80159a4:	46bd      	mov	sp, r7
 80159a6:	b004      	add	sp, #16
 80159a8:	bd80      	pop	{r7, pc}
	...

080159ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80159ac:	b580      	push	{r7, lr}
 80159ae:	b082      	sub	sp, #8
 80159b0:	af00      	add	r7, sp, #0
 80159b2:	6078      	str	r0, [r7, #4]
 80159b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	2241      	movs	r2, #65	@ 0x41
 80159ba:	5c9b      	ldrb	r3, [r3, r2]
 80159bc:	b2db      	uxtb	r3, r3
 80159be:	2b20      	cmp	r3, #32
 80159c0:	d138      	bne.n	8015a34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	2240      	movs	r2, #64	@ 0x40
 80159c6:	5c9b      	ldrb	r3, [r3, r2]
 80159c8:	2b01      	cmp	r3, #1
 80159ca:	d101      	bne.n	80159d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80159cc:	2302      	movs	r3, #2
 80159ce:	e032      	b.n	8015a36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	2240      	movs	r2, #64	@ 0x40
 80159d4:	2101      	movs	r1, #1
 80159d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	2241      	movs	r2, #65	@ 0x41
 80159dc:	2124      	movs	r1, #36	@ 0x24
 80159de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	681b      	ldr	r3, [r3, #0]
 80159e4:	681a      	ldr	r2, [r3, #0]
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	2101      	movs	r1, #1
 80159ec:	438a      	bics	r2, r1
 80159ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	681a      	ldr	r2, [r3, #0]
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	4911      	ldr	r1, [pc, #68]	@ (8015a40 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80159fc:	400a      	ands	r2, r1
 80159fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	681b      	ldr	r3, [r3, #0]
 8015a04:	6819      	ldr	r1, [r3, #0]
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	681b      	ldr	r3, [r3, #0]
 8015a0a:	683a      	ldr	r2, [r7, #0]
 8015a0c:	430a      	orrs	r2, r1
 8015a0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	681b      	ldr	r3, [r3, #0]
 8015a14:	681a      	ldr	r2, [r3, #0]
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	681b      	ldr	r3, [r3, #0]
 8015a1a:	2101      	movs	r1, #1
 8015a1c:	430a      	orrs	r2, r1
 8015a1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	2241      	movs	r2, #65	@ 0x41
 8015a24:	2120      	movs	r1, #32
 8015a26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	2240      	movs	r2, #64	@ 0x40
 8015a2c:	2100      	movs	r1, #0
 8015a2e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8015a30:	2300      	movs	r3, #0
 8015a32:	e000      	b.n	8015a36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8015a34:	2302      	movs	r3, #2
  }
}
 8015a36:	0018      	movs	r0, r3
 8015a38:	46bd      	mov	sp, r7
 8015a3a:	b002      	add	sp, #8
 8015a3c:	bd80      	pop	{r7, pc}
 8015a3e:	46c0      	nop			@ (mov r8, r8)
 8015a40:	ffffefff 	.word	0xffffefff

08015a44 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b084      	sub	sp, #16
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	6078      	str	r0, [r7, #4]
 8015a4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	2241      	movs	r2, #65	@ 0x41
 8015a52:	5c9b      	ldrb	r3, [r3, r2]
 8015a54:	b2db      	uxtb	r3, r3
 8015a56:	2b20      	cmp	r3, #32
 8015a58:	d139      	bne.n	8015ace <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	2240      	movs	r2, #64	@ 0x40
 8015a5e:	5c9b      	ldrb	r3, [r3, r2]
 8015a60:	2b01      	cmp	r3, #1
 8015a62:	d101      	bne.n	8015a68 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8015a64:	2302      	movs	r3, #2
 8015a66:	e033      	b.n	8015ad0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	2240      	movs	r2, #64	@ 0x40
 8015a6c:	2101      	movs	r1, #1
 8015a6e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	2241      	movs	r2, #65	@ 0x41
 8015a74:	2124      	movs	r1, #36	@ 0x24
 8015a76:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	681a      	ldr	r2, [r3, #0]
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	2101      	movs	r1, #1
 8015a84:	438a      	bics	r2, r1
 8015a86:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	4a11      	ldr	r2, [pc, #68]	@ (8015ad8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8015a94:	4013      	ands	r3, r2
 8015a96:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8015a98:	683b      	ldr	r3, [r7, #0]
 8015a9a:	021b      	lsls	r3, r3, #8
 8015a9c:	68fa      	ldr	r2, [r7, #12]
 8015a9e:	4313      	orrs	r3, r2
 8015aa0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	68fa      	ldr	r2, [r7, #12]
 8015aa8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	681a      	ldr	r2, [r3, #0]
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	2101      	movs	r1, #1
 8015ab6:	430a      	orrs	r2, r1
 8015ab8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	2241      	movs	r2, #65	@ 0x41
 8015abe:	2120      	movs	r1, #32
 8015ac0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	2240      	movs	r2, #64	@ 0x40
 8015ac6:	2100      	movs	r1, #0
 8015ac8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8015aca:	2300      	movs	r3, #0
 8015acc:	e000      	b.n	8015ad0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8015ace:	2302      	movs	r3, #2
  }
}
 8015ad0:	0018      	movs	r0, r3
 8015ad2:	46bd      	mov	sp, r7
 8015ad4:	b004      	add	sp, #16
 8015ad6:	bd80      	pop	{r7, pc}
 8015ad8:	fffff0ff 	.word	0xfffff0ff

08015adc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8015adc:	b580      	push	{r7, lr}
 8015ade:	b084      	sub	sp, #16
 8015ae0:	af00      	add	r7, sp, #0
 8015ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d101      	bne.n	8015aee <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8015aea:	2301      	movs	r3, #1
 8015aec:	e06d      	b.n	8015bca <HAL_IWDG_Init+0xee>

  /* Init the low level hardware */
  hiwdg->MspInitCallback(hiwdg);
#else
  /* Init the low level hardware */
  HAL_IWDG_MspInit(hiwdg);
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	0018      	movs	r0, r3
 8015af2:	f000 f875 	bl	8015be0 <HAL_IWDG_MspInit>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	4a36      	ldr	r2, [pc, #216]	@ (8015bd4 <HAL_IWDG_Init+0xf8>)
 8015afc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR, IWDG_WINR and EWCR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	4a35      	ldr	r2, [pc, #212]	@ (8015bd8 <HAL_IWDG_Init+0xfc>)
 8015b04:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	681b      	ldr	r3, [r3, #0]
 8015b0a:	687a      	ldr	r2, [r7, #4]
 8015b0c:	6852      	ldr	r2, [r2, #4]
 8015b0e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8015b10:	687b      	ldr	r3, [r7, #4]
 8015b12:	681b      	ldr	r3, [r3, #0]
 8015b14:	687a      	ldr	r2, [r7, #4]
 8015b16:	6892      	ldr	r2, [r2, #8]
 8015b18:	609a      	str	r2, [r3, #8]

  /* Check Reload update flag, before performing any reload of the counter, else previous value
  will be taken. */
  tickstart = HAL_GetTick();
 8015b1a:	f7fc fca9 	bl	8012470 <HAL_GetTick>
 8015b1e:	0003      	movs	r3, r0
 8015b20:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8015b22:	e00e      	b.n	8015b42 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8015b24:	f7fc fca4 	bl	8012470 <HAL_GetTick>
 8015b28:	0002      	movs	r2, r0
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	1ad3      	subs	r3, r2, r3
 8015b2e:	2b21      	cmp	r3, #33	@ 0x21
 8015b30:	d907      	bls.n	8015b42 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	68db      	ldr	r3, [r3, #12]
 8015b38:	2202      	movs	r2, #2
 8015b3a:	4013      	ands	r3, r2
 8015b3c:	d001      	beq.n	8015b42 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8015b3e:	2303      	movs	r3, #3
 8015b40:	e043      	b.n	8015bca <HAL_IWDG_Init+0xee>
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	681b      	ldr	r3, [r3, #0]
 8015b46:	68db      	ldr	r3, [r3, #12]
 8015b48:	2202      	movs	r2, #2
 8015b4a:	4013      	ands	r3, r2
 8015b4c:	d1ea      	bne.n	8015b24 <HAL_IWDG_Init+0x48>
      }
    }
  }

  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	691b      	ldr	r3, [r3, #16]
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d105      	bne.n	8015b62 <HAL_IWDG_Init+0x86>
  {
    /* EWI comparator value equal 0, disable the early wakeup interrupt
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator to 0x00 */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	2280      	movs	r2, #128	@ 0x80
 8015b5c:	01d2      	lsls	r2, r2, #7
 8015b5e:	615a      	str	r2, [r3, #20]
 8015b60:	e007      	b.n	8015b72 <HAL_IWDG_Init+0x96>
  else
  {
    /* EWI comparator value different from 0, enable the early wakeup interrupt,
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator value */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	691a      	ldr	r2, [r3, #16]
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	21c0      	movs	r1, #192	@ 0xc0
 8015b6c:	0209      	lsls	r1, r1, #8
 8015b6e:	430a      	orrs	r2, r1
 8015b70:	615a      	str	r2, [r3, #20]
  }

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8015b72:	f7fc fc7d 	bl	8012470 <HAL_GetTick>
 8015b76:	0003      	movs	r3, r0
 8015b78:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015b7a:	e00e      	b.n	8015b9a <HAL_IWDG_Init+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8015b7c:	f7fc fc78 	bl	8012470 <HAL_GetTick>
 8015b80:	0002      	movs	r2, r0
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	1ad3      	subs	r3, r2, r3
 8015b86:	2b21      	cmp	r3, #33	@ 0x21
 8015b88:	d907      	bls.n	8015b9a <HAL_IWDG_Init+0xbe>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	68db      	ldr	r3, [r3, #12]
 8015b90:	220f      	movs	r2, #15
 8015b92:	4013      	ands	r3, r2
 8015b94:	d001      	beq.n	8015b9a <HAL_IWDG_Init+0xbe>
      {
        return HAL_TIMEOUT;
 8015b96:	2303      	movs	r3, #3
 8015b98:	e017      	b.n	8015bca <HAL_IWDG_Init+0xee>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	68db      	ldr	r3, [r3, #12]
 8015ba0:	220f      	movs	r2, #15
 8015ba2:	4013      	ands	r3, r2
 8015ba4:	d1ea      	bne.n	8015b7c <HAL_IWDG_Init+0xa0>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	681b      	ldr	r3, [r3, #0]
 8015baa:	691a      	ldr	r2, [r3, #16]
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	68db      	ldr	r3, [r3, #12]
 8015bb0:	429a      	cmp	r2, r3
 8015bb2:	d005      	beq.n	8015bc0 <HAL_IWDG_Init+0xe4>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	681b      	ldr	r3, [r3, #0]
 8015bb8:	687a      	ldr	r2, [r7, #4]
 8015bba:	68d2      	ldr	r2, [r2, #12]
 8015bbc:	611a      	str	r2, [r3, #16]
 8015bbe:	e003      	b.n	8015bc8 <HAL_IWDG_Init+0xec>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	4a05      	ldr	r2, [pc, #20]	@ (8015bdc <HAL_IWDG_Init+0x100>)
 8015bc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8015bc8:	2300      	movs	r3, #0
}
 8015bca:	0018      	movs	r0, r3
 8015bcc:	46bd      	mov	sp, r7
 8015bce:	b004      	add	sp, #16
 8015bd0:	bd80      	pop	{r7, pc}
 8015bd2:	46c0      	nop			@ (mov r8, r8)
 8015bd4:	0000cccc 	.word	0x0000cccc
 8015bd8:	00005555 	.word	0x00005555
 8015bdc:	0000aaaa 	.word	0x0000aaaa

08015be0 <HAL_IWDG_MspInit>:
  *         to avoid multiple initialize when HAL_IWDG_Init function is called
  *         again to change parameters.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 8015be0:	b580      	push	{r7, lr}
 8015be2:	b082      	sub	sp, #8
 8015be4:	af00      	add	r7, sp, #0
 8015be6:	6078      	str	r0, [r7, #4]
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 8015be8:	46c0      	nop			@ (mov r8, r8)
 8015bea:	46bd      	mov	sp, r7
 8015bec:	b002      	add	sp, #8
 8015bee:	bd80      	pop	{r7, pc}

08015bf0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	b082      	sub	sp, #8
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	4a03      	ldr	r2, [pc, #12]	@ (8015c0c <HAL_IWDG_Refresh+0x1c>)
 8015bfe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8015c00:	2300      	movs	r3, #0
}
 8015c02:	0018      	movs	r0, r3
 8015c04:	46bd      	mov	sp, r7
 8015c06:	b002      	add	sp, #8
 8015c08:	bd80      	pop	{r7, pc}
 8015c0a:	46c0      	nop			@ (mov r8, r8)
 8015c0c:	0000aaaa 	.word	0x0000aaaa

08015c10 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015c14:	4b04      	ldr	r3, [pc, #16]	@ (8015c28 <HAL_PWR_EnableBkUpAccess+0x18>)
 8015c16:	681a      	ldr	r2, [r3, #0]
 8015c18:	4b03      	ldr	r3, [pc, #12]	@ (8015c28 <HAL_PWR_EnableBkUpAccess+0x18>)
 8015c1a:	2180      	movs	r1, #128	@ 0x80
 8015c1c:	0049      	lsls	r1, r1, #1
 8015c1e:	430a      	orrs	r2, r1
 8015c20:	601a      	str	r2, [r3, #0]
}
 8015c22:	46c0      	nop			@ (mov r8, r8)
 8015c24:	46bd      	mov	sp, r7
 8015c26:	bd80      	pop	{r7, pc}
 8015c28:	40007000 	.word	0x40007000

08015c2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b084      	sub	sp, #16
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8015c34:	687a      	ldr	r2, [r7, #4]
 8015c36:	2380      	movs	r3, #128	@ 0x80
 8015c38:	009b      	lsls	r3, r3, #2
 8015c3a:	429a      	cmp	r2, r3
 8015c3c:	d137      	bne.n	8015cae <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8015c3e:	4b27      	ldr	r3, [pc, #156]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015c40:	681a      	ldr	r2, [r3, #0]
 8015c42:	23c0      	movs	r3, #192	@ 0xc0
 8015c44:	00db      	lsls	r3, r3, #3
 8015c46:	401a      	ands	r2, r3
 8015c48:	2380      	movs	r3, #128	@ 0x80
 8015c4a:	009b      	lsls	r3, r3, #2
 8015c4c:	429a      	cmp	r2, r3
 8015c4e:	d040      	beq.n	8015cd2 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8015c50:	4b22      	ldr	r3, [pc, #136]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	4a22      	ldr	r2, [pc, #136]	@ (8015ce0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015c56:	401a      	ands	r2, r3
 8015c58:	4b20      	ldr	r3, [pc, #128]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015c5a:	2180      	movs	r1, #128	@ 0x80
 8015c5c:	0089      	lsls	r1, r1, #2
 8015c5e:	430a      	orrs	r2, r1
 8015c60:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8015c62:	4b20      	ldr	r3, [pc, #128]	@ (8015ce4 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	2232      	movs	r2, #50	@ 0x32
 8015c68:	4353      	muls	r3, r2
 8015c6a:	491f      	ldr	r1, [pc, #124]	@ (8015ce8 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8015c6c:	0018      	movs	r0, r3
 8015c6e:	f7ea fa53 	bl	8000118 <__udivsi3>
 8015c72:	0003      	movs	r3, r0
 8015c74:	3301      	adds	r3, #1
 8015c76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8015c78:	e002      	b.n	8015c80 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	3b01      	subs	r3, #1
 8015c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8015c80:	4b16      	ldr	r3, [pc, #88]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015c82:	695a      	ldr	r2, [r3, #20]
 8015c84:	2380      	movs	r3, #128	@ 0x80
 8015c86:	00db      	lsls	r3, r3, #3
 8015c88:	401a      	ands	r2, r3
 8015c8a:	2380      	movs	r3, #128	@ 0x80
 8015c8c:	00db      	lsls	r3, r3, #3
 8015c8e:	429a      	cmp	r2, r3
 8015c90:	d102      	bne.n	8015c98 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8015c92:	68fb      	ldr	r3, [r7, #12]
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d1f0      	bne.n	8015c7a <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8015c98:	4b10      	ldr	r3, [pc, #64]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015c9a:	695a      	ldr	r2, [r3, #20]
 8015c9c:	2380      	movs	r3, #128	@ 0x80
 8015c9e:	00db      	lsls	r3, r3, #3
 8015ca0:	401a      	ands	r2, r3
 8015ca2:	2380      	movs	r3, #128	@ 0x80
 8015ca4:	00db      	lsls	r3, r3, #3
 8015ca6:	429a      	cmp	r2, r3
 8015ca8:	d113      	bne.n	8015cd2 <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8015caa:	2303      	movs	r3, #3
 8015cac:	e012      	b.n	8015cd4 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8015cae:	4b0b      	ldr	r3, [pc, #44]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015cb0:	681a      	ldr	r2, [r3, #0]
 8015cb2:	23c0      	movs	r3, #192	@ 0xc0
 8015cb4:	00db      	lsls	r3, r3, #3
 8015cb6:	401a      	ands	r2, r3
 8015cb8:	2380      	movs	r3, #128	@ 0x80
 8015cba:	00db      	lsls	r3, r3, #3
 8015cbc:	429a      	cmp	r2, r3
 8015cbe:	d008      	beq.n	8015cd2 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8015cc0:	4b06      	ldr	r3, [pc, #24]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	4a06      	ldr	r2, [pc, #24]	@ (8015ce0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015cc6:	401a      	ands	r2, r3
 8015cc8:	4b04      	ldr	r3, [pc, #16]	@ (8015cdc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015cca:	2180      	movs	r1, #128	@ 0x80
 8015ccc:	00c9      	lsls	r1, r1, #3
 8015cce:	430a      	orrs	r2, r1
 8015cd0:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8015cd2:	2300      	movs	r3, #0
}
 8015cd4:	0018      	movs	r0, r3
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	b004      	add	sp, #16
 8015cda:	bd80      	pop	{r7, pc}
 8015cdc:	40007000 	.word	0x40007000
 8015ce0:	fffff9ff 	.word	0xfffff9ff
 8015ce4:	20000278 	.word	0x20000278
 8015ce8:	000f4240 	.word	0x000f4240

08015cec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8015cec:	b580      	push	{r7, lr}
 8015cee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8015cf0:	4b03      	ldr	r3, [pc, #12]	@ (8015d00 <HAL_PWREx_GetVoltageRange+0x14>)
 8015cf2:	681a      	ldr	r2, [r3, #0]
 8015cf4:	23c0      	movs	r3, #192	@ 0xc0
 8015cf6:	00db      	lsls	r3, r3, #3
 8015cf8:	4013      	ands	r3, r2
}
 8015cfa:	0018      	movs	r0, r3
 8015cfc:	46bd      	mov	sp, r7
 8015cfe:	bd80      	pop	{r7, pc}
 8015d00:	40007000 	.word	0x40007000

08015d04 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8015d04:	b580      	push	{r7, lr}
 8015d06:	b082      	sub	sp, #8
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	0002      	movs	r2, r0
 8015d0c:	1dfb      	adds	r3, r7, #7
 8015d0e:	701a      	strb	r2, [r3, #0]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  /* Clear LPR Bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8015d10:	4b13      	ldr	r3, [pc, #76]	@ (8015d60 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015d12:	681a      	ldr	r2, [r3, #0]
 8015d14:	4b12      	ldr	r3, [pc, #72]	@ (8015d60 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015d16:	4913      	ldr	r1, [pc, #76]	@ (8015d64 <HAL_PWREx_EnterSTOP2Mode+0x60>)
 8015d18:	400a      	ands	r2, r1
 8015d1a:	601a      	str	r2, [r3, #0]
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
 8015d1c:	4b10      	ldr	r3, [pc, #64]	@ (8015d60 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	2207      	movs	r2, #7
 8015d22:	4393      	bics	r3, r2
 8015d24:	001a      	movs	r2, r3
 8015d26:	4b0e      	ldr	r3, [pc, #56]	@ (8015d60 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8015d28:	2102      	movs	r1, #2
 8015d2a:	430a      	orrs	r2, r1
 8015d2c:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8015d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8015d68 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015d30:	691a      	ldr	r2, [r3, #16]
 8015d32:	4b0d      	ldr	r3, [pc, #52]	@ (8015d68 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015d34:	2104      	movs	r1, #4
 8015d36:	430a      	orrs	r2, r1
 8015d38:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8015d3a:	1dfb      	adds	r3, r7, #7
 8015d3c:	781b      	ldrb	r3, [r3, #0]
 8015d3e:	2b01      	cmp	r3, #1
 8015d40:	d101      	bne.n	8015d46 <HAL_PWREx_EnterSTOP2Mode+0x42>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8015d42:	bf30      	wfi
 8015d44:	e002      	b.n	8015d4c <HAL_PWREx_EnterSTOP2Mode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8015d46:	bf40      	sev
    __WFE();
 8015d48:	bf20      	wfe
    __WFE();
 8015d4a:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8015d4c:	4b06      	ldr	r3, [pc, #24]	@ (8015d68 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015d4e:	691a      	ldr	r2, [r3, #16]
 8015d50:	4b05      	ldr	r3, [pc, #20]	@ (8015d68 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8015d52:	2104      	movs	r1, #4
 8015d54:	438a      	bics	r2, r1
 8015d56:	611a      	str	r2, [r3, #16]
}
 8015d58:	46c0      	nop			@ (mov r8, r8)
 8015d5a:	46bd      	mov	sp, r7
 8015d5c:	b002      	add	sp, #8
 8015d5e:	bd80      	pop	{r7, pc}
 8015d60:	40007000 	.word	0x40007000
 8015d64:	ffffbfff 	.word	0xffffbfff
 8015d68:	e000ed00 	.word	0xe000ed00

08015d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8015d6c:	b5b0      	push	{r4, r5, r7, lr}
 8015d6e:	b088      	sub	sp, #32
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015d74:	4bc9      	ldr	r3, [pc, #804]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015d76:	689b      	ldr	r3, [r3, #8]
 8015d78:	2238      	movs	r2, #56	@ 0x38
 8015d7a:	4013      	ands	r3, r2
 8015d7c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8015d7e:	4bc7      	ldr	r3, [pc, #796]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015d80:	68db      	ldr	r3, [r3, #12]
 8015d82:	2203      	movs	r2, #3
 8015d84:	4013      	ands	r3, r2
 8015d86:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	2210      	movs	r2, #16
 8015d8e:	4013      	ands	r3, r2
 8015d90:	d100      	bne.n	8015d94 <HAL_RCC_OscConfig+0x28>
 8015d92:	e0ef      	b.n	8015f74 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015d94:	69bb      	ldr	r3, [r7, #24]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d007      	beq.n	8015daa <HAL_RCC_OscConfig+0x3e>
 8015d9a:	69bb      	ldr	r3, [r7, #24]
 8015d9c:	2b18      	cmp	r3, #24
 8015d9e:	d000      	beq.n	8015da2 <HAL_RCC_OscConfig+0x36>
 8015da0:	e093      	b.n	8015eca <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8015da2:	697b      	ldr	r3, [r7, #20]
 8015da4:	2b01      	cmp	r3, #1
 8015da6:	d000      	beq.n	8015daa <HAL_RCC_OscConfig+0x3e>
 8015da8:	e08f      	b.n	8015eca <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8015daa:	4bbc      	ldr	r3, [pc, #752]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	2202      	movs	r2, #2
 8015db0:	4013      	ands	r3, r2
 8015db2:	d006      	beq.n	8015dc2 <HAL_RCC_OscConfig+0x56>
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	69db      	ldr	r3, [r3, #28]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d102      	bne.n	8015dc2 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8015dbc:	2301      	movs	r3, #1
 8015dbe:	f000 fbf2 	bl	80165a6 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015dc6:	4bb5      	ldr	r3, [pc, #724]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	2108      	movs	r1, #8
 8015dcc:	400b      	ands	r3, r1
 8015dce:	d004      	beq.n	8015dda <HAL_RCC_OscConfig+0x6e>
 8015dd0:	4bb2      	ldr	r3, [pc, #712]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	21f0      	movs	r1, #240	@ 0xf0
 8015dd6:	400b      	ands	r3, r1
 8015dd8:	e005      	b.n	8015de6 <HAL_RCC_OscConfig+0x7a>
 8015dda:	49b0      	ldr	r1, [pc, #704]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015ddc:	2394      	movs	r3, #148	@ 0x94
 8015dde:	58cb      	ldr	r3, [r1, r3]
 8015de0:	091b      	lsrs	r3, r3, #4
 8015de2:	21f0      	movs	r1, #240	@ 0xf0
 8015de4:	400b      	ands	r3, r1
 8015de6:	4293      	cmp	r3, r2
 8015de8:	d225      	bcs.n	8015e36 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015dee:	0018      	movs	r0, r3
 8015df0:	f000 fd90 	bl	8016914 <RCC_SetFlashLatencyFromMSIRange>
 8015df4:	1e03      	subs	r3, r0, #0
 8015df6:	d002      	beq.n	8015dfe <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8015df8:	2301      	movs	r3, #1
 8015dfa:	f000 fbd4 	bl	80165a6 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015dfe:	4ba7      	ldr	r3, [pc, #668]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e00:	681a      	ldr	r2, [r3, #0]
 8015e02:	4ba6      	ldr	r3, [pc, #664]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e04:	2108      	movs	r1, #8
 8015e06:	430a      	orrs	r2, r1
 8015e08:	601a      	str	r2, [r3, #0]
 8015e0a:	4ba4      	ldr	r3, [pc, #656]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	22f0      	movs	r2, #240	@ 0xf0
 8015e10:	4393      	bics	r3, r2
 8015e12:	0019      	movs	r1, r3
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015e18:	4ba0      	ldr	r3, [pc, #640]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e1a:	430a      	orrs	r2, r1
 8015e1c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015e1e:	4b9f      	ldr	r3, [pc, #636]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e20:	685b      	ldr	r3, [r3, #4]
 8015e22:	4a9f      	ldr	r2, [pc, #636]	@ (80160a0 <HAL_RCC_OscConfig+0x334>)
 8015e24:	4013      	ands	r3, r2
 8015e26:	0019      	movs	r1, r3
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	6a1b      	ldr	r3, [r3, #32]
 8015e2c:	021a      	lsls	r2, r3, #8
 8015e2e:	4b9b      	ldr	r3, [pc, #620]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e30:	430a      	orrs	r2, r1
 8015e32:	605a      	str	r2, [r3, #4]
 8015e34:	e027      	b.n	8015e86 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015e36:	4b99      	ldr	r3, [pc, #612]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e38:	681a      	ldr	r2, [r3, #0]
 8015e3a:	4b98      	ldr	r3, [pc, #608]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e3c:	2108      	movs	r1, #8
 8015e3e:	430a      	orrs	r2, r1
 8015e40:	601a      	str	r2, [r3, #0]
 8015e42:	4b96      	ldr	r3, [pc, #600]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	22f0      	movs	r2, #240	@ 0xf0
 8015e48:	4393      	bics	r3, r2
 8015e4a:	0019      	movs	r1, r3
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015e50:	4b92      	ldr	r3, [pc, #584]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e52:	430a      	orrs	r2, r1
 8015e54:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015e56:	4b91      	ldr	r3, [pc, #580]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e58:	685b      	ldr	r3, [r3, #4]
 8015e5a:	4a91      	ldr	r2, [pc, #580]	@ (80160a0 <HAL_RCC_OscConfig+0x334>)
 8015e5c:	4013      	ands	r3, r2
 8015e5e:	0019      	movs	r1, r3
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	6a1b      	ldr	r3, [r3, #32]
 8015e64:	021a      	lsls	r2, r3, #8
 8015e66:	4b8d      	ldr	r3, [pc, #564]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e68:	430a      	orrs	r2, r1
 8015e6a:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8015e6c:	69bb      	ldr	r3, [r7, #24]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d109      	bne.n	8015e86 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e76:	0018      	movs	r0, r3
 8015e78:	f000 fd4c 	bl	8016914 <RCC_SetFlashLatencyFromMSIRange>
 8015e7c:	1e03      	subs	r3, r0, #0
 8015e7e:	d002      	beq.n	8015e86 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8015e80:	2301      	movs	r3, #1
 8015e82:	f000 fb90 	bl	80165a6 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015e86:	f000 fc87 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 8015e8a:	0001      	movs	r1, r0
 8015e8c:	4b83      	ldr	r3, [pc, #524]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015e8e:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015e90:	0a1b      	lsrs	r3, r3, #8
 8015e92:	220f      	movs	r2, #15
 8015e94:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015e96:	4a83      	ldr	r2, [pc, #524]	@ (80160a4 <HAL_RCC_OscConfig+0x338>)
 8015e98:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015e9a:	001a      	movs	r2, r3
 8015e9c:	231f      	movs	r3, #31
 8015e9e:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015ea0:	000a      	movs	r2, r1
 8015ea2:	40da      	lsrs	r2, r3
 8015ea4:	4b80      	ldr	r3, [pc, #512]	@ (80160a8 <HAL_RCC_OscConfig+0x33c>)
 8015ea6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8015ea8:	4b80      	ldr	r3, [pc, #512]	@ (80160ac <HAL_RCC_OscConfig+0x340>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	250f      	movs	r5, #15
 8015eae:	197c      	adds	r4, r7, r5
 8015eb0:	0018      	movs	r0, r3
 8015eb2:	f7fc fa83 	bl	80123bc <HAL_InitTick>
 8015eb6:	0003      	movs	r3, r0
 8015eb8:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8015eba:	197b      	adds	r3, r7, r5
 8015ebc:	781b      	ldrb	r3, [r3, #0]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d057      	beq.n	8015f72 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8015ec2:	197b      	adds	r3, r7, r5
 8015ec4:	781b      	ldrb	r3, [r3, #0]
 8015ec6:	f000 fb6e 	bl	80165a6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	69db      	ldr	r3, [r3, #28]
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d035      	beq.n	8015f3e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8015ed2:	4b72      	ldr	r3, [pc, #456]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015ed4:	681a      	ldr	r2, [r3, #0]
 8015ed6:	4b71      	ldr	r3, [pc, #452]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015ed8:	2101      	movs	r1, #1
 8015eda:	430a      	orrs	r2, r1
 8015edc:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8015ede:	f7fc fac7 	bl	8012470 <HAL_GetTick>
 8015ee2:	0003      	movs	r3, r0
 8015ee4:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015ee6:	e009      	b.n	8015efc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8015ee8:	f7fc fac2 	bl	8012470 <HAL_GetTick>
 8015eec:	0002      	movs	r2, r0
 8015eee:	693b      	ldr	r3, [r7, #16]
 8015ef0:	1ad3      	subs	r3, r2, r3
 8015ef2:	2b02      	cmp	r3, #2
 8015ef4:	d902      	bls.n	8015efc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8015ef6:	2303      	movs	r3, #3
 8015ef8:	f000 fb55 	bl	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015efc:	4b67      	ldr	r3, [pc, #412]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015efe:	681b      	ldr	r3, [r3, #0]
 8015f00:	2202      	movs	r2, #2
 8015f02:	4013      	ands	r3, r2
 8015f04:	d0f0      	beq.n	8015ee8 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8015f06:	4b65      	ldr	r3, [pc, #404]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f08:	681a      	ldr	r2, [r3, #0]
 8015f0a:	4b64      	ldr	r3, [pc, #400]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f0c:	2108      	movs	r1, #8
 8015f0e:	430a      	orrs	r2, r1
 8015f10:	601a      	str	r2, [r3, #0]
 8015f12:	4b62      	ldr	r3, [pc, #392]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	22f0      	movs	r2, #240	@ 0xf0
 8015f18:	4393      	bics	r3, r2
 8015f1a:	0019      	movs	r1, r3
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015f20:	4b5e      	ldr	r3, [pc, #376]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f22:	430a      	orrs	r2, r1
 8015f24:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015f26:	4b5d      	ldr	r3, [pc, #372]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f28:	685b      	ldr	r3, [r3, #4]
 8015f2a:	4a5d      	ldr	r2, [pc, #372]	@ (80160a0 <HAL_RCC_OscConfig+0x334>)
 8015f2c:	4013      	ands	r3, r2
 8015f2e:	0019      	movs	r1, r3
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	6a1b      	ldr	r3, [r3, #32]
 8015f34:	021a      	lsls	r2, r3, #8
 8015f36:	4b59      	ldr	r3, [pc, #356]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f38:	430a      	orrs	r2, r1
 8015f3a:	605a      	str	r2, [r3, #4]
 8015f3c:	e01a      	b.n	8015f74 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8015f3e:	4b57      	ldr	r3, [pc, #348]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f40:	681a      	ldr	r2, [r3, #0]
 8015f42:	4b56      	ldr	r3, [pc, #344]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f44:	2101      	movs	r1, #1
 8015f46:	438a      	bics	r2, r1
 8015f48:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8015f4a:	f7fc fa91 	bl	8012470 <HAL_GetTick>
 8015f4e:	0003      	movs	r3, r0
 8015f50:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015f52:	e008      	b.n	8015f66 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8015f54:	f7fc fa8c 	bl	8012470 <HAL_GetTick>
 8015f58:	0002      	movs	r2, r0
 8015f5a:	693b      	ldr	r3, [r7, #16]
 8015f5c:	1ad3      	subs	r3, r2, r3
 8015f5e:	2b02      	cmp	r3, #2
 8015f60:	d901      	bls.n	8015f66 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8015f62:	2303      	movs	r3, #3
 8015f64:	e31f      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015f66:	4b4d      	ldr	r3, [pc, #308]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f68:	681b      	ldr	r3, [r3, #0]
 8015f6a:	2202      	movs	r2, #2
 8015f6c:	4013      	ands	r3, r2
 8015f6e:	d1f1      	bne.n	8015f54 <HAL_RCC_OscConfig+0x1e8>
 8015f70:	e000      	b.n	8015f74 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8015f72:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	681b      	ldr	r3, [r3, #0]
 8015f78:	2201      	movs	r2, #1
 8015f7a:	4013      	ands	r3, r2
 8015f7c:	d100      	bne.n	8015f80 <HAL_RCC_OscConfig+0x214>
 8015f7e:	e065      	b.n	801604c <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8015f80:	69bb      	ldr	r3, [r7, #24]
 8015f82:	2b10      	cmp	r3, #16
 8015f84:	d005      	beq.n	8015f92 <HAL_RCC_OscConfig+0x226>
 8015f86:	69bb      	ldr	r3, [r7, #24]
 8015f88:	2b18      	cmp	r3, #24
 8015f8a:	d10e      	bne.n	8015faa <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8015f8c:	697b      	ldr	r3, [r7, #20]
 8015f8e:	2b03      	cmp	r3, #3
 8015f90:	d10b      	bne.n	8015faa <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015f92:	4b42      	ldr	r3, [pc, #264]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015f94:	681a      	ldr	r2, [r3, #0]
 8015f96:	2380      	movs	r3, #128	@ 0x80
 8015f98:	029b      	lsls	r3, r3, #10
 8015f9a:	4013      	ands	r3, r2
 8015f9c:	d055      	beq.n	801604a <HAL_RCC_OscConfig+0x2de>
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	685b      	ldr	r3, [r3, #4]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d151      	bne.n	801604a <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8015fa6:	2301      	movs	r3, #1
 8015fa8:	e2fd      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	685a      	ldr	r2, [r3, #4]
 8015fae:	2380      	movs	r3, #128	@ 0x80
 8015fb0:	025b      	lsls	r3, r3, #9
 8015fb2:	429a      	cmp	r2, r3
 8015fb4:	d107      	bne.n	8015fc6 <HAL_RCC_OscConfig+0x25a>
 8015fb6:	4b39      	ldr	r3, [pc, #228]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fb8:	681a      	ldr	r2, [r3, #0]
 8015fba:	4b38      	ldr	r3, [pc, #224]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fbc:	2180      	movs	r1, #128	@ 0x80
 8015fbe:	0249      	lsls	r1, r1, #9
 8015fc0:	430a      	orrs	r2, r1
 8015fc2:	601a      	str	r2, [r3, #0]
 8015fc4:	e013      	b.n	8015fee <HAL_RCC_OscConfig+0x282>
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	685a      	ldr	r2, [r3, #4]
 8015fca:	23a0      	movs	r3, #160	@ 0xa0
 8015fcc:	02db      	lsls	r3, r3, #11
 8015fce:	429a      	cmp	r2, r3
 8015fd0:	d107      	bne.n	8015fe2 <HAL_RCC_OscConfig+0x276>
 8015fd2:	4b32      	ldr	r3, [pc, #200]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fd4:	681a      	ldr	r2, [r3, #0]
 8015fd6:	4b31      	ldr	r3, [pc, #196]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fd8:	21a0      	movs	r1, #160	@ 0xa0
 8015fda:	02c9      	lsls	r1, r1, #11
 8015fdc:	430a      	orrs	r2, r1
 8015fde:	601a      	str	r2, [r3, #0]
 8015fe0:	e005      	b.n	8015fee <HAL_RCC_OscConfig+0x282>
 8015fe2:	4b2e      	ldr	r3, [pc, #184]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fe4:	681a      	ldr	r2, [r3, #0]
 8015fe6:	4b2d      	ldr	r3, [pc, #180]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8015fe8:	4931      	ldr	r1, [pc, #196]	@ (80160b0 <HAL_RCC_OscConfig+0x344>)
 8015fea:	400a      	ands	r2, r1
 8015fec:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	685b      	ldr	r3, [r3, #4]
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d014      	beq.n	8016020 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015ff6:	f7fc fa3b 	bl	8012470 <HAL_GetTick>
 8015ffa:	0003      	movs	r3, r0
 8015ffc:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015ffe:	e008      	b.n	8016012 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8016000:	f7fc fa36 	bl	8012470 <HAL_GetTick>
 8016004:	0002      	movs	r2, r0
 8016006:	693b      	ldr	r3, [r7, #16]
 8016008:	1ad3      	subs	r3, r2, r3
 801600a:	2b64      	cmp	r3, #100	@ 0x64
 801600c:	d901      	bls.n	8016012 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 801600e:	2303      	movs	r3, #3
 8016010:	e2c9      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8016012:	4b22      	ldr	r3, [pc, #136]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8016014:	681a      	ldr	r2, [r3, #0]
 8016016:	2380      	movs	r3, #128	@ 0x80
 8016018:	029b      	lsls	r3, r3, #10
 801601a:	4013      	ands	r3, r2
 801601c:	d0f0      	beq.n	8016000 <HAL_RCC_OscConfig+0x294>
 801601e:	e015      	b.n	801604c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016020:	f7fc fa26 	bl	8012470 <HAL_GetTick>
 8016024:	0003      	movs	r3, r0
 8016026:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8016028:	e008      	b.n	801603c <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 801602a:	f7fc fa21 	bl	8012470 <HAL_GetTick>
 801602e:	0002      	movs	r2, r0
 8016030:	693b      	ldr	r3, [r7, #16]
 8016032:	1ad3      	subs	r3, r2, r3
 8016034:	2b64      	cmp	r3, #100	@ 0x64
 8016036:	d901      	bls.n	801603c <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8016038:	2303      	movs	r3, #3
 801603a:	e2b4      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801603c:	4b17      	ldr	r3, [pc, #92]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 801603e:	681a      	ldr	r2, [r3, #0]
 8016040:	2380      	movs	r3, #128	@ 0x80
 8016042:	029b      	lsls	r3, r3, #10
 8016044:	4013      	ands	r3, r2
 8016046:	d1f0      	bne.n	801602a <HAL_RCC_OscConfig+0x2be>
 8016048:	e000      	b.n	801604c <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801604a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	681b      	ldr	r3, [r3, #0]
 8016050:	2202      	movs	r2, #2
 8016052:	4013      	ands	r3, r2
 8016054:	d100      	bne.n	8016058 <HAL_RCC_OscConfig+0x2ec>
 8016056:	e074      	b.n	8016142 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8016058:	69bb      	ldr	r3, [r7, #24]
 801605a:	2b08      	cmp	r3, #8
 801605c:	d005      	beq.n	801606a <HAL_RCC_OscConfig+0x2fe>
 801605e:	69bb      	ldr	r3, [r7, #24]
 8016060:	2b18      	cmp	r3, #24
 8016062:	d129      	bne.n	80160b8 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8016064:	697b      	ldr	r3, [r7, #20]
 8016066:	2b02      	cmp	r3, #2
 8016068:	d126      	bne.n	80160b8 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801606a:	4b0c      	ldr	r3, [pc, #48]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 801606c:	681a      	ldr	r2, [r3, #0]
 801606e:	2380      	movs	r3, #128	@ 0x80
 8016070:	00db      	lsls	r3, r3, #3
 8016072:	4013      	ands	r3, r2
 8016074:	d005      	beq.n	8016082 <HAL_RCC_OscConfig+0x316>
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	68db      	ldr	r3, [r3, #12]
 801607a:	2b00      	cmp	r3, #0
 801607c:	d101      	bne.n	8016082 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 801607e:	2301      	movs	r3, #1
 8016080:	e291      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8016082:	4b06      	ldr	r3, [pc, #24]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8016084:	685b      	ldr	r3, [r3, #4]
 8016086:	4a0b      	ldr	r2, [pc, #44]	@ (80160b4 <HAL_RCC_OscConfig+0x348>)
 8016088:	4013      	ands	r3, r2
 801608a:	0019      	movs	r1, r3
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	691b      	ldr	r3, [r3, #16]
 8016090:	061a      	lsls	r2, r3, #24
 8016092:	4b02      	ldr	r3, [pc, #8]	@ (801609c <HAL_RCC_OscConfig+0x330>)
 8016094:	430a      	orrs	r2, r1
 8016096:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8016098:	e053      	b.n	8016142 <HAL_RCC_OscConfig+0x3d6>
 801609a:	46c0      	nop			@ (mov r8, r8)
 801609c:	40021000 	.word	0x40021000
 80160a0:	ffff00ff 	.word	0xffff00ff
 80160a4:	0801b50c 	.word	0x0801b50c
 80160a8:	20000278 	.word	0x20000278
 80160ac:	20000288 	.word	0x20000288
 80160b0:	fffaffff 	.word	0xfffaffff
 80160b4:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	68db      	ldr	r3, [r3, #12]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d026      	beq.n	801610e <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80160c0:	4bc7      	ldr	r3, [pc, #796]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80160c2:	681a      	ldr	r2, [r3, #0]
 80160c4:	4bc6      	ldr	r3, [pc, #792]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80160c6:	2180      	movs	r1, #128	@ 0x80
 80160c8:	0049      	lsls	r1, r1, #1
 80160ca:	430a      	orrs	r2, r1
 80160cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80160ce:	f7fc f9cf 	bl	8012470 <HAL_GetTick>
 80160d2:	0003      	movs	r3, r0
 80160d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80160d6:	e008      	b.n	80160ea <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80160d8:	f7fc f9ca 	bl	8012470 <HAL_GetTick>
 80160dc:	0002      	movs	r2, r0
 80160de:	693b      	ldr	r3, [r7, #16]
 80160e0:	1ad3      	subs	r3, r2, r3
 80160e2:	2b02      	cmp	r3, #2
 80160e4:	d901      	bls.n	80160ea <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80160e6:	2303      	movs	r3, #3
 80160e8:	e25d      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80160ea:	4bbd      	ldr	r3, [pc, #756]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80160ec:	681a      	ldr	r2, [r3, #0]
 80160ee:	2380      	movs	r3, #128	@ 0x80
 80160f0:	00db      	lsls	r3, r3, #3
 80160f2:	4013      	ands	r3, r2
 80160f4:	d0f0      	beq.n	80160d8 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80160f6:	4bba      	ldr	r3, [pc, #744]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80160f8:	685b      	ldr	r3, [r3, #4]
 80160fa:	4aba      	ldr	r2, [pc, #744]	@ (80163e4 <HAL_RCC_OscConfig+0x678>)
 80160fc:	4013      	ands	r3, r2
 80160fe:	0019      	movs	r1, r3
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	691b      	ldr	r3, [r3, #16]
 8016104:	061a      	lsls	r2, r3, #24
 8016106:	4bb6      	ldr	r3, [pc, #728]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016108:	430a      	orrs	r2, r1
 801610a:	605a      	str	r2, [r3, #4]
 801610c:	e019      	b.n	8016142 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801610e:	4bb4      	ldr	r3, [pc, #720]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016110:	681a      	ldr	r2, [r3, #0]
 8016112:	4bb3      	ldr	r3, [pc, #716]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016114:	49b4      	ldr	r1, [pc, #720]	@ (80163e8 <HAL_RCC_OscConfig+0x67c>)
 8016116:	400a      	ands	r2, r1
 8016118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801611a:	f7fc f9a9 	bl	8012470 <HAL_GetTick>
 801611e:	0003      	movs	r3, r0
 8016120:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8016122:	e008      	b.n	8016136 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8016124:	f7fc f9a4 	bl	8012470 <HAL_GetTick>
 8016128:	0002      	movs	r2, r0
 801612a:	693b      	ldr	r3, [r7, #16]
 801612c:	1ad3      	subs	r3, r2, r3
 801612e:	2b02      	cmp	r3, #2
 8016130:	d901      	bls.n	8016136 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8016132:	2303      	movs	r3, #3
 8016134:	e237      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8016136:	4baa      	ldr	r3, [pc, #680]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016138:	681a      	ldr	r2, [r3, #0]
 801613a:	2380      	movs	r3, #128	@ 0x80
 801613c:	00db      	lsls	r3, r3, #3
 801613e:	4013      	ands	r3, r2
 8016140:	d1f0      	bne.n	8016124 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	2208      	movs	r2, #8
 8016148:	4013      	ands	r3, r2
 801614a:	d051      	beq.n	80161f0 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	695b      	ldr	r3, [r3, #20]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d031      	beq.n	80161b8 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	699b      	ldr	r3, [r3, #24]
 8016158:	2b00      	cmp	r3, #0
 801615a:	d108      	bne.n	801616e <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 801615c:	4aa0      	ldr	r2, [pc, #640]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 801615e:	2394      	movs	r3, #148	@ 0x94
 8016160:	58d3      	ldr	r3, [r2, r3]
 8016162:	499f      	ldr	r1, [pc, #636]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016164:	2204      	movs	r2, #4
 8016166:	4393      	bics	r3, r2
 8016168:	2294      	movs	r2, #148	@ 0x94
 801616a:	508b      	str	r3, [r1, r2]
 801616c:	e007      	b.n	801617e <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 801616e:	4a9c      	ldr	r2, [pc, #624]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016170:	2394      	movs	r3, #148	@ 0x94
 8016172:	58d3      	ldr	r3, [r2, r3]
 8016174:	499a      	ldr	r1, [pc, #616]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016176:	2204      	movs	r2, #4
 8016178:	4313      	orrs	r3, r2
 801617a:	2294      	movs	r2, #148	@ 0x94
 801617c:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801617e:	4a98      	ldr	r2, [pc, #608]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016180:	2394      	movs	r3, #148	@ 0x94
 8016182:	58d3      	ldr	r3, [r2, r3]
 8016184:	4996      	ldr	r1, [pc, #600]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016186:	2201      	movs	r2, #1
 8016188:	4313      	orrs	r3, r2
 801618a:	2294      	movs	r2, #148	@ 0x94
 801618c:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801618e:	f7fc f96f 	bl	8012470 <HAL_GetTick>
 8016192:	0003      	movs	r3, r0
 8016194:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8016196:	e008      	b.n	80161aa <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8016198:	f7fc f96a 	bl	8012470 <HAL_GetTick>
 801619c:	0002      	movs	r2, r0
 801619e:	693b      	ldr	r3, [r7, #16]
 80161a0:	1ad3      	subs	r3, r2, r3
 80161a2:	2b11      	cmp	r3, #17
 80161a4:	d901      	bls.n	80161aa <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 80161a6:	2303      	movs	r3, #3
 80161a8:	e1fd      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80161aa:	4a8d      	ldr	r2, [pc, #564]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80161ac:	2394      	movs	r3, #148	@ 0x94
 80161ae:	58d3      	ldr	r3, [r2, r3]
 80161b0:	2202      	movs	r2, #2
 80161b2:	4013      	ands	r3, r2
 80161b4:	d0f0      	beq.n	8016198 <HAL_RCC_OscConfig+0x42c>
 80161b6:	e01b      	b.n	80161f0 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80161b8:	4a89      	ldr	r2, [pc, #548]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80161ba:	2394      	movs	r3, #148	@ 0x94
 80161bc:	58d3      	ldr	r3, [r2, r3]
 80161be:	4988      	ldr	r1, [pc, #544]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80161c0:	2201      	movs	r2, #1
 80161c2:	4393      	bics	r3, r2
 80161c4:	2294      	movs	r2, #148	@ 0x94
 80161c6:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80161c8:	f7fc f952 	bl	8012470 <HAL_GetTick>
 80161cc:	0003      	movs	r3, r0
 80161ce:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80161d0:	e008      	b.n	80161e4 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80161d2:	f7fc f94d 	bl	8012470 <HAL_GetTick>
 80161d6:	0002      	movs	r2, r0
 80161d8:	693b      	ldr	r3, [r7, #16]
 80161da:	1ad3      	subs	r3, r2, r3
 80161dc:	2b11      	cmp	r3, #17
 80161de:	d901      	bls.n	80161e4 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80161e0:	2303      	movs	r3, #3
 80161e2:	e1e0      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80161e4:	4a7e      	ldr	r2, [pc, #504]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80161e6:	2394      	movs	r3, #148	@ 0x94
 80161e8:	58d3      	ldr	r3, [r2, r3]
 80161ea:	2202      	movs	r2, #2
 80161ec:	4013      	ands	r3, r2
 80161ee:	d1f0      	bne.n	80161d2 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	2204      	movs	r2, #4
 80161f6:	4013      	ands	r3, r2
 80161f8:	d100      	bne.n	80161fc <HAL_RCC_OscConfig+0x490>
 80161fa:	e10d      	b.n	8016418 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80161fc:	201f      	movs	r0, #31
 80161fe:	183b      	adds	r3, r7, r0
 8016200:	2200      	movs	r2, #0
 8016202:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8016204:	4b76      	ldr	r3, [pc, #472]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016206:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016208:	2380      	movs	r3, #128	@ 0x80
 801620a:	055b      	lsls	r3, r3, #21
 801620c:	4013      	ands	r3, r2
 801620e:	d110      	bne.n	8016232 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8016210:	4b73      	ldr	r3, [pc, #460]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016212:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016214:	4b72      	ldr	r3, [pc, #456]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016216:	2180      	movs	r1, #128	@ 0x80
 8016218:	0549      	lsls	r1, r1, #21
 801621a:	430a      	orrs	r2, r1
 801621c:	659a      	str	r2, [r3, #88]	@ 0x58
 801621e:	4b70      	ldr	r3, [pc, #448]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016220:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016222:	2380      	movs	r3, #128	@ 0x80
 8016224:	055b      	lsls	r3, r3, #21
 8016226:	4013      	ands	r3, r2
 8016228:	60bb      	str	r3, [r7, #8]
 801622a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801622c:	183b      	adds	r3, r7, r0
 801622e:	2201      	movs	r2, #1
 8016230:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8016232:	4b6e      	ldr	r3, [pc, #440]	@ (80163ec <HAL_RCC_OscConfig+0x680>)
 8016234:	681a      	ldr	r2, [r3, #0]
 8016236:	2380      	movs	r3, #128	@ 0x80
 8016238:	005b      	lsls	r3, r3, #1
 801623a:	4013      	ands	r3, r2
 801623c:	d11a      	bne.n	8016274 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801623e:	4b6b      	ldr	r3, [pc, #428]	@ (80163ec <HAL_RCC_OscConfig+0x680>)
 8016240:	681a      	ldr	r2, [r3, #0]
 8016242:	4b6a      	ldr	r3, [pc, #424]	@ (80163ec <HAL_RCC_OscConfig+0x680>)
 8016244:	2180      	movs	r1, #128	@ 0x80
 8016246:	0049      	lsls	r1, r1, #1
 8016248:	430a      	orrs	r2, r1
 801624a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801624c:	f7fc f910 	bl	8012470 <HAL_GetTick>
 8016250:	0003      	movs	r3, r0
 8016252:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8016254:	e008      	b.n	8016268 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016256:	f7fc f90b 	bl	8012470 <HAL_GetTick>
 801625a:	0002      	movs	r2, r0
 801625c:	693b      	ldr	r3, [r7, #16]
 801625e:	1ad3      	subs	r3, r2, r3
 8016260:	2b02      	cmp	r3, #2
 8016262:	d901      	bls.n	8016268 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8016264:	2303      	movs	r3, #3
 8016266:	e19e      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8016268:	4b60      	ldr	r3, [pc, #384]	@ (80163ec <HAL_RCC_OscConfig+0x680>)
 801626a:	681a      	ldr	r2, [r3, #0]
 801626c:	2380      	movs	r3, #128	@ 0x80
 801626e:	005b      	lsls	r3, r3, #1
 8016270:	4013      	ands	r3, r2
 8016272:	d0f0      	beq.n	8016256 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	689b      	ldr	r3, [r3, #8]
 8016278:	2201      	movs	r2, #1
 801627a:	4013      	ands	r3, r2
 801627c:	d01e      	beq.n	80162bc <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	689b      	ldr	r3, [r3, #8]
 8016282:	2204      	movs	r2, #4
 8016284:	4013      	ands	r3, r2
 8016286:	d010      	beq.n	80162aa <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8016288:	4a55      	ldr	r2, [pc, #340]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 801628a:	2390      	movs	r3, #144	@ 0x90
 801628c:	58d3      	ldr	r3, [r2, r3]
 801628e:	4954      	ldr	r1, [pc, #336]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016290:	2204      	movs	r2, #4
 8016292:	4313      	orrs	r3, r2
 8016294:	2290      	movs	r2, #144	@ 0x90
 8016296:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8016298:	4a51      	ldr	r2, [pc, #324]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 801629a:	2390      	movs	r3, #144	@ 0x90
 801629c:	58d3      	ldr	r3, [r2, r3]
 801629e:	4950      	ldr	r1, [pc, #320]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162a0:	2201      	movs	r2, #1
 80162a2:	4313      	orrs	r3, r2
 80162a4:	2290      	movs	r2, #144	@ 0x90
 80162a6:	508b      	str	r3, [r1, r2]
 80162a8:	e018      	b.n	80162dc <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80162aa:	4a4d      	ldr	r2, [pc, #308]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162ac:	2390      	movs	r3, #144	@ 0x90
 80162ae:	58d3      	ldr	r3, [r2, r3]
 80162b0:	494b      	ldr	r1, [pc, #300]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162b2:	2201      	movs	r2, #1
 80162b4:	4313      	orrs	r3, r2
 80162b6:	2290      	movs	r2, #144	@ 0x90
 80162b8:	508b      	str	r3, [r1, r2]
 80162ba:	e00f      	b.n	80162dc <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80162bc:	4a48      	ldr	r2, [pc, #288]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162be:	2390      	movs	r3, #144	@ 0x90
 80162c0:	58d3      	ldr	r3, [r2, r3]
 80162c2:	4947      	ldr	r1, [pc, #284]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162c4:	2201      	movs	r2, #1
 80162c6:	4393      	bics	r3, r2
 80162c8:	2290      	movs	r2, #144	@ 0x90
 80162ca:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80162cc:	4a44      	ldr	r2, [pc, #272]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162ce:	2390      	movs	r3, #144	@ 0x90
 80162d0:	58d3      	ldr	r3, [r2, r3]
 80162d2:	4943      	ldr	r1, [pc, #268]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80162d4:	2204      	movs	r2, #4
 80162d6:	4393      	bics	r3, r2
 80162d8:	2290      	movs	r2, #144	@ 0x90
 80162da:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	689b      	ldr	r3, [r3, #8]
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	d04f      	beq.n	8016384 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80162e4:	f7fc f8c4 	bl	8012470 <HAL_GetTick>
 80162e8:	0003      	movs	r3, r0
 80162ea:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80162ec:	e009      	b.n	8016302 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80162ee:	f7fc f8bf 	bl	8012470 <HAL_GetTick>
 80162f2:	0002      	movs	r2, r0
 80162f4:	693b      	ldr	r3, [r7, #16]
 80162f6:	1ad3      	subs	r3, r2, r3
 80162f8:	4a3d      	ldr	r2, [pc, #244]	@ (80163f0 <HAL_RCC_OscConfig+0x684>)
 80162fa:	4293      	cmp	r3, r2
 80162fc:	d901      	bls.n	8016302 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80162fe:	2303      	movs	r3, #3
 8016300:	e151      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8016302:	4a37      	ldr	r2, [pc, #220]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016304:	2390      	movs	r3, #144	@ 0x90
 8016306:	58d3      	ldr	r3, [r2, r3]
 8016308:	2202      	movs	r2, #2
 801630a:	4013      	ands	r3, r2
 801630c:	d0ef      	beq.n	80162ee <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	689b      	ldr	r3, [r3, #8]
 8016312:	2280      	movs	r2, #128	@ 0x80
 8016314:	4013      	ands	r3, r2
 8016316:	d01a      	beq.n	801634e <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8016318:	4a31      	ldr	r2, [pc, #196]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 801631a:	2390      	movs	r3, #144	@ 0x90
 801631c:	58d3      	ldr	r3, [r2, r3]
 801631e:	4930      	ldr	r1, [pc, #192]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016320:	2280      	movs	r2, #128	@ 0x80
 8016322:	4313      	orrs	r3, r2
 8016324:	2290      	movs	r2, #144	@ 0x90
 8016326:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8016328:	e009      	b.n	801633e <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801632a:	f7fc f8a1 	bl	8012470 <HAL_GetTick>
 801632e:	0002      	movs	r2, r0
 8016330:	693b      	ldr	r3, [r7, #16]
 8016332:	1ad3      	subs	r3, r2, r3
 8016334:	4a2e      	ldr	r2, [pc, #184]	@ (80163f0 <HAL_RCC_OscConfig+0x684>)
 8016336:	4293      	cmp	r3, r2
 8016338:	d901      	bls.n	801633e <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 801633a:	2303      	movs	r3, #3
 801633c:	e133      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801633e:	4a28      	ldr	r2, [pc, #160]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016340:	2390      	movs	r3, #144	@ 0x90
 8016342:	58d2      	ldr	r2, [r2, r3]
 8016344:	2380      	movs	r3, #128	@ 0x80
 8016346:	011b      	lsls	r3, r3, #4
 8016348:	4013      	ands	r3, r2
 801634a:	d0ee      	beq.n	801632a <HAL_RCC_OscConfig+0x5be>
 801634c:	e059      	b.n	8016402 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801634e:	4a24      	ldr	r2, [pc, #144]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016350:	2390      	movs	r3, #144	@ 0x90
 8016352:	58d3      	ldr	r3, [r2, r3]
 8016354:	4922      	ldr	r1, [pc, #136]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016356:	2280      	movs	r2, #128	@ 0x80
 8016358:	4393      	bics	r3, r2
 801635a:	2290      	movs	r2, #144	@ 0x90
 801635c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801635e:	e009      	b.n	8016374 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016360:	f7fc f886 	bl	8012470 <HAL_GetTick>
 8016364:	0002      	movs	r2, r0
 8016366:	693b      	ldr	r3, [r7, #16]
 8016368:	1ad3      	subs	r3, r2, r3
 801636a:	4a21      	ldr	r2, [pc, #132]	@ (80163f0 <HAL_RCC_OscConfig+0x684>)
 801636c:	4293      	cmp	r3, r2
 801636e:	d901      	bls.n	8016374 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8016370:	2303      	movs	r3, #3
 8016372:	e118      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8016374:	4a1a      	ldr	r2, [pc, #104]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 8016376:	2390      	movs	r3, #144	@ 0x90
 8016378:	58d2      	ldr	r2, [r2, r3]
 801637a:	2380      	movs	r3, #128	@ 0x80
 801637c:	011b      	lsls	r3, r3, #4
 801637e:	4013      	ands	r3, r2
 8016380:	d1ee      	bne.n	8016360 <HAL_RCC_OscConfig+0x5f4>
 8016382:	e03e      	b.n	8016402 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016384:	f7fc f874 	bl	8012470 <HAL_GetTick>
 8016388:	0003      	movs	r3, r0
 801638a:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801638c:	e009      	b.n	80163a2 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801638e:	f7fc f86f 	bl	8012470 <HAL_GetTick>
 8016392:	0002      	movs	r2, r0
 8016394:	693b      	ldr	r3, [r7, #16]
 8016396:	1ad3      	subs	r3, r2, r3
 8016398:	4a15      	ldr	r2, [pc, #84]	@ (80163f0 <HAL_RCC_OscConfig+0x684>)
 801639a:	4293      	cmp	r3, r2
 801639c:	d901      	bls.n	80163a2 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 801639e:	2303      	movs	r3, #3
 80163a0:	e101      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80163a2:	4a0f      	ldr	r2, [pc, #60]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80163a4:	2390      	movs	r3, #144	@ 0x90
 80163a6:	58d3      	ldr	r3, [r2, r3]
 80163a8:	2202      	movs	r2, #2
 80163aa:	4013      	ands	r3, r2
 80163ac:	d1ef      	bne.n	801638e <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80163ae:	4a0c      	ldr	r2, [pc, #48]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80163b0:	2390      	movs	r3, #144	@ 0x90
 80163b2:	58d3      	ldr	r3, [r2, r3]
 80163b4:	2280      	movs	r2, #128	@ 0x80
 80163b6:	4013      	ands	r3, r2
 80163b8:	d023      	beq.n	8016402 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80163ba:	4a09      	ldr	r2, [pc, #36]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80163bc:	2390      	movs	r3, #144	@ 0x90
 80163be:	58d3      	ldr	r3, [r2, r3]
 80163c0:	4907      	ldr	r1, [pc, #28]	@ (80163e0 <HAL_RCC_OscConfig+0x674>)
 80163c2:	2280      	movs	r2, #128	@ 0x80
 80163c4:	4393      	bics	r3, r2
 80163c6:	2290      	movs	r2, #144	@ 0x90
 80163c8:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80163ca:	e013      	b.n	80163f4 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80163cc:	f7fc f850 	bl	8012470 <HAL_GetTick>
 80163d0:	0002      	movs	r2, r0
 80163d2:	693b      	ldr	r3, [r7, #16]
 80163d4:	1ad3      	subs	r3, r2, r3
 80163d6:	4a06      	ldr	r2, [pc, #24]	@ (80163f0 <HAL_RCC_OscConfig+0x684>)
 80163d8:	4293      	cmp	r3, r2
 80163da:	d90b      	bls.n	80163f4 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80163dc:	2303      	movs	r3, #3
 80163de:	e0e2      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
 80163e0:	40021000 	.word	0x40021000
 80163e4:	80ffffff 	.word	0x80ffffff
 80163e8:	fffffeff 	.word	0xfffffeff
 80163ec:	40007000 	.word	0x40007000
 80163f0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80163f4:	4a6e      	ldr	r2, [pc, #440]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80163f6:	2390      	movs	r3, #144	@ 0x90
 80163f8:	58d2      	ldr	r2, [r2, r3]
 80163fa:	2380      	movs	r3, #128	@ 0x80
 80163fc:	011b      	lsls	r3, r3, #4
 80163fe:	4013      	ands	r3, r2
 8016400:	d1e4      	bne.n	80163cc <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8016402:	231f      	movs	r3, #31
 8016404:	18fb      	adds	r3, r7, r3
 8016406:	781b      	ldrb	r3, [r3, #0]
 8016408:	2b01      	cmp	r3, #1
 801640a:	d105      	bne.n	8016418 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801640c:	4b68      	ldr	r3, [pc, #416]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801640e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016410:	4b67      	ldr	r3, [pc, #412]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016412:	4968      	ldr	r1, [pc, #416]	@ (80165b4 <HAL_RCC_OscConfig+0x848>)
 8016414:	400a      	ands	r2, r1
 8016416:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	2220      	movs	r2, #32
 801641e:	4013      	ands	r3, r2
 8016420:	d03c      	beq.n	801649c <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016426:	2b00      	cmp	r3, #0
 8016428:	d01c      	beq.n	8016464 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801642a:	4a61      	ldr	r2, [pc, #388]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801642c:	2398      	movs	r3, #152	@ 0x98
 801642e:	58d3      	ldr	r3, [r2, r3]
 8016430:	495f      	ldr	r1, [pc, #380]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016432:	2201      	movs	r2, #1
 8016434:	4313      	orrs	r3, r2
 8016436:	2298      	movs	r2, #152	@ 0x98
 8016438:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801643a:	f7fc f819 	bl	8012470 <HAL_GetTick>
 801643e:	0003      	movs	r3, r0
 8016440:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8016442:	e008      	b.n	8016456 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8016444:	f7fc f814 	bl	8012470 <HAL_GetTick>
 8016448:	0002      	movs	r2, r0
 801644a:	693b      	ldr	r3, [r7, #16]
 801644c:	1ad3      	subs	r3, r2, r3
 801644e:	2b02      	cmp	r3, #2
 8016450:	d901      	bls.n	8016456 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8016452:	2303      	movs	r3, #3
 8016454:	e0a7      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8016456:	4a56      	ldr	r2, [pc, #344]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016458:	2398      	movs	r3, #152	@ 0x98
 801645a:	58d3      	ldr	r3, [r2, r3]
 801645c:	2202      	movs	r2, #2
 801645e:	4013      	ands	r3, r2
 8016460:	d0f0      	beq.n	8016444 <HAL_RCC_OscConfig+0x6d8>
 8016462:	e01b      	b.n	801649c <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8016464:	4a52      	ldr	r2, [pc, #328]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016466:	2398      	movs	r3, #152	@ 0x98
 8016468:	58d3      	ldr	r3, [r2, r3]
 801646a:	4951      	ldr	r1, [pc, #324]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801646c:	2201      	movs	r2, #1
 801646e:	4393      	bics	r3, r2
 8016470:	2298      	movs	r2, #152	@ 0x98
 8016472:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016474:	f7fb fffc 	bl	8012470 <HAL_GetTick>
 8016478:	0003      	movs	r3, r0
 801647a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 801647c:	e008      	b.n	8016490 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801647e:	f7fb fff7 	bl	8012470 <HAL_GetTick>
 8016482:	0002      	movs	r2, r0
 8016484:	693b      	ldr	r3, [r7, #16]
 8016486:	1ad3      	subs	r3, r2, r3
 8016488:	2b02      	cmp	r3, #2
 801648a:	d901      	bls.n	8016490 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 801648c:	2303      	movs	r3, #3
 801648e:	e08a      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8016490:	4a47      	ldr	r2, [pc, #284]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016492:	2398      	movs	r3, #152	@ 0x98
 8016494:	58d3      	ldr	r3, [r2, r3]
 8016496:	2202      	movs	r2, #2
 8016498:	4013      	ands	r3, r2
 801649a:	d1f0      	bne.n	801647e <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d100      	bne.n	80164a6 <HAL_RCC_OscConfig+0x73a>
 80164a4:	e07e      	b.n	80165a4 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80164a6:	4b42      	ldr	r3, [pc, #264]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80164a8:	689b      	ldr	r3, [r3, #8]
 80164aa:	2238      	movs	r2, #56	@ 0x38
 80164ac:	4013      	ands	r3, r2
 80164ae:	2b18      	cmp	r3, #24
 80164b0:	d100      	bne.n	80164b4 <HAL_RCC_OscConfig+0x748>
 80164b2:	e075      	b.n	80165a0 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164b8:	2b02      	cmp	r3, #2
 80164ba:	d156      	bne.n	801656a <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80164bc:	4b3c      	ldr	r3, [pc, #240]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80164be:	681a      	ldr	r2, [r3, #0]
 80164c0:	4b3b      	ldr	r3, [pc, #236]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80164c2:	493d      	ldr	r1, [pc, #244]	@ (80165b8 <HAL_RCC_OscConfig+0x84c>)
 80164c4:	400a      	ands	r2, r1
 80164c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80164c8:	f7fb ffd2 	bl	8012470 <HAL_GetTick>
 80164cc:	0003      	movs	r3, r0
 80164ce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80164d0:	e008      	b.n	80164e4 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80164d2:	f7fb ffcd 	bl	8012470 <HAL_GetTick>
 80164d6:	0002      	movs	r2, r0
 80164d8:	693b      	ldr	r3, [r7, #16]
 80164da:	1ad3      	subs	r3, r2, r3
 80164dc:	2b02      	cmp	r3, #2
 80164de:	d901      	bls.n	80164e4 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 80164e0:	2303      	movs	r3, #3
 80164e2:	e060      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80164e4:	4b32      	ldr	r3, [pc, #200]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80164e6:	681a      	ldr	r2, [r3, #0]
 80164e8:	2380      	movs	r3, #128	@ 0x80
 80164ea:	049b      	lsls	r3, r3, #18
 80164ec:	4013      	ands	r3, r2
 80164ee:	d1f0      	bne.n	80164d2 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80164f0:	4b2f      	ldr	r3, [pc, #188]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 80164f2:	68db      	ldr	r3, [r3, #12]
 80164f4:	4a31      	ldr	r2, [pc, #196]	@ (80165bc <HAL_RCC_OscConfig+0x850>)
 80164f6:	4013      	ands	r3, r2
 80164f8:	0019      	movs	r1, r3
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016502:	431a      	orrs	r2, r3
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016508:	021b      	lsls	r3, r3, #8
 801650a:	431a      	orrs	r2, r3
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016510:	431a      	orrs	r2, r3
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016516:	431a      	orrs	r2, r3
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801651c:	431a      	orrs	r2, r3
 801651e:	4b24      	ldr	r3, [pc, #144]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016520:	430a      	orrs	r2, r1
 8016522:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8016524:	4b22      	ldr	r3, [pc, #136]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016526:	68da      	ldr	r2, [r3, #12]
 8016528:	4b21      	ldr	r3, [pc, #132]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801652a:	2180      	movs	r1, #128	@ 0x80
 801652c:	0549      	lsls	r1, r1, #21
 801652e:	430a      	orrs	r2, r1
 8016530:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8016532:	4b1f      	ldr	r3, [pc, #124]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016534:	681a      	ldr	r2, [r3, #0]
 8016536:	4b1e      	ldr	r3, [pc, #120]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016538:	2180      	movs	r1, #128	@ 0x80
 801653a:	0449      	lsls	r1, r1, #17
 801653c:	430a      	orrs	r2, r1
 801653e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016540:	f7fb ff96 	bl	8012470 <HAL_GetTick>
 8016544:	0003      	movs	r3, r0
 8016546:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8016548:	e008      	b.n	801655c <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801654a:	f7fb ff91 	bl	8012470 <HAL_GetTick>
 801654e:	0002      	movs	r2, r0
 8016550:	693b      	ldr	r3, [r7, #16]
 8016552:	1ad3      	subs	r3, r2, r3
 8016554:	2b02      	cmp	r3, #2
 8016556:	d901      	bls.n	801655c <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8016558:	2303      	movs	r3, #3
 801655a:	e024      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801655c:	4b14      	ldr	r3, [pc, #80]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801655e:	681a      	ldr	r2, [r3, #0]
 8016560:	2380      	movs	r3, #128	@ 0x80
 8016562:	049b      	lsls	r3, r3, #18
 8016564:	4013      	ands	r3, r2
 8016566:	d0f0      	beq.n	801654a <HAL_RCC_OscConfig+0x7de>
 8016568:	e01c      	b.n	80165a4 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801656a:	4b11      	ldr	r3, [pc, #68]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 801656c:	681a      	ldr	r2, [r3, #0]
 801656e:	4b10      	ldr	r3, [pc, #64]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016570:	4911      	ldr	r1, [pc, #68]	@ (80165b8 <HAL_RCC_OscConfig+0x84c>)
 8016572:	400a      	ands	r2, r1
 8016574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016576:	f7fb ff7b 	bl	8012470 <HAL_GetTick>
 801657a:	0003      	movs	r3, r0
 801657c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801657e:	e008      	b.n	8016592 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8016580:	f7fb ff76 	bl	8012470 <HAL_GetTick>
 8016584:	0002      	movs	r2, r0
 8016586:	693b      	ldr	r3, [r7, #16]
 8016588:	1ad3      	subs	r3, r2, r3
 801658a:	2b02      	cmp	r3, #2
 801658c:	d901      	bls.n	8016592 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 801658e:	2303      	movs	r3, #3
 8016590:	e009      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8016592:	4b07      	ldr	r3, [pc, #28]	@ (80165b0 <HAL_RCC_OscConfig+0x844>)
 8016594:	681a      	ldr	r2, [r3, #0]
 8016596:	2380      	movs	r3, #128	@ 0x80
 8016598:	049b      	lsls	r3, r3, #18
 801659a:	4013      	ands	r3, r2
 801659c:	d1f0      	bne.n	8016580 <HAL_RCC_OscConfig+0x814>
 801659e:	e001      	b.n	80165a4 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80165a0:	2301      	movs	r3, #1
 80165a2:	e000      	b.n	80165a6 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 80165a4:	2300      	movs	r3, #0
}
 80165a6:	0018      	movs	r0, r3
 80165a8:	46bd      	mov	sp, r7
 80165aa:	b008      	add	sp, #32
 80165ac:	bdb0      	pop	{r4, r5, r7, pc}
 80165ae:	46c0      	nop			@ (mov r8, r8)
 80165b0:	40021000 	.word	0x40021000
 80165b4:	efffffff 	.word	0xefffffff
 80165b8:	feffffff 	.word	0xfeffffff
 80165bc:	11c1808c 	.word	0x11c1808c

080165c0 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 80165c0:	b5b0      	push	{r4, r5, r7, lr}
 80165c2:	b084      	sub	sp, #16
 80165c4:	af00      	add	r7, sp, #0
 80165c6:	6078      	str	r0, [r7, #4]
 80165c8:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80165ca:	4b6c      	ldr	r3, [pc, #432]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	2207      	movs	r2, #7
 80165d0:	4013      	ands	r3, r2
 80165d2:	683a      	ldr	r2, [r7, #0]
 80165d4:	429a      	cmp	r2, r3
 80165d6:	d911      	bls.n	80165fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80165d8:	4b68      	ldr	r3, [pc, #416]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	2207      	movs	r2, #7
 80165de:	4393      	bics	r3, r2
 80165e0:	0019      	movs	r1, r3
 80165e2:	4b66      	ldr	r3, [pc, #408]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 80165e4:	683a      	ldr	r2, [r7, #0]
 80165e6:	430a      	orrs	r2, r1
 80165e8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80165ea:	4b64      	ldr	r3, [pc, #400]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	2207      	movs	r2, #7
 80165f0:	4013      	ands	r3, r2
 80165f2:	683a      	ldr	r2, [r7, #0]
 80165f4:	429a      	cmp	r2, r3
 80165f6:	d001      	beq.n	80165fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80165f8:	2301      	movs	r3, #1
 80165fa:	e0bb      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	2201      	movs	r2, #1
 8016602:	4013      	ands	r3, r2
 8016604:	d100      	bne.n	8016608 <HAL_RCC_ClockConfig+0x48>
 8016606:	e064      	b.n	80166d2 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	685b      	ldr	r3, [r3, #4]
 801660c:	2b03      	cmp	r3, #3
 801660e:	d107      	bne.n	8016620 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8016610:	4b5b      	ldr	r3, [pc, #364]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016612:	681a      	ldr	r2, [r3, #0]
 8016614:	2380      	movs	r3, #128	@ 0x80
 8016616:	049b      	lsls	r3, r3, #18
 8016618:	4013      	ands	r3, r2
 801661a:	d138      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 801661c:	2301      	movs	r3, #1
 801661e:	e0a9      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	685b      	ldr	r3, [r3, #4]
 8016624:	2b02      	cmp	r3, #2
 8016626:	d107      	bne.n	8016638 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8016628:	4b55      	ldr	r3, [pc, #340]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 801662a:	681a      	ldr	r2, [r3, #0]
 801662c:	2380      	movs	r3, #128	@ 0x80
 801662e:	029b      	lsls	r3, r3, #10
 8016630:	4013      	ands	r3, r2
 8016632:	d12c      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8016634:	2301      	movs	r3, #1
 8016636:	e09d      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	685b      	ldr	r3, [r3, #4]
 801663c:	2b00      	cmp	r3, #0
 801663e:	d106      	bne.n	801664e <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8016640:	4b4f      	ldr	r3, [pc, #316]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016642:	681b      	ldr	r3, [r3, #0]
 8016644:	2202      	movs	r2, #2
 8016646:	4013      	ands	r3, r2
 8016648:	d121      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801664a:	2301      	movs	r3, #1
 801664c:	e092      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	685b      	ldr	r3, [r3, #4]
 8016652:	2b01      	cmp	r3, #1
 8016654:	d107      	bne.n	8016666 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8016656:	4b4a      	ldr	r3, [pc, #296]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016658:	681a      	ldr	r2, [r3, #0]
 801665a:	2380      	movs	r3, #128	@ 0x80
 801665c:	00db      	lsls	r3, r3, #3
 801665e:	4013      	ands	r3, r2
 8016660:	d115      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8016662:	2301      	movs	r3, #1
 8016664:	e086      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	685b      	ldr	r3, [r3, #4]
 801666a:	2b04      	cmp	r3, #4
 801666c:	d107      	bne.n	801667e <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801666e:	4a44      	ldr	r2, [pc, #272]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016670:	2394      	movs	r3, #148	@ 0x94
 8016672:	58d3      	ldr	r3, [r2, r3]
 8016674:	2202      	movs	r2, #2
 8016676:	4013      	ands	r3, r2
 8016678:	d109      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801667a:	2301      	movs	r3, #1
 801667c:	e07a      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801667e:	4a40      	ldr	r2, [pc, #256]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016680:	2390      	movs	r3, #144	@ 0x90
 8016682:	58d3      	ldr	r3, [r2, r3]
 8016684:	2202      	movs	r2, #2
 8016686:	4013      	ands	r3, r2
 8016688:	d101      	bne.n	801668e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801668a:	2301      	movs	r3, #1
 801668c:	e072      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801668e:	4b3c      	ldr	r3, [pc, #240]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016690:	689b      	ldr	r3, [r3, #8]
 8016692:	2207      	movs	r2, #7
 8016694:	4393      	bics	r3, r2
 8016696:	0019      	movs	r1, r3
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	685a      	ldr	r2, [r3, #4]
 801669c:	4b38      	ldr	r3, [pc, #224]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 801669e:	430a      	orrs	r2, r1
 80166a0:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80166a2:	f7fb fee5 	bl	8012470 <HAL_GetTick>
 80166a6:	0003      	movs	r3, r0
 80166a8:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80166aa:	e009      	b.n	80166c0 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80166ac:	f7fb fee0 	bl	8012470 <HAL_GetTick>
 80166b0:	0002      	movs	r2, r0
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	1ad3      	subs	r3, r2, r3
 80166b6:	4a33      	ldr	r2, [pc, #204]	@ (8016784 <HAL_RCC_ClockConfig+0x1c4>)
 80166b8:	4293      	cmp	r3, r2
 80166ba:	d901      	bls.n	80166c0 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 80166bc:	2303      	movs	r3, #3
 80166be:	e059      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80166c0:	4b2f      	ldr	r3, [pc, #188]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 80166c2:	689b      	ldr	r3, [r3, #8]
 80166c4:	2238      	movs	r2, #56	@ 0x38
 80166c6:	401a      	ands	r2, r3
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	685b      	ldr	r3, [r3, #4]
 80166cc:	00db      	lsls	r3, r3, #3
 80166ce:	429a      	cmp	r2, r3
 80166d0:	d1ec      	bne.n	80166ac <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	2202      	movs	r2, #2
 80166d8:	4013      	ands	r3, r2
 80166da:	d009      	beq.n	80166f0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80166dc:	4b28      	ldr	r3, [pc, #160]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 80166de:	689b      	ldr	r3, [r3, #8]
 80166e0:	4a29      	ldr	r2, [pc, #164]	@ (8016788 <HAL_RCC_ClockConfig+0x1c8>)
 80166e2:	4013      	ands	r3, r2
 80166e4:	0019      	movs	r1, r3
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	689a      	ldr	r2, [r3, #8]
 80166ea:	4b25      	ldr	r3, [pc, #148]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 80166ec:	430a      	orrs	r2, r1
 80166ee:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80166f0:	4b22      	ldr	r3, [pc, #136]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	2207      	movs	r2, #7
 80166f6:	4013      	ands	r3, r2
 80166f8:	683a      	ldr	r2, [r7, #0]
 80166fa:	429a      	cmp	r2, r3
 80166fc:	d211      	bcs.n	8016722 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80166fe:	4b1f      	ldr	r3, [pc, #124]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	2207      	movs	r2, #7
 8016704:	4393      	bics	r3, r2
 8016706:	0019      	movs	r1, r3
 8016708:	4b1c      	ldr	r3, [pc, #112]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 801670a:	683a      	ldr	r2, [r7, #0]
 801670c:	430a      	orrs	r2, r1
 801670e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8016710:	4b1a      	ldr	r3, [pc, #104]	@ (801677c <HAL_RCC_ClockConfig+0x1bc>)
 8016712:	681b      	ldr	r3, [r3, #0]
 8016714:	2207      	movs	r2, #7
 8016716:	4013      	ands	r3, r2
 8016718:	683a      	ldr	r2, [r7, #0]
 801671a:	429a      	cmp	r2, r3
 801671c:	d001      	beq.n	8016722 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 801671e:	2301      	movs	r3, #1
 8016720:	e028      	b.n	8016774 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	681b      	ldr	r3, [r3, #0]
 8016726:	2204      	movs	r2, #4
 8016728:	4013      	ands	r3, r2
 801672a:	d009      	beq.n	8016740 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 801672c:	4b14      	ldr	r3, [pc, #80]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 801672e:	689b      	ldr	r3, [r3, #8]
 8016730:	4a16      	ldr	r2, [pc, #88]	@ (801678c <HAL_RCC_ClockConfig+0x1cc>)
 8016732:	4013      	ands	r3, r2
 8016734:	0019      	movs	r1, r3
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	68da      	ldr	r2, [r3, #12]
 801673a:	4b11      	ldr	r3, [pc, #68]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 801673c:	430a      	orrs	r2, r1
 801673e:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8016740:	f000 f82a 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 8016744:	0001      	movs	r1, r0
 8016746:	4b0e      	ldr	r3, [pc, #56]	@ (8016780 <HAL_RCC_ClockConfig+0x1c0>)
 8016748:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801674a:	0a1b      	lsrs	r3, r3, #8
 801674c:	220f      	movs	r2, #15
 801674e:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8016750:	4a0f      	ldr	r2, [pc, #60]	@ (8016790 <HAL_RCC_ClockConfig+0x1d0>)
 8016752:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8016754:	001a      	movs	r2, r3
 8016756:	231f      	movs	r3, #31
 8016758:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801675a:	000a      	movs	r2, r1
 801675c:	40da      	lsrs	r2, r3
 801675e:	4b0d      	ldr	r3, [pc, #52]	@ (8016794 <HAL_RCC_ClockConfig+0x1d4>)
 8016760:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8016762:	250b      	movs	r5, #11
 8016764:	197c      	adds	r4, r7, r5
 8016766:	2003      	movs	r0, #3
 8016768:	f7fb fe28 	bl	80123bc <HAL_InitTick>
 801676c:	0003      	movs	r3, r0
 801676e:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8016770:	197b      	adds	r3, r7, r5
 8016772:	781b      	ldrb	r3, [r3, #0]
}
 8016774:	0018      	movs	r0, r3
 8016776:	46bd      	mov	sp, r7
 8016778:	b004      	add	sp, #16
 801677a:	bdb0      	pop	{r4, r5, r7, pc}
 801677c:	40022000 	.word	0x40022000
 8016780:	40021000 	.word	0x40021000
 8016784:	00001388 	.word	0x00001388
 8016788:	fffff0ff 	.word	0xfffff0ff
 801678c:	ffff8fff 	.word	0xffff8fff
 8016790:	0801b50c 	.word	0x0801b50c
 8016794:	20000278 	.word	0x20000278

08016798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b08a      	sub	sp, #40	@ 0x28
 801679c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 801679e:	2300      	movs	r3, #0
 80167a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80167a2:	2300      	movs	r3, #0
 80167a4:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80167a6:	4b46      	ldr	r3, [pc, #280]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 80167a8:	689b      	ldr	r3, [r3, #8]
 80167aa:	2238      	movs	r2, #56	@ 0x38
 80167ac:	4013      	ands	r3, r2
 80167ae:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80167b0:	4b43      	ldr	r3, [pc, #268]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 80167b2:	68db      	ldr	r3, [r3, #12]
 80167b4:	2203      	movs	r2, #3
 80167b6:	4013      	ands	r3, r2
 80167b8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80167ba:	69bb      	ldr	r3, [r7, #24]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d005      	beq.n	80167cc <HAL_RCC_GetSysClockFreq+0x34>
 80167c0:	69bb      	ldr	r3, [r7, #24]
 80167c2:	2b18      	cmp	r3, #24
 80167c4:	d125      	bne.n	8016812 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80167c6:	697b      	ldr	r3, [r7, #20]
 80167c8:	2b01      	cmp	r3, #1
 80167ca:	d122      	bne.n	8016812 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80167cc:	4b3c      	ldr	r3, [pc, #240]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	2208      	movs	r2, #8
 80167d2:	4013      	ands	r3, r2
 80167d4:	d107      	bne.n	80167e6 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 80167d6:	4a3a      	ldr	r2, [pc, #232]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 80167d8:	2394      	movs	r3, #148	@ 0x94
 80167da:	58d3      	ldr	r3, [r2, r3]
 80167dc:	0a1b      	lsrs	r3, r3, #8
 80167de:	220f      	movs	r2, #15
 80167e0:	4013      	ands	r3, r2
 80167e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80167e4:	e005      	b.n	80167f2 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80167e6:	4b36      	ldr	r3, [pc, #216]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	091b      	lsrs	r3, r3, #4
 80167ec:	220f      	movs	r2, #15
 80167ee:	4013      	ands	r3, r2
 80167f0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 80167f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167f4:	2b0b      	cmp	r3, #11
 80167f6:	d901      	bls.n	80167fc <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 80167f8:	2300      	movs	r3, #0
 80167fa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 80167fc:	4b31      	ldr	r3, [pc, #196]	@ (80168c4 <HAL_RCC_GetSysClockFreq+0x12c>)
 80167fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016800:	0092      	lsls	r2, r2, #2
 8016802:	58d3      	ldr	r3, [r2, r3]
 8016804:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8016806:	69bb      	ldr	r3, [r7, #24]
 8016808:	2b00      	cmp	r3, #0
 801680a:	d11b      	bne.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 801680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801680e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8016810:	e018      	b.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8016812:	69bb      	ldr	r3, [r7, #24]
 8016814:	2b08      	cmp	r3, #8
 8016816:	d102      	bne.n	801681e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8016818:	4b2b      	ldr	r3, [pc, #172]	@ (80168c8 <HAL_RCC_GetSysClockFreq+0x130>)
 801681a:	623b      	str	r3, [r7, #32]
 801681c:	e012      	b.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 801681e:	69bb      	ldr	r3, [r7, #24]
 8016820:	2b10      	cmp	r3, #16
 8016822:	d102      	bne.n	801682a <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8016824:	4b29      	ldr	r3, [pc, #164]	@ (80168cc <HAL_RCC_GetSysClockFreq+0x134>)
 8016826:	623b      	str	r3, [r7, #32]
 8016828:	e00c      	b.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 801682a:	69bb      	ldr	r3, [r7, #24]
 801682c:	2b20      	cmp	r3, #32
 801682e:	d103      	bne.n	8016838 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8016830:	23fa      	movs	r3, #250	@ 0xfa
 8016832:	01db      	lsls	r3, r3, #7
 8016834:	623b      	str	r3, [r7, #32]
 8016836:	e005      	b.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8016838:	69bb      	ldr	r3, [r7, #24]
 801683a:	2b28      	cmp	r3, #40	@ 0x28
 801683c:	d102      	bne.n	8016844 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 801683e:	2380      	movs	r3, #128	@ 0x80
 8016840:	021b      	lsls	r3, r3, #8
 8016842:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8016844:	69bb      	ldr	r3, [r7, #24]
 8016846:	2b18      	cmp	r3, #24
 8016848:	d135      	bne.n	80168b6 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801684a:	4b1d      	ldr	r3, [pc, #116]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 801684c:	68db      	ldr	r3, [r3, #12]
 801684e:	2203      	movs	r2, #3
 8016850:	4013      	ands	r3, r2
 8016852:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8016854:	4b1a      	ldr	r3, [pc, #104]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 8016856:	68db      	ldr	r3, [r3, #12]
 8016858:	091b      	lsrs	r3, r3, #4
 801685a:	2207      	movs	r2, #7
 801685c:	4013      	ands	r3, r2
 801685e:	3301      	adds	r3, #1
 8016860:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8016862:	693b      	ldr	r3, [r7, #16]
 8016864:	2b02      	cmp	r3, #2
 8016866:	d003      	beq.n	8016870 <HAL_RCC_GetSysClockFreq+0xd8>
 8016868:	693b      	ldr	r3, [r7, #16]
 801686a:	2b03      	cmp	r3, #3
 801686c:	d003      	beq.n	8016876 <HAL_RCC_GetSysClockFreq+0xde>
 801686e:	e005      	b.n	801687c <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8016870:	4b15      	ldr	r3, [pc, #84]	@ (80168c8 <HAL_RCC_GetSysClockFreq+0x130>)
 8016872:	61fb      	str	r3, [r7, #28]
        break;
 8016874:	e005      	b.n	8016882 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8016876:	4b15      	ldr	r3, [pc, #84]	@ (80168cc <HAL_RCC_GetSysClockFreq+0x134>)
 8016878:	61fb      	str	r3, [r7, #28]
        break;
 801687a:	e002      	b.n	8016882 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 801687c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801687e:	61fb      	str	r3, [r7, #28]
        break;
 8016880:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8016882:	4b0f      	ldr	r3, [pc, #60]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 8016884:	68db      	ldr	r3, [r3, #12]
 8016886:	0a1b      	lsrs	r3, r3, #8
 8016888:	227f      	movs	r2, #127	@ 0x7f
 801688a:	4013      	ands	r3, r2
 801688c:	69fa      	ldr	r2, [r7, #28]
 801688e:	4353      	muls	r3, r2
 8016890:	68f9      	ldr	r1, [r7, #12]
 8016892:	0018      	movs	r0, r3
 8016894:	f7e9 fc40 	bl	8000118 <__udivsi3>
 8016898:	0003      	movs	r3, r0
 801689a:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 801689c:	4b08      	ldr	r3, [pc, #32]	@ (80168c0 <HAL_RCC_GetSysClockFreq+0x128>)
 801689e:	68db      	ldr	r3, [r3, #12]
 80168a0:	0f5b      	lsrs	r3, r3, #29
 80168a2:	2207      	movs	r2, #7
 80168a4:	4013      	ands	r3, r2
 80168a6:	3301      	adds	r3, #1
 80168a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80168aa:	6879      	ldr	r1, [r7, #4]
 80168ac:	68b8      	ldr	r0, [r7, #8]
 80168ae:	f7e9 fc33 	bl	8000118 <__udivsi3>
 80168b2:	0003      	movs	r3, r0
 80168b4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80168b6:	6a3b      	ldr	r3, [r7, #32]
}
 80168b8:	0018      	movs	r0, r3
 80168ba:	46bd      	mov	sp, r7
 80168bc:	b00a      	add	sp, #40	@ 0x28
 80168be:	bd80      	pop	{r7, pc}
 80168c0:	40021000 	.word	0x40021000
 80168c4:	0801b524 	.word	0x0801b524
 80168c8:	00f42400 	.word	0x00f42400
 80168cc:	003d0900 	.word	0x003d0900

080168d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80168d0:	b580      	push	{r7, lr}
 80168d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80168d4:	4b02      	ldr	r3, [pc, #8]	@ (80168e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80168d6:	681b      	ldr	r3, [r3, #0]
}
 80168d8:	0018      	movs	r0, r3
 80168da:	46bd      	mov	sp, r7
 80168dc:	bd80      	pop	{r7, pc}
 80168de:	46c0      	nop			@ (mov r8, r8)
 80168e0:	20000278 	.word	0x20000278

080168e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 80168e8:	f7ff fff2 	bl	80168d0 <HAL_RCC_GetHCLKFreq>
 80168ec:	0001      	movs	r1, r0
 80168ee:	4b07      	ldr	r3, [pc, #28]	@ (801690c <HAL_RCC_GetPCLK1Freq+0x28>)
 80168f0:	689b      	ldr	r3, [r3, #8]
 80168f2:	0b1b      	lsrs	r3, r3, #12
 80168f4:	2207      	movs	r2, #7
 80168f6:	4013      	ands	r3, r2
 80168f8:	4a05      	ldr	r2, [pc, #20]	@ (8016910 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80168fa:	5cd3      	ldrb	r3, [r2, r3]
 80168fc:	001a      	movs	r2, r3
 80168fe:	231f      	movs	r3, #31
 8016900:	4013      	ands	r3, r2
 8016902:	40d9      	lsrs	r1, r3
 8016904:	000b      	movs	r3, r1
}
 8016906:	0018      	movs	r0, r3
 8016908:	46bd      	mov	sp, r7
 801690a:	bd80      	pop	{r7, pc}
 801690c:	40021000 	.word	0x40021000
 8016910:	0801b51c 	.word	0x0801b51c

08016914 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8016914:	b580      	push	{r7, lr}
 8016916:	b086      	sub	sp, #24
 8016918:	af00      	add	r7, sp, #0
 801691a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 801691c:	2300      	movs	r3, #0
 801691e:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8016920:	4b2f      	ldr	r3, [pc, #188]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016922:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016924:	2380      	movs	r3, #128	@ 0x80
 8016926:	055b      	lsls	r3, r3, #21
 8016928:	4013      	ands	r3, r2
 801692a:	d004      	beq.n	8016936 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 801692c:	f7ff f9de 	bl	8015cec <HAL_PWREx_GetVoltageRange>
 8016930:	0003      	movs	r3, r0
 8016932:	617b      	str	r3, [r7, #20]
 8016934:	e017      	b.n	8016966 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8016936:	4b2a      	ldr	r3, [pc, #168]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016938:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801693a:	4b29      	ldr	r3, [pc, #164]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801693c:	2180      	movs	r1, #128	@ 0x80
 801693e:	0549      	lsls	r1, r1, #21
 8016940:	430a      	orrs	r2, r1
 8016942:	659a      	str	r2, [r3, #88]	@ 0x58
 8016944:	4b26      	ldr	r3, [pc, #152]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016946:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016948:	2380      	movs	r3, #128	@ 0x80
 801694a:	055b      	lsls	r3, r3, #21
 801694c:	4013      	ands	r3, r2
 801694e:	60fb      	str	r3, [r7, #12]
 8016950:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8016952:	f7ff f9cb 	bl	8015cec <HAL_PWREx_GetVoltageRange>
 8016956:	0003      	movs	r3, r0
 8016958:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801695a:	4b21      	ldr	r3, [pc, #132]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801695c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801695e:	4b20      	ldr	r3, [pc, #128]	@ (80169e0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8016960:	4920      	ldr	r1, [pc, #128]	@ (80169e4 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8016962:	400a      	ands	r2, r1
 8016964:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8016966:	697a      	ldr	r2, [r7, #20]
 8016968:	2380      	movs	r3, #128	@ 0x80
 801696a:	009b      	lsls	r3, r3, #2
 801696c:	429a      	cmp	r2, r3
 801696e:	d111      	bne.n	8016994 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	2b80      	cmp	r3, #128	@ 0x80
 8016974:	d91c      	bls.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	2bb0      	cmp	r3, #176	@ 0xb0
 801697a:	d902      	bls.n	8016982 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801697c:	2302      	movs	r3, #2
 801697e:	613b      	str	r3, [r7, #16]
 8016980:	e016      	b.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	2b90      	cmp	r3, #144	@ 0x90
 8016986:	d902      	bls.n	801698e <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8016988:	2301      	movs	r3, #1
 801698a:	613b      	str	r3, [r7, #16]
 801698c:	e010      	b.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 801698e:	2300      	movs	r3, #0
 8016990:	613b      	str	r3, [r7, #16]
 8016992:	e00d      	b.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2b7f      	cmp	r3, #127	@ 0x7f
 8016998:	d902      	bls.n	80169a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 801699a:	2302      	movs	r3, #2
 801699c:	613b      	str	r3, [r7, #16]
 801699e:	e007      	b.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	2b70      	cmp	r3, #112	@ 0x70
 80169a4:	d102      	bne.n	80169ac <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80169a6:	2301      	movs	r3, #1
 80169a8:	613b      	str	r3, [r7, #16]
 80169aa:	e001      	b.n	80169b0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80169ac:	2300      	movs	r3, #0
 80169ae:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80169b0:	4b0d      	ldr	r3, [pc, #52]	@ (80169e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80169b2:	681b      	ldr	r3, [r3, #0]
 80169b4:	2207      	movs	r2, #7
 80169b6:	4393      	bics	r3, r2
 80169b8:	0019      	movs	r1, r3
 80169ba:	4b0b      	ldr	r3, [pc, #44]	@ (80169e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80169bc:	693a      	ldr	r2, [r7, #16]
 80169be:	430a      	orrs	r2, r1
 80169c0:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80169c2:	4b09      	ldr	r3, [pc, #36]	@ (80169e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80169c4:	681b      	ldr	r3, [r3, #0]
 80169c6:	2207      	movs	r2, #7
 80169c8:	4013      	ands	r3, r2
 80169ca:	693a      	ldr	r2, [r7, #16]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d001      	beq.n	80169d4 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80169d0:	2301      	movs	r3, #1
 80169d2:	e000      	b.n	80169d6 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80169d4:	2300      	movs	r3, #0
}
 80169d6:	0018      	movs	r0, r3
 80169d8:	46bd      	mov	sp, r7
 80169da:	b006      	add	sp, #24
 80169dc:	bd80      	pop	{r7, pc}
 80169de:	46c0      	nop			@ (mov r8, r8)
 80169e0:	40021000 	.word	0x40021000
 80169e4:	efffffff 	.word	0xefffffff
 80169e8:	40022000 	.word	0x40022000

080169ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80169ec:	b580      	push	{r7, lr}
 80169ee:	b086      	sub	sp, #24
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80169f4:	2313      	movs	r3, #19
 80169f6:	18fb      	adds	r3, r7, r3
 80169f8:	2200      	movs	r2, #0
 80169fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80169fc:	2312      	movs	r3, #18
 80169fe:	18fb      	adds	r3, r7, r3
 8016a00:	2200      	movs	r2, #0
 8016a02:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	681a      	ldr	r2, [r3, #0]
 8016a08:	2380      	movs	r3, #128	@ 0x80
 8016a0a:	021b      	lsls	r3, r3, #8
 8016a0c:	4013      	ands	r3, r2
 8016a0e:	d100      	bne.n	8016a12 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8016a10:	e0b7      	b.n	8016b82 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8016a12:	2011      	movs	r0, #17
 8016a14:	183b      	adds	r3, r7, r0
 8016a16:	2200      	movs	r2, #0
 8016a18:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016a1a:	4b4c      	ldr	r3, [pc, #304]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016a1e:	2380      	movs	r3, #128	@ 0x80
 8016a20:	055b      	lsls	r3, r3, #21
 8016a22:	4013      	ands	r3, r2
 8016a24:	d110      	bne.n	8016a48 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8016a26:	4b49      	ldr	r3, [pc, #292]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016a2a:	4b48      	ldr	r3, [pc, #288]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a2c:	2180      	movs	r1, #128	@ 0x80
 8016a2e:	0549      	lsls	r1, r1, #21
 8016a30:	430a      	orrs	r2, r1
 8016a32:	659a      	str	r2, [r3, #88]	@ 0x58
 8016a34:	4b45      	ldr	r3, [pc, #276]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016a38:	2380      	movs	r3, #128	@ 0x80
 8016a3a:	055b      	lsls	r3, r3, #21
 8016a3c:	4013      	ands	r3, r2
 8016a3e:	60bb      	str	r3, [r7, #8]
 8016a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8016a42:	183b      	adds	r3, r7, r0
 8016a44:	2201      	movs	r2, #1
 8016a46:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8016a48:	4b41      	ldr	r3, [pc, #260]	@ (8016b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016a4a:	681a      	ldr	r2, [r3, #0]
 8016a4c:	4b40      	ldr	r3, [pc, #256]	@ (8016b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016a4e:	2180      	movs	r1, #128	@ 0x80
 8016a50:	0049      	lsls	r1, r1, #1
 8016a52:	430a      	orrs	r2, r1
 8016a54:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8016a56:	f7fb fd0b 	bl	8012470 <HAL_GetTick>
 8016a5a:	0003      	movs	r3, r0
 8016a5c:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8016a5e:	e00b      	b.n	8016a78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016a60:	f7fb fd06 	bl	8012470 <HAL_GetTick>
 8016a64:	0002      	movs	r2, r0
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	1ad3      	subs	r3, r2, r3
 8016a6a:	2b02      	cmp	r3, #2
 8016a6c:	d904      	bls.n	8016a78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8016a6e:	2313      	movs	r3, #19
 8016a70:	18fb      	adds	r3, r7, r3
 8016a72:	2203      	movs	r2, #3
 8016a74:	701a      	strb	r2, [r3, #0]
        break;
 8016a76:	e005      	b.n	8016a84 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8016a78:	4b35      	ldr	r3, [pc, #212]	@ (8016b50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8016a7a:	681a      	ldr	r2, [r3, #0]
 8016a7c:	2380      	movs	r3, #128	@ 0x80
 8016a7e:	005b      	lsls	r3, r3, #1
 8016a80:	4013      	ands	r3, r2
 8016a82:	d0ed      	beq.n	8016a60 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8016a84:	2313      	movs	r3, #19
 8016a86:	18fb      	adds	r3, r7, r3
 8016a88:	781b      	ldrb	r3, [r3, #0]
 8016a8a:	2b00      	cmp	r3, #0
 8016a8c:	d168      	bne.n	8016b60 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8016a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016a90:	2390      	movs	r3, #144	@ 0x90
 8016a92:	58d2      	ldr	r2, [r2, r3]
 8016a94:	23c0      	movs	r3, #192	@ 0xc0
 8016a96:	009b      	lsls	r3, r3, #2
 8016a98:	4013      	ands	r3, r2
 8016a9a:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8016a9c:	697b      	ldr	r3, [r7, #20]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d01f      	beq.n	8016ae2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016aa6:	697a      	ldr	r2, [r7, #20]
 8016aa8:	429a      	cmp	r2, r3
 8016aaa:	d01a      	beq.n	8016ae2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8016aac:	4a27      	ldr	r2, [pc, #156]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016aae:	2390      	movs	r3, #144	@ 0x90
 8016ab0:	58d3      	ldr	r3, [r2, r3]
 8016ab2:	4a28      	ldr	r2, [pc, #160]	@ (8016b54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8016ab4:	4013      	ands	r3, r2
 8016ab6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8016ab8:	4a24      	ldr	r2, [pc, #144]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016aba:	2390      	movs	r3, #144	@ 0x90
 8016abc:	58d3      	ldr	r3, [r2, r3]
 8016abe:	4923      	ldr	r1, [pc, #140]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016ac0:	2280      	movs	r2, #128	@ 0x80
 8016ac2:	0252      	lsls	r2, r2, #9
 8016ac4:	4313      	orrs	r3, r2
 8016ac6:	2290      	movs	r2, #144	@ 0x90
 8016ac8:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8016aca:	4a20      	ldr	r2, [pc, #128]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016acc:	2390      	movs	r3, #144	@ 0x90
 8016ace:	58d3      	ldr	r3, [r2, r3]
 8016ad0:	491e      	ldr	r1, [pc, #120]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016ad2:	4a21      	ldr	r2, [pc, #132]	@ (8016b58 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8016ad4:	4013      	ands	r3, r2
 8016ad6:	2290      	movs	r2, #144	@ 0x90
 8016ad8:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8016ada:	491c      	ldr	r1, [pc, #112]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016adc:	2290      	movs	r2, #144	@ 0x90
 8016ade:	697b      	ldr	r3, [r7, #20]
 8016ae0:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8016ae2:	697b      	ldr	r3, [r7, #20]
 8016ae4:	2201      	movs	r2, #1
 8016ae6:	4013      	ands	r3, r2
 8016ae8:	d017      	beq.n	8016b1a <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016aea:	f7fb fcc1 	bl	8012470 <HAL_GetTick>
 8016aee:	0003      	movs	r3, r0
 8016af0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8016af2:	e00c      	b.n	8016b0e <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016af4:	f7fb fcbc 	bl	8012470 <HAL_GetTick>
 8016af8:	0002      	movs	r2, r0
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	1ad3      	subs	r3, r2, r3
 8016afe:	4a17      	ldr	r2, [pc, #92]	@ (8016b5c <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8016b00:	4293      	cmp	r3, r2
 8016b02:	d904      	bls.n	8016b0e <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8016b04:	2313      	movs	r3, #19
 8016b06:	18fb      	adds	r3, r7, r3
 8016b08:	2203      	movs	r2, #3
 8016b0a:	701a      	strb	r2, [r3, #0]
            break;
 8016b0c:	e005      	b.n	8016b1a <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8016b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016b10:	2390      	movs	r3, #144	@ 0x90
 8016b12:	58d3      	ldr	r3, [r2, r3]
 8016b14:	2202      	movs	r2, #2
 8016b16:	4013      	ands	r3, r2
 8016b18:	d0ec      	beq.n	8016af4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8016b1a:	2313      	movs	r3, #19
 8016b1c:	18fb      	adds	r3, r7, r3
 8016b1e:	781b      	ldrb	r3, [r3, #0]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d10b      	bne.n	8016b3c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8016b24:	4a09      	ldr	r2, [pc, #36]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016b26:	2390      	movs	r3, #144	@ 0x90
 8016b28:	58d3      	ldr	r3, [r2, r3]
 8016b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8016b54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8016b2c:	401a      	ands	r2, r3
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016b32:	4906      	ldr	r1, [pc, #24]	@ (8016b4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016b34:	4313      	orrs	r3, r2
 8016b36:	2290      	movs	r2, #144	@ 0x90
 8016b38:	508b      	str	r3, [r1, r2]
 8016b3a:	e017      	b.n	8016b6c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8016b3c:	2312      	movs	r3, #18
 8016b3e:	18fb      	adds	r3, r7, r3
 8016b40:	2213      	movs	r2, #19
 8016b42:	18ba      	adds	r2, r7, r2
 8016b44:	7812      	ldrb	r2, [r2, #0]
 8016b46:	701a      	strb	r2, [r3, #0]
 8016b48:	e010      	b.n	8016b6c <HAL_RCCEx_PeriphCLKConfig+0x180>
 8016b4a:	46c0      	nop			@ (mov r8, r8)
 8016b4c:	40021000 	.word	0x40021000
 8016b50:	40007000 	.word	0x40007000
 8016b54:	fffffcff 	.word	0xfffffcff
 8016b58:	fffeffff 	.word	0xfffeffff
 8016b5c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016b60:	2312      	movs	r3, #18
 8016b62:	18fb      	adds	r3, r7, r3
 8016b64:	2213      	movs	r2, #19
 8016b66:	18ba      	adds	r2, r7, r2
 8016b68:	7812      	ldrb	r2, [r2, #0]
 8016b6a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8016b6c:	2311      	movs	r3, #17
 8016b6e:	18fb      	adds	r3, r7, r3
 8016b70:	781b      	ldrb	r3, [r3, #0]
 8016b72:	2b01      	cmp	r3, #1
 8016b74:	d105      	bne.n	8016b82 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8016b76:	4ba4      	ldr	r3, [pc, #656]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016b7a:	4ba3      	ldr	r3, [pc, #652]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b7c:	49a3      	ldr	r1, [pc, #652]	@ (8016e0c <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8016b7e:	400a      	ands	r2, r1
 8016b80:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	681b      	ldr	r3, [r3, #0]
 8016b86:	2201      	movs	r2, #1
 8016b88:	4013      	ands	r3, r2
 8016b8a:	d00b      	beq.n	8016ba4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8016b8c:	4a9e      	ldr	r2, [pc, #632]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b8e:	2388      	movs	r3, #136	@ 0x88
 8016b90:	58d3      	ldr	r3, [r2, r3]
 8016b92:	2203      	movs	r2, #3
 8016b94:	4393      	bics	r3, r2
 8016b96:	001a      	movs	r2, r3
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	685b      	ldr	r3, [r3, #4]
 8016b9c:	499a      	ldr	r1, [pc, #616]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016b9e:	4313      	orrs	r3, r2
 8016ba0:	2288      	movs	r2, #136	@ 0x88
 8016ba2:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	2202      	movs	r2, #2
 8016baa:	4013      	ands	r3, r2
 8016bac:	d00b      	beq.n	8016bc6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8016bae:	4a96      	ldr	r2, [pc, #600]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bb0:	2388      	movs	r3, #136	@ 0x88
 8016bb2:	58d3      	ldr	r3, [r2, r3]
 8016bb4:	220c      	movs	r2, #12
 8016bb6:	4393      	bics	r3, r2
 8016bb8:	001a      	movs	r2, r3
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	689b      	ldr	r3, [r3, #8]
 8016bbe:	4992      	ldr	r1, [pc, #584]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bc0:	4313      	orrs	r3, r2
 8016bc2:	2288      	movs	r2, #136	@ 0x88
 8016bc4:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	2210      	movs	r2, #16
 8016bcc:	4013      	ands	r3, r2
 8016bce:	d00a      	beq.n	8016be6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8016bd0:	4a8d      	ldr	r2, [pc, #564]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bd2:	2388      	movs	r3, #136	@ 0x88
 8016bd4:	58d3      	ldr	r3, [r2, r3]
 8016bd6:	4a8e      	ldr	r2, [pc, #568]	@ (8016e10 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8016bd8:	401a      	ands	r2, r3
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	695b      	ldr	r3, [r3, #20]
 8016bde:	498a      	ldr	r1, [pc, #552]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016be0:	4313      	orrs	r3, r2
 8016be2:	2288      	movs	r2, #136	@ 0x88
 8016be4:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	2208      	movs	r2, #8
 8016bec:	4013      	ands	r3, r2
 8016bee:	d00a      	beq.n	8016c06 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8016bf0:	4a85      	ldr	r2, [pc, #532]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016bf2:	2388      	movs	r3, #136	@ 0x88
 8016bf4:	58d3      	ldr	r3, [r2, r3]
 8016bf6:	4a87      	ldr	r2, [pc, #540]	@ (8016e14 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8016bf8:	401a      	ands	r2, r3
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	691b      	ldr	r3, [r3, #16]
 8016bfe:	4982      	ldr	r1, [pc, #520]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c00:	4313      	orrs	r3, r2
 8016c02:	2288      	movs	r2, #136	@ 0x88
 8016c04:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	2204      	movs	r2, #4
 8016c0c:	4013      	ands	r3, r2
 8016c0e:	d00b      	beq.n	8016c28 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8016c10:	4a7d      	ldr	r2, [pc, #500]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c12:	2388      	movs	r3, #136	@ 0x88
 8016c14:	58d3      	ldr	r3, [r2, r3]
 8016c16:	22c0      	movs	r2, #192	@ 0xc0
 8016c18:	4393      	bics	r3, r2
 8016c1a:	001a      	movs	r2, r3
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	68db      	ldr	r3, [r3, #12]
 8016c20:	4979      	ldr	r1, [pc, #484]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c22:	4313      	orrs	r3, r2
 8016c24:	2288      	movs	r2, #136	@ 0x88
 8016c26:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	681b      	ldr	r3, [r3, #0]
 8016c2c:	2220      	movs	r2, #32
 8016c2e:	4013      	ands	r3, r2
 8016c30:	d00a      	beq.n	8016c48 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8016c32:	4a75      	ldr	r2, [pc, #468]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c34:	2388      	movs	r3, #136	@ 0x88
 8016c36:	58d3      	ldr	r3, [r2, r3]
 8016c38:	4a77      	ldr	r2, [pc, #476]	@ (8016e18 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8016c3a:	401a      	ands	r2, r3
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	699b      	ldr	r3, [r3, #24]
 8016c40:	4971      	ldr	r1, [pc, #452]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c42:	4313      	orrs	r3, r2
 8016c44:	2288      	movs	r2, #136	@ 0x88
 8016c46:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	2240      	movs	r2, #64	@ 0x40
 8016c4e:	4013      	ands	r3, r2
 8016c50:	d00a      	beq.n	8016c68 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8016c52:	4a6d      	ldr	r2, [pc, #436]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c54:	2388      	movs	r3, #136	@ 0x88
 8016c56:	58d3      	ldr	r3, [r2, r3]
 8016c58:	4a70      	ldr	r2, [pc, #448]	@ (8016e1c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8016c5a:	401a      	ands	r2, r3
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	69db      	ldr	r3, [r3, #28]
 8016c60:	4969      	ldr	r1, [pc, #420]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c62:	4313      	orrs	r3, r2
 8016c64:	2288      	movs	r2, #136	@ 0x88
 8016c66:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	681b      	ldr	r3, [r3, #0]
 8016c6c:	2280      	movs	r2, #128	@ 0x80
 8016c6e:	4013      	ands	r3, r2
 8016c70:	d00a      	beq.n	8016c88 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8016c72:	4a65      	ldr	r2, [pc, #404]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c74:	2388      	movs	r3, #136	@ 0x88
 8016c76:	58d3      	ldr	r3, [r2, r3]
 8016c78:	4a69      	ldr	r2, [pc, #420]	@ (8016e20 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8016c7a:	401a      	ands	r2, r3
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	6a1b      	ldr	r3, [r3, #32]
 8016c80:	4961      	ldr	r1, [pc, #388]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c82:	4313      	orrs	r3, r2
 8016c84:	2288      	movs	r2, #136	@ 0x88
 8016c86:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	681a      	ldr	r2, [r3, #0]
 8016c8c:	2380      	movs	r3, #128	@ 0x80
 8016c8e:	005b      	lsls	r3, r3, #1
 8016c90:	4013      	ands	r3, r2
 8016c92:	d00a      	beq.n	8016caa <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8016c94:	4a5c      	ldr	r2, [pc, #368]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016c96:	2388      	movs	r3, #136	@ 0x88
 8016c98:	58d3      	ldr	r3, [r2, r3]
 8016c9a:	4a62      	ldr	r2, [pc, #392]	@ (8016e24 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8016c9c:	401a      	ands	r2, r3
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ca2:	4959      	ldr	r1, [pc, #356]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016ca4:	4313      	orrs	r3, r2
 8016ca6:	2288      	movs	r2, #136	@ 0x88
 8016ca8:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	681a      	ldr	r2, [r3, #0]
 8016cae:	2380      	movs	r3, #128	@ 0x80
 8016cb0:	009b      	lsls	r3, r3, #2
 8016cb2:	4013      	ands	r3, r2
 8016cb4:	d00a      	beq.n	8016ccc <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8016cb6:	4a54      	ldr	r2, [pc, #336]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cb8:	2388      	movs	r3, #136	@ 0x88
 8016cba:	58d3      	ldr	r3, [r2, r3]
 8016cbc:	4a5a      	ldr	r2, [pc, #360]	@ (8016e28 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8016cbe:	401a      	ands	r2, r3
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016cc4:	4950      	ldr	r1, [pc, #320]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cc6:	4313      	orrs	r3, r2
 8016cc8:	2288      	movs	r2, #136	@ 0x88
 8016cca:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	681a      	ldr	r2, [r3, #0]
 8016cd0:	2380      	movs	r3, #128	@ 0x80
 8016cd2:	01db      	lsls	r3, r3, #7
 8016cd4:	4013      	ands	r3, r2
 8016cd6:	d017      	beq.n	8016d08 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016cdc:	2380      	movs	r3, #128	@ 0x80
 8016cde:	055b      	lsls	r3, r3, #21
 8016ce0:	429a      	cmp	r2, r3
 8016ce2:	d106      	bne.n	8016cf2 <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8016ce4:	4b48      	ldr	r3, [pc, #288]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016ce6:	68da      	ldr	r2, [r3, #12]
 8016ce8:	4b47      	ldr	r3, [pc, #284]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cea:	2180      	movs	r1, #128	@ 0x80
 8016cec:	0249      	lsls	r1, r1, #9
 8016cee:	430a      	orrs	r2, r1
 8016cf0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8016cf2:	4a45      	ldr	r2, [pc, #276]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016cf4:	2388      	movs	r3, #136	@ 0x88
 8016cf6:	58d3      	ldr	r3, [r2, r3]
 8016cf8:	4a4c      	ldr	r2, [pc, #304]	@ (8016e2c <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8016cfa:	401a      	ands	r2, r3
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016d00:	4941      	ldr	r1, [pc, #260]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d02:	4313      	orrs	r3, r2
 8016d04:	2288      	movs	r2, #136	@ 0x88
 8016d06:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	681a      	ldr	r2, [r3, #0]
 8016d0c:	2380      	movs	r3, #128	@ 0x80
 8016d0e:	015b      	lsls	r3, r3, #5
 8016d10:	4013      	ands	r3, r2
 8016d12:	d017      	beq.n	8016d44 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016d18:	2380      	movs	r3, #128	@ 0x80
 8016d1a:	051b      	lsls	r3, r3, #20
 8016d1c:	429a      	cmp	r2, r3
 8016d1e:	d106      	bne.n	8016d2e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016d20:	4b39      	ldr	r3, [pc, #228]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d22:	68da      	ldr	r2, [r3, #12]
 8016d24:	4b38      	ldr	r3, [pc, #224]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d26:	2180      	movs	r1, #128	@ 0x80
 8016d28:	0449      	lsls	r1, r1, #17
 8016d2a:	430a      	orrs	r2, r1
 8016d2c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8016d2e:	4a36      	ldr	r2, [pc, #216]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d30:	2388      	movs	r3, #136	@ 0x88
 8016d32:	58d3      	ldr	r3, [r2, r3]
 8016d34:	4a3e      	ldr	r2, [pc, #248]	@ (8016e30 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8016d36:	401a      	ands	r2, r3
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d3c:	4932      	ldr	r1, [pc, #200]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d3e:	4313      	orrs	r3, r2
 8016d40:	2288      	movs	r2, #136	@ 0x88
 8016d42:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	681a      	ldr	r2, [r3, #0]
 8016d48:	2380      	movs	r3, #128	@ 0x80
 8016d4a:	019b      	lsls	r3, r3, #6
 8016d4c:	4013      	ands	r3, r2
 8016d4e:	d017      	beq.n	8016d80 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016d54:	2380      	movs	r3, #128	@ 0x80
 8016d56:	051b      	lsls	r3, r3, #20
 8016d58:	429a      	cmp	r2, r3
 8016d5a:	d106      	bne.n	8016d6a <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d5e:	68da      	ldr	r2, [r3, #12]
 8016d60:	4b29      	ldr	r3, [pc, #164]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d62:	2180      	movs	r1, #128	@ 0x80
 8016d64:	0449      	lsls	r1, r1, #17
 8016d66:	430a      	orrs	r2, r1
 8016d68:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8016d6a:	4a27      	ldr	r2, [pc, #156]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d6c:	2388      	movs	r3, #136	@ 0x88
 8016d6e:	58d3      	ldr	r3, [r2, r3]
 8016d70:	4a2f      	ldr	r2, [pc, #188]	@ (8016e30 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8016d72:	401a      	ands	r2, r3
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016d78:	4923      	ldr	r1, [pc, #140]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d7a:	4313      	orrs	r3, r2
 8016d7c:	2288      	movs	r2, #136	@ 0x88
 8016d7e:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	681a      	ldr	r2, [r3, #0]
 8016d84:	2380      	movs	r3, #128	@ 0x80
 8016d86:	00db      	lsls	r3, r3, #3
 8016d88:	4013      	ands	r3, r2
 8016d8a:	d017      	beq.n	8016dbc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d90:	2380      	movs	r3, #128	@ 0x80
 8016d92:	045b      	lsls	r3, r3, #17
 8016d94:	429a      	cmp	r2, r3
 8016d96:	d106      	bne.n	8016da6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016d98:	4b1b      	ldr	r3, [pc, #108]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d9a:	68da      	ldr	r2, [r3, #12]
 8016d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016d9e:	2180      	movs	r1, #128	@ 0x80
 8016da0:	0449      	lsls	r1, r1, #17
 8016da2:	430a      	orrs	r2, r1
 8016da4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8016da6:	4a18      	ldr	r2, [pc, #96]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016da8:	2388      	movs	r3, #136	@ 0x88
 8016daa:	58d3      	ldr	r3, [r2, r3]
 8016dac:	4a21      	ldr	r2, [pc, #132]	@ (8016e34 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8016dae:	401a      	ands	r2, r3
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016db4:	4914      	ldr	r1, [pc, #80]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016db6:	4313      	orrs	r3, r2
 8016db8:	2288      	movs	r2, #136	@ 0x88
 8016dba:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	681a      	ldr	r2, [r3, #0]
 8016dc0:	2380      	movs	r3, #128	@ 0x80
 8016dc2:	011b      	lsls	r3, r3, #4
 8016dc4:	4013      	ands	r3, r2
 8016dc6:	d017      	beq.n	8016df8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016dcc:	2380      	movs	r3, #128	@ 0x80
 8016dce:	049b      	lsls	r3, r3, #18
 8016dd0:	429a      	cmp	r2, r3
 8016dd2:	d106      	bne.n	8016de2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016dd6:	68da      	ldr	r2, [r3, #12]
 8016dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016dda:	2180      	movs	r1, #128	@ 0x80
 8016ddc:	0449      	lsls	r1, r1, #17
 8016dde:	430a      	orrs	r2, r1
 8016de0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8016de2:	4a09      	ldr	r2, [pc, #36]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016de4:	2388      	movs	r3, #136	@ 0x88
 8016de6:	58d3      	ldr	r3, [r2, r3]
 8016de8:	4a12      	ldr	r2, [pc, #72]	@ (8016e34 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8016dea:	401a      	ands	r2, r3
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016df0:	4905      	ldr	r1, [pc, #20]	@ (8016e08 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016df2:	4313      	orrs	r3, r2
 8016df4:	2288      	movs	r2, #136	@ 0x88
 8016df6:	508b      	str	r3, [r1, r2]

  }

  return status;
 8016df8:	2312      	movs	r3, #18
 8016dfa:	18fb      	adds	r3, r7, r3
 8016dfc:	781b      	ldrb	r3, [r3, #0]
}
 8016dfe:	0018      	movs	r0, r3
 8016e00:	46bd      	mov	sp, r7
 8016e02:	b006      	add	sp, #24
 8016e04:	bd80      	pop	{r7, pc}
 8016e06:	46c0      	nop			@ (mov r8, r8)
 8016e08:	40021000 	.word	0x40021000
 8016e0c:	efffffff 	.word	0xefffffff
 8016e10:	fffff3ff 	.word	0xfffff3ff
 8016e14:	fffffcff 	.word	0xfffffcff
 8016e18:	ffffcfff 	.word	0xffffcfff
 8016e1c:	fffcffff 	.word	0xfffcffff
 8016e20:	fff3ffff 	.word	0xfff3ffff
 8016e24:	ffcfffff 	.word	0xffcfffff
 8016e28:	ff3fffff 	.word	0xff3fffff
 8016e2c:	cfffffff 	.word	0xcfffffff
 8016e30:	f3ffffff 	.word	0xf3ffffff
 8016e34:	feffffff 	.word	0xfeffffff

08016e38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8016e38:	b590      	push	{r4, r7, lr}
 8016e3a:	b089      	sub	sp, #36	@ 0x24
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8016e40:	2300      	movs	r3, #0
 8016e42:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8016e44:	687a      	ldr	r2, [r7, #4]
 8016e46:	2380      	movs	r3, #128	@ 0x80
 8016e48:	021b      	lsls	r3, r3, #8
 8016e4a:	429a      	cmp	r2, r3
 8016e4c:	d154      	bne.n	8016ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8016e4e:	4ad5      	ldr	r2, [pc, #852]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016e50:	2390      	movs	r3, #144	@ 0x90
 8016e52:	58d2      	ldr	r2, [r2, r3]
 8016e54:	23c0      	movs	r3, #192	@ 0xc0
 8016e56:	009b      	lsls	r3, r3, #2
 8016e58:	4013      	ands	r3, r2
 8016e5a:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8016e5c:	697a      	ldr	r2, [r7, #20]
 8016e5e:	23c0      	movs	r3, #192	@ 0xc0
 8016e60:	009b      	lsls	r3, r3, #2
 8016e62:	429a      	cmp	r2, r3
 8016e64:	d039      	beq.n	8016eda <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8016e66:	697a      	ldr	r2, [r7, #20]
 8016e68:	23c0      	movs	r3, #192	@ 0xc0
 8016e6a:	009b      	lsls	r3, r3, #2
 8016e6c:	429a      	cmp	r2, r3
 8016e6e:	d901      	bls.n	8016e74 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8016e70:	f000 fd1a 	bl	80178a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8016e74:	697a      	ldr	r2, [r7, #20]
 8016e76:	2380      	movs	r3, #128	@ 0x80
 8016e78:	005b      	lsls	r3, r3, #1
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	d006      	beq.n	8016e8c <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8016e7e:	697a      	ldr	r2, [r7, #20]
 8016e80:	2380      	movs	r3, #128	@ 0x80
 8016e82:	009b      	lsls	r3, r3, #2
 8016e84:	429a      	cmp	r2, r3
 8016e86:	d00f      	beq.n	8016ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 8016e88:	f000 fd0e 	bl	80178a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8016e8c:	4ac5      	ldr	r2, [pc, #788]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016e8e:	2390      	movs	r3, #144	@ 0x90
 8016e90:	58d3      	ldr	r3, [r2, r3]
 8016e92:	2202      	movs	r2, #2
 8016e94:	4013      	ands	r3, r2
 8016e96:	2b02      	cmp	r3, #2
 8016e98:	d001      	beq.n	8016e9e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8016e9a:	f000 fd07 	bl	80178ac <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 8016e9e:	2380      	movs	r3, #128	@ 0x80
 8016ea0:	021b      	lsls	r3, r3, #8
 8016ea2:	61fb      	str	r3, [r7, #28]
        break;
 8016ea4:	f000 fd02 	bl	80178ac <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8016ea8:	4abe      	ldr	r2, [pc, #760]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016eaa:	2394      	movs	r3, #148	@ 0x94
 8016eac:	58d3      	ldr	r3, [r2, r3]
 8016eae:	2202      	movs	r2, #2
 8016eb0:	4013      	ands	r3, r2
 8016eb2:	2b02      	cmp	r3, #2
 8016eb4:	d001      	beq.n	8016eba <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8016eb6:	f000 fcfb 	bl	80178b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8016eba:	4aba      	ldr	r2, [pc, #744]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016ebc:	2394      	movs	r3, #148	@ 0x94
 8016ebe:	58d3      	ldr	r3, [r2, r3]
 8016ec0:	2204      	movs	r2, #4
 8016ec2:	4013      	ands	r3, r2
 8016ec4:	2b04      	cmp	r3, #4
 8016ec6:	d103      	bne.n	8016ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 8016ec8:	23fa      	movs	r3, #250	@ 0xfa
 8016eca:	61fb      	str	r3, [r7, #28]
        break;
 8016ecc:	f000 fcf0 	bl	80178b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8016ed0:	23fa      	movs	r3, #250	@ 0xfa
 8016ed2:	01db      	lsls	r3, r3, #7
 8016ed4:	61fb      	str	r3, [r7, #28]
        break;
 8016ed6:	f000 fceb 	bl	80178b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016eda:	4bb2      	ldr	r3, [pc, #712]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8016edc:	681a      	ldr	r2, [r3, #0]
 8016ede:	2380      	movs	r3, #128	@ 0x80
 8016ee0:	029b      	lsls	r3, r3, #10
 8016ee2:	401a      	ands	r2, r3
 8016ee4:	2380      	movs	r3, #128	@ 0x80
 8016ee6:	029b      	lsls	r3, r3, #10
 8016ee8:	429a      	cmp	r2, r3
 8016eea:	d001      	beq.n	8016ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8016eec:	f000 fce2 	bl	80178b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8016ef0:	4bad      	ldr	r3, [pc, #692]	@ (80171a8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8016ef2:	61fb      	str	r3, [r7, #28]
        break;
 8016ef4:	f000 fcde 	bl	80178b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8016ef8:	687a      	ldr	r2, [r7, #4]
 8016efa:	2380      	movs	r3, #128	@ 0x80
 8016efc:	029b      	lsls	r3, r3, #10
 8016efe:	429a      	cmp	r2, r3
 8016f00:	d100      	bne.n	8016f04 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8016f02:	e11a      	b.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8016f04:	687a      	ldr	r2, [r7, #4]
 8016f06:	2380      	movs	r3, #128	@ 0x80
 8016f08:	029b      	lsls	r3, r3, #10
 8016f0a:	429a      	cmp	r2, r3
 8016f0c:	d901      	bls.n	8016f12 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8016f0e:	f000 fcd3 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f12:	687a      	ldr	r2, [r7, #4]
 8016f14:	2380      	movs	r3, #128	@ 0x80
 8016f16:	025b      	lsls	r3, r3, #9
 8016f18:	429a      	cmp	r2, r3
 8016f1a:	d100      	bne.n	8016f1e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8016f1c:	e10d      	b.n	801713a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8016f1e:	687a      	ldr	r2, [r7, #4]
 8016f20:	2380      	movs	r3, #128	@ 0x80
 8016f22:	025b      	lsls	r3, r3, #9
 8016f24:	429a      	cmp	r2, r3
 8016f26:	d901      	bls.n	8016f2c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8016f28:	f000 fcc6 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f2c:	687a      	ldr	r2, [r7, #4]
 8016f2e:	2380      	movs	r3, #128	@ 0x80
 8016f30:	01db      	lsls	r3, r3, #7
 8016f32:	429a      	cmp	r2, r3
 8016f34:	d100      	bne.n	8016f38 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8016f36:	e1eb      	b.n	8017310 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8016f38:	687a      	ldr	r2, [r7, #4]
 8016f3a:	2380      	movs	r3, #128	@ 0x80
 8016f3c:	01db      	lsls	r3, r3, #7
 8016f3e:	429a      	cmp	r2, r3
 8016f40:	d901      	bls.n	8016f46 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8016f42:	f000 fcb9 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f46:	687a      	ldr	r2, [r7, #4]
 8016f48:	2380      	movs	r3, #128	@ 0x80
 8016f4a:	019b      	lsls	r3, r3, #6
 8016f4c:	429a      	cmp	r2, r3
 8016f4e:	d101      	bne.n	8016f54 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8016f50:	f000 fc50 	bl	80177f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8016f54:	687a      	ldr	r2, [r7, #4]
 8016f56:	2380      	movs	r3, #128	@ 0x80
 8016f58:	019b      	lsls	r3, r3, #6
 8016f5a:	429a      	cmp	r2, r3
 8016f5c:	d901      	bls.n	8016f62 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8016f5e:	f000 fcab 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f62:	687a      	ldr	r2, [r7, #4]
 8016f64:	2380      	movs	r3, #128	@ 0x80
 8016f66:	015b      	lsls	r3, r3, #5
 8016f68:	429a      	cmp	r2, r3
 8016f6a:	d101      	bne.n	8016f70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8016f6c:	f000 fbe2 	bl	8017734 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8016f70:	687a      	ldr	r2, [r7, #4]
 8016f72:	2380      	movs	r3, #128	@ 0x80
 8016f74:	015b      	lsls	r3, r3, #5
 8016f76:	429a      	cmp	r2, r3
 8016f78:	d901      	bls.n	8016f7e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8016f7a:	f000 fc9d 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f7e:	687a      	ldr	r2, [r7, #4]
 8016f80:	2380      	movs	r3, #128	@ 0x80
 8016f82:	011b      	lsls	r3, r3, #4
 8016f84:	429a      	cmp	r2, r3
 8016f86:	d101      	bne.n	8016f8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8016f88:	f000 fba9 	bl	80176de <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8016f8c:	687a      	ldr	r2, [r7, #4]
 8016f8e:	2380      	movs	r3, #128	@ 0x80
 8016f90:	011b      	lsls	r3, r3, #4
 8016f92:	429a      	cmp	r2, r3
 8016f94:	d901      	bls.n	8016f9a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8016f96:	f000 fc8f 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016f9a:	687a      	ldr	r2, [r7, #4]
 8016f9c:	2380      	movs	r3, #128	@ 0x80
 8016f9e:	00db      	lsls	r3, r3, #3
 8016fa0:	429a      	cmp	r2, r3
 8016fa2:	d101      	bne.n	8016fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8016fa4:	f000 fb70 	bl	8017688 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8016fa8:	687a      	ldr	r2, [r7, #4]
 8016faa:	2380      	movs	r3, #128	@ 0x80
 8016fac:	00db      	lsls	r3, r3, #3
 8016fae:	429a      	cmp	r2, r3
 8016fb0:	d901      	bls.n	8016fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8016fb2:	f000 fc81 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016fb6:	687a      	ldr	r2, [r7, #4]
 8016fb8:	2380      	movs	r3, #128	@ 0x80
 8016fba:	009b      	lsls	r3, r3, #2
 8016fbc:	429a      	cmp	r2, r3
 8016fbe:	d100      	bne.n	8016fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8016fc0:	e305      	b.n	80175ce <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 8016fc2:	687a      	ldr	r2, [r7, #4]
 8016fc4:	2380      	movs	r3, #128	@ 0x80
 8016fc6:	009b      	lsls	r3, r3, #2
 8016fc8:	429a      	cmp	r2, r3
 8016fca:	d901      	bls.n	8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8016fcc:	f000 fc74 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016fd0:	687a      	ldr	r2, [r7, #4]
 8016fd2:	2380      	movs	r3, #128	@ 0x80
 8016fd4:	005b      	lsls	r3, r3, #1
 8016fd6:	429a      	cmp	r2, r3
 8016fd8:	d100      	bne.n	8016fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8016fda:	e29b      	b.n	8017514 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8016fdc:	687a      	ldr	r2, [r7, #4]
 8016fde:	2380      	movs	r3, #128	@ 0x80
 8016fe0:	005b      	lsls	r3, r3, #1
 8016fe2:	429a      	cmp	r2, r3
 8016fe4:	d901      	bls.n	8016fea <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8016fe6:	f000 fc67 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	2b80      	cmp	r3, #128	@ 0x80
 8016fee:	d100      	bne.n	8016ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8016ff0:	e22f      	b.n	8017452 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	2b80      	cmp	r3, #128	@ 0x80
 8016ff6:	d901      	bls.n	8016ffc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8016ff8:	f000 fc5e 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	2b20      	cmp	r3, #32
 8017000:	d80f      	bhi.n	8017022 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	2b00      	cmp	r3, #0
 8017006:	d101      	bne.n	801700c <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8017008:	f000 fc56 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	2b20      	cmp	r3, #32
 8017010:	d901      	bls.n	8017016 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8017012:	f000 fc51 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	009a      	lsls	r2, r3, #2
 801701a:	4b64      	ldr	r3, [pc, #400]	@ (80171ac <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 801701c:	18d3      	adds	r3, r2, r3
 801701e:	681b      	ldr	r3, [r3, #0]
 8017020:	469f      	mov	pc, r3
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	2b40      	cmp	r3, #64	@ 0x40
 8017026:	d100      	bne.n	801702a <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8017028:	e1df      	b.n	80173ea <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 801702a:	f000 fc45 	bl	80178b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 801702e:	4a5d      	ldr	r2, [pc, #372]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8017030:	2388      	movs	r3, #136	@ 0x88
 8017032:	58d3      	ldr	r3, [r2, r3]
 8017034:	2203      	movs	r2, #3
 8017036:	4013      	ands	r3, r2
 8017038:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801703a:	697b      	ldr	r3, [r7, #20]
 801703c:	2b03      	cmp	r3, #3
 801703e:	d025      	beq.n	801708c <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8017040:	697b      	ldr	r3, [r7, #20]
 8017042:	2b03      	cmp	r3, #3
 8017044:	d82d      	bhi.n	80170a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8017046:	697b      	ldr	r3, [r7, #20]
 8017048:	2b02      	cmp	r3, #2
 801704a:	d013      	beq.n	8017074 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 801704c:	697b      	ldr	r3, [r7, #20]
 801704e:	2b02      	cmp	r3, #2
 8017050:	d827      	bhi.n	80170a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8017052:	697b      	ldr	r3, [r7, #20]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d003      	beq.n	8017060 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8017058:	697b      	ldr	r3, [r7, #20]
 801705a:	2b01      	cmp	r3, #1
 801705c:	d005      	beq.n	801706a <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 801705e:	e020      	b.n	80170a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017060:	f7ff fc40 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017064:	0003      	movs	r3, r0
 8017066:	61fb      	str	r3, [r7, #28]
            break;
 8017068:	e022      	b.n	80170b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 801706a:	f7ff fb95 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 801706e:	0003      	movs	r3, r0
 8017070:	61fb      	str	r3, [r7, #28]
            break;
 8017072:	e01d      	b.n	80170b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017074:	4b4b      	ldr	r3, [pc, #300]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8017076:	681a      	ldr	r2, [r3, #0]
 8017078:	2380      	movs	r3, #128	@ 0x80
 801707a:	00db      	lsls	r3, r3, #3
 801707c:	401a      	ands	r2, r3
 801707e:	2380      	movs	r3, #128	@ 0x80
 8017080:	00db      	lsls	r3, r3, #3
 8017082:	429a      	cmp	r2, r3
 8017084:	d110      	bne.n	80170a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 8017086:	4b4a      	ldr	r3, [pc, #296]	@ (80171b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8017088:	61fb      	str	r3, [r7, #28]
            break;
 801708a:	e00d      	b.n	80170a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 801708c:	4a45      	ldr	r2, [pc, #276]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 801708e:	2390      	movs	r3, #144	@ 0x90
 8017090:	58d3      	ldr	r3, [r2, r3]
 8017092:	2202      	movs	r2, #2
 8017094:	4013      	ands	r3, r2
 8017096:	2b02      	cmp	r3, #2
 8017098:	d109      	bne.n	80170ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 801709a:	2380      	movs	r3, #128	@ 0x80
 801709c:	021b      	lsls	r3, r3, #8
 801709e:	61fb      	str	r3, [r7, #28]
            break;
 80170a0:	e005      	b.n	80170ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 80170a2:	46c0      	nop			@ (mov r8, r8)
 80170a4:	f000 fc09 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80170a8:	46c0      	nop			@ (mov r8, r8)
 80170aa:	f000 fc06 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80170ae:	46c0      	nop			@ (mov r8, r8)
        break;
 80170b0:	f000 fc03 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80170b4:	4a3b      	ldr	r2, [pc, #236]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80170b6:	2388      	movs	r3, #136	@ 0x88
 80170b8:	58d3      	ldr	r3, [r2, r3]
 80170ba:	220c      	movs	r2, #12
 80170bc:	4013      	ands	r3, r2
 80170be:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80170c0:	697b      	ldr	r3, [r7, #20]
 80170c2:	2b0c      	cmp	r3, #12
 80170c4:	d025      	beq.n	8017112 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 80170c6:	697b      	ldr	r3, [r7, #20]
 80170c8:	2b0c      	cmp	r3, #12
 80170ca:	d82d      	bhi.n	8017128 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 80170cc:	697b      	ldr	r3, [r7, #20]
 80170ce:	2b08      	cmp	r3, #8
 80170d0:	d013      	beq.n	80170fa <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 80170d2:	697b      	ldr	r3, [r7, #20]
 80170d4:	2b08      	cmp	r3, #8
 80170d6:	d827      	bhi.n	8017128 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 80170d8:	697b      	ldr	r3, [r7, #20]
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d003      	beq.n	80170e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 80170de:	697b      	ldr	r3, [r7, #20]
 80170e0:	2b04      	cmp	r3, #4
 80170e2:	d005      	beq.n	80170f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 80170e4:	e020      	b.n	8017128 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 80170e6:	f7ff fbfd 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 80170ea:	0003      	movs	r3, r0
 80170ec:	61fb      	str	r3, [r7, #28]
            break;
 80170ee:	e022      	b.n	8017136 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 80170f0:	f7ff fb52 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 80170f4:	0003      	movs	r3, r0
 80170f6:	61fb      	str	r3, [r7, #28]
            break;
 80170f8:	e01d      	b.n	8017136 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80170fa:	4b2a      	ldr	r3, [pc, #168]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80170fc:	681a      	ldr	r2, [r3, #0]
 80170fe:	2380      	movs	r3, #128	@ 0x80
 8017100:	00db      	lsls	r3, r3, #3
 8017102:	401a      	ands	r2, r3
 8017104:	2380      	movs	r3, #128	@ 0x80
 8017106:	00db      	lsls	r3, r3, #3
 8017108:	429a      	cmp	r2, r3
 801710a:	d110      	bne.n	801712e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 801710c:	4b28      	ldr	r3, [pc, #160]	@ (80171b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 801710e:	61fb      	str	r3, [r7, #28]
            break;
 8017110:	e00d      	b.n	801712e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8017112:	4a24      	ldr	r2, [pc, #144]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8017114:	2390      	movs	r3, #144	@ 0x90
 8017116:	58d3      	ldr	r3, [r2, r3]
 8017118:	2202      	movs	r2, #2
 801711a:	4013      	ands	r3, r2
 801711c:	2b02      	cmp	r3, #2
 801711e:	d109      	bne.n	8017134 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8017120:	2380      	movs	r3, #128	@ 0x80
 8017122:	021b      	lsls	r3, r3, #8
 8017124:	61fb      	str	r3, [r7, #28]
            break;
 8017126:	e005      	b.n	8017134 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 8017128:	46c0      	nop			@ (mov r8, r8)
 801712a:	f000 fbc6 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801712e:	46c0      	nop			@ (mov r8, r8)
 8017130:	f000 fbc3 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017134:	46c0      	nop			@ (mov r8, r8)
        break;
 8017136:	f000 fbc0 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 801713a:	f7ff fbd3 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 801713e:	0003      	movs	r3, r0
 8017140:	61fb      	str	r3, [r7, #28]
        break;
 8017142:	f000 fbba 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8017146:	4a17      	ldr	r2, [pc, #92]	@ (80171a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8017148:	2388      	movs	r3, #136	@ 0x88
 801714a:	58d2      	ldr	r2, [r2, r3]
 801714c:	23c0      	movs	r3, #192	@ 0xc0
 801714e:	011b      	lsls	r3, r3, #4
 8017150:	4013      	ands	r3, r2
 8017152:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017154:	697a      	ldr	r2, [r7, #20]
 8017156:	23c0      	movs	r3, #192	@ 0xc0
 8017158:	011b      	lsls	r3, r3, #4
 801715a:	429a      	cmp	r2, r3
 801715c:	d036      	beq.n	80171cc <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 801715e:	697a      	ldr	r2, [r7, #20]
 8017160:	23c0      	movs	r3, #192	@ 0xc0
 8017162:	011b      	lsls	r3, r3, #4
 8017164:	429a      	cmp	r2, r3
 8017166:	d83c      	bhi.n	80171e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8017168:	697a      	ldr	r2, [r7, #20]
 801716a:	2380      	movs	r3, #128	@ 0x80
 801716c:	011b      	lsls	r3, r3, #4
 801716e:	429a      	cmp	r2, r3
 8017170:	d020      	beq.n	80171b4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8017172:	697a      	ldr	r2, [r7, #20]
 8017174:	2380      	movs	r3, #128	@ 0x80
 8017176:	011b      	lsls	r3, r3, #4
 8017178:	429a      	cmp	r2, r3
 801717a:	d832      	bhi.n	80171e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 801717c:	697b      	ldr	r3, [r7, #20]
 801717e:	2b00      	cmp	r3, #0
 8017180:	d005      	beq.n	801718e <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8017182:	697a      	ldr	r2, [r7, #20]
 8017184:	2380      	movs	r3, #128	@ 0x80
 8017186:	00db      	lsls	r3, r3, #3
 8017188:	429a      	cmp	r2, r3
 801718a:	d005      	beq.n	8017198 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 801718c:	e029      	b.n	80171e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 801718e:	f7ff fba9 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017192:	0003      	movs	r3, r0
 8017194:	61fb      	str	r3, [r7, #28]
            break;
 8017196:	e02b      	b.n	80171f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 8017198:	f7ff fafe 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 801719c:	0003      	movs	r3, r0
 801719e:	61fb      	str	r3, [r7, #28]
            break;
 80171a0:	e026      	b.n	80171f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80171a2:	46c0      	nop			@ (mov r8, r8)
 80171a4:	40021000 	.word	0x40021000
 80171a8:	0001e848 	.word	0x0001e848
 80171ac:	0801b574 	.word	0x0801b574
 80171b0:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80171b4:	4bbb      	ldr	r3, [pc, #748]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171b6:	681a      	ldr	r2, [r3, #0]
 80171b8:	2380      	movs	r3, #128	@ 0x80
 80171ba:	00db      	lsls	r3, r3, #3
 80171bc:	401a      	ands	r2, r3
 80171be:	2380      	movs	r3, #128	@ 0x80
 80171c0:	00db      	lsls	r3, r3, #3
 80171c2:	429a      	cmp	r2, r3
 80171c4:	d110      	bne.n	80171e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 80171c6:	4bb8      	ldr	r3, [pc, #736]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80171c8:	61fb      	str	r3, [r7, #28]
            break;
 80171ca:	e00d      	b.n	80171e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80171cc:	4ab5      	ldr	r2, [pc, #724]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171ce:	2390      	movs	r3, #144	@ 0x90
 80171d0:	58d3      	ldr	r3, [r2, r3]
 80171d2:	2202      	movs	r2, #2
 80171d4:	4013      	ands	r3, r2
 80171d6:	2b02      	cmp	r3, #2
 80171d8:	d109      	bne.n	80171ee <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 80171da:	2380      	movs	r3, #128	@ 0x80
 80171dc:	021b      	lsls	r3, r3, #8
 80171de:	61fb      	str	r3, [r7, #28]
            break;
 80171e0:	e005      	b.n	80171ee <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 80171e2:	46c0      	nop			@ (mov r8, r8)
 80171e4:	f000 fb69 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80171e8:	46c0      	nop			@ (mov r8, r8)
 80171ea:	f000 fb66 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80171ee:	46c0      	nop			@ (mov r8, r8)
        break;
 80171f0:	f000 fb63 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 80171f4:	4aab      	ldr	r2, [pc, #684]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80171f6:	2388      	movs	r3, #136	@ 0x88
 80171f8:	58d2      	ldr	r2, [r2, r3]
 80171fa:	23c0      	movs	r3, #192	@ 0xc0
 80171fc:	009b      	lsls	r3, r3, #2
 80171fe:	4013      	ands	r3, r2
 8017200:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017202:	697a      	ldr	r2, [r7, #20]
 8017204:	23c0      	movs	r3, #192	@ 0xc0
 8017206:	009b      	lsls	r3, r3, #2
 8017208:	429a      	cmp	r2, r3
 801720a:	d02d      	beq.n	8017268 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 801720c:	697a      	ldr	r2, [r7, #20]
 801720e:	23c0      	movs	r3, #192	@ 0xc0
 8017210:	009b      	lsls	r3, r3, #2
 8017212:	429a      	cmp	r2, r3
 8017214:	d833      	bhi.n	801727e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8017216:	697a      	ldr	r2, [r7, #20]
 8017218:	2380      	movs	r3, #128	@ 0x80
 801721a:	009b      	lsls	r3, r3, #2
 801721c:	429a      	cmp	r2, r3
 801721e:	d017      	beq.n	8017250 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8017220:	697a      	ldr	r2, [r7, #20]
 8017222:	2380      	movs	r3, #128	@ 0x80
 8017224:	009b      	lsls	r3, r3, #2
 8017226:	429a      	cmp	r2, r3
 8017228:	d829      	bhi.n	801727e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 801722a:	697b      	ldr	r3, [r7, #20]
 801722c:	2b00      	cmp	r3, #0
 801722e:	d005      	beq.n	801723c <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8017230:	697a      	ldr	r2, [r7, #20]
 8017232:	2380      	movs	r3, #128	@ 0x80
 8017234:	005b      	lsls	r3, r3, #1
 8017236:	429a      	cmp	r2, r3
 8017238:	d005      	beq.n	8017246 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 801723a:	e020      	b.n	801727e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 801723c:	f7ff fb52 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017240:	0003      	movs	r3, r0
 8017242:	61fb      	str	r3, [r7, #28]
            break;
 8017244:	e022      	b.n	801728c <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 8017246:	f7ff faa7 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 801724a:	0003      	movs	r3, r0
 801724c:	61fb      	str	r3, [r7, #28]
            break;
 801724e:	e01d      	b.n	801728c <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017250:	4b94      	ldr	r3, [pc, #592]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017252:	681a      	ldr	r2, [r3, #0]
 8017254:	2380      	movs	r3, #128	@ 0x80
 8017256:	00db      	lsls	r3, r3, #3
 8017258:	401a      	ands	r2, r3
 801725a:	2380      	movs	r3, #128	@ 0x80
 801725c:	00db      	lsls	r3, r3, #3
 801725e:	429a      	cmp	r2, r3
 8017260:	d110      	bne.n	8017284 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 8017262:	4b91      	ldr	r3, [pc, #580]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8017264:	61fb      	str	r3, [r7, #28]
            break;
 8017266:	e00d      	b.n	8017284 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8017268:	4a8e      	ldr	r2, [pc, #568]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 801726a:	2390      	movs	r3, #144	@ 0x90
 801726c:	58d3      	ldr	r3, [r2, r3]
 801726e:	2202      	movs	r2, #2
 8017270:	4013      	ands	r3, r2
 8017272:	2b02      	cmp	r3, #2
 8017274:	d109      	bne.n	801728a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 8017276:	2380      	movs	r3, #128	@ 0x80
 8017278:	021b      	lsls	r3, r3, #8
 801727a:	61fb      	str	r3, [r7, #28]
            break;
 801727c:	e005      	b.n	801728a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 801727e:	46c0      	nop			@ (mov r8, r8)
 8017280:	f000 fb1b 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017284:	46c0      	nop			@ (mov r8, r8)
 8017286:	f000 fb18 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801728a:	46c0      	nop			@ (mov r8, r8)
        break;
 801728c:	f000 fb15 	bl	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8017290:	4a84      	ldr	r2, [pc, #528]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017292:	2388      	movs	r3, #136	@ 0x88
 8017294:	58d3      	ldr	r3, [r2, r3]
 8017296:	22c0      	movs	r2, #192	@ 0xc0
 8017298:	4013      	ands	r3, r2
 801729a:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801729c:	697b      	ldr	r3, [r7, #20]
 801729e:	2bc0      	cmp	r3, #192	@ 0xc0
 80172a0:	d025      	beq.n	80172ee <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 80172a2:	697b      	ldr	r3, [r7, #20]
 80172a4:	2bc0      	cmp	r3, #192	@ 0xc0
 80172a6:	d82d      	bhi.n	8017304 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 80172a8:	697b      	ldr	r3, [r7, #20]
 80172aa:	2b80      	cmp	r3, #128	@ 0x80
 80172ac:	d013      	beq.n	80172d6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80172ae:	697b      	ldr	r3, [r7, #20]
 80172b0:	2b80      	cmp	r3, #128	@ 0x80
 80172b2:	d827      	bhi.n	8017304 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 80172b4:	697b      	ldr	r3, [r7, #20]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d003      	beq.n	80172c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80172ba:	697b      	ldr	r3, [r7, #20]
 80172bc:	2b40      	cmp	r3, #64	@ 0x40
 80172be:	d005      	beq.n	80172cc <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 80172c0:	e020      	b.n	8017304 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 80172c2:	f7ff fb0f 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 80172c6:	0003      	movs	r3, r0
 80172c8:	61fb      	str	r3, [r7, #28]
            break;
 80172ca:	e020      	b.n	801730e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 80172cc:	f7ff fa64 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 80172d0:	0003      	movs	r3, r0
 80172d2:	61fb      	str	r3, [r7, #28]
            break;
 80172d4:	e01b      	b.n	801730e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80172d6:	4b73      	ldr	r3, [pc, #460]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80172d8:	681a      	ldr	r2, [r3, #0]
 80172da:	2380      	movs	r3, #128	@ 0x80
 80172dc:	00db      	lsls	r3, r3, #3
 80172de:	401a      	ands	r2, r3
 80172e0:	2380      	movs	r3, #128	@ 0x80
 80172e2:	00db      	lsls	r3, r3, #3
 80172e4:	429a      	cmp	r2, r3
 80172e6:	d10f      	bne.n	8017308 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 80172e8:	4b6f      	ldr	r3, [pc, #444]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80172ea:	61fb      	str	r3, [r7, #28]
            break;
 80172ec:	e00c      	b.n	8017308 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80172ee:	4a6d      	ldr	r2, [pc, #436]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80172f0:	2390      	movs	r3, #144	@ 0x90
 80172f2:	58d3      	ldr	r3, [r2, r3]
 80172f4:	2202      	movs	r2, #2
 80172f6:	4013      	ands	r3, r2
 80172f8:	2b02      	cmp	r3, #2
 80172fa:	d107      	bne.n	801730c <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 80172fc:	2380      	movs	r3, #128	@ 0x80
 80172fe:	021b      	lsls	r3, r3, #8
 8017300:	61fb      	str	r3, [r7, #28]
            break;
 8017302:	e003      	b.n	801730c <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 8017304:	46c0      	nop			@ (mov r8, r8)
 8017306:	e2d8      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017308:	46c0      	nop			@ (mov r8, r8)
 801730a:	e2d6      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801730c:	46c0      	nop			@ (mov r8, r8)
        break;
 801730e:	e2d4      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8017310:	4a64      	ldr	r2, [pc, #400]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017312:	2388      	movs	r3, #136	@ 0x88
 8017314:	58d2      	ldr	r2, [r2, r3]
 8017316:	23c0      	movs	r3, #192	@ 0xc0
 8017318:	059b      	lsls	r3, r3, #22
 801731a:	4013      	ands	r3, r2
 801731c:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 801731e:	697a      	ldr	r2, [r7, #20]
 8017320:	2380      	movs	r3, #128	@ 0x80
 8017322:	059b      	lsls	r3, r3, #22
 8017324:	429a      	cmp	r2, r3
 8017326:	d012      	beq.n	801734e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8017328:	697a      	ldr	r2, [r7, #20]
 801732a:	2380      	movs	r3, #128	@ 0x80
 801732c:	059b      	lsls	r3, r3, #22
 801732e:	429a      	cmp	r2, r3
 8017330:	d825      	bhi.n	801737e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8017332:	697b      	ldr	r3, [r7, #20]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d005      	beq.n	8017344 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 8017338:	697a      	ldr	r2, [r7, #20]
 801733a:	2380      	movs	r3, #128	@ 0x80
 801733c:	055b      	lsls	r3, r3, #21
 801733e:	429a      	cmp	r2, r3
 8017340:	d014      	beq.n	801736c <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 8017342:	e01c      	b.n	801737e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 8017344:	f7ff fa28 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 8017348:	0003      	movs	r3, r0
 801734a:	61fb      	str	r3, [r7, #28]
            break;
 801734c:	e018      	b.n	8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801734e:	4b55      	ldr	r3, [pc, #340]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017350:	681a      	ldr	r2, [r3, #0]
 8017352:	2380      	movs	r3, #128	@ 0x80
 8017354:	00db      	lsls	r3, r3, #3
 8017356:	401a      	ands	r2, r3
 8017358:	2380      	movs	r3, #128	@ 0x80
 801735a:	00db      	lsls	r3, r3, #3
 801735c:	429a      	cmp	r2, r3
 801735e:	d102      	bne.n	8017366 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 8017360:	4b51      	ldr	r3, [pc, #324]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8017362:	61fb      	str	r3, [r7, #28]
            break;
 8017364:	e00c      	b.n	8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 8017366:	2300      	movs	r3, #0
 8017368:	61fb      	str	r3, [r7, #28]
            break;
 801736a:	e009      	b.n	8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 801736c:	2408      	movs	r4, #8
 801736e:	193b      	adds	r3, r7, r4
 8017370:	0018      	movs	r0, r3
 8017372:	f000 faad 	bl	80178d0 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 8017376:	193b      	adds	r3, r7, r4
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	61fb      	str	r3, [r7, #28]
            break;
 801737c:	e000      	b.n	8017380 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 801737e:	46c0      	nop			@ (mov r8, r8)
        break;
 8017380:	e29b      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8017382:	4a48      	ldr	r2, [pc, #288]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017384:	2388      	movs	r3, #136	@ 0x88
 8017386:	58d2      	ldr	r2, [r2, r3]
 8017388:	23c0      	movs	r3, #192	@ 0xc0
 801738a:	019b      	lsls	r3, r3, #6
 801738c:	4013      	ands	r3, r2
 801738e:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017390:	697a      	ldr	r2, [r7, #20]
 8017392:	2380      	movs	r3, #128	@ 0x80
 8017394:	019b      	lsls	r3, r3, #6
 8017396:	429a      	cmp	r2, r3
 8017398:	d017      	beq.n	80173ca <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 801739a:	697a      	ldr	r2, [r7, #20]
 801739c:	2380      	movs	r3, #128	@ 0x80
 801739e:	019b      	lsls	r3, r3, #6
 80173a0:	429a      	cmp	r2, r3
 80173a2:	d81e      	bhi.n	80173e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 80173a4:	697b      	ldr	r3, [r7, #20]
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d005      	beq.n	80173b6 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 80173aa:	697a      	ldr	r2, [r7, #20]
 80173ac:	2380      	movs	r3, #128	@ 0x80
 80173ae:	015b      	lsls	r3, r3, #5
 80173b0:	429a      	cmp	r2, r3
 80173b2:	d005      	beq.n	80173c0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 80173b4:	e015      	b.n	80173e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 80173b6:	f7ff fa95 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 80173ba:	0003      	movs	r3, r0
 80173bc:	61fb      	str	r3, [r7, #28]
            break;
 80173be:	e013      	b.n	80173e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 80173c0:	f7ff f9ea 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 80173c4:	0003      	movs	r3, r0
 80173c6:	61fb      	str	r3, [r7, #28]
            break;
 80173c8:	e00e      	b.n	80173e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80173ca:	4b36      	ldr	r3, [pc, #216]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80173cc:	681a      	ldr	r2, [r3, #0]
 80173ce:	2380      	movs	r3, #128	@ 0x80
 80173d0:	00db      	lsls	r3, r3, #3
 80173d2:	401a      	ands	r2, r3
 80173d4:	2380      	movs	r3, #128	@ 0x80
 80173d6:	00db      	lsls	r3, r3, #3
 80173d8:	429a      	cmp	r2, r3
 80173da:	d104      	bne.n	80173e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 80173dc:	4b32      	ldr	r3, [pc, #200]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80173de:	61fb      	str	r3, [r7, #28]
            break;
 80173e0:	e001      	b.n	80173e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 80173e2:	46c0      	nop			@ (mov r8, r8)
 80173e4:	e269      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80173e6:	46c0      	nop			@ (mov r8, r8)
        break;
 80173e8:	e267      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80173ea:	4a2e      	ldr	r2, [pc, #184]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80173ec:	2388      	movs	r3, #136	@ 0x88
 80173ee:	58d2      	ldr	r2, [r2, r3]
 80173f0:	23c0      	movs	r3, #192	@ 0xc0
 80173f2:	029b      	lsls	r3, r3, #10
 80173f4:	4013      	ands	r3, r2
 80173f6:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80173f8:	697a      	ldr	r2, [r7, #20]
 80173fa:	2380      	movs	r3, #128	@ 0x80
 80173fc:	029b      	lsls	r3, r3, #10
 80173fe:	429a      	cmp	r2, r3
 8017400:	d017      	beq.n	8017432 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 8017402:	697a      	ldr	r2, [r7, #20]
 8017404:	2380      	movs	r3, #128	@ 0x80
 8017406:	029b      	lsls	r3, r3, #10
 8017408:	429a      	cmp	r2, r3
 801740a:	d81e      	bhi.n	801744a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 801740c:	697b      	ldr	r3, [r7, #20]
 801740e:	2b00      	cmp	r3, #0
 8017410:	d005      	beq.n	801741e <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 8017412:	697a      	ldr	r2, [r7, #20]
 8017414:	2380      	movs	r3, #128	@ 0x80
 8017416:	025b      	lsls	r3, r3, #9
 8017418:	429a      	cmp	r2, r3
 801741a:	d005      	beq.n	8017428 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 801741c:	e015      	b.n	801744a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 801741e:	f7ff fa61 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017422:	0003      	movs	r3, r0
 8017424:	61fb      	str	r3, [r7, #28]
            break;
 8017426:	e013      	b.n	8017450 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 8017428:	f7ff f9b6 	bl	8016798 <HAL_RCC_GetSysClockFreq>
 801742c:	0003      	movs	r3, r0
 801742e:	61fb      	str	r3, [r7, #28]
            break;
 8017430:	e00e      	b.n	8017450 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017432:	4b1c      	ldr	r3, [pc, #112]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017434:	681a      	ldr	r2, [r3, #0]
 8017436:	2380      	movs	r3, #128	@ 0x80
 8017438:	00db      	lsls	r3, r3, #3
 801743a:	401a      	ands	r2, r3
 801743c:	2380      	movs	r3, #128	@ 0x80
 801743e:	00db      	lsls	r3, r3, #3
 8017440:	429a      	cmp	r2, r3
 8017442:	d104      	bne.n	801744e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 8017444:	4b18      	ldr	r3, [pc, #96]	@ (80174a8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8017446:	61fb      	str	r3, [r7, #28]
            break;
 8017448:	e001      	b.n	801744e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 801744a:	46c0      	nop			@ (mov r8, r8)
 801744c:	e235      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801744e:	46c0      	nop			@ (mov r8, r8)
        break;
 8017450:	e233      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8017452:	4a14      	ldr	r2, [pc, #80]	@ (80174a4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8017454:	2388      	movs	r3, #136	@ 0x88
 8017456:	58d2      	ldr	r2, [r2, r3]
 8017458:	23c0      	movs	r3, #192	@ 0xc0
 801745a:	031b      	lsls	r3, r3, #12
 801745c:	4013      	ands	r3, r2
 801745e:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017460:	697a      	ldr	r2, [r7, #20]
 8017462:	23c0      	movs	r3, #192	@ 0xc0
 8017464:	031b      	lsls	r3, r3, #12
 8017466:	429a      	cmp	r2, r3
 8017468:	d041      	beq.n	80174ee <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 801746a:	697a      	ldr	r2, [r7, #20]
 801746c:	23c0      	movs	r3, #192	@ 0xc0
 801746e:	031b      	lsls	r3, r3, #12
 8017470:	429a      	cmp	r2, r3
 8017472:	d847      	bhi.n	8017504 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8017474:	697a      	ldr	r2, [r7, #20]
 8017476:	2380      	movs	r3, #128	@ 0x80
 8017478:	031b      	lsls	r3, r3, #12
 801747a:	429a      	cmp	r2, r3
 801747c:	d02b      	beq.n	80174d6 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 801747e:	697a      	ldr	r2, [r7, #20]
 8017480:	2380      	movs	r3, #128	@ 0x80
 8017482:	031b      	lsls	r3, r3, #12
 8017484:	429a      	cmp	r2, r3
 8017486:	d83d      	bhi.n	8017504 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8017488:	697b      	ldr	r3, [r7, #20]
 801748a:	2b00      	cmp	r3, #0
 801748c:	d005      	beq.n	801749a <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 801748e:	697a      	ldr	r2, [r7, #20]
 8017490:	2380      	movs	r3, #128	@ 0x80
 8017492:	02db      	lsls	r3, r3, #11
 8017494:	429a      	cmp	r2, r3
 8017496:	d009      	beq.n	80174ac <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 8017498:	e034      	b.n	8017504 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 801749a:	f7ff fa23 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 801749e:	0003      	movs	r3, r0
 80174a0:	61fb      	str	r3, [r7, #28]
            break;
 80174a2:	e036      	b.n	8017512 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80174a4:	40021000 	.word	0x40021000
 80174a8:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80174ac:	4abd      	ldr	r2, [pc, #756]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174ae:	2394      	movs	r3, #148	@ 0x94
 80174b0:	58d3      	ldr	r3, [r2, r3]
 80174b2:	2202      	movs	r2, #2
 80174b4:	4013      	ands	r3, r2
 80174b6:	2b02      	cmp	r3, #2
 80174b8:	d126      	bne.n	8017508 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80174ba:	4aba      	ldr	r2, [pc, #744]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174bc:	2394      	movs	r3, #148	@ 0x94
 80174be:	58d3      	ldr	r3, [r2, r3]
 80174c0:	2204      	movs	r2, #4
 80174c2:	4013      	ands	r3, r2
 80174c4:	2b04      	cmp	r3, #4
 80174c6:	d102      	bne.n	80174ce <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 80174c8:	23fa      	movs	r3, #250	@ 0xfa
 80174ca:	61fb      	str	r3, [r7, #28]
            break;
 80174cc:	e01c      	b.n	8017508 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 80174ce:	23fa      	movs	r3, #250	@ 0xfa
 80174d0:	01db      	lsls	r3, r3, #7
 80174d2:	61fb      	str	r3, [r7, #28]
            break;
 80174d4:	e018      	b.n	8017508 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80174d6:	4bb3      	ldr	r3, [pc, #716]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174d8:	681a      	ldr	r2, [r3, #0]
 80174da:	2380      	movs	r3, #128	@ 0x80
 80174dc:	00db      	lsls	r3, r3, #3
 80174de:	401a      	ands	r2, r3
 80174e0:	2380      	movs	r3, #128	@ 0x80
 80174e2:	00db      	lsls	r3, r3, #3
 80174e4:	429a      	cmp	r2, r3
 80174e6:	d111      	bne.n	801750c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 80174e8:	4baf      	ldr	r3, [pc, #700]	@ (80177a8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80174ea:	61fb      	str	r3, [r7, #28]
            break;
 80174ec:	e00e      	b.n	801750c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80174ee:	4aad      	ldr	r2, [pc, #692]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80174f0:	2390      	movs	r3, #144	@ 0x90
 80174f2:	58d3      	ldr	r3, [r2, r3]
 80174f4:	2202      	movs	r2, #2
 80174f6:	4013      	ands	r3, r2
 80174f8:	2b02      	cmp	r3, #2
 80174fa:	d109      	bne.n	8017510 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 80174fc:	2380      	movs	r3, #128	@ 0x80
 80174fe:	021b      	lsls	r3, r3, #8
 8017500:	61fb      	str	r3, [r7, #28]
            break;
 8017502:	e005      	b.n	8017510 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 8017504:	46c0      	nop			@ (mov r8, r8)
 8017506:	e1d8      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017508:	46c0      	nop			@ (mov r8, r8)
 801750a:	e1d6      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801750c:	46c0      	nop			@ (mov r8, r8)
 801750e:	e1d4      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017510:	46c0      	nop			@ (mov r8, r8)
        break;
 8017512:	e1d2      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8017514:	4aa3      	ldr	r2, [pc, #652]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017516:	2388      	movs	r3, #136	@ 0x88
 8017518:	58d2      	ldr	r2, [r2, r3]
 801751a:	23c0      	movs	r3, #192	@ 0xc0
 801751c:	039b      	lsls	r3, r3, #14
 801751e:	4013      	ands	r3, r2
 8017520:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017522:	697a      	ldr	r2, [r7, #20]
 8017524:	23c0      	movs	r3, #192	@ 0xc0
 8017526:	039b      	lsls	r3, r3, #14
 8017528:	429a      	cmp	r2, r3
 801752a:	d03d      	beq.n	80175a8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 801752c:	697a      	ldr	r2, [r7, #20]
 801752e:	23c0      	movs	r3, #192	@ 0xc0
 8017530:	039b      	lsls	r3, r3, #14
 8017532:	429a      	cmp	r2, r3
 8017534:	d843      	bhi.n	80175be <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8017536:	697a      	ldr	r2, [r7, #20]
 8017538:	2380      	movs	r3, #128	@ 0x80
 801753a:	039b      	lsls	r3, r3, #14
 801753c:	429a      	cmp	r2, r3
 801753e:	d027      	beq.n	8017590 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8017540:	697a      	ldr	r2, [r7, #20]
 8017542:	2380      	movs	r3, #128	@ 0x80
 8017544:	039b      	lsls	r3, r3, #14
 8017546:	429a      	cmp	r2, r3
 8017548:	d839      	bhi.n	80175be <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 801754a:	697b      	ldr	r3, [r7, #20]
 801754c:	2b00      	cmp	r3, #0
 801754e:	d005      	beq.n	801755c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8017550:	697a      	ldr	r2, [r7, #20]
 8017552:	2380      	movs	r3, #128	@ 0x80
 8017554:	035b      	lsls	r3, r3, #13
 8017556:	429a      	cmp	r2, r3
 8017558:	d005      	beq.n	8017566 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 801755a:	e030      	b.n	80175be <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 801755c:	f7ff f9c2 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017560:	0003      	movs	r3, r0
 8017562:	61fb      	str	r3, [r7, #28]
            break;
 8017564:	e032      	b.n	80175cc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8017566:	4a8f      	ldr	r2, [pc, #572]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017568:	2394      	movs	r3, #148	@ 0x94
 801756a:	58d3      	ldr	r3, [r2, r3]
 801756c:	2202      	movs	r2, #2
 801756e:	4013      	ands	r3, r2
 8017570:	2b02      	cmp	r3, #2
 8017572:	d126      	bne.n	80175c2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8017574:	4a8b      	ldr	r2, [pc, #556]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017576:	2394      	movs	r3, #148	@ 0x94
 8017578:	58d3      	ldr	r3, [r2, r3]
 801757a:	2204      	movs	r2, #4
 801757c:	4013      	ands	r3, r2
 801757e:	2b04      	cmp	r3, #4
 8017580:	d102      	bne.n	8017588 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 8017582:	23fa      	movs	r3, #250	@ 0xfa
 8017584:	61fb      	str	r3, [r7, #28]
            break;
 8017586:	e01c      	b.n	80175c2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 8017588:	23fa      	movs	r3, #250	@ 0xfa
 801758a:	01db      	lsls	r3, r3, #7
 801758c:	61fb      	str	r3, [r7, #28]
            break;
 801758e:	e018      	b.n	80175c2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8017590:	4b84      	ldr	r3, [pc, #528]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017592:	681a      	ldr	r2, [r3, #0]
 8017594:	2380      	movs	r3, #128	@ 0x80
 8017596:	00db      	lsls	r3, r3, #3
 8017598:	401a      	ands	r2, r3
 801759a:	2380      	movs	r3, #128	@ 0x80
 801759c:	00db      	lsls	r3, r3, #3
 801759e:	429a      	cmp	r2, r3
 80175a0:	d111      	bne.n	80175c6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 80175a2:	4b81      	ldr	r3, [pc, #516]	@ (80177a8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80175a4:	61fb      	str	r3, [r7, #28]
            break;
 80175a6:	e00e      	b.n	80175c6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80175a8:	4a7e      	ldr	r2, [pc, #504]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80175aa:	2390      	movs	r3, #144	@ 0x90
 80175ac:	58d3      	ldr	r3, [r2, r3]
 80175ae:	2202      	movs	r2, #2
 80175b0:	4013      	ands	r3, r2
 80175b2:	2b02      	cmp	r3, #2
 80175b4:	d109      	bne.n	80175ca <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 80175b6:	2380      	movs	r3, #128	@ 0x80
 80175b8:	021b      	lsls	r3, r3, #8
 80175ba:	61fb      	str	r3, [r7, #28]
            break;
 80175bc:	e005      	b.n	80175ca <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 80175be:	46c0      	nop			@ (mov r8, r8)
 80175c0:	e17b      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80175c2:	46c0      	nop			@ (mov r8, r8)
 80175c4:	e179      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80175c6:	46c0      	nop			@ (mov r8, r8)
 80175c8:	e177      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80175ca:	46c0      	nop			@ (mov r8, r8)
        break;
 80175cc:	e175      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80175ce:	4a75      	ldr	r2, [pc, #468]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80175d0:	2388      	movs	r3, #136	@ 0x88
 80175d2:	58d2      	ldr	r2, [r2, r3]
 80175d4:	23c0      	movs	r3, #192	@ 0xc0
 80175d6:	041b      	lsls	r3, r3, #16
 80175d8:	4013      	ands	r3, r2
 80175da:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80175dc:	697a      	ldr	r2, [r7, #20]
 80175de:	23c0      	movs	r3, #192	@ 0xc0
 80175e0:	041b      	lsls	r3, r3, #16
 80175e2:	429a      	cmp	r2, r3
 80175e4:	d03d      	beq.n	8017662 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 80175e6:	697a      	ldr	r2, [r7, #20]
 80175e8:	23c0      	movs	r3, #192	@ 0xc0
 80175ea:	041b      	lsls	r3, r3, #16
 80175ec:	429a      	cmp	r2, r3
 80175ee:	d843      	bhi.n	8017678 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80175f0:	697a      	ldr	r2, [r7, #20]
 80175f2:	2380      	movs	r3, #128	@ 0x80
 80175f4:	041b      	lsls	r3, r3, #16
 80175f6:	429a      	cmp	r2, r3
 80175f8:	d027      	beq.n	801764a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80175fa:	697a      	ldr	r2, [r7, #20]
 80175fc:	2380      	movs	r3, #128	@ 0x80
 80175fe:	041b      	lsls	r3, r3, #16
 8017600:	429a      	cmp	r2, r3
 8017602:	d839      	bhi.n	8017678 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8017604:	697b      	ldr	r3, [r7, #20]
 8017606:	2b00      	cmp	r3, #0
 8017608:	d005      	beq.n	8017616 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 801760a:	697a      	ldr	r2, [r7, #20]
 801760c:	2380      	movs	r3, #128	@ 0x80
 801760e:	03db      	lsls	r3, r3, #15
 8017610:	429a      	cmp	r2, r3
 8017612:	d005      	beq.n	8017620 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 8017614:	e030      	b.n	8017678 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 8017616:	f7ff f965 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 801761a:	0003      	movs	r3, r0
 801761c:	61fb      	str	r3, [r7, #28]
            break;
 801761e:	e032      	b.n	8017686 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8017620:	4a60      	ldr	r2, [pc, #384]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017622:	2394      	movs	r3, #148	@ 0x94
 8017624:	58d3      	ldr	r3, [r2, r3]
 8017626:	2202      	movs	r2, #2
 8017628:	4013      	ands	r3, r2
 801762a:	2b02      	cmp	r3, #2
 801762c:	d126      	bne.n	801767c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 801762e:	4a5d      	ldr	r2, [pc, #372]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017630:	2394      	movs	r3, #148	@ 0x94
 8017632:	58d3      	ldr	r3, [r2, r3]
 8017634:	2204      	movs	r2, #4
 8017636:	4013      	ands	r3, r2
 8017638:	2b04      	cmp	r3, #4
 801763a:	d102      	bne.n	8017642 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 801763c:	23fa      	movs	r3, #250	@ 0xfa
 801763e:	61fb      	str	r3, [r7, #28]
            break;
 8017640:	e01c      	b.n	801767c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 8017642:	23fa      	movs	r3, #250	@ 0xfa
 8017644:	01db      	lsls	r3, r3, #7
 8017646:	61fb      	str	r3, [r7, #28]
            break;
 8017648:	e018      	b.n	801767c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801764a:	4b56      	ldr	r3, [pc, #344]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801764c:	681a      	ldr	r2, [r3, #0]
 801764e:	2380      	movs	r3, #128	@ 0x80
 8017650:	00db      	lsls	r3, r3, #3
 8017652:	401a      	ands	r2, r3
 8017654:	2380      	movs	r3, #128	@ 0x80
 8017656:	00db      	lsls	r3, r3, #3
 8017658:	429a      	cmp	r2, r3
 801765a:	d111      	bne.n	8017680 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 801765c:	4b52      	ldr	r3, [pc, #328]	@ (80177a8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 801765e:	61fb      	str	r3, [r7, #28]
            break;
 8017660:	e00e      	b.n	8017680 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8017662:	4a50      	ldr	r2, [pc, #320]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017664:	2390      	movs	r3, #144	@ 0x90
 8017666:	58d3      	ldr	r3, [r2, r3]
 8017668:	2202      	movs	r2, #2
 801766a:	4013      	ands	r3, r2
 801766c:	2b02      	cmp	r3, #2
 801766e:	d109      	bne.n	8017684 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 8017670:	2380      	movs	r3, #128	@ 0x80
 8017672:	021b      	lsls	r3, r3, #8
 8017674:	61fb      	str	r3, [r7, #28]
            break;
 8017676:	e005      	b.n	8017684 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 8017678:	46c0      	nop			@ (mov r8, r8)
 801767a:	e11e      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 801767c:	46c0      	nop			@ (mov r8, r8)
 801767e:	e11c      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017680:	46c0      	nop			@ (mov r8, r8)
 8017682:	e11a      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8017684:	46c0      	nop			@ (mov r8, r8)
        break;
 8017686:	e118      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8017688:	4a46      	ldr	r2, [pc, #280]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801768a:	2388      	movs	r3, #136	@ 0x88
 801768c:	58d2      	ldr	r2, [r2, r3]
 801768e:	2380      	movs	r3, #128	@ 0x80
 8017690:	045b      	lsls	r3, r3, #17
 8017692:	4013      	ands	r3, r2
 8017694:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017696:	697b      	ldr	r3, [r7, #20]
 8017698:	2b00      	cmp	r3, #0
 801769a:	d005      	beq.n	80176a8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 801769c:	697a      	ldr	r2, [r7, #20]
 801769e:	2380      	movs	r3, #128	@ 0x80
 80176a0:	045b      	lsls	r3, r3, #17
 80176a2:	429a      	cmp	r2, r3
 80176a4:	d011      	beq.n	80176ca <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 80176a6:	e019      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80176a8:	4b3e      	ldr	r3, [pc, #248]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80176aa:	689a      	ldr	r2, [r3, #8]
 80176ac:	23e0      	movs	r3, #224	@ 0xe0
 80176ae:	01db      	lsls	r3, r3, #7
 80176b0:	4013      	ands	r3, r2
 80176b2:	d104      	bne.n	80176be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 80176b4:	f7ff f916 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 80176b8:	0003      	movs	r3, r0
 80176ba:	61fb      	str	r3, [r7, #28]
            break;
 80176bc:	e00e      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 80176be:	f7ff f911 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 80176c2:	0003      	movs	r3, r0
 80176c4:	005b      	lsls	r3, r3, #1
 80176c6:	61fb      	str	r3, [r7, #28]
            break;
 80176c8:	e008      	b.n	80176dc <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80176ca:	2408      	movs	r4, #8
 80176cc:	193b      	adds	r3, r7, r4
 80176ce:	0018      	movs	r0, r3
 80176d0:	f000 f8fe 	bl	80178d0 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80176d4:	193b      	adds	r3, r7, r4
 80176d6:	685b      	ldr	r3, [r3, #4]
 80176d8:	61fb      	str	r3, [r7, #28]
            break;
 80176da:	46c0      	nop			@ (mov r8, r8)
        break;
 80176dc:	e0ed      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 80176de:	4a31      	ldr	r2, [pc, #196]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80176e0:	2388      	movs	r3, #136	@ 0x88
 80176e2:	58d2      	ldr	r2, [r2, r3]
 80176e4:	2380      	movs	r3, #128	@ 0x80
 80176e6:	049b      	lsls	r3, r3, #18
 80176e8:	4013      	ands	r3, r2
 80176ea:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80176ec:	697b      	ldr	r3, [r7, #20]
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d005      	beq.n	80176fe <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80176f2:	697a      	ldr	r2, [r7, #20]
 80176f4:	2380      	movs	r3, #128	@ 0x80
 80176f6:	049b      	lsls	r3, r3, #18
 80176f8:	429a      	cmp	r2, r3
 80176fa:	d011      	beq.n	8017720 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 80176fc:	e019      	b.n	8017732 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80176fe:	4b29      	ldr	r3, [pc, #164]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017700:	689a      	ldr	r2, [r3, #8]
 8017702:	23e0      	movs	r3, #224	@ 0xe0
 8017704:	01db      	lsls	r3, r3, #7
 8017706:	4013      	ands	r3, r2
 8017708:	d104      	bne.n	8017714 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 801770a:	f7ff f8eb 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 801770e:	0003      	movs	r3, r0
 8017710:	61fb      	str	r3, [r7, #28]
            break;
 8017712:	e00e      	b.n	8017732 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8017714:	f7ff f8e6 	bl	80168e4 <HAL_RCC_GetPCLK1Freq>
 8017718:	0003      	movs	r3, r0
 801771a:	005b      	lsls	r3, r3, #1
 801771c:	61fb      	str	r3, [r7, #28]
            break;
 801771e:	e008      	b.n	8017732 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8017720:	2408      	movs	r4, #8
 8017722:	193b      	adds	r3, r7, r4
 8017724:	0018      	movs	r0, r3
 8017726:	f000 f8d3 	bl	80178d0 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 801772a:	193b      	adds	r3, r7, r4
 801772c:	685b      	ldr	r3, [r3, #4]
 801772e:	61fb      	str	r3, [r7, #28]
            break;
 8017730:	46c0      	nop			@ (mov r8, r8)
        break;
 8017732:	e0c2      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8017734:	4a1b      	ldr	r2, [pc, #108]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017736:	2388      	movs	r3, #136	@ 0x88
 8017738:	58d2      	ldr	r2, [r2, r3]
 801773a:	23c0      	movs	r3, #192	@ 0xc0
 801773c:	051b      	lsls	r3, r3, #20
 801773e:	4013      	ands	r3, r2
 8017740:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017742:	697a      	ldr	r2, [r7, #20]
 8017744:	23c0      	movs	r3, #192	@ 0xc0
 8017746:	051b      	lsls	r3, r3, #20
 8017748:	429a      	cmp	r2, r3
 801774a:	d017      	beq.n	801777c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 801774c:	697a      	ldr	r2, [r7, #20]
 801774e:	23c0      	movs	r3, #192	@ 0xc0
 8017750:	051b      	lsls	r3, r3, #20
 8017752:	429a      	cmp	r2, r3
 8017754:	d84a      	bhi.n	80177ec <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8017756:	697a      	ldr	r2, [r7, #20]
 8017758:	2380      	movs	r3, #128	@ 0x80
 801775a:	051b      	lsls	r3, r3, #20
 801775c:	429a      	cmp	r2, r3
 801775e:	d039      	beq.n	80177d4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8017760:	697a      	ldr	r2, [r7, #20]
 8017762:	2380      	movs	r3, #128	@ 0x80
 8017764:	051b      	lsls	r3, r3, #20
 8017766:	429a      	cmp	r2, r3
 8017768:	d840      	bhi.n	80177ec <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 801776a:	697b      	ldr	r3, [r7, #20]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d03a      	beq.n	80177e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 8017770:	697a      	ldr	r2, [r7, #20]
 8017772:	2380      	movs	r3, #128	@ 0x80
 8017774:	04db      	lsls	r3, r3, #19
 8017776:	429a      	cmp	r2, r3
 8017778:	d003      	beq.n	8017782 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 801777a:	e037      	b.n	80177ec <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 801777c:	4b0b      	ldr	r3, [pc, #44]	@ (80177ac <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 801777e:	61fb      	str	r3, [r7, #28]
            break;
 8017780:	e037      	b.n	80177f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8017782:	4b08      	ldr	r3, [pc, #32]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017784:	681b      	ldr	r3, [r3, #0]
 8017786:	2202      	movs	r2, #2
 8017788:	4013      	ands	r3, r2
 801778a:	2b02      	cmp	r3, #2
 801778c:	d130      	bne.n	80177f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 801778e:	4b05      	ldr	r3, [pc, #20]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	2208      	movs	r2, #8
 8017794:	4013      	ands	r3, r2
 8017796:	d00b      	beq.n	80177b0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8017798:	4b02      	ldr	r3, [pc, #8]	@ (80177a4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 801779a:	681b      	ldr	r3, [r3, #0]
 801779c:	091b      	lsrs	r3, r3, #4
 801779e:	220f      	movs	r2, #15
 80177a0:	4013      	ands	r3, r2
 80177a2:	e00b      	b.n	80177bc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 80177a4:	40021000 	.word	0x40021000
 80177a8:	00f42400 	.word	0x00f42400
 80177ac:	02dc6c00 	.word	0x02dc6c00
 80177b0:	4a44      	ldr	r2, [pc, #272]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80177b2:	2394      	movs	r3, #148	@ 0x94
 80177b4:	58d3      	ldr	r3, [r2, r3]
 80177b6:	0a1b      	lsrs	r3, r3, #8
 80177b8:	220f      	movs	r2, #15
 80177ba:	4013      	ands	r3, r2
 80177bc:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 80177be:	69bb      	ldr	r3, [r7, #24]
 80177c0:	2b0b      	cmp	r3, #11
 80177c2:	d901      	bls.n	80177c8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 80177c4:	230b      	movs	r3, #11
 80177c6:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80177c8:	4b3f      	ldr	r3, [pc, #252]	@ (80178c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80177ca:	69ba      	ldr	r2, [r7, #24]
 80177cc:	0092      	lsls	r2, r2, #2
 80177ce:	58d3      	ldr	r3, [r2, r3]
 80177d0:	61fb      	str	r3, [r7, #28]
            break;
 80177d2:	e00d      	b.n	80177f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80177d4:	2408      	movs	r4, #8
 80177d6:	193b      	adds	r3, r7, r4
 80177d8:	0018      	movs	r0, r3
 80177da:	f000 f879 	bl	80178d0 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80177de:	193b      	adds	r3, r7, r4
 80177e0:	685b      	ldr	r3, [r3, #4]
 80177e2:	61fb      	str	r3, [r7, #28]
            break;
 80177e4:	e005      	b.n	80177f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 80177e6:	2300      	movs	r3, #0
 80177e8:	61fb      	str	r3, [r7, #28]
            break;
 80177ea:	e002      	b.n	80177f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 80177ec:	46c0      	nop			@ (mov r8, r8)
 80177ee:	e064      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80177f0:	46c0      	nop			@ (mov r8, r8)
        break;
 80177f2:	e062      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80177f4:	4a33      	ldr	r2, [pc, #204]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80177f6:	2388      	movs	r3, #136	@ 0x88
 80177f8:	58d2      	ldr	r2, [r2, r3]
 80177fa:	23c0      	movs	r3, #192	@ 0xc0
 80177fc:	051b      	lsls	r3, r3, #20
 80177fe:	4013      	ands	r3, r2
 8017800:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8017802:	697a      	ldr	r2, [r7, #20]
 8017804:	23c0      	movs	r3, #192	@ 0xc0
 8017806:	051b      	lsls	r3, r3, #20
 8017808:	429a      	cmp	r2, r3
 801780a:	d017      	beq.n	801783c <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 801780c:	697a      	ldr	r2, [r7, #20]
 801780e:	23c0      	movs	r3, #192	@ 0xc0
 8017810:	051b      	lsls	r3, r3, #20
 8017812:	429a      	cmp	r2, r3
 8017814:	d844      	bhi.n	80178a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8017816:	697a      	ldr	r2, [r7, #20]
 8017818:	2380      	movs	r3, #128	@ 0x80
 801781a:	051b      	lsls	r3, r3, #20
 801781c:	429a      	cmp	r2, r3
 801781e:	d033      	beq.n	8017888 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8017820:	697a      	ldr	r2, [r7, #20]
 8017822:	2380      	movs	r3, #128	@ 0x80
 8017824:	051b      	lsls	r3, r3, #20
 8017826:	429a      	cmp	r2, r3
 8017828:	d83a      	bhi.n	80178a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 801782a:	697b      	ldr	r3, [r7, #20]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d034      	beq.n	801789a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8017830:	697a      	ldr	r2, [r7, #20]
 8017832:	2380      	movs	r3, #128	@ 0x80
 8017834:	04db      	lsls	r3, r3, #19
 8017836:	429a      	cmp	r2, r3
 8017838:	d003      	beq.n	8017842 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 801783a:	e031      	b.n	80178a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 801783c:	4b23      	ldr	r3, [pc, #140]	@ (80178cc <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 801783e:	61fb      	str	r3, [r7, #28]
            break;
 8017840:	e031      	b.n	80178a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8017842:	4b20      	ldr	r3, [pc, #128]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8017844:	681b      	ldr	r3, [r3, #0]
 8017846:	2202      	movs	r2, #2
 8017848:	4013      	ands	r3, r2
 801784a:	2b02      	cmp	r3, #2
 801784c:	d12a      	bne.n	80178a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 801784e:	4b1d      	ldr	r3, [pc, #116]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8017850:	681b      	ldr	r3, [r3, #0]
 8017852:	2208      	movs	r2, #8
 8017854:	4013      	ands	r3, r2
 8017856:	d005      	beq.n	8017864 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8017858:	4b1a      	ldr	r3, [pc, #104]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	091b      	lsrs	r3, r3, #4
 801785e:	220f      	movs	r2, #15
 8017860:	4013      	ands	r3, r2
 8017862:	e005      	b.n	8017870 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8017864:	4a17      	ldr	r2, [pc, #92]	@ (80178c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8017866:	2394      	movs	r3, #148	@ 0x94
 8017868:	58d3      	ldr	r3, [r2, r3]
 801786a:	0a1b      	lsrs	r3, r3, #8
 801786c:	220f      	movs	r2, #15
 801786e:	4013      	ands	r3, r2
 8017870:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8017872:	69bb      	ldr	r3, [r7, #24]
 8017874:	2b0b      	cmp	r3, #11
 8017876:	d901      	bls.n	801787c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 8017878:	230b      	movs	r3, #11
 801787a:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 801787c:	4b12      	ldr	r3, [pc, #72]	@ (80178c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 801787e:	69ba      	ldr	r2, [r7, #24]
 8017880:	0092      	lsls	r2, r2, #2
 8017882:	58d3      	ldr	r3, [r2, r3]
 8017884:	61fb      	str	r3, [r7, #28]
            break;
 8017886:	e00d      	b.n	80178a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8017888:	2408      	movs	r4, #8
 801788a:	193b      	adds	r3, r7, r4
 801788c:	0018      	movs	r0, r3
 801788e:	f000 f81f 	bl	80178d0 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8017892:	193b      	adds	r3, r7, r4
 8017894:	685b      	ldr	r3, [r3, #4]
 8017896:	61fb      	str	r3, [r7, #28]
            break;
 8017898:	e005      	b.n	80178a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 801789a:	2300      	movs	r3, #0
 801789c:	61fb      	str	r3, [r7, #28]
            break;
 801789e:	e002      	b.n	80178a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 80178a0:	46c0      	nop			@ (mov r8, r8)
 80178a2:	e00a      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80178a4:	46c0      	nop			@ (mov r8, r8)
        break;
 80178a6:	e008      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80178a8:	46c0      	nop			@ (mov r8, r8)
 80178aa:	e006      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80178ac:	46c0      	nop			@ (mov r8, r8)
 80178ae:	e004      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80178b0:	46c0      	nop			@ (mov r8, r8)
 80178b2:	e002      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80178b4:	46c0      	nop			@ (mov r8, r8)
 80178b6:	e000      	b.n	80178ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80178b8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 80178ba:	69fb      	ldr	r3, [r7, #28]
}
 80178bc:	0018      	movs	r0, r3
 80178be:	46bd      	mov	sp, r7
 80178c0:	b009      	add	sp, #36	@ 0x24
 80178c2:	bd90      	pop	{r4, r7, pc}
 80178c4:	40021000 	.word	0x40021000
 80178c8:	0801b524 	.word	0x0801b524
 80178cc:	02dc6c00 	.word	0x02dc6c00

080178d0 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 80178d0:	b580      	push	{r7, lr}
 80178d2:	b088      	sub	sp, #32
 80178d4:	af00      	add	r7, sp, #0
 80178d6:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80178d8:	4b58      	ldr	r3, [pc, #352]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178da:	68db      	ldr	r3, [r3, #12]
 80178dc:	0a1b      	lsrs	r3, r3, #8
 80178de:	227f      	movs	r2, #127	@ 0x7f
 80178e0:	4013      	ands	r3, r2
 80178e2:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80178e4:	4b55      	ldr	r3, [pc, #340]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178e6:	68db      	ldr	r3, [r3, #12]
 80178e8:	2203      	movs	r2, #3
 80178ea:	4013      	ands	r3, r2
 80178ec:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80178ee:	4b53      	ldr	r3, [pc, #332]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178f0:	68db      	ldr	r3, [r3, #12]
 80178f2:	091b      	lsrs	r3, r3, #4
 80178f4:	2207      	movs	r2, #7
 80178f6:	4013      	ands	r3, r2
 80178f8:	3301      	adds	r3, #1
 80178fa:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80178fc:	4b4f      	ldr	r3, [pc, #316]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80178fe:	681b      	ldr	r3, [r3, #0]
 8017900:	2208      	movs	r2, #8
 8017902:	4013      	ands	r3, r2
 8017904:	d005      	beq.n	8017912 <HAL_RCCEx_GetPLLClockFreq+0x42>
 8017906:	4b4d      	ldr	r3, [pc, #308]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8017908:	681b      	ldr	r3, [r3, #0]
 801790a:	091b      	lsrs	r3, r3, #4
 801790c:	220f      	movs	r2, #15
 801790e:	4013      	ands	r3, r2
 8017910:	e005      	b.n	801791e <HAL_RCCEx_GetPLLClockFreq+0x4e>
 8017912:	4a4a      	ldr	r2, [pc, #296]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8017914:	2394      	movs	r3, #148	@ 0x94
 8017916:	58d3      	ldr	r3, [r2, r3]
 8017918:	0a1b      	lsrs	r3, r3, #8
 801791a:	220f      	movs	r2, #15
 801791c:	4013      	ands	r3, r2
 801791e:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8017920:	69bb      	ldr	r3, [r7, #24]
 8017922:	2b0b      	cmp	r3, #11
 8017924:	d901      	bls.n	801792a <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 8017926:	230b      	movs	r3, #11
 8017928:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 801792a:	693b      	ldr	r3, [r7, #16]
 801792c:	2b03      	cmp	r3, #3
 801792e:	d020      	beq.n	8017972 <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8017930:	693b      	ldr	r3, [r7, #16]
 8017932:	2b03      	cmp	r3, #3
 8017934:	d827      	bhi.n	8017986 <HAL_RCCEx_GetPLLClockFreq+0xb6>
 8017936:	693b      	ldr	r3, [r7, #16]
 8017938:	2b01      	cmp	r3, #1
 801793a:	d00c      	beq.n	8017956 <HAL_RCCEx_GetPLLClockFreq+0x86>
 801793c:	693b      	ldr	r3, [r7, #16]
 801793e:	2b02      	cmp	r3, #2
 8017940:	d121      	bne.n	8017986 <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 8017942:	68f9      	ldr	r1, [r7, #12]
 8017944:	483e      	ldr	r0, [pc, #248]	@ (8017a40 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 8017946:	f7e8 fbe7 	bl	8000118 <__udivsi3>
 801794a:	0003      	movs	r3, r0
 801794c:	001a      	movs	r2, r3
 801794e:	697b      	ldr	r3, [r7, #20]
 8017950:	4353      	muls	r3, r2
 8017952:	61fb      	str	r3, [r7, #28]
      break;
 8017954:	e025      	b.n	80179a2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 8017956:	4b3b      	ldr	r3, [pc, #236]	@ (8017a44 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8017958:	69ba      	ldr	r2, [r7, #24]
 801795a:	0092      	lsls	r2, r2, #2
 801795c:	58d3      	ldr	r3, [r2, r3]
 801795e:	68f9      	ldr	r1, [r7, #12]
 8017960:	0018      	movs	r0, r3
 8017962:	f7e8 fbd9 	bl	8000118 <__udivsi3>
 8017966:	0003      	movs	r3, r0
 8017968:	001a      	movs	r2, r3
 801796a:	697b      	ldr	r3, [r7, #20]
 801796c:	4353      	muls	r3, r2
 801796e:	61fb      	str	r3, [r7, #28]
      break;
 8017970:	e017      	b.n	80179a2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 8017972:	68f9      	ldr	r1, [r7, #12]
 8017974:	4834      	ldr	r0, [pc, #208]	@ (8017a48 <HAL_RCCEx_GetPLLClockFreq+0x178>)
 8017976:	f7e8 fbcf 	bl	8000118 <__udivsi3>
 801797a:	0003      	movs	r3, r0
 801797c:	001a      	movs	r2, r3
 801797e:	697b      	ldr	r3, [r7, #20]
 8017980:	4353      	muls	r3, r2
 8017982:	61fb      	str	r3, [r7, #28]
      break;
 8017984:	e00d      	b.n	80179a2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 8017986:	4b2f      	ldr	r3, [pc, #188]	@ (8017a44 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8017988:	69ba      	ldr	r2, [r7, #24]
 801798a:	0092      	lsls	r2, r2, #2
 801798c:	58d3      	ldr	r3, [r2, r3]
 801798e:	68f9      	ldr	r1, [r7, #12]
 8017990:	0018      	movs	r0, r3
 8017992:	f7e8 fbc1 	bl	8000118 <__udivsi3>
 8017996:	0003      	movs	r3, r0
 8017998:	001a      	movs	r2, r3
 801799a:	697b      	ldr	r3, [r7, #20]
 801799c:	4353      	muls	r3, r2
 801799e:	61fb      	str	r3, [r7, #28]
      break;
 80179a0:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80179a2:	4b26      	ldr	r3, [pc, #152]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80179a4:	68da      	ldr	r2, [r3, #12]
 80179a6:	2380      	movs	r3, #128	@ 0x80
 80179a8:	025b      	lsls	r3, r3, #9
 80179aa:	4013      	ands	r3, r2
 80179ac:	d00e      	beq.n	80179cc <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80179ae:	4b23      	ldr	r3, [pc, #140]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80179b0:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 80179b2:	0c5b      	lsrs	r3, r3, #17
 80179b4:	221f      	movs	r2, #31
 80179b6:	4013      	ands	r3, r2
 80179b8:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80179ba:	0019      	movs	r1, r3
 80179bc:	69f8      	ldr	r0, [r7, #28]
 80179be:	f7e8 fbab 	bl	8000118 <__udivsi3>
 80179c2:	0003      	movs	r3, r0
 80179c4:	001a      	movs	r2, r3
 80179c6:	687b      	ldr	r3, [r7, #4]
 80179c8:	601a      	str	r2, [r3, #0]
 80179ca:	e002      	b.n	80179d2 <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	2200      	movs	r2, #0
 80179d0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 80179d2:	4b1a      	ldr	r3, [pc, #104]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80179d4:	68da      	ldr	r2, [r3, #12]
 80179d6:	2380      	movs	r3, #128	@ 0x80
 80179d8:	045b      	lsls	r3, r3, #17
 80179da:	4013      	ands	r3, r2
 80179dc:	d00e      	beq.n	80179fc <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80179de:	4b17      	ldr	r3, [pc, #92]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80179e0:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 80179e2:	0e5b      	lsrs	r3, r3, #25
 80179e4:	2207      	movs	r2, #7
 80179e6:	4013      	ands	r3, r2
 80179e8:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80179ea:	0019      	movs	r1, r3
 80179ec:	69f8      	ldr	r0, [r7, #28]
 80179ee:	f7e8 fb93 	bl	8000118 <__udivsi3>
 80179f2:	0003      	movs	r3, r0
 80179f4:	001a      	movs	r2, r3
 80179f6:	687b      	ldr	r3, [r7, #4]
 80179f8:	605a      	str	r2, [r3, #4]
 80179fa:	e002      	b.n	8017a02 <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	2200      	movs	r2, #0
 8017a00:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8017a02:	4b0e      	ldr	r3, [pc, #56]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8017a04:	68da      	ldr	r2, [r3, #12]
 8017a06:	2380      	movs	r3, #128	@ 0x80
 8017a08:	055b      	lsls	r3, r3, #21
 8017a0a:	4013      	ands	r3, r2
 8017a0c:	d00e      	beq.n	8017a2c <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8017a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8017a3c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8017a10:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8017a12:	0f5b      	lsrs	r3, r3, #29
 8017a14:	2207      	movs	r2, #7
 8017a16:	4013      	ands	r3, r2
 8017a18:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8017a1a:	0019      	movs	r1, r3
 8017a1c:	69f8      	ldr	r0, [r7, #28]
 8017a1e:	f7e8 fb7b 	bl	8000118 <__udivsi3>
 8017a22:	0003      	movs	r3, r0
 8017a24:	001a      	movs	r2, r3
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8017a2a:	e002      	b.n	8017a32 <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	2200      	movs	r2, #0
 8017a30:	609a      	str	r2, [r3, #8]
}
 8017a32:	46c0      	nop			@ (mov r8, r8)
 8017a34:	46bd      	mov	sp, r7
 8017a36:	b008      	add	sp, #32
 8017a38:	bd80      	pop	{r7, pc}
 8017a3a:	46c0      	nop			@ (mov r8, r8)
 8017a3c:	40021000 	.word	0x40021000
 8017a40:	00f42400 	.word	0x00f42400
 8017a44:	0801b524 	.word	0x0801b524
 8017a48:	003d0900 	.word	0x003d0900

08017a4c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8017a4c:	b580      	push	{r7, lr}
 8017a4e:	b084      	sub	sp, #16
 8017a50:	af00      	add	r7, sp, #0
 8017a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8017a54:	210f      	movs	r1, #15
 8017a56:	187b      	adds	r3, r7, r1
 8017a58:	2201      	movs	r2, #1
 8017a5a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	2b00      	cmp	r3, #0
 8017a60:	d100      	bne.n	8017a64 <HAL_RTC_Init+0x18>
 8017a62:	e08b      	b.n	8017b7c <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8017a64:	187b      	adds	r3, r7, r1
 8017a66:	2200      	movs	r2, #0
 8017a68:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	222d      	movs	r2, #45	@ 0x2d
 8017a6e:	5c9b      	ldrb	r3, [r3, r2]
 8017a70:	b2db      	uxtb	r3, r3
 8017a72:	2b00      	cmp	r3, #0
 8017a74:	d107      	bne.n	8017a86 <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	222c      	movs	r2, #44	@ 0x2c
 8017a7a:	2100      	movs	r1, #0
 8017a7c:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	0018      	movs	r0, r3
 8017a82:	f7f4 fd19 	bl	800c4b8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	222d      	movs	r2, #45	@ 0x2d
 8017a8a:	2102      	movs	r1, #2
 8017a8c:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017a90:	22ca      	movs	r2, #202	@ 0xca
 8017a92:	625a      	str	r2, [r3, #36]	@ 0x24
 8017a94:	4b3d      	ldr	r3, [pc, #244]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017a96:	2253      	movs	r2, #83	@ 0x53
 8017a98:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	0018      	movs	r0, r3
 8017a9e:	f000 fab9 	bl	8018014 <RTC_EnterInitMode>
 8017aa2:	1e03      	subs	r3, r0, #0
 8017aa4:	d00b      	beq.n	8017abe <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017aa6:	4b39      	ldr	r3, [pc, #228]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017aa8:	22ff      	movs	r2, #255	@ 0xff
 8017aaa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	222d      	movs	r2, #45	@ 0x2d
 8017ab0:	2104      	movs	r1, #4
 8017ab2:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8017ab4:	230f      	movs	r3, #15
 8017ab6:	18fb      	adds	r3, r7, r3
 8017ab8:	2201      	movs	r2, #1
 8017aba:	701a      	strb	r2, [r3, #0]
 8017abc:	e05e      	b.n	8017b7c <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8017abe:	4b33      	ldr	r3, [pc, #204]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017ac0:	699a      	ldr	r2, [r3, #24]
 8017ac2:	4b32      	ldr	r3, [pc, #200]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017ac4:	4932      	ldr	r1, [pc, #200]	@ (8017b90 <HAL_RTC_Init+0x144>)
 8017ac6:	400a      	ands	r2, r1
 8017ac8:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8017aca:	4b30      	ldr	r3, [pc, #192]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017acc:	6999      	ldr	r1, [r3, #24]
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	685a      	ldr	r2, [r3, #4]
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	691b      	ldr	r3, [r3, #16]
 8017ad6:	431a      	orrs	r2, r3
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	699b      	ldr	r3, [r3, #24]
 8017adc:	431a      	orrs	r2, r3
 8017ade:	4b2b      	ldr	r3, [pc, #172]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017ae0:	430a      	orrs	r2, r1
 8017ae2:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	68d9      	ldr	r1, [r3, #12]
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	689b      	ldr	r3, [r3, #8]
 8017aec:	041a      	lsls	r2, r3, #16
 8017aee:	4b27      	ldr	r3, [pc, #156]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017af0:	430a      	orrs	r2, r1
 8017af2:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8017af4:	4b25      	ldr	r3, [pc, #148]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017af6:	68db      	ldr	r3, [r3, #12]
 8017af8:	4a26      	ldr	r2, [pc, #152]	@ (8017b94 <HAL_RTC_Init+0x148>)
 8017afa:	4013      	ands	r3, r2
 8017afc:	0019      	movs	r1, r3
 8017afe:	687b      	ldr	r3, [r7, #4]
 8017b00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b06:	431a      	orrs	r2, r3
 8017b08:	4b20      	ldr	r3, [pc, #128]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b0a:	430a      	orrs	r2, r1
 8017b0c:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b10:	68da      	ldr	r2, [r3, #12]
 8017b12:	4b1e      	ldr	r3, [pc, #120]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b14:	2180      	movs	r1, #128	@ 0x80
 8017b16:	438a      	bics	r2, r1
 8017b18:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8017b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b1c:	699b      	ldr	r3, [r3, #24]
 8017b1e:	2220      	movs	r2, #32
 8017b20:	4013      	ands	r3, r2
 8017b22:	d110      	bne.n	8017b46 <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	0018      	movs	r0, r3
 8017b28:	f000 fa4e 	bl	8017fc8 <HAL_RTC_WaitForSynchro>
 8017b2c:	1e03      	subs	r3, r0, #0
 8017b2e:	d00a      	beq.n	8017b46 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017b30:	4b16      	ldr	r3, [pc, #88]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b32:	22ff      	movs	r2, #255	@ 0xff
 8017b34:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	222d      	movs	r2, #45	@ 0x2d
 8017b3a:	2104      	movs	r1, #4
 8017b3c:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8017b3e:	230f      	movs	r3, #15
 8017b40:	18fb      	adds	r3, r7, r3
 8017b42:	2201      	movs	r2, #1
 8017b44:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8017b46:	230f      	movs	r3, #15
 8017b48:	18fb      	adds	r3, r7, r3
 8017b4a:	781b      	ldrb	r3, [r3, #0]
 8017b4c:	2b00      	cmp	r3, #0
 8017b4e:	d115      	bne.n	8017b7c <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8017b50:	4b0e      	ldr	r3, [pc, #56]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b52:	699b      	ldr	r3, [r3, #24]
 8017b54:	00db      	lsls	r3, r3, #3
 8017b56:	08d9      	lsrs	r1, r3, #3
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	6a1a      	ldr	r2, [r3, #32]
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	69db      	ldr	r3, [r3, #28]
 8017b60:	431a      	orrs	r2, r3
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	695b      	ldr	r3, [r3, #20]
 8017b66:	431a      	orrs	r2, r3
 8017b68:	4b08      	ldr	r3, [pc, #32]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b6a:	430a      	orrs	r2, r1
 8017b6c:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017b6e:	4b07      	ldr	r3, [pc, #28]	@ (8017b8c <HAL_RTC_Init+0x140>)
 8017b70:	22ff      	movs	r2, #255	@ 0xff
 8017b72:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	222d      	movs	r2, #45	@ 0x2d
 8017b78:	2101      	movs	r1, #1
 8017b7a:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8017b7c:	230f      	movs	r3, #15
 8017b7e:	18fb      	adds	r3, r7, r3
 8017b80:	781b      	ldrb	r3, [r3, #0]
}
 8017b82:	0018      	movs	r0, r3
 8017b84:	46bd      	mov	sp, r7
 8017b86:	b004      	add	sp, #16
 8017b88:	bd80      	pop	{r7, pc}
 8017b8a:	46c0      	nop			@ (mov r8, r8)
 8017b8c:	40002800 	.word	0x40002800
 8017b90:	fb8fffbf 	.word	0xfb8fffbf
 8017b94:	ffffe0ff 	.word	0xffffe0ff

08017b98 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8017b98:	b590      	push	{r4, r7, lr}
 8017b9a:	b087      	sub	sp, #28
 8017b9c:	af00      	add	r7, sp, #0
 8017b9e:	60f8      	str	r0, [r7, #12]
 8017ba0:	60b9      	str	r1, [r7, #8]
 8017ba2:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017ba4:	68fb      	ldr	r3, [r7, #12]
 8017ba6:	222c      	movs	r2, #44	@ 0x2c
 8017ba8:	5c9b      	ldrb	r3, [r3, r2]
 8017baa:	2b01      	cmp	r3, #1
 8017bac:	d101      	bne.n	8017bb2 <HAL_RTC_SetTime+0x1a>
 8017bae:	2302      	movs	r3, #2
 8017bb0:	e0a7      	b.n	8017d02 <HAL_RTC_SetTime+0x16a>
 8017bb2:	68fb      	ldr	r3, [r7, #12]
 8017bb4:	222c      	movs	r2, #44	@ 0x2c
 8017bb6:	2101      	movs	r1, #1
 8017bb8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	222d      	movs	r2, #45	@ 0x2d
 8017bbe:	2102      	movs	r1, #2
 8017bc0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017bc2:	4b52      	ldr	r3, [pc, #328]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017bc4:	22ca      	movs	r2, #202	@ 0xca
 8017bc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8017bc8:	4b50      	ldr	r3, [pc, #320]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017bca:	2253      	movs	r2, #83	@ 0x53
 8017bcc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017bce:	68fb      	ldr	r3, [r7, #12]
 8017bd0:	0018      	movs	r0, r3
 8017bd2:	f000 fa1f 	bl	8018014 <RTC_EnterInitMode>
 8017bd6:	1e03      	subs	r3, r0, #0
 8017bd8:	d00c      	beq.n	8017bf4 <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017bda:	4b4c      	ldr	r3, [pc, #304]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017bdc:	22ff      	movs	r2, #255	@ 0xff
 8017bde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	222d      	movs	r2, #45	@ 0x2d
 8017be4:	2104      	movs	r1, #4
 8017be6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017be8:	68fb      	ldr	r3, [r7, #12]
 8017bea:	222c      	movs	r2, #44	@ 0x2c
 8017bec:	2100      	movs	r1, #0
 8017bee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8017bf0:	2301      	movs	r3, #1
 8017bf2:	e086      	b.n	8017d02 <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8017bf4:	4b45      	ldr	r3, [pc, #276]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017bf6:	68da      	ldr	r2, [r3, #12]
 8017bf8:	23c0      	movs	r3, #192	@ 0xc0
 8017bfa:	009b      	lsls	r3, r3, #2
 8017bfc:	401a      	ands	r2, r3
 8017bfe:	2380      	movs	r3, #128	@ 0x80
 8017c00:	005b      	lsls	r3, r3, #1
 8017c02:	429a      	cmp	r2, r3
 8017c04:	d053      	beq.n	8017cae <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	2b00      	cmp	r3, #0
 8017c0a:	d124      	bne.n	8017c56 <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8017c0c:	4b3f      	ldr	r3, [pc, #252]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c0e:	699b      	ldr	r3, [r3, #24]
 8017c10:	2240      	movs	r2, #64	@ 0x40
 8017c12:	4013      	ands	r3, r2
 8017c14:	d102      	bne.n	8017c1c <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8017c16:	68bb      	ldr	r3, [r7, #8]
 8017c18:	2200      	movs	r2, #0
 8017c1a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c1c:	68bb      	ldr	r3, [r7, #8]
 8017c1e:	781b      	ldrb	r3, [r3, #0]
 8017c20:	0018      	movs	r0, r3
 8017c22:	f000 fa23 	bl	801806c <RTC_ByteToBcd2>
 8017c26:	0003      	movs	r3, r0
 8017c28:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017c2a:	68bb      	ldr	r3, [r7, #8]
 8017c2c:	785b      	ldrb	r3, [r3, #1]
 8017c2e:	0018      	movs	r0, r3
 8017c30:	f000 fa1c 	bl	801806c <RTC_ByteToBcd2>
 8017c34:	0003      	movs	r3, r0
 8017c36:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c38:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8017c3a:	68bb      	ldr	r3, [r7, #8]
 8017c3c:	789b      	ldrb	r3, [r3, #2]
 8017c3e:	0018      	movs	r0, r3
 8017c40:	f000 fa14 	bl	801806c <RTC_ByteToBcd2>
 8017c44:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017c46:	0022      	movs	r2, r4
 8017c48:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017c4a:	68bb      	ldr	r3, [r7, #8]
 8017c4c:	78db      	ldrb	r3, [r3, #3]
 8017c4e:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c50:	4313      	orrs	r3, r2
 8017c52:	617b      	str	r3, [r7, #20]
 8017c54:	e016      	b.n	8017c84 <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8017c56:	4b2d      	ldr	r3, [pc, #180]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c58:	699b      	ldr	r3, [r3, #24]
 8017c5a:	2240      	movs	r2, #64	@ 0x40
 8017c5c:	4013      	ands	r3, r2
 8017c5e:	d102      	bne.n	8017c66 <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8017c60:	68bb      	ldr	r3, [r7, #8]
 8017c62:	2200      	movs	r2, #0
 8017c64:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c66:	68bb      	ldr	r3, [r7, #8]
 8017c68:	781b      	ldrb	r3, [r3, #0]
 8017c6a:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017c6c:	68bb      	ldr	r3, [r7, #8]
 8017c6e:	785b      	ldrb	r3, [r3, #1]
 8017c70:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c72:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8017c74:	68ba      	ldr	r2, [r7, #8]
 8017c76:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8017c78:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8017c7a:	68bb      	ldr	r3, [r7, #8]
 8017c7c:	78db      	ldrb	r3, [r3, #3]
 8017c7e:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8017c80:	4313      	orrs	r3, r2
 8017c82:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8017c84:	4b21      	ldr	r3, [pc, #132]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c86:	697a      	ldr	r2, [r7, #20]
 8017c88:	4921      	ldr	r1, [pc, #132]	@ (8017d10 <HAL_RTC_SetTime+0x178>)
 8017c8a:	400a      	ands	r2, r1
 8017c8c:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8017c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c90:	699a      	ldr	r2, [r3, #24]
 8017c92:	4b1e      	ldr	r3, [pc, #120]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c94:	491f      	ldr	r1, [pc, #124]	@ (8017d14 <HAL_RTC_SetTime+0x17c>)
 8017c96:	400a      	ands	r2, r1
 8017c98:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8017c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017c9c:	6999      	ldr	r1, [r3, #24]
 8017c9e:	68bb      	ldr	r3, [r7, #8]
 8017ca0:	68da      	ldr	r2, [r3, #12]
 8017ca2:	68bb      	ldr	r3, [r7, #8]
 8017ca4:	691b      	ldr	r3, [r3, #16]
 8017ca6:	431a      	orrs	r2, r3
 8017ca8:	4b18      	ldr	r3, [pc, #96]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017caa:	430a      	orrs	r2, r1
 8017cac:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017cae:	4b17      	ldr	r3, [pc, #92]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017cb0:	68da      	ldr	r2, [r3, #12]
 8017cb2:	4b16      	ldr	r3, [pc, #88]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017cb4:	2180      	movs	r1, #128	@ 0x80
 8017cb6:	438a      	bics	r2, r1
 8017cb8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8017cba:	4b14      	ldr	r3, [pc, #80]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017cbc:	699b      	ldr	r3, [r3, #24]
 8017cbe:	2220      	movs	r2, #32
 8017cc0:	4013      	ands	r3, r2
 8017cc2:	d112      	bne.n	8017cea <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	0018      	movs	r0, r3
 8017cc8:	f000 f97e 	bl	8017fc8 <HAL_RTC_WaitForSynchro>
 8017ccc:	1e03      	subs	r3, r0, #0
 8017cce:	d00c      	beq.n	8017cea <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017cd2:	22ff      	movs	r2, #255	@ 0xff
 8017cd4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8017cd6:	68fb      	ldr	r3, [r7, #12]
 8017cd8:	222d      	movs	r2, #45	@ 0x2d
 8017cda:	2104      	movs	r1, #4
 8017cdc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8017cde:	68fb      	ldr	r3, [r7, #12]
 8017ce0:	222c      	movs	r2, #44	@ 0x2c
 8017ce2:	2100      	movs	r1, #0
 8017ce4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8017ce6:	2301      	movs	r3, #1
 8017ce8:	e00b      	b.n	8017d02 <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017cea:	4b08      	ldr	r3, [pc, #32]	@ (8017d0c <HAL_RTC_SetTime+0x174>)
 8017cec:	22ff      	movs	r2, #255	@ 0xff
 8017cee:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	222d      	movs	r2, #45	@ 0x2d
 8017cf4:	2101      	movs	r1, #1
 8017cf6:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	222c      	movs	r2, #44	@ 0x2c
 8017cfc:	2100      	movs	r1, #0
 8017cfe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8017d00:	2300      	movs	r3, #0
  }
}
 8017d02:	0018      	movs	r0, r3
 8017d04:	46bd      	mov	sp, r7
 8017d06:	b007      	add	sp, #28
 8017d08:	bd90      	pop	{r4, r7, pc}
 8017d0a:	46c0      	nop			@ (mov r8, r8)
 8017d0c:	40002800 	.word	0x40002800
 8017d10:	007f7f7f 	.word	0x007f7f7f
 8017d14:	fffbffff 	.word	0xfffbffff

08017d18 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b086      	sub	sp, #24
 8017d1c:	af00      	add	r7, sp, #0
 8017d1e:	60f8      	str	r0, [r7, #12]
 8017d20:	60b9      	str	r1, [r7, #8]
 8017d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8017d24:	4b2c      	ldr	r3, [pc, #176]	@ (8017dd8 <HAL_RTC_GetTime+0xc0>)
 8017d26:	689a      	ldr	r2, [r3, #8]
 8017d28:	68bb      	ldr	r3, [r7, #8]
 8017d2a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8017d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8017dd8 <HAL_RTC_GetTime+0xc0>)
 8017d2e:	68da      	ldr	r2, [r3, #12]
 8017d30:	23c0      	movs	r3, #192	@ 0xc0
 8017d32:	009b      	lsls	r3, r3, #2
 8017d34:	401a      	ands	r2, r3
 8017d36:	2380      	movs	r3, #128	@ 0x80
 8017d38:	005b      	lsls	r3, r3, #1
 8017d3a:	429a      	cmp	r2, r3
 8017d3c:	d047      	beq.n	8017dce <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8017d3e:	4b26      	ldr	r3, [pc, #152]	@ (8017dd8 <HAL_RTC_GetTime+0xc0>)
 8017d40:	691b      	ldr	r3, [r3, #16]
 8017d42:	045b      	lsls	r3, r3, #17
 8017d44:	0c5a      	lsrs	r2, r3, #17
 8017d46:	68bb      	ldr	r3, [r7, #8]
 8017d48:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8017d4a:	4b23      	ldr	r3, [pc, #140]	@ (8017dd8 <HAL_RTC_GetTime+0xc0>)
 8017d4c:	681b      	ldr	r3, [r3, #0]
 8017d4e:	4a23      	ldr	r2, [pc, #140]	@ (8017ddc <HAL_RTC_GetTime+0xc4>)
 8017d50:	4013      	ands	r3, r2
 8017d52:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8017d54:	697b      	ldr	r3, [r7, #20]
 8017d56:	0c1b      	lsrs	r3, r3, #16
 8017d58:	b2db      	uxtb	r3, r3
 8017d5a:	223f      	movs	r2, #63	@ 0x3f
 8017d5c:	4013      	ands	r3, r2
 8017d5e:	b2da      	uxtb	r2, r3
 8017d60:	68bb      	ldr	r3, [r7, #8]
 8017d62:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8017d64:	697b      	ldr	r3, [r7, #20]
 8017d66:	0a1b      	lsrs	r3, r3, #8
 8017d68:	b2db      	uxtb	r3, r3
 8017d6a:	227f      	movs	r2, #127	@ 0x7f
 8017d6c:	4013      	ands	r3, r2
 8017d6e:	b2da      	uxtb	r2, r3
 8017d70:	68bb      	ldr	r3, [r7, #8]
 8017d72:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8017d74:	697b      	ldr	r3, [r7, #20]
 8017d76:	b2db      	uxtb	r3, r3
 8017d78:	227f      	movs	r2, #127	@ 0x7f
 8017d7a:	4013      	ands	r3, r2
 8017d7c:	b2da      	uxtb	r2, r3
 8017d7e:	68bb      	ldr	r3, [r7, #8]
 8017d80:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8017d82:	697b      	ldr	r3, [r7, #20]
 8017d84:	0d9b      	lsrs	r3, r3, #22
 8017d86:	b2db      	uxtb	r3, r3
 8017d88:	2201      	movs	r2, #1
 8017d8a:	4013      	ands	r3, r2
 8017d8c:	b2da      	uxtb	r2, r3
 8017d8e:	68bb      	ldr	r3, [r7, #8]
 8017d90:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d11a      	bne.n	8017dce <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8017d98:	68bb      	ldr	r3, [r7, #8]
 8017d9a:	781b      	ldrb	r3, [r3, #0]
 8017d9c:	0018      	movs	r0, r3
 8017d9e:	f000 f98d 	bl	80180bc <RTC_Bcd2ToByte>
 8017da2:	0003      	movs	r3, r0
 8017da4:	001a      	movs	r2, r3
 8017da6:	68bb      	ldr	r3, [r7, #8]
 8017da8:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8017daa:	68bb      	ldr	r3, [r7, #8]
 8017dac:	785b      	ldrb	r3, [r3, #1]
 8017dae:	0018      	movs	r0, r3
 8017db0:	f000 f984 	bl	80180bc <RTC_Bcd2ToByte>
 8017db4:	0003      	movs	r3, r0
 8017db6:	001a      	movs	r2, r3
 8017db8:	68bb      	ldr	r3, [r7, #8]
 8017dba:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8017dbc:	68bb      	ldr	r3, [r7, #8]
 8017dbe:	789b      	ldrb	r3, [r3, #2]
 8017dc0:	0018      	movs	r0, r3
 8017dc2:	f000 f97b 	bl	80180bc <RTC_Bcd2ToByte>
 8017dc6:	0003      	movs	r3, r0
 8017dc8:	001a      	movs	r2, r3
 8017dca:	68bb      	ldr	r3, [r7, #8]
 8017dcc:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8017dce:	2300      	movs	r3, #0
}
 8017dd0:	0018      	movs	r0, r3
 8017dd2:	46bd      	mov	sp, r7
 8017dd4:	b006      	add	sp, #24
 8017dd6:	bd80      	pop	{r7, pc}
 8017dd8:	40002800 	.word	0x40002800
 8017ddc:	007f7f7f 	.word	0x007f7f7f

08017de0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8017de0:	b590      	push	{r4, r7, lr}
 8017de2:	b087      	sub	sp, #28
 8017de4:	af00      	add	r7, sp, #0
 8017de6:	60f8      	str	r0, [r7, #12]
 8017de8:	60b9      	str	r1, [r7, #8]
 8017dea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8017dec:	68fb      	ldr	r3, [r7, #12]
 8017dee:	222c      	movs	r2, #44	@ 0x2c
 8017df0:	5c9b      	ldrb	r3, [r3, r2]
 8017df2:	2b01      	cmp	r3, #1
 8017df4:	d101      	bne.n	8017dfa <HAL_RTC_SetDate+0x1a>
 8017df6:	2302      	movs	r3, #2
 8017df8:	e090      	b.n	8017f1c <HAL_RTC_SetDate+0x13c>
 8017dfa:	68fb      	ldr	r3, [r7, #12]
 8017dfc:	222c      	movs	r2, #44	@ 0x2c
 8017dfe:	2101      	movs	r1, #1
 8017e00:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8017e02:	68fb      	ldr	r3, [r7, #12]
 8017e04:	222d      	movs	r2, #45	@ 0x2d
 8017e06:	2102      	movs	r1, #2
 8017e08:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8017e0a:	687b      	ldr	r3, [r7, #4]
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d10e      	bne.n	8017e2e <HAL_RTC_SetDate+0x4e>
 8017e10:	68bb      	ldr	r3, [r7, #8]
 8017e12:	785b      	ldrb	r3, [r3, #1]
 8017e14:	001a      	movs	r2, r3
 8017e16:	2310      	movs	r3, #16
 8017e18:	4013      	ands	r3, r2
 8017e1a:	d008      	beq.n	8017e2e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8017e1c:	68bb      	ldr	r3, [r7, #8]
 8017e1e:	785b      	ldrb	r3, [r3, #1]
 8017e20:	2210      	movs	r2, #16
 8017e22:	4393      	bics	r3, r2
 8017e24:	b2db      	uxtb	r3, r3
 8017e26:	330a      	adds	r3, #10
 8017e28:	b2da      	uxtb	r2, r3
 8017e2a:	68bb      	ldr	r3, [r7, #8]
 8017e2c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8017e2e:	687b      	ldr	r3, [r7, #4]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d11c      	bne.n	8017e6e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017e34:	68bb      	ldr	r3, [r7, #8]
 8017e36:	78db      	ldrb	r3, [r3, #3]
 8017e38:	0018      	movs	r0, r3
 8017e3a:	f000 f917 	bl	801806c <RTC_ByteToBcd2>
 8017e3e:	0003      	movs	r3, r0
 8017e40:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017e42:	68bb      	ldr	r3, [r7, #8]
 8017e44:	785b      	ldrb	r3, [r3, #1]
 8017e46:	0018      	movs	r0, r3
 8017e48:	f000 f910 	bl	801806c <RTC_ByteToBcd2>
 8017e4c:	0003      	movs	r3, r0
 8017e4e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017e50:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8017e52:	68bb      	ldr	r3, [r7, #8]
 8017e54:	789b      	ldrb	r3, [r3, #2]
 8017e56:	0018      	movs	r0, r3
 8017e58:	f000 f908 	bl	801806c <RTC_ByteToBcd2>
 8017e5c:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8017e5e:	0022      	movs	r2, r4
 8017e60:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8017e62:	68bb      	ldr	r3, [r7, #8]
 8017e64:	781b      	ldrb	r3, [r3, #0]
 8017e66:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8017e68:	4313      	orrs	r3, r2
 8017e6a:	617b      	str	r3, [r7, #20]
 8017e6c:	e00e      	b.n	8017e8c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017e6e:	68bb      	ldr	r3, [r7, #8]
 8017e70:	78db      	ldrb	r3, [r3, #3]
 8017e72:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8017e74:	68bb      	ldr	r3, [r7, #8]
 8017e76:	785b      	ldrb	r3, [r3, #1]
 8017e78:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017e7a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8017e7c:	68ba      	ldr	r2, [r7, #8]
 8017e7e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8017e80:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8017e82:	68bb      	ldr	r3, [r7, #8]
 8017e84:	781b      	ldrb	r3, [r3, #0]
 8017e86:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8017e88:	4313      	orrs	r3, r2
 8017e8a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8017e8c:	4b25      	ldr	r3, [pc, #148]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017e8e:	22ca      	movs	r2, #202	@ 0xca
 8017e90:	625a      	str	r2, [r3, #36]	@ 0x24
 8017e92:	4b24      	ldr	r3, [pc, #144]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017e94:	2253      	movs	r2, #83	@ 0x53
 8017e96:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	0018      	movs	r0, r3
 8017e9c:	f000 f8ba 	bl	8018014 <RTC_EnterInitMode>
 8017ea0:	1e03      	subs	r3, r0, #0
 8017ea2:	d00c      	beq.n	8017ebe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017ea6:	22ff      	movs	r2, #255	@ 0xff
 8017ea8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	222d      	movs	r2, #45	@ 0x2d
 8017eae:	2104      	movs	r1, #4
 8017eb0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017eb2:	68fb      	ldr	r3, [r7, #12]
 8017eb4:	222c      	movs	r2, #44	@ 0x2c
 8017eb6:	2100      	movs	r1, #0
 8017eb8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8017eba:	2301      	movs	r3, #1
 8017ebc:	e02e      	b.n	8017f1c <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8017ebe:	4b19      	ldr	r3, [pc, #100]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017ec0:	697a      	ldr	r2, [r7, #20]
 8017ec2:	4919      	ldr	r1, [pc, #100]	@ (8017f28 <HAL_RTC_SetDate+0x148>)
 8017ec4:	400a      	ands	r2, r1
 8017ec6:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8017ec8:	4b16      	ldr	r3, [pc, #88]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017eca:	68da      	ldr	r2, [r3, #12]
 8017ecc:	4b15      	ldr	r3, [pc, #84]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017ece:	2180      	movs	r1, #128	@ 0x80
 8017ed0:	438a      	bics	r2, r1
 8017ed2:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8017ed4:	4b13      	ldr	r3, [pc, #76]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017ed6:	699b      	ldr	r3, [r3, #24]
 8017ed8:	2220      	movs	r2, #32
 8017eda:	4013      	ands	r3, r2
 8017edc:	d112      	bne.n	8017f04 <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8017ede:	68fb      	ldr	r3, [r7, #12]
 8017ee0:	0018      	movs	r0, r3
 8017ee2:	f000 f871 	bl	8017fc8 <HAL_RTC_WaitForSynchro>
 8017ee6:	1e03      	subs	r3, r0, #0
 8017ee8:	d00c      	beq.n	8017f04 <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017eea:	4b0e      	ldr	r3, [pc, #56]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017eec:	22ff      	movs	r2, #255	@ 0xff
 8017eee:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8017ef0:	68fb      	ldr	r3, [r7, #12]
 8017ef2:	222d      	movs	r2, #45	@ 0x2d
 8017ef4:	2104      	movs	r1, #4
 8017ef6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	222c      	movs	r2, #44	@ 0x2c
 8017efc:	2100      	movs	r1, #0
 8017efe:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8017f00:	2301      	movs	r3, #1
 8017f02:	e00b      	b.n	8017f1c <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8017f04:	4b07      	ldr	r3, [pc, #28]	@ (8017f24 <HAL_RTC_SetDate+0x144>)
 8017f06:	22ff      	movs	r2, #255	@ 0xff
 8017f08:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8017f0a:	68fb      	ldr	r3, [r7, #12]
 8017f0c:	222d      	movs	r2, #45	@ 0x2d
 8017f0e:	2101      	movs	r1, #1
 8017f10:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8017f12:	68fb      	ldr	r3, [r7, #12]
 8017f14:	222c      	movs	r2, #44	@ 0x2c
 8017f16:	2100      	movs	r1, #0
 8017f18:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8017f1a:	2300      	movs	r3, #0
  }
}
 8017f1c:	0018      	movs	r0, r3
 8017f1e:	46bd      	mov	sp, r7
 8017f20:	b007      	add	sp, #28
 8017f22:	bd90      	pop	{r4, r7, pc}
 8017f24:	40002800 	.word	0x40002800
 8017f28:	00ffff3f 	.word	0x00ffff3f

08017f2c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8017f2c:	b580      	push	{r7, lr}
 8017f2e:	b086      	sub	sp, #24
 8017f30:	af00      	add	r7, sp, #0
 8017f32:	60f8      	str	r0, [r7, #12]
 8017f34:	60b9      	str	r1, [r7, #8]
 8017f36:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8017f38:	4b21      	ldr	r3, [pc, #132]	@ (8017fc0 <HAL_RTC_GetDate+0x94>)
 8017f3a:	685b      	ldr	r3, [r3, #4]
 8017f3c:	4a21      	ldr	r2, [pc, #132]	@ (8017fc4 <HAL_RTC_GetDate+0x98>)
 8017f3e:	4013      	ands	r3, r2
 8017f40:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8017f42:	697b      	ldr	r3, [r7, #20]
 8017f44:	0c1b      	lsrs	r3, r3, #16
 8017f46:	b2da      	uxtb	r2, r3
 8017f48:	68bb      	ldr	r3, [r7, #8]
 8017f4a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8017f4c:	697b      	ldr	r3, [r7, #20]
 8017f4e:	0a1b      	lsrs	r3, r3, #8
 8017f50:	b2db      	uxtb	r3, r3
 8017f52:	221f      	movs	r2, #31
 8017f54:	4013      	ands	r3, r2
 8017f56:	b2da      	uxtb	r2, r3
 8017f58:	68bb      	ldr	r3, [r7, #8]
 8017f5a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8017f5c:	697b      	ldr	r3, [r7, #20]
 8017f5e:	b2db      	uxtb	r3, r3
 8017f60:	223f      	movs	r2, #63	@ 0x3f
 8017f62:	4013      	ands	r3, r2
 8017f64:	b2da      	uxtb	r2, r3
 8017f66:	68bb      	ldr	r3, [r7, #8]
 8017f68:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8017f6a:	697b      	ldr	r3, [r7, #20]
 8017f6c:	0b5b      	lsrs	r3, r3, #13
 8017f6e:	b2db      	uxtb	r3, r3
 8017f70:	2207      	movs	r2, #7
 8017f72:	4013      	ands	r3, r2
 8017f74:	b2da      	uxtb	r2, r3
 8017f76:	68bb      	ldr	r3, [r7, #8]
 8017f78:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	d11a      	bne.n	8017fb6 <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8017f80:	68bb      	ldr	r3, [r7, #8]
 8017f82:	78db      	ldrb	r3, [r3, #3]
 8017f84:	0018      	movs	r0, r3
 8017f86:	f000 f899 	bl	80180bc <RTC_Bcd2ToByte>
 8017f8a:	0003      	movs	r3, r0
 8017f8c:	001a      	movs	r2, r3
 8017f8e:	68bb      	ldr	r3, [r7, #8]
 8017f90:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8017f92:	68bb      	ldr	r3, [r7, #8]
 8017f94:	785b      	ldrb	r3, [r3, #1]
 8017f96:	0018      	movs	r0, r3
 8017f98:	f000 f890 	bl	80180bc <RTC_Bcd2ToByte>
 8017f9c:	0003      	movs	r3, r0
 8017f9e:	001a      	movs	r2, r3
 8017fa0:	68bb      	ldr	r3, [r7, #8]
 8017fa2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8017fa4:	68bb      	ldr	r3, [r7, #8]
 8017fa6:	789b      	ldrb	r3, [r3, #2]
 8017fa8:	0018      	movs	r0, r3
 8017faa:	f000 f887 	bl	80180bc <RTC_Bcd2ToByte>
 8017fae:	0003      	movs	r3, r0
 8017fb0:	001a      	movs	r2, r3
 8017fb2:	68bb      	ldr	r3, [r7, #8]
 8017fb4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8017fb6:	2300      	movs	r3, #0
}
 8017fb8:	0018      	movs	r0, r3
 8017fba:	46bd      	mov	sp, r7
 8017fbc:	b006      	add	sp, #24
 8017fbe:	bd80      	pop	{r7, pc}
 8017fc0:	40002800 	.word	0x40002800
 8017fc4:	00ffff3f 	.word	0x00ffff3f

08017fc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8017fc8:	b580      	push	{r7, lr}
 8017fca:	b084      	sub	sp, #16
 8017fcc:	af00      	add	r7, sp, #0
 8017fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8017fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8018010 <HAL_RTC_WaitForSynchro+0x48>)
 8017fd2:	68da      	ldr	r2, [r3, #12]
 8017fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8018010 <HAL_RTC_WaitForSynchro+0x48>)
 8017fd6:	2120      	movs	r1, #32
 8017fd8:	438a      	bics	r2, r1
 8017fda:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8017fdc:	f7fa fa48 	bl	8012470 <HAL_GetTick>
 8017fe0:	0003      	movs	r3, r0
 8017fe2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8017fe4:	e00a      	b.n	8017ffc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8017fe6:	f7fa fa43 	bl	8012470 <HAL_GetTick>
 8017fea:	0002      	movs	r2, r0
 8017fec:	68fb      	ldr	r3, [r7, #12]
 8017fee:	1ad2      	subs	r2, r2, r3
 8017ff0:	23fa      	movs	r3, #250	@ 0xfa
 8017ff2:	009b      	lsls	r3, r3, #2
 8017ff4:	429a      	cmp	r2, r3
 8017ff6:	d901      	bls.n	8017ffc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8017ff8:	2303      	movs	r3, #3
 8017ffa:	e005      	b.n	8018008 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8017ffc:	4b04      	ldr	r3, [pc, #16]	@ (8018010 <HAL_RTC_WaitForSynchro+0x48>)
 8017ffe:	68db      	ldr	r3, [r3, #12]
 8018000:	2220      	movs	r2, #32
 8018002:	4013      	ands	r3, r2
 8018004:	d0ef      	beq.n	8017fe6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8018006:	2300      	movs	r3, #0
}
 8018008:	0018      	movs	r0, r3
 801800a:	46bd      	mov	sp, r7
 801800c:	b004      	add	sp, #16
 801800e:	bd80      	pop	{r7, pc}
 8018010:	40002800 	.word	0x40002800

08018014 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8018014:	b580      	push	{r7, lr}
 8018016:	b084      	sub	sp, #16
 8018018:	af00      	add	r7, sp, #0
 801801a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801801c:	4b12      	ldr	r3, [pc, #72]	@ (8018068 <RTC_EnterInitMode+0x54>)
 801801e:	68db      	ldr	r3, [r3, #12]
 8018020:	2240      	movs	r2, #64	@ 0x40
 8018022:	4013      	ands	r3, r2
 8018024:	d11a      	bne.n	801805c <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8018026:	4b10      	ldr	r3, [pc, #64]	@ (8018068 <RTC_EnterInitMode+0x54>)
 8018028:	68da      	ldr	r2, [r3, #12]
 801802a:	4b0f      	ldr	r3, [pc, #60]	@ (8018068 <RTC_EnterInitMode+0x54>)
 801802c:	2180      	movs	r1, #128	@ 0x80
 801802e:	430a      	orrs	r2, r1
 8018030:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8018032:	f7fa fa1d 	bl	8012470 <HAL_GetTick>
 8018036:	0003      	movs	r3, r0
 8018038:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801803a:	e00a      	b.n	8018052 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 801803c:	f7fa fa18 	bl	8012470 <HAL_GetTick>
 8018040:	0002      	movs	r2, r0
 8018042:	68fb      	ldr	r3, [r7, #12]
 8018044:	1ad2      	subs	r2, r2, r3
 8018046:	23fa      	movs	r3, #250	@ 0xfa
 8018048:	009b      	lsls	r3, r3, #2
 801804a:	429a      	cmp	r2, r3
 801804c:	d901      	bls.n	8018052 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 801804e:	2303      	movs	r3, #3
 8018050:	e005      	b.n	801805e <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8018052:	4b05      	ldr	r3, [pc, #20]	@ (8018068 <RTC_EnterInitMode+0x54>)
 8018054:	68db      	ldr	r3, [r3, #12]
 8018056:	2240      	movs	r2, #64	@ 0x40
 8018058:	4013      	ands	r3, r2
 801805a:	d0ef      	beq.n	801803c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 801805c:	2300      	movs	r3, #0
}
 801805e:	0018      	movs	r0, r3
 8018060:	46bd      	mov	sp, r7
 8018062:	b004      	add	sp, #16
 8018064:	bd80      	pop	{r7, pc}
 8018066:	46c0      	nop			@ (mov r8, r8)
 8018068:	40002800 	.word	0x40002800

0801806c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 801806c:	b580      	push	{r7, lr}
 801806e:	b084      	sub	sp, #16
 8018070:	af00      	add	r7, sp, #0
 8018072:	0002      	movs	r2, r0
 8018074:	1dfb      	adds	r3, r7, #7
 8018076:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8018078:	2300      	movs	r3, #0
 801807a:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 801807c:	230b      	movs	r3, #11
 801807e:	18fb      	adds	r3, r7, r3
 8018080:	1dfa      	adds	r2, r7, #7
 8018082:	7812      	ldrb	r2, [r2, #0]
 8018084:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 8018086:	e008      	b.n	801809a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8018088:	68fb      	ldr	r3, [r7, #12]
 801808a:	3301      	adds	r3, #1
 801808c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 801808e:	220b      	movs	r2, #11
 8018090:	18bb      	adds	r3, r7, r2
 8018092:	18ba      	adds	r2, r7, r2
 8018094:	7812      	ldrb	r2, [r2, #0]
 8018096:	3a0a      	subs	r2, #10
 8018098:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 801809a:	210b      	movs	r1, #11
 801809c:	187b      	adds	r3, r7, r1
 801809e:	781b      	ldrb	r3, [r3, #0]
 80180a0:	2b09      	cmp	r3, #9
 80180a2:	d8f1      	bhi.n	8018088 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80180a4:	68fb      	ldr	r3, [r7, #12]
 80180a6:	b2db      	uxtb	r3, r3
 80180a8:	011b      	lsls	r3, r3, #4
 80180aa:	b2da      	uxtb	r2, r3
 80180ac:	187b      	adds	r3, r7, r1
 80180ae:	781b      	ldrb	r3, [r3, #0]
 80180b0:	4313      	orrs	r3, r2
 80180b2:	b2db      	uxtb	r3, r3
}
 80180b4:	0018      	movs	r0, r3
 80180b6:	46bd      	mov	sp, r7
 80180b8:	b004      	add	sp, #16
 80180ba:	bd80      	pop	{r7, pc}

080180bc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b084      	sub	sp, #16
 80180c0:	af00      	add	r7, sp, #0
 80180c2:	0002      	movs	r2, r0
 80180c4:	1dfb      	adds	r3, r7, #7
 80180c6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 80180c8:	1dfb      	adds	r3, r7, #7
 80180ca:	781b      	ldrb	r3, [r3, #0]
 80180cc:	091b      	lsrs	r3, r3, #4
 80180ce:	b2db      	uxtb	r3, r3
 80180d0:	001a      	movs	r2, r3
 80180d2:	0013      	movs	r3, r2
 80180d4:	009b      	lsls	r3, r3, #2
 80180d6:	189b      	adds	r3, r3, r2
 80180d8:	005b      	lsls	r3, r3, #1
 80180da:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	b2da      	uxtb	r2, r3
 80180e0:	1dfb      	adds	r3, r7, #7
 80180e2:	781b      	ldrb	r3, [r3, #0]
 80180e4:	210f      	movs	r1, #15
 80180e6:	400b      	ands	r3, r1
 80180e8:	b2db      	uxtb	r3, r3
 80180ea:	18d3      	adds	r3, r2, r3
 80180ec:	b2db      	uxtb	r3, r3
}
 80180ee:	0018      	movs	r0, r3
 80180f0:	46bd      	mov	sp, r7
 80180f2:	b004      	add	sp, #16
 80180f4:	bd80      	pop	{r7, pc}
	...

080180f8 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b082      	sub	sp, #8
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	6078      	str	r0, [r7, #4]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	222c      	movs	r2, #44	@ 0x2c
 8018104:	5c9b      	ldrb	r3, [r3, r2]
 8018106:	2b01      	cmp	r3, #1
 8018108:	d101      	bne.n	801810e <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 801810a:	2302      	movs	r3, #2
 801810c:	e016      	b.n	801813c <HAL_RTCEx_DeactivateWakeUpTimer+0x44>
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	222c      	movs	r2, #44	@ 0x2c
 8018112:	2101      	movs	r1, #1
 8018114:	5499      	strb	r1, [r3, r2]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	222d      	movs	r2, #45	@ 0x2d
 801811a:	2102      	movs	r1, #2
 801811c:	5499      	strb	r1, [r3, r2]

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 801811e:	4b09      	ldr	r3, [pc, #36]	@ (8018144 <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 8018120:	699a      	ldr	r2, [r3, #24]
 8018122:	4b08      	ldr	r3, [pc, #32]	@ (8018144 <HAL_RTCEx_DeactivateWakeUpTimer+0x4c>)
 8018124:	4908      	ldr	r1, [pc, #32]	@ (8018148 <HAL_RTCEx_DeactivateWakeUpTimer+0x50>)
 8018126:	400a      	ands	r2, r1
 8018128:	619a      	str	r2, [r3, #24]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	222d      	movs	r2, #45	@ 0x2d
 801812e:	2101      	movs	r1, #1
 8018130:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	222c      	movs	r2, #44	@ 0x2c
 8018136:	2100      	movs	r1, #0
 8018138:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801813a:	2300      	movs	r3, #0
}
 801813c:	0018      	movs	r0, r3
 801813e:	46bd      	mov	sp, r7
 8018140:	b002      	add	sp, #8
 8018142:	bd80      	pop	{r7, pc}
 8018144:	40002800 	.word	0x40002800
 8018148:	ffffbbff 	.word	0xffffbbff

0801814c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801814c:	b580      	push	{r7, lr}
 801814e:	b082      	sub	sp, #8
 8018150:	af00      	add	r7, sp, #0
 8018152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	2b00      	cmp	r3, #0
 8018158:	d101      	bne.n	801815e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801815a:	2301      	movs	r3, #1
 801815c:	e04a      	b.n	80181f4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801815e:	687b      	ldr	r3, [r7, #4]
 8018160:	223d      	movs	r2, #61	@ 0x3d
 8018162:	5c9b      	ldrb	r3, [r3, r2]
 8018164:	b2db      	uxtb	r3, r3
 8018166:	2b00      	cmp	r3, #0
 8018168:	d107      	bne.n	801817a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	223c      	movs	r2, #60	@ 0x3c
 801816e:	2100      	movs	r1, #0
 8018170:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8018172:	687b      	ldr	r3, [r7, #4]
 8018174:	0018      	movs	r0, r3
 8018176:	f7f4 f9df 	bl	800c538 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801817a:	687b      	ldr	r3, [r7, #4]
 801817c:	223d      	movs	r2, #61	@ 0x3d
 801817e:	2102      	movs	r1, #2
 8018180:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	681a      	ldr	r2, [r3, #0]
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	3304      	adds	r3, #4
 801818a:	0019      	movs	r1, r3
 801818c:	0010      	movs	r0, r2
 801818e:	f000 fbd9 	bl	8018944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	2248      	movs	r2, #72	@ 0x48
 8018196:	2101      	movs	r1, #1
 8018198:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801819a:	687b      	ldr	r3, [r7, #4]
 801819c:	223e      	movs	r2, #62	@ 0x3e
 801819e:	2101      	movs	r1, #1
 80181a0:	5499      	strb	r1, [r3, r2]
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	223f      	movs	r2, #63	@ 0x3f
 80181a6:	2101      	movs	r1, #1
 80181a8:	5499      	strb	r1, [r3, r2]
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	2240      	movs	r2, #64	@ 0x40
 80181ae:	2101      	movs	r1, #1
 80181b0:	5499      	strb	r1, [r3, r2]
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	2241      	movs	r2, #65	@ 0x41
 80181b6:	2101      	movs	r1, #1
 80181b8:	5499      	strb	r1, [r3, r2]
 80181ba:	687b      	ldr	r3, [r7, #4]
 80181bc:	2242      	movs	r2, #66	@ 0x42
 80181be:	2101      	movs	r1, #1
 80181c0:	5499      	strb	r1, [r3, r2]
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	2243      	movs	r2, #67	@ 0x43
 80181c6:	2101      	movs	r1, #1
 80181c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	2244      	movs	r2, #68	@ 0x44
 80181ce:	2101      	movs	r1, #1
 80181d0:	5499      	strb	r1, [r3, r2]
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	2245      	movs	r2, #69	@ 0x45
 80181d6:	2101      	movs	r1, #1
 80181d8:	5499      	strb	r1, [r3, r2]
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	2246      	movs	r2, #70	@ 0x46
 80181de:	2101      	movs	r1, #1
 80181e0:	5499      	strb	r1, [r3, r2]
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	2247      	movs	r2, #71	@ 0x47
 80181e6:	2101      	movs	r1, #1
 80181e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80181ea:	687b      	ldr	r3, [r7, #4]
 80181ec:	223d      	movs	r2, #61	@ 0x3d
 80181ee:	2101      	movs	r1, #1
 80181f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80181f2:	2300      	movs	r3, #0
}
 80181f4:	0018      	movs	r0, r3
 80181f6:	46bd      	mov	sp, r7
 80181f8:	b002      	add	sp, #8
 80181fa:	bd80      	pop	{r7, pc}

080181fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80181fc:	b580      	push	{r7, lr}
 80181fe:	b082      	sub	sp, #8
 8018200:	af00      	add	r7, sp, #0
 8018202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8018204:	687b      	ldr	r3, [r7, #4]
 8018206:	2b00      	cmp	r3, #0
 8018208:	d101      	bne.n	801820e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801820a:	2301      	movs	r3, #1
 801820c:	e04a      	b.n	80182a4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	223d      	movs	r2, #61	@ 0x3d
 8018212:	5c9b      	ldrb	r3, [r3, r2]
 8018214:	b2db      	uxtb	r3, r3
 8018216:	2b00      	cmp	r3, #0
 8018218:	d107      	bne.n	801822a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	223c      	movs	r2, #60	@ 0x3c
 801821e:	2100      	movs	r1, #0
 8018220:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	0018      	movs	r0, r3
 8018226:	f000 f841 	bl	80182ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	223d      	movs	r2, #61	@ 0x3d
 801822e:	2102      	movs	r1, #2
 8018230:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	681a      	ldr	r2, [r3, #0]
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	3304      	adds	r3, #4
 801823a:	0019      	movs	r1, r3
 801823c:	0010      	movs	r0, r2
 801823e:	f000 fb81 	bl	8018944 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8018242:	687b      	ldr	r3, [r7, #4]
 8018244:	2248      	movs	r2, #72	@ 0x48
 8018246:	2101      	movs	r1, #1
 8018248:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801824a:	687b      	ldr	r3, [r7, #4]
 801824c:	223e      	movs	r2, #62	@ 0x3e
 801824e:	2101      	movs	r1, #1
 8018250:	5499      	strb	r1, [r3, r2]
 8018252:	687b      	ldr	r3, [r7, #4]
 8018254:	223f      	movs	r2, #63	@ 0x3f
 8018256:	2101      	movs	r1, #1
 8018258:	5499      	strb	r1, [r3, r2]
 801825a:	687b      	ldr	r3, [r7, #4]
 801825c:	2240      	movs	r2, #64	@ 0x40
 801825e:	2101      	movs	r1, #1
 8018260:	5499      	strb	r1, [r3, r2]
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	2241      	movs	r2, #65	@ 0x41
 8018266:	2101      	movs	r1, #1
 8018268:	5499      	strb	r1, [r3, r2]
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	2242      	movs	r2, #66	@ 0x42
 801826e:	2101      	movs	r1, #1
 8018270:	5499      	strb	r1, [r3, r2]
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	2243      	movs	r2, #67	@ 0x43
 8018276:	2101      	movs	r1, #1
 8018278:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	2244      	movs	r2, #68	@ 0x44
 801827e:	2101      	movs	r1, #1
 8018280:	5499      	strb	r1, [r3, r2]
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	2245      	movs	r2, #69	@ 0x45
 8018286:	2101      	movs	r1, #1
 8018288:	5499      	strb	r1, [r3, r2]
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	2246      	movs	r2, #70	@ 0x46
 801828e:	2101      	movs	r1, #1
 8018290:	5499      	strb	r1, [r3, r2]
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	2247      	movs	r2, #71	@ 0x47
 8018296:	2101      	movs	r1, #1
 8018298:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	223d      	movs	r2, #61	@ 0x3d
 801829e:	2101      	movs	r1, #1
 80182a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80182a2:	2300      	movs	r3, #0
}
 80182a4:	0018      	movs	r0, r3
 80182a6:	46bd      	mov	sp, r7
 80182a8:	b002      	add	sp, #8
 80182aa:	bd80      	pop	{r7, pc}

080182ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80182ac:	b580      	push	{r7, lr}
 80182ae:	b082      	sub	sp, #8
 80182b0:	af00      	add	r7, sp, #0
 80182b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80182b4:	46c0      	nop			@ (mov r8, r8)
 80182b6:	46bd      	mov	sp, r7
 80182b8:	b002      	add	sp, #8
 80182ba:	bd80      	pop	{r7, pc}

080182bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80182bc:	b580      	push	{r7, lr}
 80182be:	b084      	sub	sp, #16
 80182c0:	af00      	add	r7, sp, #0
 80182c2:	6078      	str	r0, [r7, #4]
 80182c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80182c6:	683b      	ldr	r3, [r7, #0]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d108      	bne.n	80182de <HAL_TIM_PWM_Start+0x22>
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	223e      	movs	r2, #62	@ 0x3e
 80182d0:	5c9b      	ldrb	r3, [r3, r2]
 80182d2:	b2db      	uxtb	r3, r3
 80182d4:	3b01      	subs	r3, #1
 80182d6:	1e5a      	subs	r2, r3, #1
 80182d8:	4193      	sbcs	r3, r2
 80182da:	b2db      	uxtb	r3, r3
 80182dc:	e037      	b.n	801834e <HAL_TIM_PWM_Start+0x92>
 80182de:	683b      	ldr	r3, [r7, #0]
 80182e0:	2b04      	cmp	r3, #4
 80182e2:	d108      	bne.n	80182f6 <HAL_TIM_PWM_Start+0x3a>
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	223f      	movs	r2, #63	@ 0x3f
 80182e8:	5c9b      	ldrb	r3, [r3, r2]
 80182ea:	b2db      	uxtb	r3, r3
 80182ec:	3b01      	subs	r3, #1
 80182ee:	1e5a      	subs	r2, r3, #1
 80182f0:	4193      	sbcs	r3, r2
 80182f2:	b2db      	uxtb	r3, r3
 80182f4:	e02b      	b.n	801834e <HAL_TIM_PWM_Start+0x92>
 80182f6:	683b      	ldr	r3, [r7, #0]
 80182f8:	2b08      	cmp	r3, #8
 80182fa:	d108      	bne.n	801830e <HAL_TIM_PWM_Start+0x52>
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	2240      	movs	r2, #64	@ 0x40
 8018300:	5c9b      	ldrb	r3, [r3, r2]
 8018302:	b2db      	uxtb	r3, r3
 8018304:	3b01      	subs	r3, #1
 8018306:	1e5a      	subs	r2, r3, #1
 8018308:	4193      	sbcs	r3, r2
 801830a:	b2db      	uxtb	r3, r3
 801830c:	e01f      	b.n	801834e <HAL_TIM_PWM_Start+0x92>
 801830e:	683b      	ldr	r3, [r7, #0]
 8018310:	2b0c      	cmp	r3, #12
 8018312:	d108      	bne.n	8018326 <HAL_TIM_PWM_Start+0x6a>
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	2241      	movs	r2, #65	@ 0x41
 8018318:	5c9b      	ldrb	r3, [r3, r2]
 801831a:	b2db      	uxtb	r3, r3
 801831c:	3b01      	subs	r3, #1
 801831e:	1e5a      	subs	r2, r3, #1
 8018320:	4193      	sbcs	r3, r2
 8018322:	b2db      	uxtb	r3, r3
 8018324:	e013      	b.n	801834e <HAL_TIM_PWM_Start+0x92>
 8018326:	683b      	ldr	r3, [r7, #0]
 8018328:	2b10      	cmp	r3, #16
 801832a:	d108      	bne.n	801833e <HAL_TIM_PWM_Start+0x82>
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	2242      	movs	r2, #66	@ 0x42
 8018330:	5c9b      	ldrb	r3, [r3, r2]
 8018332:	b2db      	uxtb	r3, r3
 8018334:	3b01      	subs	r3, #1
 8018336:	1e5a      	subs	r2, r3, #1
 8018338:	4193      	sbcs	r3, r2
 801833a:	b2db      	uxtb	r3, r3
 801833c:	e007      	b.n	801834e <HAL_TIM_PWM_Start+0x92>
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	2243      	movs	r2, #67	@ 0x43
 8018342:	5c9b      	ldrb	r3, [r3, r2]
 8018344:	b2db      	uxtb	r3, r3
 8018346:	3b01      	subs	r3, #1
 8018348:	1e5a      	subs	r2, r3, #1
 801834a:	4193      	sbcs	r3, r2
 801834c:	b2db      	uxtb	r3, r3
 801834e:	2b00      	cmp	r3, #0
 8018350:	d001      	beq.n	8018356 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8018352:	2301      	movs	r3, #1
 8018354:	e086      	b.n	8018464 <HAL_TIM_PWM_Start+0x1a8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8018356:	683b      	ldr	r3, [r7, #0]
 8018358:	2b00      	cmp	r3, #0
 801835a:	d104      	bne.n	8018366 <HAL_TIM_PWM_Start+0xaa>
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	223e      	movs	r2, #62	@ 0x3e
 8018360:	2102      	movs	r1, #2
 8018362:	5499      	strb	r1, [r3, r2]
 8018364:	e023      	b.n	80183ae <HAL_TIM_PWM_Start+0xf2>
 8018366:	683b      	ldr	r3, [r7, #0]
 8018368:	2b04      	cmp	r3, #4
 801836a:	d104      	bne.n	8018376 <HAL_TIM_PWM_Start+0xba>
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	223f      	movs	r2, #63	@ 0x3f
 8018370:	2102      	movs	r1, #2
 8018372:	5499      	strb	r1, [r3, r2]
 8018374:	e01b      	b.n	80183ae <HAL_TIM_PWM_Start+0xf2>
 8018376:	683b      	ldr	r3, [r7, #0]
 8018378:	2b08      	cmp	r3, #8
 801837a:	d104      	bne.n	8018386 <HAL_TIM_PWM_Start+0xca>
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	2240      	movs	r2, #64	@ 0x40
 8018380:	2102      	movs	r1, #2
 8018382:	5499      	strb	r1, [r3, r2]
 8018384:	e013      	b.n	80183ae <HAL_TIM_PWM_Start+0xf2>
 8018386:	683b      	ldr	r3, [r7, #0]
 8018388:	2b0c      	cmp	r3, #12
 801838a:	d104      	bne.n	8018396 <HAL_TIM_PWM_Start+0xda>
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	2241      	movs	r2, #65	@ 0x41
 8018390:	2102      	movs	r1, #2
 8018392:	5499      	strb	r1, [r3, r2]
 8018394:	e00b      	b.n	80183ae <HAL_TIM_PWM_Start+0xf2>
 8018396:	683b      	ldr	r3, [r7, #0]
 8018398:	2b10      	cmp	r3, #16
 801839a:	d104      	bne.n	80183a6 <HAL_TIM_PWM_Start+0xea>
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	2242      	movs	r2, #66	@ 0x42
 80183a0:	2102      	movs	r1, #2
 80183a2:	5499      	strb	r1, [r3, r2]
 80183a4:	e003      	b.n	80183ae <HAL_TIM_PWM_Start+0xf2>
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	2243      	movs	r2, #67	@ 0x43
 80183aa:	2102      	movs	r1, #2
 80183ac:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80183ae:	687b      	ldr	r3, [r7, #4]
 80183b0:	681b      	ldr	r3, [r3, #0]
 80183b2:	6839      	ldr	r1, [r7, #0]
 80183b4:	2201      	movs	r2, #1
 80183b6:	0018      	movs	r0, r3
 80183b8:	f000 fe7a 	bl	80190b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80183bc:	687b      	ldr	r3, [r7, #4]
 80183be:	681b      	ldr	r3, [r3, #0]
 80183c0:	4a2a      	ldr	r2, [pc, #168]	@ (801846c <HAL_TIM_PWM_Start+0x1b0>)
 80183c2:	4293      	cmp	r3, r2
 80183c4:	d009      	beq.n	80183da <HAL_TIM_PWM_Start+0x11e>
 80183c6:	687b      	ldr	r3, [r7, #4]
 80183c8:	681b      	ldr	r3, [r3, #0]
 80183ca:	4a29      	ldr	r2, [pc, #164]	@ (8018470 <HAL_TIM_PWM_Start+0x1b4>)
 80183cc:	4293      	cmp	r3, r2
 80183ce:	d004      	beq.n	80183da <HAL_TIM_PWM_Start+0x11e>
 80183d0:	687b      	ldr	r3, [r7, #4]
 80183d2:	681b      	ldr	r3, [r3, #0]
 80183d4:	4a27      	ldr	r2, [pc, #156]	@ (8018474 <HAL_TIM_PWM_Start+0x1b8>)
 80183d6:	4293      	cmp	r3, r2
 80183d8:	d101      	bne.n	80183de <HAL_TIM_PWM_Start+0x122>
 80183da:	2301      	movs	r3, #1
 80183dc:	e000      	b.n	80183e0 <HAL_TIM_PWM_Start+0x124>
 80183de:	2300      	movs	r3, #0
 80183e0:	2b00      	cmp	r3, #0
 80183e2:	d008      	beq.n	80183f6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80183e4:	687b      	ldr	r3, [r7, #4]
 80183e6:	681b      	ldr	r3, [r3, #0]
 80183e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80183ea:	687b      	ldr	r3, [r7, #4]
 80183ec:	681b      	ldr	r3, [r3, #0]
 80183ee:	2180      	movs	r1, #128	@ 0x80
 80183f0:	0209      	lsls	r1, r1, #8
 80183f2:	430a      	orrs	r2, r1
 80183f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80183f6:	687b      	ldr	r3, [r7, #4]
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	4a1c      	ldr	r2, [pc, #112]	@ (801846c <HAL_TIM_PWM_Start+0x1b0>)
 80183fc:	4293      	cmp	r3, r2
 80183fe:	d00f      	beq.n	8018420 <HAL_TIM_PWM_Start+0x164>
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	681a      	ldr	r2, [r3, #0]
 8018404:	2380      	movs	r3, #128	@ 0x80
 8018406:	05db      	lsls	r3, r3, #23
 8018408:	429a      	cmp	r2, r3
 801840a:	d009      	beq.n	8018420 <HAL_TIM_PWM_Start+0x164>
 801840c:	687b      	ldr	r3, [r7, #4]
 801840e:	681b      	ldr	r3, [r3, #0]
 8018410:	4a19      	ldr	r2, [pc, #100]	@ (8018478 <HAL_TIM_PWM_Start+0x1bc>)
 8018412:	4293      	cmp	r3, r2
 8018414:	d004      	beq.n	8018420 <HAL_TIM_PWM_Start+0x164>
 8018416:	687b      	ldr	r3, [r7, #4]
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	4a15      	ldr	r2, [pc, #84]	@ (8018470 <HAL_TIM_PWM_Start+0x1b4>)
 801841c:	4293      	cmp	r3, r2
 801841e:	d116      	bne.n	801844e <HAL_TIM_PWM_Start+0x192>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	689b      	ldr	r3, [r3, #8]
 8018426:	4a15      	ldr	r2, [pc, #84]	@ (801847c <HAL_TIM_PWM_Start+0x1c0>)
 8018428:	4013      	ands	r3, r2
 801842a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801842c:	68fb      	ldr	r3, [r7, #12]
 801842e:	2b06      	cmp	r3, #6
 8018430:	d016      	beq.n	8018460 <HAL_TIM_PWM_Start+0x1a4>
 8018432:	68fa      	ldr	r2, [r7, #12]
 8018434:	2380      	movs	r3, #128	@ 0x80
 8018436:	025b      	lsls	r3, r3, #9
 8018438:	429a      	cmp	r2, r3
 801843a:	d011      	beq.n	8018460 <HAL_TIM_PWM_Start+0x1a4>
    {
      __HAL_TIM_ENABLE(htim);
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	681a      	ldr	r2, [r3, #0]
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	681b      	ldr	r3, [r3, #0]
 8018446:	2101      	movs	r1, #1
 8018448:	430a      	orrs	r2, r1
 801844a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801844c:	e008      	b.n	8018460 <HAL_TIM_PWM_Start+0x1a4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	681b      	ldr	r3, [r3, #0]
 8018452:	681a      	ldr	r2, [r3, #0]
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	681b      	ldr	r3, [r3, #0]
 8018458:	2101      	movs	r1, #1
 801845a:	430a      	orrs	r2, r1
 801845c:	601a      	str	r2, [r3, #0]
 801845e:	e000      	b.n	8018462 <HAL_TIM_PWM_Start+0x1a6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8018460:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8018462:	2300      	movs	r3, #0
}
 8018464:	0018      	movs	r0, r3
 8018466:	46bd      	mov	sp, r7
 8018468:	b004      	add	sp, #16
 801846a:	bd80      	pop	{r7, pc}
 801846c:	40012c00 	.word	0x40012c00
 8018470:	40014000 	.word	0x40014000
 8018474:	40014400 	.word	0x40014400
 8018478:	40000400 	.word	0x40000400
 801847c:	00010007 	.word	0x00010007

08018480 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8018480:	b580      	push	{r7, lr}
 8018482:	b082      	sub	sp, #8
 8018484:	af00      	add	r7, sp, #0
 8018486:	6078      	str	r0, [r7, #4]
 8018488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	681b      	ldr	r3, [r3, #0]
 801848e:	6839      	ldr	r1, [r7, #0]
 8018490:	2200      	movs	r2, #0
 8018492:	0018      	movs	r0, r3
 8018494:	f000 fe0c 	bl	80190b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	681b      	ldr	r3, [r3, #0]
 801849c:	4a35      	ldr	r2, [pc, #212]	@ (8018574 <HAL_TIM_PWM_Stop+0xf4>)
 801849e:	4293      	cmp	r3, r2
 80184a0:	d009      	beq.n	80184b6 <HAL_TIM_PWM_Stop+0x36>
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	681b      	ldr	r3, [r3, #0]
 80184a6:	4a34      	ldr	r2, [pc, #208]	@ (8018578 <HAL_TIM_PWM_Stop+0xf8>)
 80184a8:	4293      	cmp	r3, r2
 80184aa:	d004      	beq.n	80184b6 <HAL_TIM_PWM_Stop+0x36>
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	681b      	ldr	r3, [r3, #0]
 80184b0:	4a32      	ldr	r2, [pc, #200]	@ (801857c <HAL_TIM_PWM_Stop+0xfc>)
 80184b2:	4293      	cmp	r3, r2
 80184b4:	d101      	bne.n	80184ba <HAL_TIM_PWM_Stop+0x3a>
 80184b6:	2301      	movs	r3, #1
 80184b8:	e000      	b.n	80184bc <HAL_TIM_PWM_Stop+0x3c>
 80184ba:	2300      	movs	r3, #0
 80184bc:	2b00      	cmp	r3, #0
 80184be:	d013      	beq.n	80184e8 <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	681b      	ldr	r3, [r3, #0]
 80184c4:	6a1b      	ldr	r3, [r3, #32]
 80184c6:	4a2e      	ldr	r2, [pc, #184]	@ (8018580 <HAL_TIM_PWM_Stop+0x100>)
 80184c8:	4013      	ands	r3, r2
 80184ca:	d10d      	bne.n	80184e8 <HAL_TIM_PWM_Stop+0x68>
 80184cc:	687b      	ldr	r3, [r7, #4]
 80184ce:	681b      	ldr	r3, [r3, #0]
 80184d0:	6a1b      	ldr	r3, [r3, #32]
 80184d2:	4a2c      	ldr	r2, [pc, #176]	@ (8018584 <HAL_TIM_PWM_Stop+0x104>)
 80184d4:	4013      	ands	r3, r2
 80184d6:	d107      	bne.n	80184e8 <HAL_TIM_PWM_Stop+0x68>
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	681b      	ldr	r3, [r3, #0]
 80184dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80184de:	687b      	ldr	r3, [r7, #4]
 80184e0:	681b      	ldr	r3, [r3, #0]
 80184e2:	4929      	ldr	r1, [pc, #164]	@ (8018588 <HAL_TIM_PWM_Stop+0x108>)
 80184e4:	400a      	ands	r2, r1
 80184e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	681b      	ldr	r3, [r3, #0]
 80184ec:	6a1b      	ldr	r3, [r3, #32]
 80184ee:	4a24      	ldr	r2, [pc, #144]	@ (8018580 <HAL_TIM_PWM_Stop+0x100>)
 80184f0:	4013      	ands	r3, r2
 80184f2:	d10d      	bne.n	8018510 <HAL_TIM_PWM_Stop+0x90>
 80184f4:	687b      	ldr	r3, [r7, #4]
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	6a1b      	ldr	r3, [r3, #32]
 80184fa:	4a22      	ldr	r2, [pc, #136]	@ (8018584 <HAL_TIM_PWM_Stop+0x104>)
 80184fc:	4013      	ands	r3, r2
 80184fe:	d107      	bne.n	8018510 <HAL_TIM_PWM_Stop+0x90>
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	681a      	ldr	r2, [r3, #0]
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	681b      	ldr	r3, [r3, #0]
 801850a:	2101      	movs	r1, #1
 801850c:	438a      	bics	r2, r1
 801850e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8018510:	683b      	ldr	r3, [r7, #0]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d104      	bne.n	8018520 <HAL_TIM_PWM_Stop+0xa0>
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	223e      	movs	r2, #62	@ 0x3e
 801851a:	2101      	movs	r1, #1
 801851c:	5499      	strb	r1, [r3, r2]
 801851e:	e023      	b.n	8018568 <HAL_TIM_PWM_Stop+0xe8>
 8018520:	683b      	ldr	r3, [r7, #0]
 8018522:	2b04      	cmp	r3, #4
 8018524:	d104      	bne.n	8018530 <HAL_TIM_PWM_Stop+0xb0>
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	223f      	movs	r2, #63	@ 0x3f
 801852a:	2101      	movs	r1, #1
 801852c:	5499      	strb	r1, [r3, r2]
 801852e:	e01b      	b.n	8018568 <HAL_TIM_PWM_Stop+0xe8>
 8018530:	683b      	ldr	r3, [r7, #0]
 8018532:	2b08      	cmp	r3, #8
 8018534:	d104      	bne.n	8018540 <HAL_TIM_PWM_Stop+0xc0>
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	2240      	movs	r2, #64	@ 0x40
 801853a:	2101      	movs	r1, #1
 801853c:	5499      	strb	r1, [r3, r2]
 801853e:	e013      	b.n	8018568 <HAL_TIM_PWM_Stop+0xe8>
 8018540:	683b      	ldr	r3, [r7, #0]
 8018542:	2b0c      	cmp	r3, #12
 8018544:	d104      	bne.n	8018550 <HAL_TIM_PWM_Stop+0xd0>
 8018546:	687b      	ldr	r3, [r7, #4]
 8018548:	2241      	movs	r2, #65	@ 0x41
 801854a:	2101      	movs	r1, #1
 801854c:	5499      	strb	r1, [r3, r2]
 801854e:	e00b      	b.n	8018568 <HAL_TIM_PWM_Stop+0xe8>
 8018550:	683b      	ldr	r3, [r7, #0]
 8018552:	2b10      	cmp	r3, #16
 8018554:	d104      	bne.n	8018560 <HAL_TIM_PWM_Stop+0xe0>
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	2242      	movs	r2, #66	@ 0x42
 801855a:	2101      	movs	r1, #1
 801855c:	5499      	strb	r1, [r3, r2]
 801855e:	e003      	b.n	8018568 <HAL_TIM_PWM_Stop+0xe8>
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	2243      	movs	r2, #67	@ 0x43
 8018564:	2101      	movs	r1, #1
 8018566:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8018568:	2300      	movs	r3, #0
}
 801856a:	0018      	movs	r0, r3
 801856c:	46bd      	mov	sp, r7
 801856e:	b002      	add	sp, #8
 8018570:	bd80      	pop	{r7, pc}
 8018572:	46c0      	nop			@ (mov r8, r8)
 8018574:	40012c00 	.word	0x40012c00
 8018578:	40014000 	.word	0x40014000
 801857c:	40014400 	.word	0x40014400
 8018580:	00001111 	.word	0x00001111
 8018584:	00000444 	.word	0x00000444
 8018588:	ffff7fff 	.word	0xffff7fff

0801858c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801858c:	b580      	push	{r7, lr}
 801858e:	b086      	sub	sp, #24
 8018590:	af00      	add	r7, sp, #0
 8018592:	60f8      	str	r0, [r7, #12]
 8018594:	60b9      	str	r1, [r7, #8]
 8018596:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8018598:	2317      	movs	r3, #23
 801859a:	18fb      	adds	r3, r7, r3
 801859c:	2200      	movs	r2, #0
 801859e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80185a0:	68fb      	ldr	r3, [r7, #12]
 80185a2:	223c      	movs	r2, #60	@ 0x3c
 80185a4:	5c9b      	ldrb	r3, [r3, r2]
 80185a6:	2b01      	cmp	r3, #1
 80185a8:	d101      	bne.n	80185ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80185aa:	2302      	movs	r3, #2
 80185ac:	e0e5      	b.n	801877a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80185ae:	68fb      	ldr	r3, [r7, #12]
 80185b0:	223c      	movs	r2, #60	@ 0x3c
 80185b2:	2101      	movs	r1, #1
 80185b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	2b14      	cmp	r3, #20
 80185ba:	d900      	bls.n	80185be <HAL_TIM_PWM_ConfigChannel+0x32>
 80185bc:	e0d1      	b.n	8018762 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	009a      	lsls	r2, r3, #2
 80185c2:	4b70      	ldr	r3, [pc, #448]	@ (8018784 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80185c4:	18d3      	adds	r3, r2, r3
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80185ca:	68fb      	ldr	r3, [r7, #12]
 80185cc:	681b      	ldr	r3, [r3, #0]
 80185ce:	68ba      	ldr	r2, [r7, #8]
 80185d0:	0011      	movs	r1, r2
 80185d2:	0018      	movs	r0, r3
 80185d4:	f000 fa34 	bl	8018a40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80185d8:	68fb      	ldr	r3, [r7, #12]
 80185da:	681b      	ldr	r3, [r3, #0]
 80185dc:	699a      	ldr	r2, [r3, #24]
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	681b      	ldr	r3, [r3, #0]
 80185e2:	2108      	movs	r1, #8
 80185e4:	430a      	orrs	r2, r1
 80185e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80185e8:	68fb      	ldr	r3, [r7, #12]
 80185ea:	681b      	ldr	r3, [r3, #0]
 80185ec:	699a      	ldr	r2, [r3, #24]
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	681b      	ldr	r3, [r3, #0]
 80185f2:	2104      	movs	r1, #4
 80185f4:	438a      	bics	r2, r1
 80185f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	681b      	ldr	r3, [r3, #0]
 80185fc:	6999      	ldr	r1, [r3, #24]
 80185fe:	68bb      	ldr	r3, [r7, #8]
 8018600:	691a      	ldr	r2, [r3, #16]
 8018602:	68fb      	ldr	r3, [r7, #12]
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	430a      	orrs	r2, r1
 8018608:	619a      	str	r2, [r3, #24]
      break;
 801860a:	e0af      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801860c:	68fb      	ldr	r3, [r7, #12]
 801860e:	681b      	ldr	r3, [r3, #0]
 8018610:	68ba      	ldr	r2, [r7, #8]
 8018612:	0011      	movs	r1, r2
 8018614:	0018      	movs	r0, r3
 8018616:	f000 fa93 	bl	8018b40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801861a:	68fb      	ldr	r3, [r7, #12]
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	699a      	ldr	r2, [r3, #24]
 8018620:	68fb      	ldr	r3, [r7, #12]
 8018622:	681b      	ldr	r3, [r3, #0]
 8018624:	2180      	movs	r1, #128	@ 0x80
 8018626:	0109      	lsls	r1, r1, #4
 8018628:	430a      	orrs	r2, r1
 801862a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801862c:	68fb      	ldr	r3, [r7, #12]
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	699a      	ldr	r2, [r3, #24]
 8018632:	68fb      	ldr	r3, [r7, #12]
 8018634:	681b      	ldr	r3, [r3, #0]
 8018636:	4954      	ldr	r1, [pc, #336]	@ (8018788 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018638:	400a      	ands	r2, r1
 801863a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801863c:	68fb      	ldr	r3, [r7, #12]
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	6999      	ldr	r1, [r3, #24]
 8018642:	68bb      	ldr	r3, [r7, #8]
 8018644:	691b      	ldr	r3, [r3, #16]
 8018646:	021a      	lsls	r2, r3, #8
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	681b      	ldr	r3, [r3, #0]
 801864c:	430a      	orrs	r2, r1
 801864e:	619a      	str	r2, [r3, #24]
      break;
 8018650:	e08c      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	68ba      	ldr	r2, [r7, #8]
 8018658:	0011      	movs	r1, r2
 801865a:	0018      	movs	r0, r3
 801865c:	f000 faee 	bl	8018c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8018660:	68fb      	ldr	r3, [r7, #12]
 8018662:	681b      	ldr	r3, [r3, #0]
 8018664:	69da      	ldr	r2, [r3, #28]
 8018666:	68fb      	ldr	r3, [r7, #12]
 8018668:	681b      	ldr	r3, [r3, #0]
 801866a:	2108      	movs	r1, #8
 801866c:	430a      	orrs	r2, r1
 801866e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8018670:	68fb      	ldr	r3, [r7, #12]
 8018672:	681b      	ldr	r3, [r3, #0]
 8018674:	69da      	ldr	r2, [r3, #28]
 8018676:	68fb      	ldr	r3, [r7, #12]
 8018678:	681b      	ldr	r3, [r3, #0]
 801867a:	2104      	movs	r1, #4
 801867c:	438a      	bics	r2, r1
 801867e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8018680:	68fb      	ldr	r3, [r7, #12]
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	69d9      	ldr	r1, [r3, #28]
 8018686:	68bb      	ldr	r3, [r7, #8]
 8018688:	691a      	ldr	r2, [r3, #16]
 801868a:	68fb      	ldr	r3, [r7, #12]
 801868c:	681b      	ldr	r3, [r3, #0]
 801868e:	430a      	orrs	r2, r1
 8018690:	61da      	str	r2, [r3, #28]
      break;
 8018692:	e06b      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8018694:	68fb      	ldr	r3, [r7, #12]
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	68ba      	ldr	r2, [r7, #8]
 801869a:	0011      	movs	r1, r2
 801869c:	0018      	movs	r0, r3
 801869e:	f000 fb4f 	bl	8018d40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80186a2:	68fb      	ldr	r3, [r7, #12]
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	69da      	ldr	r2, [r3, #28]
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	681b      	ldr	r3, [r3, #0]
 80186ac:	2180      	movs	r1, #128	@ 0x80
 80186ae:	0109      	lsls	r1, r1, #4
 80186b0:	430a      	orrs	r2, r1
 80186b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	69da      	ldr	r2, [r3, #28]
 80186ba:	68fb      	ldr	r3, [r7, #12]
 80186bc:	681b      	ldr	r3, [r3, #0]
 80186be:	4932      	ldr	r1, [pc, #200]	@ (8018788 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80186c0:	400a      	ands	r2, r1
 80186c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80186c4:	68fb      	ldr	r3, [r7, #12]
 80186c6:	681b      	ldr	r3, [r3, #0]
 80186c8:	69d9      	ldr	r1, [r3, #28]
 80186ca:	68bb      	ldr	r3, [r7, #8]
 80186cc:	691b      	ldr	r3, [r3, #16]
 80186ce:	021a      	lsls	r2, r3, #8
 80186d0:	68fb      	ldr	r3, [r7, #12]
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	430a      	orrs	r2, r1
 80186d6:	61da      	str	r2, [r3, #28]
      break;
 80186d8:	e048      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80186da:	68fb      	ldr	r3, [r7, #12]
 80186dc:	681b      	ldr	r3, [r3, #0]
 80186de:	68ba      	ldr	r2, [r7, #8]
 80186e0:	0011      	movs	r1, r2
 80186e2:	0018      	movs	r0, r3
 80186e4:	f000 fb90 	bl	8018e08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80186e8:	68fb      	ldr	r3, [r7, #12]
 80186ea:	681b      	ldr	r3, [r3, #0]
 80186ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	681b      	ldr	r3, [r3, #0]
 80186f2:	2108      	movs	r1, #8
 80186f4:	430a      	orrs	r2, r1
 80186f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80186f8:	68fb      	ldr	r3, [r7, #12]
 80186fa:	681b      	ldr	r3, [r3, #0]
 80186fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80186fe:	68fb      	ldr	r3, [r7, #12]
 8018700:	681b      	ldr	r3, [r3, #0]
 8018702:	2104      	movs	r1, #4
 8018704:	438a      	bics	r2, r1
 8018706:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8018708:	68fb      	ldr	r3, [r7, #12]
 801870a:	681b      	ldr	r3, [r3, #0]
 801870c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801870e:	68bb      	ldr	r3, [r7, #8]
 8018710:	691a      	ldr	r2, [r3, #16]
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	681b      	ldr	r3, [r3, #0]
 8018716:	430a      	orrs	r2, r1
 8018718:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801871a:	e027      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801871c:	68fb      	ldr	r3, [r7, #12]
 801871e:	681b      	ldr	r3, [r3, #0]
 8018720:	68ba      	ldr	r2, [r7, #8]
 8018722:	0011      	movs	r1, r2
 8018724:	0018      	movs	r0, r3
 8018726:	f000 fbc9 	bl	8018ebc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801872a:	68fb      	ldr	r3, [r7, #12]
 801872c:	681b      	ldr	r3, [r3, #0]
 801872e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018730:	68fb      	ldr	r3, [r7, #12]
 8018732:	681b      	ldr	r3, [r3, #0]
 8018734:	2180      	movs	r1, #128	@ 0x80
 8018736:	0109      	lsls	r1, r1, #4
 8018738:	430a      	orrs	r2, r1
 801873a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801873c:	68fb      	ldr	r3, [r7, #12]
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	681b      	ldr	r3, [r3, #0]
 8018746:	4910      	ldr	r1, [pc, #64]	@ (8018788 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018748:	400a      	ands	r2, r1
 801874a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	681b      	ldr	r3, [r3, #0]
 8018750:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018752:	68bb      	ldr	r3, [r7, #8]
 8018754:	691b      	ldr	r3, [r3, #16]
 8018756:	021a      	lsls	r2, r3, #8
 8018758:	68fb      	ldr	r3, [r7, #12]
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	430a      	orrs	r2, r1
 801875e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018760:	e004      	b.n	801876c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8018762:	2317      	movs	r3, #23
 8018764:	18fb      	adds	r3, r7, r3
 8018766:	2201      	movs	r2, #1
 8018768:	701a      	strb	r2, [r3, #0]
      break;
 801876a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 801876c:	68fb      	ldr	r3, [r7, #12]
 801876e:	223c      	movs	r2, #60	@ 0x3c
 8018770:	2100      	movs	r1, #0
 8018772:	5499      	strb	r1, [r3, r2]

  return status;
 8018774:	2317      	movs	r3, #23
 8018776:	18fb      	adds	r3, r7, r3
 8018778:	781b      	ldrb	r3, [r3, #0]
}
 801877a:	0018      	movs	r0, r3
 801877c:	46bd      	mov	sp, r7
 801877e:	b006      	add	sp, #24
 8018780:	bd80      	pop	{r7, pc}
 8018782:	46c0      	nop			@ (mov r8, r8)
 8018784:	0801b5f8 	.word	0x0801b5f8
 8018788:	fffffbff 	.word	0xfffffbff

0801878c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801878c:	b580      	push	{r7, lr}
 801878e:	b084      	sub	sp, #16
 8018790:	af00      	add	r7, sp, #0
 8018792:	6078      	str	r0, [r7, #4]
 8018794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8018796:	230f      	movs	r3, #15
 8018798:	18fb      	adds	r3, r7, r3
 801879a:	2200      	movs	r2, #0
 801879c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801879e:	687b      	ldr	r3, [r7, #4]
 80187a0:	223c      	movs	r2, #60	@ 0x3c
 80187a2:	5c9b      	ldrb	r3, [r3, r2]
 80187a4:	2b01      	cmp	r3, #1
 80187a6:	d101      	bne.n	80187ac <HAL_TIM_ConfigClockSource+0x20>
 80187a8:	2302      	movs	r3, #2
 80187aa:	e0c0      	b.n	801892e <HAL_TIM_ConfigClockSource+0x1a2>
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	223c      	movs	r2, #60	@ 0x3c
 80187b0:	2101      	movs	r1, #1
 80187b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80187b4:	687b      	ldr	r3, [r7, #4]
 80187b6:	223d      	movs	r2, #61	@ 0x3d
 80187b8:	2102      	movs	r1, #2
 80187ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80187bc:	687b      	ldr	r3, [r7, #4]
 80187be:	681b      	ldr	r3, [r3, #0]
 80187c0:	689b      	ldr	r3, [r3, #8]
 80187c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80187c4:	68bb      	ldr	r3, [r7, #8]
 80187c6:	4a5c      	ldr	r2, [pc, #368]	@ (8018938 <HAL_TIM_ConfigClockSource+0x1ac>)
 80187c8:	4013      	ands	r3, r2
 80187ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80187cc:	68bb      	ldr	r3, [r7, #8]
 80187ce:	4a5b      	ldr	r2, [pc, #364]	@ (801893c <HAL_TIM_ConfigClockSource+0x1b0>)
 80187d0:	4013      	ands	r3, r2
 80187d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80187d4:	687b      	ldr	r3, [r7, #4]
 80187d6:	681b      	ldr	r3, [r3, #0]
 80187d8:	68ba      	ldr	r2, [r7, #8]
 80187da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80187dc:	683b      	ldr	r3, [r7, #0]
 80187de:	681b      	ldr	r3, [r3, #0]
 80187e0:	4a57      	ldr	r2, [pc, #348]	@ (8018940 <HAL_TIM_ConfigClockSource+0x1b4>)
 80187e2:	4293      	cmp	r3, r2
 80187e4:	d100      	bne.n	80187e8 <HAL_TIM_ConfigClockSource+0x5c>
 80187e6:	e088      	b.n	80188fa <HAL_TIM_ConfigClockSource+0x16e>
 80187e8:	4a55      	ldr	r2, [pc, #340]	@ (8018940 <HAL_TIM_ConfigClockSource+0x1b4>)
 80187ea:	4293      	cmp	r3, r2
 80187ec:	d900      	bls.n	80187f0 <HAL_TIM_ConfigClockSource+0x64>
 80187ee:	e08d      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 80187f0:	2280      	movs	r2, #128	@ 0x80
 80187f2:	0192      	lsls	r2, r2, #6
 80187f4:	4293      	cmp	r3, r2
 80187f6:	d03c      	beq.n	8018872 <HAL_TIM_ConfigClockSource+0xe6>
 80187f8:	2280      	movs	r2, #128	@ 0x80
 80187fa:	0192      	lsls	r2, r2, #6
 80187fc:	4293      	cmp	r3, r2
 80187fe:	d900      	bls.n	8018802 <HAL_TIM_ConfigClockSource+0x76>
 8018800:	e084      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 8018802:	2280      	movs	r2, #128	@ 0x80
 8018804:	0152      	lsls	r2, r2, #5
 8018806:	4293      	cmp	r3, r2
 8018808:	d100      	bne.n	801880c <HAL_TIM_ConfigClockSource+0x80>
 801880a:	e084      	b.n	8018916 <HAL_TIM_ConfigClockSource+0x18a>
 801880c:	2280      	movs	r2, #128	@ 0x80
 801880e:	0152      	lsls	r2, r2, #5
 8018810:	4293      	cmp	r3, r2
 8018812:	d900      	bls.n	8018816 <HAL_TIM_ConfigClockSource+0x8a>
 8018814:	e07a      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 8018816:	2b70      	cmp	r3, #112	@ 0x70
 8018818:	d014      	beq.n	8018844 <HAL_TIM_ConfigClockSource+0xb8>
 801881a:	d900      	bls.n	801881e <HAL_TIM_ConfigClockSource+0x92>
 801881c:	e076      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 801881e:	2b60      	cmp	r3, #96	@ 0x60
 8018820:	d04b      	beq.n	80188ba <HAL_TIM_ConfigClockSource+0x12e>
 8018822:	d900      	bls.n	8018826 <HAL_TIM_ConfigClockSource+0x9a>
 8018824:	e072      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 8018826:	2b50      	cmp	r3, #80	@ 0x50
 8018828:	d037      	beq.n	801889a <HAL_TIM_ConfigClockSource+0x10e>
 801882a:	d900      	bls.n	801882e <HAL_TIM_ConfigClockSource+0xa2>
 801882c:	e06e      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 801882e:	2b40      	cmp	r3, #64	@ 0x40
 8018830:	d053      	beq.n	80188da <HAL_TIM_ConfigClockSource+0x14e>
 8018832:	d86b      	bhi.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 8018834:	2b20      	cmp	r3, #32
 8018836:	d060      	beq.n	80188fa <HAL_TIM_ConfigClockSource+0x16e>
 8018838:	d868      	bhi.n	801890c <HAL_TIM_ConfigClockSource+0x180>
 801883a:	2b00      	cmp	r3, #0
 801883c:	d05d      	beq.n	80188fa <HAL_TIM_ConfigClockSource+0x16e>
 801883e:	2b10      	cmp	r3, #16
 8018840:	d05b      	beq.n	80188fa <HAL_TIM_ConfigClockSource+0x16e>
 8018842:	e063      	b.n	801890c <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8018844:	687b      	ldr	r3, [r7, #4]
 8018846:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018848:	683b      	ldr	r3, [r7, #0]
 801884a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801884c:	683b      	ldr	r3, [r7, #0]
 801884e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018850:	683b      	ldr	r3, [r7, #0]
 8018852:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8018854:	f000 fc0c 	bl	8019070 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	681b      	ldr	r3, [r3, #0]
 801885c:	689b      	ldr	r3, [r3, #8]
 801885e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8018860:	68bb      	ldr	r3, [r7, #8]
 8018862:	2277      	movs	r2, #119	@ 0x77
 8018864:	4313      	orrs	r3, r2
 8018866:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8018868:	687b      	ldr	r3, [r7, #4]
 801886a:	681b      	ldr	r3, [r3, #0]
 801886c:	68ba      	ldr	r2, [r7, #8]
 801886e:	609a      	str	r2, [r3, #8]
      break;
 8018870:	e052      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8018872:	687b      	ldr	r3, [r7, #4]
 8018874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018876:	683b      	ldr	r3, [r7, #0]
 8018878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801887a:	683b      	ldr	r3, [r7, #0]
 801887c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801887e:	683b      	ldr	r3, [r7, #0]
 8018880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8018882:	f000 fbf5 	bl	8019070 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	681b      	ldr	r3, [r3, #0]
 801888a:	689a      	ldr	r2, [r3, #8]
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	681b      	ldr	r3, [r3, #0]
 8018890:	2180      	movs	r1, #128	@ 0x80
 8018892:	01c9      	lsls	r1, r1, #7
 8018894:	430a      	orrs	r2, r1
 8018896:	609a      	str	r2, [r3, #8]
      break;
 8018898:	e03e      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801889e:	683b      	ldr	r3, [r7, #0]
 80188a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80188a2:	683b      	ldr	r3, [r7, #0]
 80188a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80188a6:	001a      	movs	r2, r3
 80188a8:	f000 fb66 	bl	8018f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	681b      	ldr	r3, [r3, #0]
 80188b0:	2150      	movs	r1, #80	@ 0x50
 80188b2:	0018      	movs	r0, r3
 80188b4:	f000 fbc0 	bl	8019038 <TIM_ITRx_SetConfig>
      break;
 80188b8:	e02e      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80188be:	683b      	ldr	r3, [r7, #0]
 80188c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80188c2:	683b      	ldr	r3, [r7, #0]
 80188c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80188c6:	001a      	movs	r2, r3
 80188c8:	f000 fb84 	bl	8018fd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	2160      	movs	r1, #96	@ 0x60
 80188d2:	0018      	movs	r0, r3
 80188d4:	f000 fbb0 	bl	8019038 <TIM_ITRx_SetConfig>
      break;
 80188d8:	e01e      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80188de:	683b      	ldr	r3, [r7, #0]
 80188e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80188e2:	683b      	ldr	r3, [r7, #0]
 80188e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80188e6:	001a      	movs	r2, r3
 80188e8:	f000 fb46 	bl	8018f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	2140      	movs	r1, #64	@ 0x40
 80188f2:	0018      	movs	r0, r3
 80188f4:	f000 fba0 	bl	8019038 <TIM_ITRx_SetConfig>
      break;
 80188f8:	e00e      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	681a      	ldr	r2, [r3, #0]
 80188fe:	683b      	ldr	r3, [r7, #0]
 8018900:	681b      	ldr	r3, [r3, #0]
 8018902:	0019      	movs	r1, r3
 8018904:	0010      	movs	r0, r2
 8018906:	f000 fb97 	bl	8019038 <TIM_ITRx_SetConfig>
      break;
 801890a:	e005      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 801890c:	230f      	movs	r3, #15
 801890e:	18fb      	adds	r3, r7, r3
 8018910:	2201      	movs	r2, #1
 8018912:	701a      	strb	r2, [r3, #0]
      break;
 8018914:	e000      	b.n	8018918 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 8018916:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	223d      	movs	r2, #61	@ 0x3d
 801891c:	2101      	movs	r1, #1
 801891e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	223c      	movs	r2, #60	@ 0x3c
 8018924:	2100      	movs	r1, #0
 8018926:	5499      	strb	r1, [r3, r2]

  return status;
 8018928:	230f      	movs	r3, #15
 801892a:	18fb      	adds	r3, r7, r3
 801892c:	781b      	ldrb	r3, [r3, #0]
}
 801892e:	0018      	movs	r0, r3
 8018930:	46bd      	mov	sp, r7
 8018932:	b004      	add	sp, #16
 8018934:	bd80      	pop	{r7, pc}
 8018936:	46c0      	nop			@ (mov r8, r8)
 8018938:	ffceff88 	.word	0xffceff88
 801893c:	ffff00ff 	.word	0xffff00ff
 8018940:	00100030 	.word	0x00100030

08018944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8018944:	b580      	push	{r7, lr}
 8018946:	b084      	sub	sp, #16
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
 801894c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	681b      	ldr	r3, [r3, #0]
 8018952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	4a35      	ldr	r2, [pc, #212]	@ (8018a2c <TIM_Base_SetConfig+0xe8>)
 8018958:	4293      	cmp	r3, r2
 801895a:	d008      	beq.n	801896e <TIM_Base_SetConfig+0x2a>
 801895c:	687a      	ldr	r2, [r7, #4]
 801895e:	2380      	movs	r3, #128	@ 0x80
 8018960:	05db      	lsls	r3, r3, #23
 8018962:	429a      	cmp	r2, r3
 8018964:	d003      	beq.n	801896e <TIM_Base_SetConfig+0x2a>
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	4a31      	ldr	r2, [pc, #196]	@ (8018a30 <TIM_Base_SetConfig+0xec>)
 801896a:	4293      	cmp	r3, r2
 801896c:	d108      	bne.n	8018980 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801896e:	68fb      	ldr	r3, [r7, #12]
 8018970:	2270      	movs	r2, #112	@ 0x70
 8018972:	4393      	bics	r3, r2
 8018974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8018976:	683b      	ldr	r3, [r7, #0]
 8018978:	685b      	ldr	r3, [r3, #4]
 801897a:	68fa      	ldr	r2, [r7, #12]
 801897c:	4313      	orrs	r3, r2
 801897e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	4a2a      	ldr	r2, [pc, #168]	@ (8018a2c <TIM_Base_SetConfig+0xe8>)
 8018984:	4293      	cmp	r3, r2
 8018986:	d010      	beq.n	80189aa <TIM_Base_SetConfig+0x66>
 8018988:	687a      	ldr	r2, [r7, #4]
 801898a:	2380      	movs	r3, #128	@ 0x80
 801898c:	05db      	lsls	r3, r3, #23
 801898e:	429a      	cmp	r2, r3
 8018990:	d00b      	beq.n	80189aa <TIM_Base_SetConfig+0x66>
 8018992:	687b      	ldr	r3, [r7, #4]
 8018994:	4a26      	ldr	r2, [pc, #152]	@ (8018a30 <TIM_Base_SetConfig+0xec>)
 8018996:	4293      	cmp	r3, r2
 8018998:	d007      	beq.n	80189aa <TIM_Base_SetConfig+0x66>
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	4a25      	ldr	r2, [pc, #148]	@ (8018a34 <TIM_Base_SetConfig+0xf0>)
 801899e:	4293      	cmp	r3, r2
 80189a0:	d003      	beq.n	80189aa <TIM_Base_SetConfig+0x66>
 80189a2:	687b      	ldr	r3, [r7, #4]
 80189a4:	4a24      	ldr	r2, [pc, #144]	@ (8018a38 <TIM_Base_SetConfig+0xf4>)
 80189a6:	4293      	cmp	r3, r2
 80189a8:	d108      	bne.n	80189bc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80189aa:	68fb      	ldr	r3, [r7, #12]
 80189ac:	4a23      	ldr	r2, [pc, #140]	@ (8018a3c <TIM_Base_SetConfig+0xf8>)
 80189ae:	4013      	ands	r3, r2
 80189b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80189b2:	683b      	ldr	r3, [r7, #0]
 80189b4:	68db      	ldr	r3, [r3, #12]
 80189b6:	68fa      	ldr	r2, [r7, #12]
 80189b8:	4313      	orrs	r3, r2
 80189ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	2280      	movs	r2, #128	@ 0x80
 80189c0:	4393      	bics	r3, r2
 80189c2:	001a      	movs	r2, r3
 80189c4:	683b      	ldr	r3, [r7, #0]
 80189c6:	695b      	ldr	r3, [r3, #20]
 80189c8:	4313      	orrs	r3, r2
 80189ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	68fa      	ldr	r2, [r7, #12]
 80189d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80189d2:	683b      	ldr	r3, [r7, #0]
 80189d4:	689a      	ldr	r2, [r3, #8]
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80189da:	683b      	ldr	r3, [r7, #0]
 80189dc:	681a      	ldr	r2, [r3, #0]
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	4a11      	ldr	r2, [pc, #68]	@ (8018a2c <TIM_Base_SetConfig+0xe8>)
 80189e6:	4293      	cmp	r3, r2
 80189e8:	d007      	beq.n	80189fa <TIM_Base_SetConfig+0xb6>
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	4a11      	ldr	r2, [pc, #68]	@ (8018a34 <TIM_Base_SetConfig+0xf0>)
 80189ee:	4293      	cmp	r3, r2
 80189f0:	d003      	beq.n	80189fa <TIM_Base_SetConfig+0xb6>
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	4a10      	ldr	r2, [pc, #64]	@ (8018a38 <TIM_Base_SetConfig+0xf4>)
 80189f6:	4293      	cmp	r3, r2
 80189f8:	d103      	bne.n	8018a02 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80189fa:	683b      	ldr	r3, [r7, #0]
 80189fc:	691a      	ldr	r2, [r3, #16]
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8018a02:	687b      	ldr	r3, [r7, #4]
 8018a04:	2201      	movs	r2, #1
 8018a06:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8018a08:	687b      	ldr	r3, [r7, #4]
 8018a0a:	691b      	ldr	r3, [r3, #16]
 8018a0c:	2201      	movs	r2, #1
 8018a0e:	4013      	ands	r3, r2
 8018a10:	2b01      	cmp	r3, #1
 8018a12:	d106      	bne.n	8018a22 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	691b      	ldr	r3, [r3, #16]
 8018a18:	2201      	movs	r2, #1
 8018a1a:	4393      	bics	r3, r2
 8018a1c:	001a      	movs	r2, r3
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	611a      	str	r2, [r3, #16]
  }
}
 8018a22:	46c0      	nop			@ (mov r8, r8)
 8018a24:	46bd      	mov	sp, r7
 8018a26:	b004      	add	sp, #16
 8018a28:	bd80      	pop	{r7, pc}
 8018a2a:	46c0      	nop			@ (mov r8, r8)
 8018a2c:	40012c00 	.word	0x40012c00
 8018a30:	40000400 	.word	0x40000400
 8018a34:	40014000 	.word	0x40014000
 8018a38:	40014400 	.word	0x40014400
 8018a3c:	fffffcff 	.word	0xfffffcff

08018a40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018a40:	b580      	push	{r7, lr}
 8018a42:	b086      	sub	sp, #24
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	6078      	str	r0, [r7, #4]
 8018a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	6a1b      	ldr	r3, [r3, #32]
 8018a4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	6a1b      	ldr	r3, [r3, #32]
 8018a54:	2201      	movs	r2, #1
 8018a56:	4393      	bics	r3, r2
 8018a58:	001a      	movs	r2, r3
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	685b      	ldr	r3, [r3, #4]
 8018a62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	699b      	ldr	r3, [r3, #24]
 8018a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8018a6a:	68fb      	ldr	r3, [r7, #12]
 8018a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8018b28 <TIM_OC1_SetConfig+0xe8>)
 8018a6e:	4013      	ands	r3, r2
 8018a70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8018a72:	68fb      	ldr	r3, [r7, #12]
 8018a74:	2203      	movs	r2, #3
 8018a76:	4393      	bics	r3, r2
 8018a78:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018a7a:	683b      	ldr	r3, [r7, #0]
 8018a7c:	681b      	ldr	r3, [r3, #0]
 8018a7e:	68fa      	ldr	r2, [r7, #12]
 8018a80:	4313      	orrs	r3, r2
 8018a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8018a84:	697b      	ldr	r3, [r7, #20]
 8018a86:	2202      	movs	r2, #2
 8018a88:	4393      	bics	r3, r2
 8018a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8018a8c:	683b      	ldr	r3, [r7, #0]
 8018a8e:	689b      	ldr	r3, [r3, #8]
 8018a90:	697a      	ldr	r2, [r7, #20]
 8018a92:	4313      	orrs	r3, r2
 8018a94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	4a24      	ldr	r2, [pc, #144]	@ (8018b2c <TIM_OC1_SetConfig+0xec>)
 8018a9a:	4293      	cmp	r3, r2
 8018a9c:	d007      	beq.n	8018aae <TIM_OC1_SetConfig+0x6e>
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	4a23      	ldr	r2, [pc, #140]	@ (8018b30 <TIM_OC1_SetConfig+0xf0>)
 8018aa2:	4293      	cmp	r3, r2
 8018aa4:	d003      	beq.n	8018aae <TIM_OC1_SetConfig+0x6e>
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	4a22      	ldr	r2, [pc, #136]	@ (8018b34 <TIM_OC1_SetConfig+0xf4>)
 8018aaa:	4293      	cmp	r3, r2
 8018aac:	d10c      	bne.n	8018ac8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8018aae:	697b      	ldr	r3, [r7, #20]
 8018ab0:	2208      	movs	r2, #8
 8018ab2:	4393      	bics	r3, r2
 8018ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8018ab6:	683b      	ldr	r3, [r7, #0]
 8018ab8:	68db      	ldr	r3, [r3, #12]
 8018aba:	697a      	ldr	r2, [r7, #20]
 8018abc:	4313      	orrs	r3, r2
 8018abe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8018ac0:	697b      	ldr	r3, [r7, #20]
 8018ac2:	2204      	movs	r2, #4
 8018ac4:	4393      	bics	r3, r2
 8018ac6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	4a18      	ldr	r2, [pc, #96]	@ (8018b2c <TIM_OC1_SetConfig+0xec>)
 8018acc:	4293      	cmp	r3, r2
 8018ace:	d007      	beq.n	8018ae0 <TIM_OC1_SetConfig+0xa0>
 8018ad0:	687b      	ldr	r3, [r7, #4]
 8018ad2:	4a17      	ldr	r2, [pc, #92]	@ (8018b30 <TIM_OC1_SetConfig+0xf0>)
 8018ad4:	4293      	cmp	r3, r2
 8018ad6:	d003      	beq.n	8018ae0 <TIM_OC1_SetConfig+0xa0>
 8018ad8:	687b      	ldr	r3, [r7, #4]
 8018ada:	4a16      	ldr	r2, [pc, #88]	@ (8018b34 <TIM_OC1_SetConfig+0xf4>)
 8018adc:	4293      	cmp	r3, r2
 8018ade:	d111      	bne.n	8018b04 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8018ae0:	693b      	ldr	r3, [r7, #16]
 8018ae2:	4a15      	ldr	r2, [pc, #84]	@ (8018b38 <TIM_OC1_SetConfig+0xf8>)
 8018ae4:	4013      	ands	r3, r2
 8018ae6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8018ae8:	693b      	ldr	r3, [r7, #16]
 8018aea:	4a14      	ldr	r2, [pc, #80]	@ (8018b3c <TIM_OC1_SetConfig+0xfc>)
 8018aec:	4013      	ands	r3, r2
 8018aee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8018af0:	683b      	ldr	r3, [r7, #0]
 8018af2:	695b      	ldr	r3, [r3, #20]
 8018af4:	693a      	ldr	r2, [r7, #16]
 8018af6:	4313      	orrs	r3, r2
 8018af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8018afa:	683b      	ldr	r3, [r7, #0]
 8018afc:	699b      	ldr	r3, [r3, #24]
 8018afe:	693a      	ldr	r2, [r7, #16]
 8018b00:	4313      	orrs	r3, r2
 8018b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	693a      	ldr	r2, [r7, #16]
 8018b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	68fa      	ldr	r2, [r7, #12]
 8018b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8018b10:	683b      	ldr	r3, [r7, #0]
 8018b12:	685a      	ldr	r2, [r3, #4]
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	697a      	ldr	r2, [r7, #20]
 8018b1c:	621a      	str	r2, [r3, #32]
}
 8018b1e:	46c0      	nop			@ (mov r8, r8)
 8018b20:	46bd      	mov	sp, r7
 8018b22:	b006      	add	sp, #24
 8018b24:	bd80      	pop	{r7, pc}
 8018b26:	46c0      	nop			@ (mov r8, r8)
 8018b28:	fffeff8f 	.word	0xfffeff8f
 8018b2c:	40012c00 	.word	0x40012c00
 8018b30:	40014000 	.word	0x40014000
 8018b34:	40014400 	.word	0x40014400
 8018b38:	fffffeff 	.word	0xfffffeff
 8018b3c:	fffffdff 	.word	0xfffffdff

08018b40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b086      	sub	sp, #24
 8018b44:	af00      	add	r7, sp, #0
 8018b46:	6078      	str	r0, [r7, #4]
 8018b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018b4a:	687b      	ldr	r3, [r7, #4]
 8018b4c:	6a1b      	ldr	r3, [r3, #32]
 8018b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018b50:	687b      	ldr	r3, [r7, #4]
 8018b52:	6a1b      	ldr	r3, [r3, #32]
 8018b54:	2210      	movs	r2, #16
 8018b56:	4393      	bics	r3, r2
 8018b58:	001a      	movs	r2, r3
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	685b      	ldr	r3, [r3, #4]
 8018b62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018b64:	687b      	ldr	r3, [r7, #4]
 8018b66:	699b      	ldr	r3, [r3, #24]
 8018b68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8018b6a:	68fb      	ldr	r3, [r7, #12]
 8018b6c:	4a2c      	ldr	r2, [pc, #176]	@ (8018c20 <TIM_OC2_SetConfig+0xe0>)
 8018b6e:	4013      	ands	r3, r2
 8018b70:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8018b72:	68fb      	ldr	r3, [r7, #12]
 8018b74:	4a2b      	ldr	r2, [pc, #172]	@ (8018c24 <TIM_OC2_SetConfig+0xe4>)
 8018b76:	4013      	ands	r3, r2
 8018b78:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018b7a:	683b      	ldr	r3, [r7, #0]
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	021b      	lsls	r3, r3, #8
 8018b80:	68fa      	ldr	r2, [r7, #12]
 8018b82:	4313      	orrs	r3, r2
 8018b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8018b86:	697b      	ldr	r3, [r7, #20]
 8018b88:	2220      	movs	r2, #32
 8018b8a:	4393      	bics	r3, r2
 8018b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8018b8e:	683b      	ldr	r3, [r7, #0]
 8018b90:	689b      	ldr	r3, [r3, #8]
 8018b92:	011b      	lsls	r3, r3, #4
 8018b94:	697a      	ldr	r2, [r7, #20]
 8018b96:	4313      	orrs	r3, r2
 8018b98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	4a22      	ldr	r2, [pc, #136]	@ (8018c28 <TIM_OC2_SetConfig+0xe8>)
 8018b9e:	4293      	cmp	r3, r2
 8018ba0:	d10d      	bne.n	8018bbe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8018ba2:	697b      	ldr	r3, [r7, #20]
 8018ba4:	2280      	movs	r2, #128	@ 0x80
 8018ba6:	4393      	bics	r3, r2
 8018ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8018baa:	683b      	ldr	r3, [r7, #0]
 8018bac:	68db      	ldr	r3, [r3, #12]
 8018bae:	011b      	lsls	r3, r3, #4
 8018bb0:	697a      	ldr	r2, [r7, #20]
 8018bb2:	4313      	orrs	r3, r2
 8018bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8018bb6:	697b      	ldr	r3, [r7, #20]
 8018bb8:	2240      	movs	r2, #64	@ 0x40
 8018bba:	4393      	bics	r3, r2
 8018bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018bbe:	687b      	ldr	r3, [r7, #4]
 8018bc0:	4a19      	ldr	r2, [pc, #100]	@ (8018c28 <TIM_OC2_SetConfig+0xe8>)
 8018bc2:	4293      	cmp	r3, r2
 8018bc4:	d007      	beq.n	8018bd6 <TIM_OC2_SetConfig+0x96>
 8018bc6:	687b      	ldr	r3, [r7, #4]
 8018bc8:	4a18      	ldr	r2, [pc, #96]	@ (8018c2c <TIM_OC2_SetConfig+0xec>)
 8018bca:	4293      	cmp	r3, r2
 8018bcc:	d003      	beq.n	8018bd6 <TIM_OC2_SetConfig+0x96>
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	4a17      	ldr	r2, [pc, #92]	@ (8018c30 <TIM_OC2_SetConfig+0xf0>)
 8018bd2:	4293      	cmp	r3, r2
 8018bd4:	d113      	bne.n	8018bfe <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8018bd6:	693b      	ldr	r3, [r7, #16]
 8018bd8:	4a16      	ldr	r2, [pc, #88]	@ (8018c34 <TIM_OC2_SetConfig+0xf4>)
 8018bda:	4013      	ands	r3, r2
 8018bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8018bde:	693b      	ldr	r3, [r7, #16]
 8018be0:	4a15      	ldr	r2, [pc, #84]	@ (8018c38 <TIM_OC2_SetConfig+0xf8>)
 8018be2:	4013      	ands	r3, r2
 8018be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8018be6:	683b      	ldr	r3, [r7, #0]
 8018be8:	695b      	ldr	r3, [r3, #20]
 8018bea:	009b      	lsls	r3, r3, #2
 8018bec:	693a      	ldr	r2, [r7, #16]
 8018bee:	4313      	orrs	r3, r2
 8018bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8018bf2:	683b      	ldr	r3, [r7, #0]
 8018bf4:	699b      	ldr	r3, [r3, #24]
 8018bf6:	009b      	lsls	r3, r3, #2
 8018bf8:	693a      	ldr	r2, [r7, #16]
 8018bfa:	4313      	orrs	r3, r2
 8018bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	693a      	ldr	r2, [r7, #16]
 8018c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018c04:	687b      	ldr	r3, [r7, #4]
 8018c06:	68fa      	ldr	r2, [r7, #12]
 8018c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8018c0a:	683b      	ldr	r3, [r7, #0]
 8018c0c:	685a      	ldr	r2, [r3, #4]
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018c12:	687b      	ldr	r3, [r7, #4]
 8018c14:	697a      	ldr	r2, [r7, #20]
 8018c16:	621a      	str	r2, [r3, #32]
}
 8018c18:	46c0      	nop			@ (mov r8, r8)
 8018c1a:	46bd      	mov	sp, r7
 8018c1c:	b006      	add	sp, #24
 8018c1e:	bd80      	pop	{r7, pc}
 8018c20:	feff8fff 	.word	0xfeff8fff
 8018c24:	fffffcff 	.word	0xfffffcff
 8018c28:	40012c00 	.word	0x40012c00
 8018c2c:	40014000 	.word	0x40014000
 8018c30:	40014400 	.word	0x40014400
 8018c34:	fffffbff 	.word	0xfffffbff
 8018c38:	fffff7ff 	.word	0xfffff7ff

08018c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018c3c:	b580      	push	{r7, lr}
 8018c3e:	b086      	sub	sp, #24
 8018c40:	af00      	add	r7, sp, #0
 8018c42:	6078      	str	r0, [r7, #4]
 8018c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018c46:	687b      	ldr	r3, [r7, #4]
 8018c48:	6a1b      	ldr	r3, [r3, #32]
 8018c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	6a1b      	ldr	r3, [r3, #32]
 8018c50:	4a31      	ldr	r2, [pc, #196]	@ (8018d18 <TIM_OC3_SetConfig+0xdc>)
 8018c52:	401a      	ands	r2, r3
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	685b      	ldr	r3, [r3, #4]
 8018c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018c5e:	687b      	ldr	r3, [r7, #4]
 8018c60:	69db      	ldr	r3, [r3, #28]
 8018c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8018c64:	68fb      	ldr	r3, [r7, #12]
 8018c66:	4a2d      	ldr	r2, [pc, #180]	@ (8018d1c <TIM_OC3_SetConfig+0xe0>)
 8018c68:	4013      	ands	r3, r2
 8018c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8018c6c:	68fb      	ldr	r3, [r7, #12]
 8018c6e:	2203      	movs	r2, #3
 8018c70:	4393      	bics	r3, r2
 8018c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018c74:	683b      	ldr	r3, [r7, #0]
 8018c76:	681b      	ldr	r3, [r3, #0]
 8018c78:	68fa      	ldr	r2, [r7, #12]
 8018c7a:	4313      	orrs	r3, r2
 8018c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8018c7e:	697b      	ldr	r3, [r7, #20]
 8018c80:	4a27      	ldr	r2, [pc, #156]	@ (8018d20 <TIM_OC3_SetConfig+0xe4>)
 8018c82:	4013      	ands	r3, r2
 8018c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8018c86:	683b      	ldr	r3, [r7, #0]
 8018c88:	689b      	ldr	r3, [r3, #8]
 8018c8a:	021b      	lsls	r3, r3, #8
 8018c8c:	697a      	ldr	r2, [r7, #20]
 8018c8e:	4313      	orrs	r3, r2
 8018c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	4a23      	ldr	r2, [pc, #140]	@ (8018d24 <TIM_OC3_SetConfig+0xe8>)
 8018c96:	4293      	cmp	r3, r2
 8018c98:	d10d      	bne.n	8018cb6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8018c9a:	697b      	ldr	r3, [r7, #20]
 8018c9c:	4a22      	ldr	r2, [pc, #136]	@ (8018d28 <TIM_OC3_SetConfig+0xec>)
 8018c9e:	4013      	ands	r3, r2
 8018ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8018ca2:	683b      	ldr	r3, [r7, #0]
 8018ca4:	68db      	ldr	r3, [r3, #12]
 8018ca6:	021b      	lsls	r3, r3, #8
 8018ca8:	697a      	ldr	r2, [r7, #20]
 8018caa:	4313      	orrs	r3, r2
 8018cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8018cae:	697b      	ldr	r3, [r7, #20]
 8018cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8018d2c <TIM_OC3_SetConfig+0xf0>)
 8018cb2:	4013      	ands	r3, r2
 8018cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018cb6:	687b      	ldr	r3, [r7, #4]
 8018cb8:	4a1a      	ldr	r2, [pc, #104]	@ (8018d24 <TIM_OC3_SetConfig+0xe8>)
 8018cba:	4293      	cmp	r3, r2
 8018cbc:	d007      	beq.n	8018cce <TIM_OC3_SetConfig+0x92>
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8018d30 <TIM_OC3_SetConfig+0xf4>)
 8018cc2:	4293      	cmp	r3, r2
 8018cc4:	d003      	beq.n	8018cce <TIM_OC3_SetConfig+0x92>
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8018d34 <TIM_OC3_SetConfig+0xf8>)
 8018cca:	4293      	cmp	r3, r2
 8018ccc:	d113      	bne.n	8018cf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8018cce:	693b      	ldr	r3, [r7, #16]
 8018cd0:	4a19      	ldr	r2, [pc, #100]	@ (8018d38 <TIM_OC3_SetConfig+0xfc>)
 8018cd2:	4013      	ands	r3, r2
 8018cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8018cd6:	693b      	ldr	r3, [r7, #16]
 8018cd8:	4a18      	ldr	r2, [pc, #96]	@ (8018d3c <TIM_OC3_SetConfig+0x100>)
 8018cda:	4013      	ands	r3, r2
 8018cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8018cde:	683b      	ldr	r3, [r7, #0]
 8018ce0:	695b      	ldr	r3, [r3, #20]
 8018ce2:	011b      	lsls	r3, r3, #4
 8018ce4:	693a      	ldr	r2, [r7, #16]
 8018ce6:	4313      	orrs	r3, r2
 8018ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8018cea:	683b      	ldr	r3, [r7, #0]
 8018cec:	699b      	ldr	r3, [r3, #24]
 8018cee:	011b      	lsls	r3, r3, #4
 8018cf0:	693a      	ldr	r2, [r7, #16]
 8018cf2:	4313      	orrs	r3, r2
 8018cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	693a      	ldr	r2, [r7, #16]
 8018cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	68fa      	ldr	r2, [r7, #12]
 8018d00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8018d02:	683b      	ldr	r3, [r7, #0]
 8018d04:	685a      	ldr	r2, [r3, #4]
 8018d06:	687b      	ldr	r3, [r7, #4]
 8018d08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018d0a:	687b      	ldr	r3, [r7, #4]
 8018d0c:	697a      	ldr	r2, [r7, #20]
 8018d0e:	621a      	str	r2, [r3, #32]
}
 8018d10:	46c0      	nop			@ (mov r8, r8)
 8018d12:	46bd      	mov	sp, r7
 8018d14:	b006      	add	sp, #24
 8018d16:	bd80      	pop	{r7, pc}
 8018d18:	fffffeff 	.word	0xfffffeff
 8018d1c:	fffeff8f 	.word	0xfffeff8f
 8018d20:	fffffdff 	.word	0xfffffdff
 8018d24:	40012c00 	.word	0x40012c00
 8018d28:	fffff7ff 	.word	0xfffff7ff
 8018d2c:	fffffbff 	.word	0xfffffbff
 8018d30:	40014000 	.word	0x40014000
 8018d34:	40014400 	.word	0x40014400
 8018d38:	ffffefff 	.word	0xffffefff
 8018d3c:	ffffdfff 	.word	0xffffdfff

08018d40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018d40:	b580      	push	{r7, lr}
 8018d42:	b086      	sub	sp, #24
 8018d44:	af00      	add	r7, sp, #0
 8018d46:	6078      	str	r0, [r7, #4]
 8018d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	6a1b      	ldr	r3, [r3, #32]
 8018d4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	6a1b      	ldr	r3, [r3, #32]
 8018d54:	4a24      	ldr	r2, [pc, #144]	@ (8018de8 <TIM_OC4_SetConfig+0xa8>)
 8018d56:	401a      	ands	r2, r3
 8018d58:	687b      	ldr	r3, [r7, #4]
 8018d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018d5c:	687b      	ldr	r3, [r7, #4]
 8018d5e:	685b      	ldr	r3, [r3, #4]
 8018d60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018d62:	687b      	ldr	r3, [r7, #4]
 8018d64:	69db      	ldr	r3, [r3, #28]
 8018d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	4a20      	ldr	r2, [pc, #128]	@ (8018dec <TIM_OC4_SetConfig+0xac>)
 8018d6c:	4013      	ands	r3, r2
 8018d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8018d70:	68fb      	ldr	r3, [r7, #12]
 8018d72:	4a1f      	ldr	r2, [pc, #124]	@ (8018df0 <TIM_OC4_SetConfig+0xb0>)
 8018d74:	4013      	ands	r3, r2
 8018d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018d78:	683b      	ldr	r3, [r7, #0]
 8018d7a:	681b      	ldr	r3, [r3, #0]
 8018d7c:	021b      	lsls	r3, r3, #8
 8018d7e:	68fa      	ldr	r2, [r7, #12]
 8018d80:	4313      	orrs	r3, r2
 8018d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8018d84:	693b      	ldr	r3, [r7, #16]
 8018d86:	4a1b      	ldr	r2, [pc, #108]	@ (8018df4 <TIM_OC4_SetConfig+0xb4>)
 8018d88:	4013      	ands	r3, r2
 8018d8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8018d8c:	683b      	ldr	r3, [r7, #0]
 8018d8e:	689b      	ldr	r3, [r3, #8]
 8018d90:	031b      	lsls	r3, r3, #12
 8018d92:	693a      	ldr	r2, [r7, #16]
 8018d94:	4313      	orrs	r3, r2
 8018d96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018d98:	687b      	ldr	r3, [r7, #4]
 8018d9a:	4a17      	ldr	r2, [pc, #92]	@ (8018df8 <TIM_OC4_SetConfig+0xb8>)
 8018d9c:	4293      	cmp	r3, r2
 8018d9e:	d007      	beq.n	8018db0 <TIM_OC4_SetConfig+0x70>
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	4a16      	ldr	r2, [pc, #88]	@ (8018dfc <TIM_OC4_SetConfig+0xbc>)
 8018da4:	4293      	cmp	r3, r2
 8018da6:	d003      	beq.n	8018db0 <TIM_OC4_SetConfig+0x70>
 8018da8:	687b      	ldr	r3, [r7, #4]
 8018daa:	4a15      	ldr	r2, [pc, #84]	@ (8018e00 <TIM_OC4_SetConfig+0xc0>)
 8018dac:	4293      	cmp	r3, r2
 8018dae:	d109      	bne.n	8018dc4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8018db0:	697b      	ldr	r3, [r7, #20]
 8018db2:	4a14      	ldr	r2, [pc, #80]	@ (8018e04 <TIM_OC4_SetConfig+0xc4>)
 8018db4:	4013      	ands	r3, r2
 8018db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8018db8:	683b      	ldr	r3, [r7, #0]
 8018dba:	695b      	ldr	r3, [r3, #20]
 8018dbc:	019b      	lsls	r3, r3, #6
 8018dbe:	697a      	ldr	r2, [r7, #20]
 8018dc0:	4313      	orrs	r3, r2
 8018dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	697a      	ldr	r2, [r7, #20]
 8018dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8018dca:	687b      	ldr	r3, [r7, #4]
 8018dcc:	68fa      	ldr	r2, [r7, #12]
 8018dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8018dd0:	683b      	ldr	r3, [r7, #0]
 8018dd2:	685a      	ldr	r2, [r3, #4]
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	693a      	ldr	r2, [r7, #16]
 8018ddc:	621a      	str	r2, [r3, #32]
}
 8018dde:	46c0      	nop			@ (mov r8, r8)
 8018de0:	46bd      	mov	sp, r7
 8018de2:	b006      	add	sp, #24
 8018de4:	bd80      	pop	{r7, pc}
 8018de6:	46c0      	nop			@ (mov r8, r8)
 8018de8:	ffffefff 	.word	0xffffefff
 8018dec:	feff8fff 	.word	0xfeff8fff
 8018df0:	fffffcff 	.word	0xfffffcff
 8018df4:	ffffdfff 	.word	0xffffdfff
 8018df8:	40012c00 	.word	0x40012c00
 8018dfc:	40014000 	.word	0x40014000
 8018e00:	40014400 	.word	0x40014400
 8018e04:	ffffbfff 	.word	0xffffbfff

08018e08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8018e08:	b580      	push	{r7, lr}
 8018e0a:	b086      	sub	sp, #24
 8018e0c:	af00      	add	r7, sp, #0
 8018e0e:	6078      	str	r0, [r7, #4]
 8018e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	6a1b      	ldr	r3, [r3, #32]
 8018e16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8018e18:	687b      	ldr	r3, [r7, #4]
 8018e1a:	6a1b      	ldr	r3, [r3, #32]
 8018e1c:	4a21      	ldr	r2, [pc, #132]	@ (8018ea4 <TIM_OC5_SetConfig+0x9c>)
 8018e1e:	401a      	ands	r2, r3
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	685b      	ldr	r3, [r3, #4]
 8018e28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8018e30:	68fb      	ldr	r3, [r7, #12]
 8018e32:	4a1d      	ldr	r2, [pc, #116]	@ (8018ea8 <TIM_OC5_SetConfig+0xa0>)
 8018e34:	4013      	ands	r3, r2
 8018e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018e38:	683b      	ldr	r3, [r7, #0]
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	68fa      	ldr	r2, [r7, #12]
 8018e3e:	4313      	orrs	r3, r2
 8018e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8018e42:	693b      	ldr	r3, [r7, #16]
 8018e44:	4a19      	ldr	r2, [pc, #100]	@ (8018eac <TIM_OC5_SetConfig+0xa4>)
 8018e46:	4013      	ands	r3, r2
 8018e48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8018e4a:	683b      	ldr	r3, [r7, #0]
 8018e4c:	689b      	ldr	r3, [r3, #8]
 8018e4e:	041b      	lsls	r3, r3, #16
 8018e50:	693a      	ldr	r2, [r7, #16]
 8018e52:	4313      	orrs	r3, r2
 8018e54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018e56:	687b      	ldr	r3, [r7, #4]
 8018e58:	4a15      	ldr	r2, [pc, #84]	@ (8018eb0 <TIM_OC5_SetConfig+0xa8>)
 8018e5a:	4293      	cmp	r3, r2
 8018e5c:	d007      	beq.n	8018e6e <TIM_OC5_SetConfig+0x66>
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	4a14      	ldr	r2, [pc, #80]	@ (8018eb4 <TIM_OC5_SetConfig+0xac>)
 8018e62:	4293      	cmp	r3, r2
 8018e64:	d003      	beq.n	8018e6e <TIM_OC5_SetConfig+0x66>
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	4a13      	ldr	r2, [pc, #76]	@ (8018eb8 <TIM_OC5_SetConfig+0xb0>)
 8018e6a:	4293      	cmp	r3, r2
 8018e6c:	d109      	bne.n	8018e82 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8018e6e:	697b      	ldr	r3, [r7, #20]
 8018e70:	4a0c      	ldr	r2, [pc, #48]	@ (8018ea4 <TIM_OC5_SetConfig+0x9c>)
 8018e72:	4013      	ands	r3, r2
 8018e74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8018e76:	683b      	ldr	r3, [r7, #0]
 8018e78:	695b      	ldr	r3, [r3, #20]
 8018e7a:	021b      	lsls	r3, r3, #8
 8018e7c:	697a      	ldr	r2, [r7, #20]
 8018e7e:	4313      	orrs	r3, r2
 8018e80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	697a      	ldr	r2, [r7, #20]
 8018e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	68fa      	ldr	r2, [r7, #12]
 8018e8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8018e8e:	683b      	ldr	r3, [r7, #0]
 8018e90:	685a      	ldr	r2, [r3, #4]
 8018e92:	687b      	ldr	r3, [r7, #4]
 8018e94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	693a      	ldr	r2, [r7, #16]
 8018e9a:	621a      	str	r2, [r3, #32]
}
 8018e9c:	46c0      	nop			@ (mov r8, r8)
 8018e9e:	46bd      	mov	sp, r7
 8018ea0:	b006      	add	sp, #24
 8018ea2:	bd80      	pop	{r7, pc}
 8018ea4:	fffeffff 	.word	0xfffeffff
 8018ea8:	fffeff8f 	.word	0xfffeff8f
 8018eac:	fffdffff 	.word	0xfffdffff
 8018eb0:	40012c00 	.word	0x40012c00
 8018eb4:	40014000 	.word	0x40014000
 8018eb8:	40014400 	.word	0x40014400

08018ebc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8018ebc:	b580      	push	{r7, lr}
 8018ebe:	b086      	sub	sp, #24
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
 8018ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018ec6:	687b      	ldr	r3, [r7, #4]
 8018ec8:	6a1b      	ldr	r3, [r3, #32]
 8018eca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	6a1b      	ldr	r3, [r3, #32]
 8018ed0:	4a22      	ldr	r2, [pc, #136]	@ (8018f5c <TIM_OC6_SetConfig+0xa0>)
 8018ed2:	401a      	ands	r2, r3
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018ed8:	687b      	ldr	r3, [r7, #4]
 8018eda:	685b      	ldr	r3, [r3, #4]
 8018edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8018ee4:	68fb      	ldr	r3, [r7, #12]
 8018ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8018f60 <TIM_OC6_SetConfig+0xa4>)
 8018ee8:	4013      	ands	r3, r2
 8018eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018eec:	683b      	ldr	r3, [r7, #0]
 8018eee:	681b      	ldr	r3, [r3, #0]
 8018ef0:	021b      	lsls	r3, r3, #8
 8018ef2:	68fa      	ldr	r2, [r7, #12]
 8018ef4:	4313      	orrs	r3, r2
 8018ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8018ef8:	693b      	ldr	r3, [r7, #16]
 8018efa:	4a1a      	ldr	r2, [pc, #104]	@ (8018f64 <TIM_OC6_SetConfig+0xa8>)
 8018efc:	4013      	ands	r3, r2
 8018efe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8018f00:	683b      	ldr	r3, [r7, #0]
 8018f02:	689b      	ldr	r3, [r3, #8]
 8018f04:	051b      	lsls	r3, r3, #20
 8018f06:	693a      	ldr	r2, [r7, #16]
 8018f08:	4313      	orrs	r3, r2
 8018f0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	4a16      	ldr	r2, [pc, #88]	@ (8018f68 <TIM_OC6_SetConfig+0xac>)
 8018f10:	4293      	cmp	r3, r2
 8018f12:	d007      	beq.n	8018f24 <TIM_OC6_SetConfig+0x68>
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	4a15      	ldr	r2, [pc, #84]	@ (8018f6c <TIM_OC6_SetConfig+0xb0>)
 8018f18:	4293      	cmp	r3, r2
 8018f1a:	d003      	beq.n	8018f24 <TIM_OC6_SetConfig+0x68>
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	4a14      	ldr	r2, [pc, #80]	@ (8018f70 <TIM_OC6_SetConfig+0xb4>)
 8018f20:	4293      	cmp	r3, r2
 8018f22:	d109      	bne.n	8018f38 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8018f24:	697b      	ldr	r3, [r7, #20]
 8018f26:	4a13      	ldr	r2, [pc, #76]	@ (8018f74 <TIM_OC6_SetConfig+0xb8>)
 8018f28:	4013      	ands	r3, r2
 8018f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8018f2c:	683b      	ldr	r3, [r7, #0]
 8018f2e:	695b      	ldr	r3, [r3, #20]
 8018f30:	029b      	lsls	r3, r3, #10
 8018f32:	697a      	ldr	r2, [r7, #20]
 8018f34:	4313      	orrs	r3, r2
 8018f36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	697a      	ldr	r2, [r7, #20]
 8018f3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	68fa      	ldr	r2, [r7, #12]
 8018f42:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8018f44:	683b      	ldr	r3, [r7, #0]
 8018f46:	685a      	ldr	r2, [r3, #4]
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	693a      	ldr	r2, [r7, #16]
 8018f50:	621a      	str	r2, [r3, #32]
}
 8018f52:	46c0      	nop			@ (mov r8, r8)
 8018f54:	46bd      	mov	sp, r7
 8018f56:	b006      	add	sp, #24
 8018f58:	bd80      	pop	{r7, pc}
 8018f5a:	46c0      	nop			@ (mov r8, r8)
 8018f5c:	ffefffff 	.word	0xffefffff
 8018f60:	feff8fff 	.word	0xfeff8fff
 8018f64:	ffdfffff 	.word	0xffdfffff
 8018f68:	40012c00 	.word	0x40012c00
 8018f6c:	40014000 	.word	0x40014000
 8018f70:	40014400 	.word	0x40014400
 8018f74:	fffbffff 	.word	0xfffbffff

08018f78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8018f78:	b580      	push	{r7, lr}
 8018f7a:	b086      	sub	sp, #24
 8018f7c:	af00      	add	r7, sp, #0
 8018f7e:	60f8      	str	r0, [r7, #12]
 8018f80:	60b9      	str	r1, [r7, #8]
 8018f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8018f84:	68fb      	ldr	r3, [r7, #12]
 8018f86:	6a1b      	ldr	r3, [r3, #32]
 8018f88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018f8a:	68fb      	ldr	r3, [r7, #12]
 8018f8c:	6a1b      	ldr	r3, [r3, #32]
 8018f8e:	2201      	movs	r2, #1
 8018f90:	4393      	bics	r3, r2
 8018f92:	001a      	movs	r2, r3
 8018f94:	68fb      	ldr	r3, [r7, #12]
 8018f96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8018f98:	68fb      	ldr	r3, [r7, #12]
 8018f9a:	699b      	ldr	r3, [r3, #24]
 8018f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8018f9e:	693b      	ldr	r3, [r7, #16]
 8018fa0:	22f0      	movs	r2, #240	@ 0xf0
 8018fa2:	4393      	bics	r3, r2
 8018fa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8018fa6:	687b      	ldr	r3, [r7, #4]
 8018fa8:	011b      	lsls	r3, r3, #4
 8018faa:	693a      	ldr	r2, [r7, #16]
 8018fac:	4313      	orrs	r3, r2
 8018fae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8018fb0:	697b      	ldr	r3, [r7, #20]
 8018fb2:	220a      	movs	r2, #10
 8018fb4:	4393      	bics	r3, r2
 8018fb6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8018fb8:	697a      	ldr	r2, [r7, #20]
 8018fba:	68bb      	ldr	r3, [r7, #8]
 8018fbc:	4313      	orrs	r3, r2
 8018fbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8018fc0:	68fb      	ldr	r3, [r7, #12]
 8018fc2:	693a      	ldr	r2, [r7, #16]
 8018fc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8018fc6:	68fb      	ldr	r3, [r7, #12]
 8018fc8:	697a      	ldr	r2, [r7, #20]
 8018fca:	621a      	str	r2, [r3, #32]
}
 8018fcc:	46c0      	nop			@ (mov r8, r8)
 8018fce:	46bd      	mov	sp, r7
 8018fd0:	b006      	add	sp, #24
 8018fd2:	bd80      	pop	{r7, pc}

08018fd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8018fd4:	b580      	push	{r7, lr}
 8018fd6:	b086      	sub	sp, #24
 8018fd8:	af00      	add	r7, sp, #0
 8018fda:	60f8      	str	r0, [r7, #12]
 8018fdc:	60b9      	str	r1, [r7, #8]
 8018fde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	6a1b      	ldr	r3, [r3, #32]
 8018fe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018fe6:	68fb      	ldr	r3, [r7, #12]
 8018fe8:	6a1b      	ldr	r3, [r3, #32]
 8018fea:	2210      	movs	r2, #16
 8018fec:	4393      	bics	r3, r2
 8018fee:	001a      	movs	r2, r3
 8018ff0:	68fb      	ldr	r3, [r7, #12]
 8018ff2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8018ff4:	68fb      	ldr	r3, [r7, #12]
 8018ff6:	699b      	ldr	r3, [r3, #24]
 8018ff8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8018ffa:	693b      	ldr	r3, [r7, #16]
 8018ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8019034 <TIM_TI2_ConfigInputStage+0x60>)
 8018ffe:	4013      	ands	r3, r2
 8019000:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019002:	687b      	ldr	r3, [r7, #4]
 8019004:	031b      	lsls	r3, r3, #12
 8019006:	693a      	ldr	r2, [r7, #16]
 8019008:	4313      	orrs	r3, r2
 801900a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801900c:	697b      	ldr	r3, [r7, #20]
 801900e:	22a0      	movs	r2, #160	@ 0xa0
 8019010:	4393      	bics	r3, r2
 8019012:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019014:	68bb      	ldr	r3, [r7, #8]
 8019016:	011b      	lsls	r3, r3, #4
 8019018:	697a      	ldr	r2, [r7, #20]
 801901a:	4313      	orrs	r3, r2
 801901c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801901e:	68fb      	ldr	r3, [r7, #12]
 8019020:	693a      	ldr	r2, [r7, #16]
 8019022:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019024:	68fb      	ldr	r3, [r7, #12]
 8019026:	697a      	ldr	r2, [r7, #20]
 8019028:	621a      	str	r2, [r3, #32]
}
 801902a:	46c0      	nop			@ (mov r8, r8)
 801902c:	46bd      	mov	sp, r7
 801902e:	b006      	add	sp, #24
 8019030:	bd80      	pop	{r7, pc}
 8019032:	46c0      	nop			@ (mov r8, r8)
 8019034:	ffff0fff 	.word	0xffff0fff

08019038 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8019038:	b580      	push	{r7, lr}
 801903a:	b084      	sub	sp, #16
 801903c:	af00      	add	r7, sp, #0
 801903e:	6078      	str	r0, [r7, #4]
 8019040:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	689b      	ldr	r3, [r3, #8]
 8019046:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8019048:	68fb      	ldr	r3, [r7, #12]
 801904a:	4a08      	ldr	r2, [pc, #32]	@ (801906c <TIM_ITRx_SetConfig+0x34>)
 801904c:	4013      	ands	r3, r2
 801904e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8019050:	683a      	ldr	r2, [r7, #0]
 8019052:	68fb      	ldr	r3, [r7, #12]
 8019054:	4313      	orrs	r3, r2
 8019056:	2207      	movs	r2, #7
 8019058:	4313      	orrs	r3, r2
 801905a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	68fa      	ldr	r2, [r7, #12]
 8019060:	609a      	str	r2, [r3, #8]
}
 8019062:	46c0      	nop			@ (mov r8, r8)
 8019064:	46bd      	mov	sp, r7
 8019066:	b004      	add	sp, #16
 8019068:	bd80      	pop	{r7, pc}
 801906a:	46c0      	nop			@ (mov r8, r8)
 801906c:	ffcfff8f 	.word	0xffcfff8f

08019070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8019070:	b580      	push	{r7, lr}
 8019072:	b086      	sub	sp, #24
 8019074:	af00      	add	r7, sp, #0
 8019076:	60f8      	str	r0, [r7, #12]
 8019078:	60b9      	str	r1, [r7, #8]
 801907a:	607a      	str	r2, [r7, #4]
 801907c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801907e:	68fb      	ldr	r3, [r7, #12]
 8019080:	689b      	ldr	r3, [r3, #8]
 8019082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8019084:	697b      	ldr	r3, [r7, #20]
 8019086:	4a09      	ldr	r2, [pc, #36]	@ (80190ac <TIM_ETR_SetConfig+0x3c>)
 8019088:	4013      	ands	r3, r2
 801908a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801908c:	683b      	ldr	r3, [r7, #0]
 801908e:	021a      	lsls	r2, r3, #8
 8019090:	687b      	ldr	r3, [r7, #4]
 8019092:	431a      	orrs	r2, r3
 8019094:	68bb      	ldr	r3, [r7, #8]
 8019096:	4313      	orrs	r3, r2
 8019098:	697a      	ldr	r2, [r7, #20]
 801909a:	4313      	orrs	r3, r2
 801909c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801909e:	68fb      	ldr	r3, [r7, #12]
 80190a0:	697a      	ldr	r2, [r7, #20]
 80190a2:	609a      	str	r2, [r3, #8]
}
 80190a4:	46c0      	nop			@ (mov r8, r8)
 80190a6:	46bd      	mov	sp, r7
 80190a8:	b006      	add	sp, #24
 80190aa:	bd80      	pop	{r7, pc}
 80190ac:	ffff00ff 	.word	0xffff00ff

080190b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80190b0:	b580      	push	{r7, lr}
 80190b2:	b086      	sub	sp, #24
 80190b4:	af00      	add	r7, sp, #0
 80190b6:	60f8      	str	r0, [r7, #12]
 80190b8:	60b9      	str	r1, [r7, #8]
 80190ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80190bc:	68bb      	ldr	r3, [r7, #8]
 80190be:	221f      	movs	r2, #31
 80190c0:	4013      	ands	r3, r2
 80190c2:	2201      	movs	r2, #1
 80190c4:	409a      	lsls	r2, r3
 80190c6:	0013      	movs	r3, r2
 80190c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80190ca:	68fb      	ldr	r3, [r7, #12]
 80190cc:	6a1b      	ldr	r3, [r3, #32]
 80190ce:	697a      	ldr	r2, [r7, #20]
 80190d0:	43d2      	mvns	r2, r2
 80190d2:	401a      	ands	r2, r3
 80190d4:	68fb      	ldr	r3, [r7, #12]
 80190d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80190d8:	68fb      	ldr	r3, [r7, #12]
 80190da:	6a1a      	ldr	r2, [r3, #32]
 80190dc:	68bb      	ldr	r3, [r7, #8]
 80190de:	211f      	movs	r1, #31
 80190e0:	400b      	ands	r3, r1
 80190e2:	6879      	ldr	r1, [r7, #4]
 80190e4:	4099      	lsls	r1, r3
 80190e6:	000b      	movs	r3, r1
 80190e8:	431a      	orrs	r2, r3
 80190ea:	68fb      	ldr	r3, [r7, #12]
 80190ec:	621a      	str	r2, [r3, #32]
}
 80190ee:	46c0      	nop			@ (mov r8, r8)
 80190f0:	46bd      	mov	sp, r7
 80190f2:	b006      	add	sp, #24
 80190f4:	bd80      	pop	{r7, pc}
	...

080190f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80190f8:	b580      	push	{r7, lr}
 80190fa:	b084      	sub	sp, #16
 80190fc:	af00      	add	r7, sp, #0
 80190fe:	6078      	str	r0, [r7, #4]
 8019100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	223c      	movs	r2, #60	@ 0x3c
 8019106:	5c9b      	ldrb	r3, [r3, r2]
 8019108:	2b01      	cmp	r3, #1
 801910a:	d101      	bne.n	8019110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801910c:	2302      	movs	r3, #2
 801910e:	e055      	b.n	80191bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	223c      	movs	r2, #60	@ 0x3c
 8019114:	2101      	movs	r1, #1
 8019116:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019118:	687b      	ldr	r3, [r7, #4]
 801911a:	223d      	movs	r2, #61	@ 0x3d
 801911c:	2102      	movs	r1, #2
 801911e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019120:	687b      	ldr	r3, [r7, #4]
 8019122:	681b      	ldr	r3, [r3, #0]
 8019124:	685b      	ldr	r3, [r3, #4]
 8019126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019128:	687b      	ldr	r3, [r7, #4]
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	689b      	ldr	r3, [r3, #8]
 801912e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	681b      	ldr	r3, [r3, #0]
 8019134:	4a23      	ldr	r2, [pc, #140]	@ (80191c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019136:	4293      	cmp	r3, r2
 8019138:	d108      	bne.n	801914c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801913a:	68fb      	ldr	r3, [r7, #12]
 801913c:	4a22      	ldr	r2, [pc, #136]	@ (80191c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 801913e:	4013      	ands	r3, r2
 8019140:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8019142:	683b      	ldr	r3, [r7, #0]
 8019144:	685b      	ldr	r3, [r3, #4]
 8019146:	68fa      	ldr	r2, [r7, #12]
 8019148:	4313      	orrs	r3, r2
 801914a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801914c:	68fb      	ldr	r3, [r7, #12]
 801914e:	2270      	movs	r2, #112	@ 0x70
 8019150:	4393      	bics	r3, r2
 8019152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8019154:	683b      	ldr	r3, [r7, #0]
 8019156:	681b      	ldr	r3, [r3, #0]
 8019158:	68fa      	ldr	r2, [r7, #12]
 801915a:	4313      	orrs	r3, r2
 801915c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801915e:	687b      	ldr	r3, [r7, #4]
 8019160:	681b      	ldr	r3, [r3, #0]
 8019162:	68fa      	ldr	r2, [r7, #12]
 8019164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	681b      	ldr	r3, [r3, #0]
 801916a:	4a16      	ldr	r2, [pc, #88]	@ (80191c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801916c:	4293      	cmp	r3, r2
 801916e:	d00f      	beq.n	8019190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019170:	687b      	ldr	r3, [r7, #4]
 8019172:	681a      	ldr	r2, [r3, #0]
 8019174:	2380      	movs	r3, #128	@ 0x80
 8019176:	05db      	lsls	r3, r3, #23
 8019178:	429a      	cmp	r2, r3
 801917a:	d009      	beq.n	8019190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	681b      	ldr	r3, [r3, #0]
 8019180:	4a12      	ldr	r2, [pc, #72]	@ (80191cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8019182:	4293      	cmp	r3, r2
 8019184:	d004      	beq.n	8019190 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019186:	687b      	ldr	r3, [r7, #4]
 8019188:	681b      	ldr	r3, [r3, #0]
 801918a:	4a11      	ldr	r2, [pc, #68]	@ (80191d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 801918c:	4293      	cmp	r3, r2
 801918e:	d10c      	bne.n	80191aa <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019190:	68bb      	ldr	r3, [r7, #8]
 8019192:	2280      	movs	r2, #128	@ 0x80
 8019194:	4393      	bics	r3, r2
 8019196:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019198:	683b      	ldr	r3, [r7, #0]
 801919a:	689b      	ldr	r3, [r3, #8]
 801919c:	68ba      	ldr	r2, [r7, #8]
 801919e:	4313      	orrs	r3, r2
 80191a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80191a2:	687b      	ldr	r3, [r7, #4]
 80191a4:	681b      	ldr	r3, [r3, #0]
 80191a6:	68ba      	ldr	r2, [r7, #8]
 80191a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	223d      	movs	r2, #61	@ 0x3d
 80191ae:	2101      	movs	r1, #1
 80191b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	223c      	movs	r2, #60	@ 0x3c
 80191b6:	2100      	movs	r1, #0
 80191b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80191ba:	2300      	movs	r3, #0
}
 80191bc:	0018      	movs	r0, r3
 80191be:	46bd      	mov	sp, r7
 80191c0:	b004      	add	sp, #16
 80191c2:	bd80      	pop	{r7, pc}
 80191c4:	40012c00 	.word	0x40012c00
 80191c8:	ff0fffff 	.word	0xff0fffff
 80191cc:	40000400 	.word	0x40000400
 80191d0:	40014000 	.word	0x40014000

080191d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80191d4:	b580      	push	{r7, lr}
 80191d6:	b084      	sub	sp, #16
 80191d8:	af00      	add	r7, sp, #0
 80191da:	6078      	str	r0, [r7, #4]
 80191dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80191de:	2300      	movs	r3, #0
 80191e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80191e2:	687b      	ldr	r3, [r7, #4]
 80191e4:	223c      	movs	r2, #60	@ 0x3c
 80191e6:	5c9b      	ldrb	r3, [r3, r2]
 80191e8:	2b01      	cmp	r3, #1
 80191ea:	d101      	bne.n	80191f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80191ec:	2302      	movs	r3, #2
 80191ee:	e06f      	b.n	80192d0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	223c      	movs	r2, #60	@ 0x3c
 80191f4:	2101      	movs	r1, #1
 80191f6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80191f8:	68fb      	ldr	r3, [r7, #12]
 80191fa:	22ff      	movs	r2, #255	@ 0xff
 80191fc:	4393      	bics	r3, r2
 80191fe:	001a      	movs	r2, r3
 8019200:	683b      	ldr	r3, [r7, #0]
 8019202:	68db      	ldr	r3, [r3, #12]
 8019204:	4313      	orrs	r3, r2
 8019206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8019208:	68fb      	ldr	r3, [r7, #12]
 801920a:	4a33      	ldr	r2, [pc, #204]	@ (80192d8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 801920c:	401a      	ands	r2, r3
 801920e:	683b      	ldr	r3, [r7, #0]
 8019210:	689b      	ldr	r3, [r3, #8]
 8019212:	4313      	orrs	r3, r2
 8019214:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8019216:	68fb      	ldr	r3, [r7, #12]
 8019218:	4a30      	ldr	r2, [pc, #192]	@ (80192dc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 801921a:	401a      	ands	r2, r3
 801921c:	683b      	ldr	r3, [r7, #0]
 801921e:	685b      	ldr	r3, [r3, #4]
 8019220:	4313      	orrs	r3, r2
 8019222:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8019224:	68fb      	ldr	r3, [r7, #12]
 8019226:	4a2e      	ldr	r2, [pc, #184]	@ (80192e0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8019228:	401a      	ands	r2, r3
 801922a:	683b      	ldr	r3, [r7, #0]
 801922c:	681b      	ldr	r3, [r3, #0]
 801922e:	4313      	orrs	r3, r2
 8019230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	4a2b      	ldr	r2, [pc, #172]	@ (80192e4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8019236:	401a      	ands	r2, r3
 8019238:	683b      	ldr	r3, [r7, #0]
 801923a:	691b      	ldr	r3, [r3, #16]
 801923c:	4313      	orrs	r3, r2
 801923e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8019240:	68fb      	ldr	r3, [r7, #12]
 8019242:	4a29      	ldr	r2, [pc, #164]	@ (80192e8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8019244:	401a      	ands	r2, r3
 8019246:	683b      	ldr	r3, [r7, #0]
 8019248:	695b      	ldr	r3, [r3, #20]
 801924a:	4313      	orrs	r3, r2
 801924c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801924e:	68fb      	ldr	r3, [r7, #12]
 8019250:	4a26      	ldr	r2, [pc, #152]	@ (80192ec <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8019252:	401a      	ands	r2, r3
 8019254:	683b      	ldr	r3, [r7, #0]
 8019256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019258:	4313      	orrs	r3, r2
 801925a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801925c:	68fb      	ldr	r3, [r7, #12]
 801925e:	4a24      	ldr	r2, [pc, #144]	@ (80192f0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8019260:	401a      	ands	r2, r3
 8019262:	683b      	ldr	r3, [r7, #0]
 8019264:	699b      	ldr	r3, [r3, #24]
 8019266:	041b      	lsls	r3, r3, #16
 8019268:	4313      	orrs	r3, r2
 801926a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 801926c:	68fb      	ldr	r3, [r7, #12]
 801926e:	4a21      	ldr	r2, [pc, #132]	@ (80192f4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8019270:	401a      	ands	r2, r3
 8019272:	683b      	ldr	r3, [r7, #0]
 8019274:	69db      	ldr	r3, [r3, #28]
 8019276:	4313      	orrs	r3, r2
 8019278:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	681b      	ldr	r3, [r3, #0]
 801927e:	4a1e      	ldr	r2, [pc, #120]	@ (80192f8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8019280:	4293      	cmp	r3, r2
 8019282:	d11c      	bne.n	80192be <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8019284:	68fb      	ldr	r3, [r7, #12]
 8019286:	4a1d      	ldr	r2, [pc, #116]	@ (80192fc <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8019288:	401a      	ands	r2, r3
 801928a:	683b      	ldr	r3, [r7, #0]
 801928c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801928e:	051b      	lsls	r3, r3, #20
 8019290:	4313      	orrs	r3, r2
 8019292:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8019294:	68fb      	ldr	r3, [r7, #12]
 8019296:	4a1a      	ldr	r2, [pc, #104]	@ (8019300 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8019298:	401a      	ands	r2, r3
 801929a:	683b      	ldr	r3, [r7, #0]
 801929c:	6a1b      	ldr	r3, [r3, #32]
 801929e:	4313      	orrs	r3, r2
 80192a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80192a2:	68fb      	ldr	r3, [r7, #12]
 80192a4:	4a17      	ldr	r2, [pc, #92]	@ (8019304 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80192a6:	401a      	ands	r2, r3
 80192a8:	683b      	ldr	r3, [r7, #0]
 80192aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192ac:	4313      	orrs	r3, r2
 80192ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80192b0:	68fb      	ldr	r3, [r7, #12]
 80192b2:	4a15      	ldr	r2, [pc, #84]	@ (8019308 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80192b4:	401a      	ands	r2, r3
 80192b6:	683b      	ldr	r3, [r7, #0]
 80192b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80192ba:	4313      	orrs	r3, r2
 80192bc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	681b      	ldr	r3, [r3, #0]
 80192c2:	68fa      	ldr	r2, [r7, #12]
 80192c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	223c      	movs	r2, #60	@ 0x3c
 80192ca:	2100      	movs	r1, #0
 80192cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80192ce:	2300      	movs	r3, #0
}
 80192d0:	0018      	movs	r0, r3
 80192d2:	46bd      	mov	sp, r7
 80192d4:	b004      	add	sp, #16
 80192d6:	bd80      	pop	{r7, pc}
 80192d8:	fffffcff 	.word	0xfffffcff
 80192dc:	fffffbff 	.word	0xfffffbff
 80192e0:	fffff7ff 	.word	0xfffff7ff
 80192e4:	ffffefff 	.word	0xffffefff
 80192e8:	ffffdfff 	.word	0xffffdfff
 80192ec:	ffffbfff 	.word	0xffffbfff
 80192f0:	fff0ffff 	.word	0xfff0ffff
 80192f4:	efffffff 	.word	0xefffffff
 80192f8:	40012c00 	.word	0x40012c00
 80192fc:	ff0fffff 	.word	0xff0fffff
 8019300:	feffffff 	.word	0xfeffffff
 8019304:	fdffffff 	.word	0xfdffffff
 8019308:	dfffffff 	.word	0xdfffffff

0801930c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801930c:	b580      	push	{r7, lr}
 801930e:	b082      	sub	sp, #8
 8019310:	af00      	add	r7, sp, #0
 8019312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019314:	687b      	ldr	r3, [r7, #4]
 8019316:	2b00      	cmp	r3, #0
 8019318:	d101      	bne.n	801931e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801931a:	2301      	movs	r3, #1
 801931c:	e046      	b.n	80193ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801931e:	687b      	ldr	r3, [r7, #4]
 8019320:	2288      	movs	r2, #136	@ 0x88
 8019322:	589b      	ldr	r3, [r3, r2]
 8019324:	2b00      	cmp	r3, #0
 8019326:	d107      	bne.n	8019338 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	2284      	movs	r2, #132	@ 0x84
 801932c:	2100      	movs	r1, #0
 801932e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	0018      	movs	r0, r3
 8019334:	f7f3 f9c8 	bl	800c6c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	2288      	movs	r2, #136	@ 0x88
 801933c:	2124      	movs	r1, #36	@ 0x24
 801933e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8019340:	687b      	ldr	r3, [r7, #4]
 8019342:	681b      	ldr	r3, [r3, #0]
 8019344:	681a      	ldr	r2, [r3, #0]
 8019346:	687b      	ldr	r3, [r7, #4]
 8019348:	681b      	ldr	r3, [r3, #0]
 801934a:	2101      	movs	r1, #1
 801934c:	438a      	bics	r2, r1
 801934e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8019350:	687b      	ldr	r3, [r7, #4]
 8019352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019354:	2b00      	cmp	r3, #0
 8019356:	d003      	beq.n	8019360 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8019358:	687b      	ldr	r3, [r7, #4]
 801935a:	0018      	movs	r0, r3
 801935c:	f000 ff6a 	bl	801a234 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	0018      	movs	r0, r3
 8019364:	f000 fd94 	bl	8019e90 <UART_SetConfig>
 8019368:	0003      	movs	r3, r0
 801936a:	2b01      	cmp	r3, #1
 801936c:	d101      	bne.n	8019372 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 801936e:	2301      	movs	r3, #1
 8019370:	e01c      	b.n	80193ac <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8019372:	687b      	ldr	r3, [r7, #4]
 8019374:	681b      	ldr	r3, [r3, #0]
 8019376:	685a      	ldr	r2, [r3, #4]
 8019378:	687b      	ldr	r3, [r7, #4]
 801937a:	681b      	ldr	r3, [r3, #0]
 801937c:	490d      	ldr	r1, [pc, #52]	@ (80193b4 <HAL_UART_Init+0xa8>)
 801937e:	400a      	ands	r2, r1
 8019380:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8019382:	687b      	ldr	r3, [r7, #4]
 8019384:	681b      	ldr	r3, [r3, #0]
 8019386:	689a      	ldr	r2, [r3, #8]
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	681b      	ldr	r3, [r3, #0]
 801938c:	212a      	movs	r1, #42	@ 0x2a
 801938e:	438a      	bics	r2, r1
 8019390:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8019392:	687b      	ldr	r3, [r7, #4]
 8019394:	681b      	ldr	r3, [r3, #0]
 8019396:	681a      	ldr	r2, [r3, #0]
 8019398:	687b      	ldr	r3, [r7, #4]
 801939a:	681b      	ldr	r3, [r3, #0]
 801939c:	2101      	movs	r1, #1
 801939e:	430a      	orrs	r2, r1
 80193a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	0018      	movs	r0, r3
 80193a6:	f000 fff9 	bl	801a39c <UART_CheckIdleState>
 80193aa:	0003      	movs	r3, r0
}
 80193ac:	0018      	movs	r0, r3
 80193ae:	46bd      	mov	sp, r7
 80193b0:	b002      	add	sp, #8
 80193b2:	bd80      	pop	{r7, pc}
 80193b4:	ffffb7ff 	.word	0xffffb7ff

080193b8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80193b8:	b580      	push	{r7, lr}
 80193ba:	b082      	sub	sp, #8
 80193bc:	af00      	add	r7, sp, #0
 80193be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d101      	bne.n	80193ca <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80193c6:	2301      	movs	r3, #1
 80193c8:	e032      	b.n	8019430 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80193ca:	687b      	ldr	r3, [r7, #4]
 80193cc:	2288      	movs	r2, #136	@ 0x88
 80193ce:	2124      	movs	r1, #36	@ 0x24
 80193d0:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	681a      	ldr	r2, [r3, #0]
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	681b      	ldr	r3, [r3, #0]
 80193dc:	2101      	movs	r1, #1
 80193de:	438a      	bics	r2, r1
 80193e0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80193e2:	687b      	ldr	r3, [r7, #4]
 80193e4:	681b      	ldr	r3, [r3, #0]
 80193e6:	2200      	movs	r2, #0
 80193e8:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	681b      	ldr	r3, [r3, #0]
 80193ee:	2200      	movs	r2, #0
 80193f0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	681b      	ldr	r3, [r3, #0]
 80193f6:	2200      	movs	r2, #0
 80193f8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80193fa:	687b      	ldr	r3, [r7, #4]
 80193fc:	0018      	movs	r0, r3
 80193fe:	f7f3 fad1 	bl	800c9a4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019402:	687b      	ldr	r3, [r7, #4]
 8019404:	2290      	movs	r2, #144	@ 0x90
 8019406:	2100      	movs	r1, #0
 8019408:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 801940a:	687b      	ldr	r3, [r7, #4]
 801940c:	2288      	movs	r2, #136	@ 0x88
 801940e:	2100      	movs	r1, #0
 8019410:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8019412:	687b      	ldr	r3, [r7, #4]
 8019414:	228c      	movs	r2, #140	@ 0x8c
 8019416:	2100      	movs	r1, #0
 8019418:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801941a:	687b      	ldr	r3, [r7, #4]
 801941c:	2200      	movs	r2, #0
 801941e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	2200      	movs	r2, #0
 8019424:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	2284      	movs	r2, #132	@ 0x84
 801942a:	2100      	movs	r1, #0
 801942c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801942e:	2300      	movs	r3, #0
}
 8019430:	0018      	movs	r0, r3
 8019432:	46bd      	mov	sp, r7
 8019434:	b002      	add	sp, #8
 8019436:	bd80      	pop	{r7, pc}

08019438 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8019438:	b580      	push	{r7, lr}
 801943a:	b088      	sub	sp, #32
 801943c:	af00      	add	r7, sp, #0
 801943e:	60f8      	str	r0, [r7, #12]
 8019440:	60b9      	str	r1, [r7, #8]
 8019442:	1dbb      	adds	r3, r7, #6
 8019444:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8019446:	68fb      	ldr	r3, [r7, #12]
 8019448:	2288      	movs	r2, #136	@ 0x88
 801944a:	589b      	ldr	r3, [r3, r2]
 801944c:	2b20      	cmp	r3, #32
 801944e:	d000      	beq.n	8019452 <HAL_UART_Transmit_DMA+0x1a>
 8019450:	e079      	b.n	8019546 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8019452:	68bb      	ldr	r3, [r7, #8]
 8019454:	2b00      	cmp	r3, #0
 8019456:	d003      	beq.n	8019460 <HAL_UART_Transmit_DMA+0x28>
 8019458:	1dbb      	adds	r3, r7, #6
 801945a:	881b      	ldrh	r3, [r3, #0]
 801945c:	2b00      	cmp	r3, #0
 801945e:	d101      	bne.n	8019464 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8019460:	2301      	movs	r3, #1
 8019462:	e071      	b.n	8019548 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019464:	68fb      	ldr	r3, [r7, #12]
 8019466:	689a      	ldr	r2, [r3, #8]
 8019468:	2380      	movs	r3, #128	@ 0x80
 801946a:	015b      	lsls	r3, r3, #5
 801946c:	429a      	cmp	r2, r3
 801946e:	d109      	bne.n	8019484 <HAL_UART_Transmit_DMA+0x4c>
 8019470:	68fb      	ldr	r3, [r7, #12]
 8019472:	691b      	ldr	r3, [r3, #16]
 8019474:	2b00      	cmp	r3, #0
 8019476:	d105      	bne.n	8019484 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8019478:	68bb      	ldr	r3, [r7, #8]
 801947a:	2201      	movs	r2, #1
 801947c:	4013      	ands	r3, r2
 801947e:	d001      	beq.n	8019484 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8019480:	2301      	movs	r3, #1
 8019482:	e061      	b.n	8019548 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	68ba      	ldr	r2, [r7, #8]
 8019488:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801948a:	68fb      	ldr	r3, [r7, #12]
 801948c:	1dba      	adds	r2, r7, #6
 801948e:	2154      	movs	r1, #84	@ 0x54
 8019490:	8812      	ldrh	r2, [r2, #0]
 8019492:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	1dba      	adds	r2, r7, #6
 8019498:	2156      	movs	r1, #86	@ 0x56
 801949a:	8812      	ldrh	r2, [r2, #0]
 801949c:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801949e:	68fb      	ldr	r3, [r7, #12]
 80194a0:	2290      	movs	r2, #144	@ 0x90
 80194a2:	2100      	movs	r1, #0
 80194a4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80194a6:	68fb      	ldr	r3, [r7, #12]
 80194a8:	2288      	movs	r2, #136	@ 0x88
 80194aa:	2121      	movs	r1, #33	@ 0x21
 80194ac:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 80194ae:	68fb      	ldr	r3, [r7, #12]
 80194b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d028      	beq.n	8019508 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80194b6:	68fb      	ldr	r3, [r7, #12]
 80194b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80194ba:	4a25      	ldr	r2, [pc, #148]	@ (8019550 <HAL_UART_Transmit_DMA+0x118>)
 80194bc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80194be:	68fb      	ldr	r3, [r7, #12]
 80194c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80194c2:	4a24      	ldr	r2, [pc, #144]	@ (8019554 <HAL_UART_Transmit_DMA+0x11c>)
 80194c4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80194ca:	4a23      	ldr	r2, [pc, #140]	@ (8019558 <HAL_UART_Transmit_DMA+0x120>)
 80194cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80194ce:	68fb      	ldr	r3, [r7, #12]
 80194d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80194d2:	2200      	movs	r2, #0
 80194d4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80194d6:	68fb      	ldr	r3, [r7, #12]
 80194d8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80194da:	68fb      	ldr	r3, [r7, #12]
 80194dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80194de:	0019      	movs	r1, r3
 80194e0:	68fb      	ldr	r3, [r7, #12]
 80194e2:	681b      	ldr	r3, [r3, #0]
 80194e4:	3328      	adds	r3, #40	@ 0x28
 80194e6:	001a      	movs	r2, r3
 80194e8:	1dbb      	adds	r3, r7, #6
 80194ea:	881b      	ldrh	r3, [r3, #0]
 80194ec:	f7f9 fa5c 	bl	80129a8 <HAL_DMA_Start_IT>
 80194f0:	1e03      	subs	r3, r0, #0
 80194f2:	d009      	beq.n	8019508 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80194f4:	68fb      	ldr	r3, [r7, #12]
 80194f6:	2290      	movs	r2, #144	@ 0x90
 80194f8:	2110      	movs	r1, #16
 80194fa:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80194fc:	68fb      	ldr	r3, [r7, #12]
 80194fe:	2288      	movs	r2, #136	@ 0x88
 8019500:	2120      	movs	r1, #32
 8019502:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 8019504:	2301      	movs	r3, #1
 8019506:	e01f      	b.n	8019548 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8019508:	68fb      	ldr	r3, [r7, #12]
 801950a:	681b      	ldr	r3, [r3, #0]
 801950c:	2240      	movs	r2, #64	@ 0x40
 801950e:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019510:	f3ef 8310 	mrs	r3, PRIMASK
 8019514:	613b      	str	r3, [r7, #16]
  return(result);
 8019516:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8019518:	61fb      	str	r3, [r7, #28]
 801951a:	2301      	movs	r3, #1
 801951c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801951e:	697b      	ldr	r3, [r7, #20]
 8019520:	f383 8810 	msr	PRIMASK, r3
}
 8019524:	46c0      	nop			@ (mov r8, r8)
 8019526:	68fb      	ldr	r3, [r7, #12]
 8019528:	681b      	ldr	r3, [r3, #0]
 801952a:	689a      	ldr	r2, [r3, #8]
 801952c:	68fb      	ldr	r3, [r7, #12]
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	2180      	movs	r1, #128	@ 0x80
 8019532:	430a      	orrs	r2, r1
 8019534:	609a      	str	r2, [r3, #8]
 8019536:	69fb      	ldr	r3, [r7, #28]
 8019538:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801953a:	69bb      	ldr	r3, [r7, #24]
 801953c:	f383 8810 	msr	PRIMASK, r3
}
 8019540:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8019542:	2300      	movs	r3, #0
 8019544:	e000      	b.n	8019548 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8019546:	2302      	movs	r3, #2
  }
}
 8019548:	0018      	movs	r0, r3
 801954a:	46bd      	mov	sp, r7
 801954c:	b008      	add	sp, #32
 801954e:	bd80      	pop	{r7, pc}
 8019550:	0801a869 	.word	0x0801a869
 8019554:	0801a901 	.word	0x0801a901
 8019558:	0801aa93 	.word	0x0801aa93

0801955c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801955c:	b580      	push	{r7, lr}
 801955e:	b088      	sub	sp, #32
 8019560:	af00      	add	r7, sp, #0
 8019562:	60f8      	str	r0, [r7, #12]
 8019564:	60b9      	str	r1, [r7, #8]
 8019566:	1dbb      	adds	r3, r7, #6
 8019568:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801956a:	68fb      	ldr	r3, [r7, #12]
 801956c:	228c      	movs	r2, #140	@ 0x8c
 801956e:	589b      	ldr	r3, [r3, r2]
 8019570:	2b20      	cmp	r3, #32
 8019572:	d154      	bne.n	801961e <HAL_UART_Receive_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8019574:	68bb      	ldr	r3, [r7, #8]
 8019576:	2b00      	cmp	r3, #0
 8019578:	d003      	beq.n	8019582 <HAL_UART_Receive_DMA+0x26>
 801957a:	1dbb      	adds	r3, r7, #6
 801957c:	881b      	ldrh	r3, [r3, #0]
 801957e:	2b00      	cmp	r3, #0
 8019580:	d101      	bne.n	8019586 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8019582:	2301      	movs	r3, #1
 8019584:	e04c      	b.n	8019620 <HAL_UART_Receive_DMA+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019586:	68fb      	ldr	r3, [r7, #12]
 8019588:	689a      	ldr	r2, [r3, #8]
 801958a:	2380      	movs	r3, #128	@ 0x80
 801958c:	015b      	lsls	r3, r3, #5
 801958e:	429a      	cmp	r2, r3
 8019590:	d109      	bne.n	80195a6 <HAL_UART_Receive_DMA+0x4a>
 8019592:	68fb      	ldr	r3, [r7, #12]
 8019594:	691b      	ldr	r3, [r3, #16]
 8019596:	2b00      	cmp	r3, #0
 8019598:	d105      	bne.n	80195a6 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 801959a:	68bb      	ldr	r3, [r7, #8]
 801959c:	2201      	movs	r2, #1
 801959e:	4013      	ands	r3, r2
 80195a0:	d001      	beq.n	80195a6 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80195a2:	2301      	movs	r3, #1
 80195a4:	e03c      	b.n	8019620 <HAL_UART_Receive_DMA+0xc4>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80195a6:	68fb      	ldr	r3, [r7, #12]
 80195a8:	2200      	movs	r2, #0
 80195aa:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80195ac:	68fb      	ldr	r3, [r7, #12]
 80195ae:	681b      	ldr	r3, [r3, #0]
 80195b0:	4a1d      	ldr	r2, [pc, #116]	@ (8019628 <HAL_UART_Receive_DMA+0xcc>)
 80195b2:	4293      	cmp	r3, r2
 80195b4:	d02a      	beq.n	801960c <HAL_UART_Receive_DMA+0xb0>
 80195b6:	68fb      	ldr	r3, [r7, #12]
 80195b8:	681b      	ldr	r3, [r3, #0]
 80195ba:	4a1c      	ldr	r2, [pc, #112]	@ (801962c <HAL_UART_Receive_DMA+0xd0>)
 80195bc:	4293      	cmp	r3, r2
 80195be:	d025      	beq.n	801960c <HAL_UART_Receive_DMA+0xb0>
 80195c0:	68fb      	ldr	r3, [r7, #12]
 80195c2:	681b      	ldr	r3, [r3, #0]
 80195c4:	4a1a      	ldr	r2, [pc, #104]	@ (8019630 <HAL_UART_Receive_DMA+0xd4>)
 80195c6:	4293      	cmp	r3, r2
 80195c8:	d020      	beq.n	801960c <HAL_UART_Receive_DMA+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80195ca:	68fb      	ldr	r3, [r7, #12]
 80195cc:	681b      	ldr	r3, [r3, #0]
 80195ce:	685a      	ldr	r2, [r3, #4]
 80195d0:	2380      	movs	r3, #128	@ 0x80
 80195d2:	041b      	lsls	r3, r3, #16
 80195d4:	4013      	ands	r3, r2
 80195d6:	d019      	beq.n	801960c <HAL_UART_Receive_DMA+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80195d8:	f3ef 8310 	mrs	r3, PRIMASK
 80195dc:	613b      	str	r3, [r7, #16]
  return(result);
 80195de:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80195e0:	61fb      	str	r3, [r7, #28]
 80195e2:	2301      	movs	r3, #1
 80195e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195e6:	697b      	ldr	r3, [r7, #20]
 80195e8:	f383 8810 	msr	PRIMASK, r3
}
 80195ec:	46c0      	nop			@ (mov r8, r8)
 80195ee:	68fb      	ldr	r3, [r7, #12]
 80195f0:	681b      	ldr	r3, [r3, #0]
 80195f2:	681a      	ldr	r2, [r3, #0]
 80195f4:	68fb      	ldr	r3, [r7, #12]
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	2180      	movs	r1, #128	@ 0x80
 80195fa:	04c9      	lsls	r1, r1, #19
 80195fc:	430a      	orrs	r2, r1
 80195fe:	601a      	str	r2, [r3, #0]
 8019600:	69fb      	ldr	r3, [r7, #28]
 8019602:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019604:	69bb      	ldr	r3, [r7, #24]
 8019606:	f383 8810 	msr	PRIMASK, r3
}
 801960a:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 801960c:	1dbb      	adds	r3, r7, #6
 801960e:	881a      	ldrh	r2, [r3, #0]
 8019610:	68b9      	ldr	r1, [r7, #8]
 8019612:	68fb      	ldr	r3, [r7, #12]
 8019614:	0018      	movs	r0, r3
 8019616:	f000 ffdb 	bl	801a5d0 <UART_Start_Receive_DMA>
 801961a:	0003      	movs	r3, r0
 801961c:	e000      	b.n	8019620 <HAL_UART_Receive_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 801961e:	2302      	movs	r3, #2
  }
}
 8019620:	0018      	movs	r0, r3
 8019622:	46bd      	mov	sp, r7
 8019624:	b008      	add	sp, #32
 8019626:	bd80      	pop	{r7, pc}
 8019628:	40008000 	.word	0x40008000
 801962c:	40008400 	.word	0x40008400
 8019630:	40008c00 	.word	0x40008c00

08019634 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8019634:	b580      	push	{r7, lr}
 8019636:	b092      	sub	sp, #72	@ 0x48
 8019638:	af00      	add	r7, sp, #0
 801963a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801963c:	f3ef 8310 	mrs	r3, PRIMASK
 8019640:	623b      	str	r3, [r7, #32]
  return(result);
 8019642:	6a3b      	ldr	r3, [r7, #32]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8019644:	647b      	str	r3, [r7, #68]	@ 0x44
 8019646:	2301      	movs	r3, #1
 8019648:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801964a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801964c:	f383 8810 	msr	PRIMASK, r3
}
 8019650:	46c0      	nop			@ (mov r8, r8)
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	681b      	ldr	r3, [r3, #0]
 8019656:	681a      	ldr	r2, [r3, #0]
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	681b      	ldr	r3, [r3, #0]
 801965c:	494d      	ldr	r1, [pc, #308]	@ (8019794 <HAL_UART_AbortReceive+0x160>)
 801965e:	400a      	ands	r2, r1
 8019660:	601a      	str	r2, [r3, #0]
 8019662:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019664:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019668:	f383 8810 	msr	PRIMASK, r3
}
 801966c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801966e:	f3ef 8310 	mrs	r3, PRIMASK
 8019672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8019674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8019676:	643b      	str	r3, [r7, #64]	@ 0x40
 8019678:	2301      	movs	r3, #1
 801967a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801967c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801967e:	f383 8810 	msr	PRIMASK, r3
}
 8019682:	46c0      	nop			@ (mov r8, r8)
 8019684:	687b      	ldr	r3, [r7, #4]
 8019686:	681b      	ldr	r3, [r3, #0]
 8019688:	689a      	ldr	r2, [r3, #8]
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	681b      	ldr	r3, [r3, #0]
 801968e:	4942      	ldr	r1, [pc, #264]	@ (8019798 <HAL_UART_AbortReceive+0x164>)
 8019690:	400a      	ands	r2, r1
 8019692:	609a      	str	r2, [r3, #8]
 8019694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019696:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801969a:	f383 8810 	msr	PRIMASK, r3
}
 801969e:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80196a4:	2b01      	cmp	r3, #1
 80196a6:	d118      	bne.n	80196da <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80196a8:	f3ef 8310 	mrs	r3, PRIMASK
 80196ac:	617b      	str	r3, [r7, #20]
  return(result);
 80196ae:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80196b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80196b2:	2301      	movs	r3, #1
 80196b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80196b6:	69bb      	ldr	r3, [r7, #24]
 80196b8:	f383 8810 	msr	PRIMASK, r3
}
 80196bc:	46c0      	nop			@ (mov r8, r8)
 80196be:	687b      	ldr	r3, [r7, #4]
 80196c0:	681b      	ldr	r3, [r3, #0]
 80196c2:	681a      	ldr	r2, [r3, #0]
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	681b      	ldr	r3, [r3, #0]
 80196c8:	2110      	movs	r1, #16
 80196ca:	438a      	bics	r2, r1
 80196cc:	601a      	str	r2, [r3, #0]
 80196ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80196d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80196d2:	69fb      	ldr	r3, [r7, #28]
 80196d4:	f383 8810 	msr	PRIMASK, r3
}
 80196d8:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80196da:	687b      	ldr	r3, [r7, #4]
 80196dc:	681b      	ldr	r3, [r3, #0]
 80196de:	689b      	ldr	r3, [r3, #8]
 80196e0:	2240      	movs	r2, #64	@ 0x40
 80196e2:	4013      	ands	r3, r2
 80196e4:	2b40      	cmp	r3, #64	@ 0x40
 80196e6:	d139      	bne.n	801975c <HAL_UART_AbortReceive+0x128>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80196e8:	f3ef 8310 	mrs	r3, PRIMASK
 80196ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80196ee:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80196f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80196f2:	2301      	movs	r3, #1
 80196f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80196f6:	68fb      	ldr	r3, [r7, #12]
 80196f8:	f383 8810 	msr	PRIMASK, r3
}
 80196fc:	46c0      	nop			@ (mov r8, r8)
 80196fe:	687b      	ldr	r3, [r7, #4]
 8019700:	681b      	ldr	r3, [r3, #0]
 8019702:	689a      	ldr	r2, [r3, #8]
 8019704:	687b      	ldr	r3, [r7, #4]
 8019706:	681b      	ldr	r3, [r3, #0]
 8019708:	2140      	movs	r1, #64	@ 0x40
 801970a:	438a      	bics	r2, r1
 801970c:	609a      	str	r2, [r3, #8]
 801970e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019710:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019712:	693b      	ldr	r3, [r7, #16]
 8019714:	f383 8810 	msr	PRIMASK, r3
}
 8019718:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	2280      	movs	r2, #128	@ 0x80
 801971e:	589b      	ldr	r3, [r3, r2]
 8019720:	2b00      	cmp	r3, #0
 8019722:	d01b      	beq.n	801975c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8019724:	687b      	ldr	r3, [r7, #4]
 8019726:	2280      	movs	r2, #128	@ 0x80
 8019728:	589b      	ldr	r3, [r3, r2]
 801972a:	2200      	movs	r2, #0
 801972c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801972e:	687b      	ldr	r3, [r7, #4]
 8019730:	2280      	movs	r2, #128	@ 0x80
 8019732:	589b      	ldr	r3, [r3, r2]
 8019734:	0018      	movs	r0, r3
 8019736:	f7f9 f9bd 	bl	8012ab4 <HAL_DMA_Abort>
 801973a:	1e03      	subs	r3, r0, #0
 801973c:	d00e      	beq.n	801975c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801973e:	687b      	ldr	r3, [r7, #4]
 8019740:	2280      	movs	r2, #128	@ 0x80
 8019742:	589b      	ldr	r3, [r3, r2]
 8019744:	0018      	movs	r0, r3
 8019746:	f7f9 fb4d 	bl	8012de4 <HAL_DMA_GetError>
 801974a:	0003      	movs	r3, r0
 801974c:	2b20      	cmp	r3, #32
 801974e:	d105      	bne.n	801975c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8019750:	687b      	ldr	r3, [r7, #4]
 8019752:	2290      	movs	r2, #144	@ 0x90
 8019754:	2110      	movs	r1, #16
 8019756:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8019758:	2303      	movs	r3, #3
 801975a:	e017      	b.n	801978c <HAL_UART_AbortReceive+0x158>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	225e      	movs	r2, #94	@ 0x5e
 8019760:	2100      	movs	r1, #0
 8019762:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	220f      	movs	r2, #15
 801976a:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801976c:	687b      	ldr	r3, [r7, #4]
 801976e:	681b      	ldr	r3, [r3, #0]
 8019770:	699a      	ldr	r2, [r3, #24]
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	681b      	ldr	r3, [r3, #0]
 8019776:	2108      	movs	r1, #8
 8019778:	430a      	orrs	r2, r1
 801977a:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	228c      	movs	r2, #140	@ 0x8c
 8019780:	2120      	movs	r1, #32
 8019782:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	2200      	movs	r2, #0
 8019788:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 801978a:	2300      	movs	r3, #0
}
 801978c:	0018      	movs	r0, r3
 801978e:	46bd      	mov	sp, r7
 8019790:	b012      	add	sp, #72	@ 0x48
 8019792:	bd80      	pop	{r7, pc}
 8019794:	fffffedf 	.word	0xfffffedf
 8019798:	effffffe 	.word	0xeffffffe

0801979c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801979c:	b5b0      	push	{r4, r5, r7, lr}
 801979e:	b0aa      	sub	sp, #168	@ 0xa8
 80197a0:	af00      	add	r7, sp, #0
 80197a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	681b      	ldr	r3, [r3, #0]
 80197a8:	69db      	ldr	r3, [r3, #28]
 80197aa:	22a4      	movs	r2, #164	@ 0xa4
 80197ac:	18b9      	adds	r1, r7, r2
 80197ae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	681b      	ldr	r3, [r3, #0]
 80197b4:	681b      	ldr	r3, [r3, #0]
 80197b6:	20a0      	movs	r0, #160	@ 0xa0
 80197b8:	1839      	adds	r1, r7, r0
 80197ba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80197bc:	687b      	ldr	r3, [r7, #4]
 80197be:	681b      	ldr	r3, [r3, #0]
 80197c0:	689b      	ldr	r3, [r3, #8]
 80197c2:	249c      	movs	r4, #156	@ 0x9c
 80197c4:	1939      	adds	r1, r7, r4
 80197c6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80197c8:	0011      	movs	r1, r2
 80197ca:	18bb      	adds	r3, r7, r2
 80197cc:	681b      	ldr	r3, [r3, #0]
 80197ce:	4aa2      	ldr	r2, [pc, #648]	@ (8019a58 <HAL_UART_IRQHandler+0x2bc>)
 80197d0:	4013      	ands	r3, r2
 80197d2:	2298      	movs	r2, #152	@ 0x98
 80197d4:	18bd      	adds	r5, r7, r2
 80197d6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80197d8:	18bb      	adds	r3, r7, r2
 80197da:	681b      	ldr	r3, [r3, #0]
 80197dc:	2b00      	cmp	r3, #0
 80197de:	d11a      	bne.n	8019816 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80197e0:	187b      	adds	r3, r7, r1
 80197e2:	681b      	ldr	r3, [r3, #0]
 80197e4:	2220      	movs	r2, #32
 80197e6:	4013      	ands	r3, r2
 80197e8:	d015      	beq.n	8019816 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80197ea:	183b      	adds	r3, r7, r0
 80197ec:	681b      	ldr	r3, [r3, #0]
 80197ee:	2220      	movs	r2, #32
 80197f0:	4013      	ands	r3, r2
 80197f2:	d105      	bne.n	8019800 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80197f4:	193b      	adds	r3, r7, r4
 80197f6:	681a      	ldr	r2, [r3, #0]
 80197f8:	2380      	movs	r3, #128	@ 0x80
 80197fa:	055b      	lsls	r3, r3, #21
 80197fc:	4013      	ands	r3, r2
 80197fe:	d00a      	beq.n	8019816 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019804:	2b00      	cmp	r3, #0
 8019806:	d100      	bne.n	801980a <HAL_UART_IRQHandler+0x6e>
 8019808:	e2fb      	b.n	8019e02 <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 801980a:	687b      	ldr	r3, [r7, #4]
 801980c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801980e:	687a      	ldr	r2, [r7, #4]
 8019810:	0010      	movs	r0, r2
 8019812:	4798      	blx	r3
      }
      return;
 8019814:	e2f5      	b.n	8019e02 <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8019816:	2398      	movs	r3, #152	@ 0x98
 8019818:	18fb      	adds	r3, r7, r3
 801981a:	681b      	ldr	r3, [r3, #0]
 801981c:	2b00      	cmp	r3, #0
 801981e:	d100      	bne.n	8019822 <HAL_UART_IRQHandler+0x86>
 8019820:	e122      	b.n	8019a68 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8019822:	239c      	movs	r3, #156	@ 0x9c
 8019824:	18fb      	adds	r3, r7, r3
 8019826:	681b      	ldr	r3, [r3, #0]
 8019828:	4a8c      	ldr	r2, [pc, #560]	@ (8019a5c <HAL_UART_IRQHandler+0x2c0>)
 801982a:	4013      	ands	r3, r2
 801982c:	d106      	bne.n	801983c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801982e:	23a0      	movs	r3, #160	@ 0xa0
 8019830:	18fb      	adds	r3, r7, r3
 8019832:	681b      	ldr	r3, [r3, #0]
 8019834:	4a8a      	ldr	r2, [pc, #552]	@ (8019a60 <HAL_UART_IRQHandler+0x2c4>)
 8019836:	4013      	ands	r3, r2
 8019838:	d100      	bne.n	801983c <HAL_UART_IRQHandler+0xa0>
 801983a:	e115      	b.n	8019a68 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801983c:	23a4      	movs	r3, #164	@ 0xa4
 801983e:	18fb      	adds	r3, r7, r3
 8019840:	681b      	ldr	r3, [r3, #0]
 8019842:	2201      	movs	r2, #1
 8019844:	4013      	ands	r3, r2
 8019846:	d012      	beq.n	801986e <HAL_UART_IRQHandler+0xd2>
 8019848:	23a0      	movs	r3, #160	@ 0xa0
 801984a:	18fb      	adds	r3, r7, r3
 801984c:	681a      	ldr	r2, [r3, #0]
 801984e:	2380      	movs	r3, #128	@ 0x80
 8019850:	005b      	lsls	r3, r3, #1
 8019852:	4013      	ands	r3, r2
 8019854:	d00b      	beq.n	801986e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	681b      	ldr	r3, [r3, #0]
 801985a:	2201      	movs	r2, #1
 801985c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	2290      	movs	r2, #144	@ 0x90
 8019862:	589b      	ldr	r3, [r3, r2]
 8019864:	2201      	movs	r2, #1
 8019866:	431a      	orrs	r2, r3
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	2190      	movs	r1, #144	@ 0x90
 801986c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801986e:	23a4      	movs	r3, #164	@ 0xa4
 8019870:	18fb      	adds	r3, r7, r3
 8019872:	681b      	ldr	r3, [r3, #0]
 8019874:	2202      	movs	r2, #2
 8019876:	4013      	ands	r3, r2
 8019878:	d011      	beq.n	801989e <HAL_UART_IRQHandler+0x102>
 801987a:	239c      	movs	r3, #156	@ 0x9c
 801987c:	18fb      	adds	r3, r7, r3
 801987e:	681b      	ldr	r3, [r3, #0]
 8019880:	2201      	movs	r2, #1
 8019882:	4013      	ands	r3, r2
 8019884:	d00b      	beq.n	801989e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8019886:	687b      	ldr	r3, [r7, #4]
 8019888:	681b      	ldr	r3, [r3, #0]
 801988a:	2202      	movs	r2, #2
 801988c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	2290      	movs	r2, #144	@ 0x90
 8019892:	589b      	ldr	r3, [r3, r2]
 8019894:	2204      	movs	r2, #4
 8019896:	431a      	orrs	r2, r3
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	2190      	movs	r1, #144	@ 0x90
 801989c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801989e:	23a4      	movs	r3, #164	@ 0xa4
 80198a0:	18fb      	adds	r3, r7, r3
 80198a2:	681b      	ldr	r3, [r3, #0]
 80198a4:	2204      	movs	r2, #4
 80198a6:	4013      	ands	r3, r2
 80198a8:	d011      	beq.n	80198ce <HAL_UART_IRQHandler+0x132>
 80198aa:	239c      	movs	r3, #156	@ 0x9c
 80198ac:	18fb      	adds	r3, r7, r3
 80198ae:	681b      	ldr	r3, [r3, #0]
 80198b0:	2201      	movs	r2, #1
 80198b2:	4013      	ands	r3, r2
 80198b4:	d00b      	beq.n	80198ce <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80198b6:	687b      	ldr	r3, [r7, #4]
 80198b8:	681b      	ldr	r3, [r3, #0]
 80198ba:	2204      	movs	r2, #4
 80198bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80198be:	687b      	ldr	r3, [r7, #4]
 80198c0:	2290      	movs	r2, #144	@ 0x90
 80198c2:	589b      	ldr	r3, [r3, r2]
 80198c4:	2202      	movs	r2, #2
 80198c6:	431a      	orrs	r2, r3
 80198c8:	687b      	ldr	r3, [r7, #4]
 80198ca:	2190      	movs	r1, #144	@ 0x90
 80198cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80198ce:	23a4      	movs	r3, #164	@ 0xa4
 80198d0:	18fb      	adds	r3, r7, r3
 80198d2:	681b      	ldr	r3, [r3, #0]
 80198d4:	2208      	movs	r2, #8
 80198d6:	4013      	ands	r3, r2
 80198d8:	d017      	beq.n	801990a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80198da:	23a0      	movs	r3, #160	@ 0xa0
 80198dc:	18fb      	adds	r3, r7, r3
 80198de:	681b      	ldr	r3, [r3, #0]
 80198e0:	2220      	movs	r2, #32
 80198e2:	4013      	ands	r3, r2
 80198e4:	d105      	bne.n	80198f2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80198e6:	239c      	movs	r3, #156	@ 0x9c
 80198e8:	18fb      	adds	r3, r7, r3
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	4a5b      	ldr	r2, [pc, #364]	@ (8019a5c <HAL_UART_IRQHandler+0x2c0>)
 80198ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80198f0:	d00b      	beq.n	801990a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	681b      	ldr	r3, [r3, #0]
 80198f6:	2208      	movs	r2, #8
 80198f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80198fa:	687b      	ldr	r3, [r7, #4]
 80198fc:	2290      	movs	r2, #144	@ 0x90
 80198fe:	589b      	ldr	r3, [r3, r2]
 8019900:	2208      	movs	r2, #8
 8019902:	431a      	orrs	r2, r3
 8019904:	687b      	ldr	r3, [r7, #4]
 8019906:	2190      	movs	r1, #144	@ 0x90
 8019908:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801990a:	23a4      	movs	r3, #164	@ 0xa4
 801990c:	18fb      	adds	r3, r7, r3
 801990e:	681a      	ldr	r2, [r3, #0]
 8019910:	2380      	movs	r3, #128	@ 0x80
 8019912:	011b      	lsls	r3, r3, #4
 8019914:	4013      	ands	r3, r2
 8019916:	d013      	beq.n	8019940 <HAL_UART_IRQHandler+0x1a4>
 8019918:	23a0      	movs	r3, #160	@ 0xa0
 801991a:	18fb      	adds	r3, r7, r3
 801991c:	681a      	ldr	r2, [r3, #0]
 801991e:	2380      	movs	r3, #128	@ 0x80
 8019920:	04db      	lsls	r3, r3, #19
 8019922:	4013      	ands	r3, r2
 8019924:	d00c      	beq.n	8019940 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8019926:	687b      	ldr	r3, [r7, #4]
 8019928:	681b      	ldr	r3, [r3, #0]
 801992a:	2280      	movs	r2, #128	@ 0x80
 801992c:	0112      	lsls	r2, r2, #4
 801992e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8019930:	687b      	ldr	r3, [r7, #4]
 8019932:	2290      	movs	r2, #144	@ 0x90
 8019934:	589b      	ldr	r3, [r3, r2]
 8019936:	2220      	movs	r2, #32
 8019938:	431a      	orrs	r2, r3
 801993a:	687b      	ldr	r3, [r7, #4]
 801993c:	2190      	movs	r1, #144	@ 0x90
 801993e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	2290      	movs	r2, #144	@ 0x90
 8019944:	589b      	ldr	r3, [r3, r2]
 8019946:	2b00      	cmp	r3, #0
 8019948:	d100      	bne.n	801994c <HAL_UART_IRQHandler+0x1b0>
 801994a:	e25c      	b.n	8019e06 <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801994c:	23a4      	movs	r3, #164	@ 0xa4
 801994e:	18fb      	adds	r3, r7, r3
 8019950:	681b      	ldr	r3, [r3, #0]
 8019952:	2220      	movs	r2, #32
 8019954:	4013      	ands	r3, r2
 8019956:	d015      	beq.n	8019984 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8019958:	23a0      	movs	r3, #160	@ 0xa0
 801995a:	18fb      	adds	r3, r7, r3
 801995c:	681b      	ldr	r3, [r3, #0]
 801995e:	2220      	movs	r2, #32
 8019960:	4013      	ands	r3, r2
 8019962:	d106      	bne.n	8019972 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8019964:	239c      	movs	r3, #156	@ 0x9c
 8019966:	18fb      	adds	r3, r7, r3
 8019968:	681a      	ldr	r2, [r3, #0]
 801996a:	2380      	movs	r3, #128	@ 0x80
 801996c:	055b      	lsls	r3, r3, #21
 801996e:	4013      	ands	r3, r2
 8019970:	d008      	beq.n	8019984 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8019972:	687b      	ldr	r3, [r7, #4]
 8019974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019976:	2b00      	cmp	r3, #0
 8019978:	d004      	beq.n	8019984 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801997e:	687a      	ldr	r2, [r7, #4]
 8019980:	0010      	movs	r0, r2
 8019982:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	2290      	movs	r2, #144	@ 0x90
 8019988:	589b      	ldr	r3, [r3, r2]
 801998a:	2194      	movs	r1, #148	@ 0x94
 801998c:	187a      	adds	r2, r7, r1
 801998e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	689b      	ldr	r3, [r3, #8]
 8019996:	2240      	movs	r2, #64	@ 0x40
 8019998:	4013      	ands	r3, r2
 801999a:	2b40      	cmp	r3, #64	@ 0x40
 801999c:	d004      	beq.n	80199a8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801999e:	187b      	adds	r3, r7, r1
 80199a0:	681b      	ldr	r3, [r3, #0]
 80199a2:	2228      	movs	r2, #40	@ 0x28
 80199a4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80199a6:	d04c      	beq.n	8019a42 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80199a8:	687b      	ldr	r3, [r7, #4]
 80199aa:	0018      	movs	r0, r3
 80199ac:	f000 fef6 	bl	801a79c <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	681b      	ldr	r3, [r3, #0]
 80199b4:	689b      	ldr	r3, [r3, #8]
 80199b6:	2240      	movs	r2, #64	@ 0x40
 80199b8:	4013      	ands	r3, r2
 80199ba:	2b40      	cmp	r3, #64	@ 0x40
 80199bc:	d13c      	bne.n	8019a38 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80199be:	f3ef 8310 	mrs	r3, PRIMASK
 80199c2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80199c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80199c6:	2090      	movs	r0, #144	@ 0x90
 80199c8:	183a      	adds	r2, r7, r0
 80199ca:	6013      	str	r3, [r2, #0]
 80199cc:	2301      	movs	r3, #1
 80199ce:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80199d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80199d2:	f383 8810 	msr	PRIMASK, r3
}
 80199d6:	46c0      	nop			@ (mov r8, r8)
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	681b      	ldr	r3, [r3, #0]
 80199dc:	689a      	ldr	r2, [r3, #8]
 80199de:	687b      	ldr	r3, [r7, #4]
 80199e0:	681b      	ldr	r3, [r3, #0]
 80199e2:	2140      	movs	r1, #64	@ 0x40
 80199e4:	438a      	bics	r2, r1
 80199e6:	609a      	str	r2, [r3, #8]
 80199e8:	183b      	adds	r3, r7, r0
 80199ea:	681b      	ldr	r3, [r3, #0]
 80199ec:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80199ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80199f0:	f383 8810 	msr	PRIMASK, r3
}
 80199f4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80199f6:	687b      	ldr	r3, [r7, #4]
 80199f8:	2280      	movs	r2, #128	@ 0x80
 80199fa:	589b      	ldr	r3, [r3, r2]
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	d016      	beq.n	8019a2e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	2280      	movs	r2, #128	@ 0x80
 8019a04:	589b      	ldr	r3, [r3, r2]
 8019a06:	4a17      	ldr	r2, [pc, #92]	@ (8019a64 <HAL_UART_IRQHandler+0x2c8>)
 8019a08:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	2280      	movs	r2, #128	@ 0x80
 8019a0e:	589b      	ldr	r3, [r3, r2]
 8019a10:	0018      	movs	r0, r3
 8019a12:	f7f9 f8af 	bl	8012b74 <HAL_DMA_Abort_IT>
 8019a16:	1e03      	subs	r3, r0, #0
 8019a18:	d01c      	beq.n	8019a54 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8019a1a:	687b      	ldr	r3, [r7, #4]
 8019a1c:	2280      	movs	r2, #128	@ 0x80
 8019a1e:	589b      	ldr	r3, [r3, r2]
 8019a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a22:	687a      	ldr	r2, [r7, #4]
 8019a24:	2180      	movs	r1, #128	@ 0x80
 8019a26:	5852      	ldr	r2, [r2, r1]
 8019a28:	0010      	movs	r0, r2
 8019a2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a2c:	e012      	b.n	8019a54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	0018      	movs	r0, r3
 8019a32:	f000 fa19 	bl	8019e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a36:	e00d      	b.n	8019a54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8019a38:	687b      	ldr	r3, [r7, #4]
 8019a3a:	0018      	movs	r0, r3
 8019a3c:	f000 fa14 	bl	8019e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a40:	e008      	b.n	8019a54 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	0018      	movs	r0, r3
 8019a46:	f000 fa0f 	bl	8019e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019a4a:	687b      	ldr	r3, [r7, #4]
 8019a4c:	2290      	movs	r2, #144	@ 0x90
 8019a4e:	2100      	movs	r1, #0
 8019a50:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8019a52:	e1d8      	b.n	8019e06 <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a54:	46c0      	nop			@ (mov r8, r8)
    return;
 8019a56:	e1d6      	b.n	8019e06 <HAL_UART_IRQHandler+0x66a>
 8019a58:	0000080f 	.word	0x0000080f
 8019a5c:	10000001 	.word	0x10000001
 8019a60:	04000120 	.word	0x04000120
 8019a64:	0801ab19 	.word	0x0801ab19

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019a68:	687b      	ldr	r3, [r7, #4]
 8019a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a6c:	2b01      	cmp	r3, #1
 8019a6e:	d000      	beq.n	8019a72 <HAL_UART_IRQHandler+0x2d6>
 8019a70:	e15d      	b.n	8019d2e <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8019a72:	23a4      	movs	r3, #164	@ 0xa4
 8019a74:	18fb      	adds	r3, r7, r3
 8019a76:	681b      	ldr	r3, [r3, #0]
 8019a78:	2210      	movs	r2, #16
 8019a7a:	4013      	ands	r3, r2
 8019a7c:	d100      	bne.n	8019a80 <HAL_UART_IRQHandler+0x2e4>
 8019a7e:	e156      	b.n	8019d2e <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8019a80:	23a0      	movs	r3, #160	@ 0xa0
 8019a82:	18fb      	adds	r3, r7, r3
 8019a84:	681b      	ldr	r3, [r3, #0]
 8019a86:	2210      	movs	r2, #16
 8019a88:	4013      	ands	r3, r2
 8019a8a:	d100      	bne.n	8019a8e <HAL_UART_IRQHandler+0x2f2>
 8019a8c:	e14f      	b.n	8019d2e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8019a8e:	687b      	ldr	r3, [r7, #4]
 8019a90:	681b      	ldr	r3, [r3, #0]
 8019a92:	2210      	movs	r2, #16
 8019a94:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	681b      	ldr	r3, [r3, #0]
 8019a9a:	689b      	ldr	r3, [r3, #8]
 8019a9c:	2240      	movs	r2, #64	@ 0x40
 8019a9e:	4013      	ands	r3, r2
 8019aa0:	2b40      	cmp	r3, #64	@ 0x40
 8019aa2:	d000      	beq.n	8019aa6 <HAL_UART_IRQHandler+0x30a>
 8019aa4:	e0c3      	b.n	8019c2e <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8019aa6:	687b      	ldr	r3, [r7, #4]
 8019aa8:	2280      	movs	r2, #128	@ 0x80
 8019aaa:	589b      	ldr	r3, [r3, r2]
 8019aac:	681b      	ldr	r3, [r3, #0]
 8019aae:	685a      	ldr	r2, [r3, #4]
 8019ab0:	217e      	movs	r1, #126	@ 0x7e
 8019ab2:	187b      	adds	r3, r7, r1
 8019ab4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8019ab6:	187b      	adds	r3, r7, r1
 8019ab8:	881b      	ldrh	r3, [r3, #0]
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	d100      	bne.n	8019ac0 <HAL_UART_IRQHandler+0x324>
 8019abe:	e097      	b.n	8019bf0 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	225c      	movs	r2, #92	@ 0x5c
 8019ac4:	5a9b      	ldrh	r3, [r3, r2]
 8019ac6:	187a      	adds	r2, r7, r1
 8019ac8:	8812      	ldrh	r2, [r2, #0]
 8019aca:	429a      	cmp	r2, r3
 8019acc:	d300      	bcc.n	8019ad0 <HAL_UART_IRQHandler+0x334>
 8019ace:	e08f      	b.n	8019bf0 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	187a      	adds	r2, r7, r1
 8019ad4:	215e      	movs	r1, #94	@ 0x5e
 8019ad6:	8812      	ldrh	r2, [r2, #0]
 8019ad8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	2280      	movs	r2, #128	@ 0x80
 8019ade:	589b      	ldr	r3, [r3, r2]
 8019ae0:	681b      	ldr	r3, [r3, #0]
 8019ae2:	681b      	ldr	r3, [r3, #0]
 8019ae4:	2220      	movs	r2, #32
 8019ae6:	4013      	ands	r3, r2
 8019ae8:	d170      	bne.n	8019bcc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019aea:	f3ef 8310 	mrs	r3, PRIMASK
 8019aee:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8019af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8019af2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8019af4:	2301      	movs	r3, #1
 8019af6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019afa:	f383 8810 	msr	PRIMASK, r3
}
 8019afe:	46c0      	nop			@ (mov r8, r8)
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	681b      	ldr	r3, [r3, #0]
 8019b04:	681a      	ldr	r2, [r3, #0]
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	681b      	ldr	r3, [r3, #0]
 8019b0a:	49c4      	ldr	r1, [pc, #784]	@ (8019e1c <HAL_UART_IRQHandler+0x680>)
 8019b0c:	400a      	ands	r2, r1
 8019b0e:	601a      	str	r2, [r3, #0]
 8019b10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019b16:	f383 8810 	msr	PRIMASK, r3
}
 8019b1a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8019b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8019b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8019b24:	677b      	str	r3, [r7, #116]	@ 0x74
 8019b26:	2301      	movs	r3, #1
 8019b28:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019b2c:	f383 8810 	msr	PRIMASK, r3
}
 8019b30:	46c0      	nop			@ (mov r8, r8)
 8019b32:	687b      	ldr	r3, [r7, #4]
 8019b34:	681b      	ldr	r3, [r3, #0]
 8019b36:	689a      	ldr	r2, [r3, #8]
 8019b38:	687b      	ldr	r3, [r7, #4]
 8019b3a:	681b      	ldr	r3, [r3, #0]
 8019b3c:	2101      	movs	r1, #1
 8019b3e:	438a      	bics	r2, r1
 8019b40:	609a      	str	r2, [r3, #8]
 8019b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019b44:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019b48:	f383 8810 	msr	PRIMASK, r3
}
 8019b4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8019b52:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8019b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019b56:	673b      	str	r3, [r7, #112]	@ 0x70
 8019b58:	2301      	movs	r3, #1
 8019b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019b5e:	f383 8810 	msr	PRIMASK, r3
}
 8019b62:	46c0      	nop			@ (mov r8, r8)
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	681b      	ldr	r3, [r3, #0]
 8019b68:	689a      	ldr	r2, [r3, #8]
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	681b      	ldr	r3, [r3, #0]
 8019b6e:	2140      	movs	r1, #64	@ 0x40
 8019b70:	438a      	bics	r2, r1
 8019b72:	609a      	str	r2, [r3, #8]
 8019b74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019b76:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019b7a:	f383 8810 	msr	PRIMASK, r3
}
 8019b7e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8019b80:	687b      	ldr	r3, [r7, #4]
 8019b82:	228c      	movs	r2, #140	@ 0x8c
 8019b84:	2120      	movs	r1, #32
 8019b86:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	2200      	movs	r2, #0
 8019b8c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8019b92:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8019b94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8019b96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019b98:	2301      	movs	r3, #1
 8019b9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019b9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8019b9e:	f383 8810 	msr	PRIMASK, r3
}
 8019ba2:	46c0      	nop			@ (mov r8, r8)
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	681b      	ldr	r3, [r3, #0]
 8019ba8:	681a      	ldr	r2, [r3, #0]
 8019baa:	687b      	ldr	r3, [r7, #4]
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	2110      	movs	r1, #16
 8019bb0:	438a      	bics	r2, r1
 8019bb2:	601a      	str	r2, [r3, #0]
 8019bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019bb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019bb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019bba:	f383 8810 	msr	PRIMASK, r3
}
 8019bbe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	2280      	movs	r2, #128	@ 0x80
 8019bc4:	589b      	ldr	r3, [r3, r2]
 8019bc6:	0018      	movs	r0, r3
 8019bc8:	f7f8 ff74 	bl	8012ab4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	2202      	movs	r2, #2
 8019bd0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8019bd2:	687b      	ldr	r3, [r7, #4]
 8019bd4:	225c      	movs	r2, #92	@ 0x5c
 8019bd6:	5a9a      	ldrh	r2, [r3, r2]
 8019bd8:	687b      	ldr	r3, [r7, #4]
 8019bda:	215e      	movs	r1, #94	@ 0x5e
 8019bdc:	5a5b      	ldrh	r3, [r3, r1]
 8019bde:	b29b      	uxth	r3, r3
 8019be0:	1ad3      	subs	r3, r2, r3
 8019be2:	b29a      	uxth	r2, r3
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	0011      	movs	r1, r2
 8019be8:	0018      	movs	r0, r3
 8019bea:	f000 f945 	bl	8019e78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8019bee:	e10c      	b.n	8019e0a <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	225c      	movs	r2, #92	@ 0x5c
 8019bf4:	5a9b      	ldrh	r3, [r3, r2]
 8019bf6:	227e      	movs	r2, #126	@ 0x7e
 8019bf8:	18ba      	adds	r2, r7, r2
 8019bfa:	8812      	ldrh	r2, [r2, #0]
 8019bfc:	429a      	cmp	r2, r3
 8019bfe:	d000      	beq.n	8019c02 <HAL_UART_IRQHandler+0x466>
 8019c00:	e103      	b.n	8019e0a <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8019c02:	687b      	ldr	r3, [r7, #4]
 8019c04:	2280      	movs	r2, #128	@ 0x80
 8019c06:	589b      	ldr	r3, [r3, r2]
 8019c08:	681b      	ldr	r3, [r3, #0]
 8019c0a:	681b      	ldr	r3, [r3, #0]
 8019c0c:	2220      	movs	r2, #32
 8019c0e:	4013      	ands	r3, r2
 8019c10:	2b20      	cmp	r3, #32
 8019c12:	d000      	beq.n	8019c16 <HAL_UART_IRQHandler+0x47a>
 8019c14:	e0f9      	b.n	8019e0a <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	2202      	movs	r2, #2
 8019c1a:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	225c      	movs	r2, #92	@ 0x5c
 8019c20:	5a9a      	ldrh	r2, [r3, r2]
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	0011      	movs	r1, r2
 8019c26:	0018      	movs	r0, r3
 8019c28:	f000 f926 	bl	8019e78 <HAL_UARTEx_RxEventCallback>
      return;
 8019c2c:	e0ed      	b.n	8019e0a <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	225c      	movs	r2, #92	@ 0x5c
 8019c32:	5a99      	ldrh	r1, [r3, r2]
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	225e      	movs	r2, #94	@ 0x5e
 8019c38:	5a9b      	ldrh	r3, [r3, r2]
 8019c3a:	b29a      	uxth	r2, r3
 8019c3c:	208e      	movs	r0, #142	@ 0x8e
 8019c3e:	183b      	adds	r3, r7, r0
 8019c40:	1a8a      	subs	r2, r1, r2
 8019c42:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	225e      	movs	r2, #94	@ 0x5e
 8019c48:	5a9b      	ldrh	r3, [r3, r2]
 8019c4a:	b29b      	uxth	r3, r3
 8019c4c:	2b00      	cmp	r3, #0
 8019c4e:	d100      	bne.n	8019c52 <HAL_UART_IRQHandler+0x4b6>
 8019c50:	e0dd      	b.n	8019e0e <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 8019c52:	183b      	adds	r3, r7, r0
 8019c54:	881b      	ldrh	r3, [r3, #0]
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	d100      	bne.n	8019c5c <HAL_UART_IRQHandler+0x4c0>
 8019c5a:	e0d8      	b.n	8019e0e <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8019c60:	60fb      	str	r3, [r7, #12]
  return(result);
 8019c62:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8019c64:	2488      	movs	r4, #136	@ 0x88
 8019c66:	193a      	adds	r2, r7, r4
 8019c68:	6013      	str	r3, [r2, #0]
 8019c6a:	2301      	movs	r3, #1
 8019c6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019c6e:	693b      	ldr	r3, [r7, #16]
 8019c70:	f383 8810 	msr	PRIMASK, r3
}
 8019c74:	46c0      	nop			@ (mov r8, r8)
 8019c76:	687b      	ldr	r3, [r7, #4]
 8019c78:	681b      	ldr	r3, [r3, #0]
 8019c7a:	681a      	ldr	r2, [r3, #0]
 8019c7c:	687b      	ldr	r3, [r7, #4]
 8019c7e:	681b      	ldr	r3, [r3, #0]
 8019c80:	4967      	ldr	r1, [pc, #412]	@ (8019e20 <HAL_UART_IRQHandler+0x684>)
 8019c82:	400a      	ands	r2, r1
 8019c84:	601a      	str	r2, [r3, #0]
 8019c86:	193b      	adds	r3, r7, r4
 8019c88:	681b      	ldr	r3, [r3, #0]
 8019c8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019c8c:	697b      	ldr	r3, [r7, #20]
 8019c8e:	f383 8810 	msr	PRIMASK, r3
}
 8019c92:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019c94:	f3ef 8310 	mrs	r3, PRIMASK
 8019c98:	61bb      	str	r3, [r7, #24]
  return(result);
 8019c9a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8019c9c:	2484      	movs	r4, #132	@ 0x84
 8019c9e:	193a      	adds	r2, r7, r4
 8019ca0:	6013      	str	r3, [r2, #0]
 8019ca2:	2301      	movs	r3, #1
 8019ca4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019ca6:	69fb      	ldr	r3, [r7, #28]
 8019ca8:	f383 8810 	msr	PRIMASK, r3
}
 8019cac:	46c0      	nop			@ (mov r8, r8)
 8019cae:	687b      	ldr	r3, [r7, #4]
 8019cb0:	681b      	ldr	r3, [r3, #0]
 8019cb2:	689a      	ldr	r2, [r3, #8]
 8019cb4:	687b      	ldr	r3, [r7, #4]
 8019cb6:	681b      	ldr	r3, [r3, #0]
 8019cb8:	495a      	ldr	r1, [pc, #360]	@ (8019e24 <HAL_UART_IRQHandler+0x688>)
 8019cba:	400a      	ands	r2, r1
 8019cbc:	609a      	str	r2, [r3, #8]
 8019cbe:	193b      	adds	r3, r7, r4
 8019cc0:	681b      	ldr	r3, [r3, #0]
 8019cc2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019cc4:	6a3b      	ldr	r3, [r7, #32]
 8019cc6:	f383 8810 	msr	PRIMASK, r3
}
 8019cca:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8019ccc:	687b      	ldr	r3, [r7, #4]
 8019cce:	228c      	movs	r2, #140	@ 0x8c
 8019cd0:	2120      	movs	r1, #32
 8019cd2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019cd4:	687b      	ldr	r3, [r7, #4]
 8019cd6:	2200      	movs	r2, #0
 8019cd8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	2200      	movs	r2, #0
 8019cde:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8019ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8019ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8019ce8:	2480      	movs	r4, #128	@ 0x80
 8019cea:	193a      	adds	r2, r7, r4
 8019cec:	6013      	str	r3, [r2, #0]
 8019cee:	2301      	movs	r3, #1
 8019cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019cf4:	f383 8810 	msr	PRIMASK, r3
}
 8019cf8:	46c0      	nop			@ (mov r8, r8)
 8019cfa:	687b      	ldr	r3, [r7, #4]
 8019cfc:	681b      	ldr	r3, [r3, #0]
 8019cfe:	681a      	ldr	r2, [r3, #0]
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	681b      	ldr	r3, [r3, #0]
 8019d04:	2110      	movs	r1, #16
 8019d06:	438a      	bics	r2, r1
 8019d08:	601a      	str	r2, [r3, #0]
 8019d0a:	193b      	adds	r3, r7, r4
 8019d0c:	681b      	ldr	r3, [r3, #0]
 8019d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019d12:	f383 8810 	msr	PRIMASK, r3
}
 8019d16:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	2202      	movs	r2, #2
 8019d1c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8019d1e:	183b      	adds	r3, r7, r0
 8019d20:	881a      	ldrh	r2, [r3, #0]
 8019d22:	687b      	ldr	r3, [r7, #4]
 8019d24:	0011      	movs	r1, r2
 8019d26:	0018      	movs	r0, r3
 8019d28:	f000 f8a6 	bl	8019e78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8019d2c:	e06f      	b.n	8019e0e <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8019d2e:	23a4      	movs	r3, #164	@ 0xa4
 8019d30:	18fb      	adds	r3, r7, r3
 8019d32:	681a      	ldr	r2, [r3, #0]
 8019d34:	2380      	movs	r3, #128	@ 0x80
 8019d36:	035b      	lsls	r3, r3, #13
 8019d38:	4013      	ands	r3, r2
 8019d3a:	d010      	beq.n	8019d5e <HAL_UART_IRQHandler+0x5c2>
 8019d3c:	239c      	movs	r3, #156	@ 0x9c
 8019d3e:	18fb      	adds	r3, r7, r3
 8019d40:	681a      	ldr	r2, [r3, #0]
 8019d42:	2380      	movs	r3, #128	@ 0x80
 8019d44:	03db      	lsls	r3, r3, #15
 8019d46:	4013      	ands	r3, r2
 8019d48:	d009      	beq.n	8019d5e <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8019d4a:	687b      	ldr	r3, [r7, #4]
 8019d4c:	681b      	ldr	r3, [r3, #0]
 8019d4e:	2280      	movs	r2, #128	@ 0x80
 8019d50:	0352      	lsls	r2, r2, #13
 8019d52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8019d54:	687b      	ldr	r3, [r7, #4]
 8019d56:	0018      	movs	r0, r3
 8019d58:	f000 ff1d 	bl	801ab96 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019d5c:	e05a      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8019d5e:	23a4      	movs	r3, #164	@ 0xa4
 8019d60:	18fb      	adds	r3, r7, r3
 8019d62:	681b      	ldr	r3, [r3, #0]
 8019d64:	2280      	movs	r2, #128	@ 0x80
 8019d66:	4013      	ands	r3, r2
 8019d68:	d016      	beq.n	8019d98 <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8019d6a:	23a0      	movs	r3, #160	@ 0xa0
 8019d6c:	18fb      	adds	r3, r7, r3
 8019d6e:	681b      	ldr	r3, [r3, #0]
 8019d70:	2280      	movs	r2, #128	@ 0x80
 8019d72:	4013      	ands	r3, r2
 8019d74:	d106      	bne.n	8019d84 <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8019d76:	239c      	movs	r3, #156	@ 0x9c
 8019d78:	18fb      	adds	r3, r7, r3
 8019d7a:	681a      	ldr	r2, [r3, #0]
 8019d7c:	2380      	movs	r3, #128	@ 0x80
 8019d7e:	041b      	lsls	r3, r3, #16
 8019d80:	4013      	ands	r3, r2
 8019d82:	d009      	beq.n	8019d98 <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8019d84:	687b      	ldr	r3, [r7, #4]
 8019d86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d042      	beq.n	8019e12 <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 8019d8c:	687b      	ldr	r3, [r7, #4]
 8019d8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019d90:	687a      	ldr	r2, [r7, #4]
 8019d92:	0010      	movs	r0, r2
 8019d94:	4798      	blx	r3
    }
    return;
 8019d96:	e03c      	b.n	8019e12 <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8019d98:	23a4      	movs	r3, #164	@ 0xa4
 8019d9a:	18fb      	adds	r3, r7, r3
 8019d9c:	681b      	ldr	r3, [r3, #0]
 8019d9e:	2240      	movs	r2, #64	@ 0x40
 8019da0:	4013      	ands	r3, r2
 8019da2:	d00a      	beq.n	8019dba <HAL_UART_IRQHandler+0x61e>
 8019da4:	23a0      	movs	r3, #160	@ 0xa0
 8019da6:	18fb      	adds	r3, r7, r3
 8019da8:	681b      	ldr	r3, [r3, #0]
 8019daa:	2240      	movs	r2, #64	@ 0x40
 8019dac:	4013      	ands	r3, r2
 8019dae:	d004      	beq.n	8019dba <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	0018      	movs	r0, r3
 8019db4:	f000 fec3 	bl	801ab3e <UART_EndTransmit_IT>
    return;
 8019db8:	e02c      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8019dba:	23a4      	movs	r3, #164	@ 0xa4
 8019dbc:	18fb      	adds	r3, r7, r3
 8019dbe:	681a      	ldr	r2, [r3, #0]
 8019dc0:	2380      	movs	r3, #128	@ 0x80
 8019dc2:	041b      	lsls	r3, r3, #16
 8019dc4:	4013      	ands	r3, r2
 8019dc6:	d00b      	beq.n	8019de0 <HAL_UART_IRQHandler+0x644>
 8019dc8:	23a0      	movs	r3, #160	@ 0xa0
 8019dca:	18fb      	adds	r3, r7, r3
 8019dcc:	681a      	ldr	r2, [r3, #0]
 8019dce:	2380      	movs	r3, #128	@ 0x80
 8019dd0:	05db      	lsls	r3, r3, #23
 8019dd2:	4013      	ands	r3, r2
 8019dd4:	d004      	beq.n	8019de0 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8019dd6:	687b      	ldr	r3, [r7, #4]
 8019dd8:	0018      	movs	r0, r3
 8019dda:	f000 feec 	bl	801abb6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019dde:	e019      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8019de0:	23a4      	movs	r3, #164	@ 0xa4
 8019de2:	18fb      	adds	r3, r7, r3
 8019de4:	681a      	ldr	r2, [r3, #0]
 8019de6:	2380      	movs	r3, #128	@ 0x80
 8019de8:	045b      	lsls	r3, r3, #17
 8019dea:	4013      	ands	r3, r2
 8019dec:	d012      	beq.n	8019e14 <HAL_UART_IRQHandler+0x678>
 8019dee:	23a0      	movs	r3, #160	@ 0xa0
 8019df0:	18fb      	adds	r3, r7, r3
 8019df2:	681b      	ldr	r3, [r3, #0]
 8019df4:	2b00      	cmp	r3, #0
 8019df6:	da0d      	bge.n	8019e14 <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8019df8:	687b      	ldr	r3, [r7, #4]
 8019dfa:	0018      	movs	r0, r3
 8019dfc:	f000 fed3 	bl	801aba6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8019e00:	e008      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
      return;
 8019e02:	46c0      	nop			@ (mov r8, r8)
 8019e04:	e006      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
    return;
 8019e06:	46c0      	nop			@ (mov r8, r8)
 8019e08:	e004      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
      return;
 8019e0a:	46c0      	nop			@ (mov r8, r8)
 8019e0c:	e002      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
      return;
 8019e0e:	46c0      	nop			@ (mov r8, r8)
 8019e10:	e000      	b.n	8019e14 <HAL_UART_IRQHandler+0x678>
    return;
 8019e12:	46c0      	nop			@ (mov r8, r8)
  }
}
 8019e14:	46bd      	mov	sp, r7
 8019e16:	b02a      	add	sp, #168	@ 0xa8
 8019e18:	bdb0      	pop	{r4, r5, r7, pc}
 8019e1a:	46c0      	nop			@ (mov r8, r8)
 8019e1c:	fffffeff 	.word	0xfffffeff
 8019e20:	fffffedf 	.word	0xfffffedf
 8019e24:	effffffe 	.word	0xeffffffe

08019e28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8019e28:	b580      	push	{r7, lr}
 8019e2a:	b082      	sub	sp, #8
 8019e2c:	af00      	add	r7, sp, #0
 8019e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8019e30:	46c0      	nop			@ (mov r8, r8)
 8019e32:	46bd      	mov	sp, r7
 8019e34:	b002      	add	sp, #8
 8019e36:	bd80      	pop	{r7, pc}

08019e38 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019e38:	b580      	push	{r7, lr}
 8019e3a:	b082      	sub	sp, #8
 8019e3c:	af00      	add	r7, sp, #0
 8019e3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8019e40:	46c0      	nop			@ (mov r8, r8)
 8019e42:	46bd      	mov	sp, r7
 8019e44:	b002      	add	sp, #8
 8019e46:	bd80      	pop	{r7, pc}

08019e48 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8019e48:	b580      	push	{r7, lr}
 8019e4a:	b082      	sub	sp, #8
 8019e4c:	af00      	add	r7, sp, #0
 8019e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8019e50:	46c0      	nop			@ (mov r8, r8)
 8019e52:	46bd      	mov	sp, r7
 8019e54:	b002      	add	sp, #8
 8019e56:	bd80      	pop	{r7, pc}

08019e58 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019e58:	b580      	push	{r7, lr}
 8019e5a:	b082      	sub	sp, #8
 8019e5c:	af00      	add	r7, sp, #0
 8019e5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8019e60:	46c0      	nop			@ (mov r8, r8)
 8019e62:	46bd      	mov	sp, r7
 8019e64:	b002      	add	sp, #8
 8019e66:	bd80      	pop	{r7, pc}

08019e68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8019e68:	b580      	push	{r7, lr}
 8019e6a:	b082      	sub	sp, #8
 8019e6c:	af00      	add	r7, sp, #0
 8019e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8019e70:	46c0      	nop			@ (mov r8, r8)
 8019e72:	46bd      	mov	sp, r7
 8019e74:	b002      	add	sp, #8
 8019e76:	bd80      	pop	{r7, pc}

08019e78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8019e78:	b580      	push	{r7, lr}
 8019e7a:	b082      	sub	sp, #8
 8019e7c:	af00      	add	r7, sp, #0
 8019e7e:	6078      	str	r0, [r7, #4]
 8019e80:	000a      	movs	r2, r1
 8019e82:	1cbb      	adds	r3, r7, #2
 8019e84:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8019e86:	46c0      	nop			@ (mov r8, r8)
 8019e88:	46bd      	mov	sp, r7
 8019e8a:	b002      	add	sp, #8
 8019e8c:	bd80      	pop	{r7, pc}
	...

08019e90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8019e90:	b5b0      	push	{r4, r5, r7, lr}
 8019e92:	b092      	sub	sp, #72	@ 0x48
 8019e94:	af00      	add	r7, sp, #0
 8019e96:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8019e98:	231f      	movs	r3, #31
 8019e9a:	2220      	movs	r2, #32
 8019e9c:	189b      	adds	r3, r3, r2
 8019e9e:	19db      	adds	r3, r3, r7
 8019ea0:	2200      	movs	r2, #0
 8019ea2:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8019ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ea6:	681b      	ldr	r3, [r3, #0]
 8019ea8:	4ac8      	ldr	r2, [pc, #800]	@ (801a1cc <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eac:	689a      	ldr	r2, [r3, #8]
 8019eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eb0:	691b      	ldr	r3, [r3, #16]
 8019eb2:	431a      	orrs	r2, r3
 8019eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eb6:	695b      	ldr	r3, [r3, #20]
 8019eb8:	431a      	orrs	r2, r3
 8019eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ebc:	69db      	ldr	r3, [r3, #28]
 8019ebe:	4313      	orrs	r3, r2
 8019ec0:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ec4:	681b      	ldr	r3, [r3, #0]
 8019ec6:	681b      	ldr	r3, [r3, #0]
 8019ec8:	4ac1      	ldr	r2, [pc, #772]	@ (801a1d0 <UART_SetConfig+0x340>)
 8019eca:	4013      	ands	r3, r2
 8019ecc:	0019      	movs	r1, r3
 8019ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ed0:	681a      	ldr	r2, [r3, #0]
 8019ed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019ed4:	430b      	orrs	r3, r1
 8019ed6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eda:	681b      	ldr	r3, [r3, #0]
 8019edc:	685b      	ldr	r3, [r3, #4]
 8019ede:	4abd      	ldr	r2, [pc, #756]	@ (801a1d4 <UART_SetConfig+0x344>)
 8019ee0:	4013      	ands	r3, r2
 8019ee2:	0018      	movs	r0, r3
 8019ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ee6:	68d9      	ldr	r1, [r3, #12]
 8019ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019eea:	681a      	ldr	r2, [r3, #0]
 8019eec:	0003      	movs	r3, r0
 8019eee:	430b      	orrs	r3, r1
 8019ef0:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8019ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ef4:	699b      	ldr	r3, [r3, #24]
 8019ef6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8019ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019efa:	681b      	ldr	r3, [r3, #0]
 8019efc:	4ab3      	ldr	r2, [pc, #716]	@ (801a1cc <UART_SetConfig+0x33c>)
 8019efe:	4293      	cmp	r3, r2
 8019f00:	d00e      	beq.n	8019f20 <UART_SetConfig+0x90>
 8019f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f04:	681b      	ldr	r3, [r3, #0]
 8019f06:	4ab4      	ldr	r2, [pc, #720]	@ (801a1d8 <UART_SetConfig+0x348>)
 8019f08:	4293      	cmp	r3, r2
 8019f0a:	d009      	beq.n	8019f20 <UART_SetConfig+0x90>
 8019f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f0e:	681b      	ldr	r3, [r3, #0]
 8019f10:	4ab2      	ldr	r2, [pc, #712]	@ (801a1dc <UART_SetConfig+0x34c>)
 8019f12:	4293      	cmp	r3, r2
 8019f14:	d004      	beq.n	8019f20 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8019f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f18:	6a1b      	ldr	r3, [r3, #32]
 8019f1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019f1c:	4313      	orrs	r3, r2
 8019f1e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f22:	681b      	ldr	r3, [r3, #0]
 8019f24:	689b      	ldr	r3, [r3, #8]
 8019f26:	4aae      	ldr	r2, [pc, #696]	@ (801a1e0 <UART_SetConfig+0x350>)
 8019f28:	4013      	ands	r3, r2
 8019f2a:	0019      	movs	r1, r3
 8019f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f2e:	681a      	ldr	r2, [r3, #0]
 8019f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019f32:	430b      	orrs	r3, r1
 8019f34:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8019f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f38:	681b      	ldr	r3, [r3, #0]
 8019f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f3c:	220f      	movs	r2, #15
 8019f3e:	4393      	bics	r3, r2
 8019f40:	0018      	movs	r0, r3
 8019f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f44:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8019f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f48:	681a      	ldr	r2, [r3, #0]
 8019f4a:	0003      	movs	r3, r0
 8019f4c:	430b      	orrs	r3, r1
 8019f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8019f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f52:	681b      	ldr	r3, [r3, #0]
 8019f54:	4aa3      	ldr	r2, [pc, #652]	@ (801a1e4 <UART_SetConfig+0x354>)
 8019f56:	4293      	cmp	r3, r2
 8019f58:	d102      	bne.n	8019f60 <UART_SetConfig+0xd0>
 8019f5a:	2301      	movs	r3, #1
 8019f5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8019f5e:	e033      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f62:	681b      	ldr	r3, [r3, #0]
 8019f64:	4aa0      	ldr	r2, [pc, #640]	@ (801a1e8 <UART_SetConfig+0x358>)
 8019f66:	4293      	cmp	r3, r2
 8019f68:	d102      	bne.n	8019f70 <UART_SetConfig+0xe0>
 8019f6a:	2302      	movs	r3, #2
 8019f6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8019f6e:	e02b      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f72:	681b      	ldr	r3, [r3, #0]
 8019f74:	4a9d      	ldr	r2, [pc, #628]	@ (801a1ec <UART_SetConfig+0x35c>)
 8019f76:	4293      	cmp	r3, r2
 8019f78:	d103      	bne.n	8019f82 <UART_SetConfig+0xf2>
 8019f7a:	2380      	movs	r3, #128	@ 0x80
 8019f7c:	025b      	lsls	r3, r3, #9
 8019f7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8019f80:	e022      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	4a9a      	ldr	r2, [pc, #616]	@ (801a1f0 <UART_SetConfig+0x360>)
 8019f88:	4293      	cmp	r3, r2
 8019f8a:	d103      	bne.n	8019f94 <UART_SetConfig+0x104>
 8019f8c:	2380      	movs	r3, #128	@ 0x80
 8019f8e:	029b      	lsls	r3, r3, #10
 8019f90:	643b      	str	r3, [r7, #64]	@ 0x40
 8019f92:	e019      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f96:	681b      	ldr	r3, [r3, #0]
 8019f98:	4a8c      	ldr	r2, [pc, #560]	@ (801a1cc <UART_SetConfig+0x33c>)
 8019f9a:	4293      	cmp	r3, r2
 8019f9c:	d102      	bne.n	8019fa4 <UART_SetConfig+0x114>
 8019f9e:	2310      	movs	r3, #16
 8019fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8019fa2:	e011      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fa6:	681b      	ldr	r3, [r3, #0]
 8019fa8:	4a8b      	ldr	r2, [pc, #556]	@ (801a1d8 <UART_SetConfig+0x348>)
 8019faa:	4293      	cmp	r3, r2
 8019fac:	d102      	bne.n	8019fb4 <UART_SetConfig+0x124>
 8019fae:	2308      	movs	r3, #8
 8019fb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8019fb2:	e009      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fb6:	681b      	ldr	r3, [r3, #0]
 8019fb8:	4a88      	ldr	r2, [pc, #544]	@ (801a1dc <UART_SetConfig+0x34c>)
 8019fba:	4293      	cmp	r3, r2
 8019fbc:	d102      	bne.n	8019fc4 <UART_SetConfig+0x134>
 8019fbe:	2304      	movs	r3, #4
 8019fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8019fc2:	e001      	b.n	8019fc8 <UART_SetConfig+0x138>
 8019fc4:	2300      	movs	r3, #0
 8019fc6:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8019fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fca:	681b      	ldr	r3, [r3, #0]
 8019fcc:	4a7f      	ldr	r2, [pc, #508]	@ (801a1cc <UART_SetConfig+0x33c>)
 8019fce:	4293      	cmp	r3, r2
 8019fd0:	d00a      	beq.n	8019fe8 <UART_SetConfig+0x158>
 8019fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fd4:	681b      	ldr	r3, [r3, #0]
 8019fd6:	4a80      	ldr	r2, [pc, #512]	@ (801a1d8 <UART_SetConfig+0x348>)
 8019fd8:	4293      	cmp	r3, r2
 8019fda:	d005      	beq.n	8019fe8 <UART_SetConfig+0x158>
 8019fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fde:	681b      	ldr	r3, [r3, #0]
 8019fe0:	4a7e      	ldr	r2, [pc, #504]	@ (801a1dc <UART_SetConfig+0x34c>)
 8019fe2:	4293      	cmp	r3, r2
 8019fe4:	d000      	beq.n	8019fe8 <UART_SetConfig+0x158>
 8019fe6:	e06f      	b.n	801a0c8 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8019fe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019fea:	0018      	movs	r0, r3
 8019fec:	f7fc ff24 	bl	8016e38 <HAL_RCCEx_GetPeriphCLKFreq>
 8019ff0:	0003      	movs	r3, r0
 8019ff2:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8019ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	d100      	bne.n	8019ffc <UART_SetConfig+0x16c>
 8019ffa:	e103      	b.n	801a204 <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8019ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a000:	4b7c      	ldr	r3, [pc, #496]	@ (801a1f4 <UART_SetConfig+0x364>)
 801a002:	0052      	lsls	r2, r2, #1
 801a004:	5ad3      	ldrh	r3, [r2, r3]
 801a006:	0019      	movs	r1, r3
 801a008:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801a00a:	f7e6 f885 	bl	8000118 <__udivsi3>
 801a00e:	0003      	movs	r3, r0
 801a010:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801a012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a014:	685a      	ldr	r2, [r3, #4]
 801a016:	0013      	movs	r3, r2
 801a018:	005b      	lsls	r3, r3, #1
 801a01a:	189b      	adds	r3, r3, r2
 801a01c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a01e:	429a      	cmp	r2, r3
 801a020:	d305      	bcc.n	801a02e <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801a022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a024:	685b      	ldr	r3, [r3, #4]
 801a026:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801a028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a02a:	429a      	cmp	r2, r3
 801a02c:	d906      	bls.n	801a03c <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 801a02e:	231f      	movs	r3, #31
 801a030:	2220      	movs	r2, #32
 801a032:	189b      	adds	r3, r3, r2
 801a034:	19db      	adds	r3, r3, r7
 801a036:	2201      	movs	r2, #1
 801a038:	701a      	strb	r2, [r3, #0]
 801a03a:	e044      	b.n	801a0c6 <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a03e:	61bb      	str	r3, [r7, #24]
 801a040:	2300      	movs	r3, #0
 801a042:	61fb      	str	r3, [r7, #28]
 801a044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a046:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a048:	4b6a      	ldr	r3, [pc, #424]	@ (801a1f4 <UART_SetConfig+0x364>)
 801a04a:	0052      	lsls	r2, r2, #1
 801a04c:	5ad3      	ldrh	r3, [r2, r3]
 801a04e:	613b      	str	r3, [r7, #16]
 801a050:	2300      	movs	r3, #0
 801a052:	617b      	str	r3, [r7, #20]
 801a054:	693a      	ldr	r2, [r7, #16]
 801a056:	697b      	ldr	r3, [r7, #20]
 801a058:	69b8      	ldr	r0, [r7, #24]
 801a05a:	69f9      	ldr	r1, [r7, #28]
 801a05c:	f7e6 fa2e 	bl	80004bc <__aeabi_uldivmod>
 801a060:	0002      	movs	r2, r0
 801a062:	000b      	movs	r3, r1
 801a064:	0e11      	lsrs	r1, r2, #24
 801a066:	021d      	lsls	r5, r3, #8
 801a068:	430d      	orrs	r5, r1
 801a06a:	0214      	lsls	r4, r2, #8
 801a06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a06e:	685b      	ldr	r3, [r3, #4]
 801a070:	085b      	lsrs	r3, r3, #1
 801a072:	60bb      	str	r3, [r7, #8]
 801a074:	2300      	movs	r3, #0
 801a076:	60fb      	str	r3, [r7, #12]
 801a078:	68b8      	ldr	r0, [r7, #8]
 801a07a:	68f9      	ldr	r1, [r7, #12]
 801a07c:	1900      	adds	r0, r0, r4
 801a07e:	4169      	adcs	r1, r5
 801a080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a082:	685b      	ldr	r3, [r3, #4]
 801a084:	603b      	str	r3, [r7, #0]
 801a086:	2300      	movs	r3, #0
 801a088:	607b      	str	r3, [r7, #4]
 801a08a:	683a      	ldr	r2, [r7, #0]
 801a08c:	687b      	ldr	r3, [r7, #4]
 801a08e:	f7e6 fa15 	bl	80004bc <__aeabi_uldivmod>
 801a092:	0002      	movs	r2, r0
 801a094:	000b      	movs	r3, r1
 801a096:	0013      	movs	r3, r2
 801a098:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801a09a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a09c:	23c0      	movs	r3, #192	@ 0xc0
 801a09e:	009b      	lsls	r3, r3, #2
 801a0a0:	429a      	cmp	r2, r3
 801a0a2:	d309      	bcc.n	801a0b8 <UART_SetConfig+0x228>
 801a0a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a0a6:	2380      	movs	r3, #128	@ 0x80
 801a0a8:	035b      	lsls	r3, r3, #13
 801a0aa:	429a      	cmp	r2, r3
 801a0ac:	d204      	bcs.n	801a0b8 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 801a0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0b0:	681b      	ldr	r3, [r3, #0]
 801a0b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a0b4:	60da      	str	r2, [r3, #12]
 801a0b6:	e006      	b.n	801a0c6 <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 801a0b8:	231f      	movs	r3, #31
 801a0ba:	2220      	movs	r2, #32
 801a0bc:	189b      	adds	r3, r3, r2
 801a0be:	19db      	adds	r3, r3, r7
 801a0c0:	2201      	movs	r2, #1
 801a0c2:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 801a0c4:	e09e      	b.n	801a204 <UART_SetConfig+0x374>
 801a0c6:	e09d      	b.n	801a204 <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801a0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0ca:	69da      	ldr	r2, [r3, #28]
 801a0cc:	2380      	movs	r3, #128	@ 0x80
 801a0ce:	021b      	lsls	r3, r3, #8
 801a0d0:	429a      	cmp	r2, r3
 801a0d2:	d14c      	bne.n	801a16e <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801a0d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a0d6:	0018      	movs	r0, r3
 801a0d8:	f7fc feae 	bl	8016e38 <HAL_RCCEx_GetPeriphCLKFreq>
 801a0dc:	0003      	movs	r3, r0
 801a0de:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801a0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a0e2:	2b00      	cmp	r3, #0
 801a0e4:	d100      	bne.n	801a0e8 <UART_SetConfig+0x258>
 801a0e6:	e08d      	b.n	801a204 <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a0ec:	4b41      	ldr	r3, [pc, #260]	@ (801a1f4 <UART_SetConfig+0x364>)
 801a0ee:	0052      	lsls	r2, r2, #1
 801a0f0:	5ad3      	ldrh	r3, [r2, r3]
 801a0f2:	0019      	movs	r1, r3
 801a0f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801a0f6:	f7e6 f80f 	bl	8000118 <__udivsi3>
 801a0fa:	0003      	movs	r3, r0
 801a0fc:	005a      	lsls	r2, r3, #1
 801a0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a100:	685b      	ldr	r3, [r3, #4]
 801a102:	085b      	lsrs	r3, r3, #1
 801a104:	18d2      	adds	r2, r2, r3
 801a106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a108:	685b      	ldr	r3, [r3, #4]
 801a10a:	0019      	movs	r1, r3
 801a10c:	0010      	movs	r0, r2
 801a10e:	f7e6 f803 	bl	8000118 <__udivsi3>
 801a112:	0003      	movs	r3, r0
 801a114:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a118:	2b0f      	cmp	r3, #15
 801a11a:	d921      	bls.n	801a160 <UART_SetConfig+0x2d0>
 801a11c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a11e:	2380      	movs	r3, #128	@ 0x80
 801a120:	025b      	lsls	r3, r3, #9
 801a122:	429a      	cmp	r2, r3
 801a124:	d21c      	bcs.n	801a160 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801a126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a128:	b29a      	uxth	r2, r3
 801a12a:	2012      	movs	r0, #18
 801a12c:	2420      	movs	r4, #32
 801a12e:	1903      	adds	r3, r0, r4
 801a130:	19db      	adds	r3, r3, r7
 801a132:	210f      	movs	r1, #15
 801a134:	438a      	bics	r2, r1
 801a136:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801a138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a13a:	085b      	lsrs	r3, r3, #1
 801a13c:	b29b      	uxth	r3, r3
 801a13e:	2207      	movs	r2, #7
 801a140:	4013      	ands	r3, r2
 801a142:	b299      	uxth	r1, r3
 801a144:	1903      	adds	r3, r0, r4
 801a146:	19db      	adds	r3, r3, r7
 801a148:	1902      	adds	r2, r0, r4
 801a14a:	19d2      	adds	r2, r2, r7
 801a14c:	8812      	ldrh	r2, [r2, #0]
 801a14e:	430a      	orrs	r2, r1
 801a150:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 801a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a154:	681b      	ldr	r3, [r3, #0]
 801a156:	1902      	adds	r2, r0, r4
 801a158:	19d2      	adds	r2, r2, r7
 801a15a:	8812      	ldrh	r2, [r2, #0]
 801a15c:	60da      	str	r2, [r3, #12]
 801a15e:	e051      	b.n	801a204 <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 801a160:	231f      	movs	r3, #31
 801a162:	2220      	movs	r2, #32
 801a164:	189b      	adds	r3, r3, r2
 801a166:	19db      	adds	r3, r3, r7
 801a168:	2201      	movs	r2, #1
 801a16a:	701a      	strb	r2, [r3, #0]
 801a16c:	e04a      	b.n	801a204 <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801a16e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a170:	0018      	movs	r0, r3
 801a172:	f7fc fe61 	bl	8016e38 <HAL_RCCEx_GetPeriphCLKFreq>
 801a176:	0003      	movs	r3, r0
 801a178:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 801a17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a17c:	2b00      	cmp	r3, #0
 801a17e:	d041      	beq.n	801a204 <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801a180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a182:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a184:	4b1b      	ldr	r3, [pc, #108]	@ (801a1f4 <UART_SetConfig+0x364>)
 801a186:	0052      	lsls	r2, r2, #1
 801a188:	5ad3      	ldrh	r3, [r2, r3]
 801a18a:	0019      	movs	r1, r3
 801a18c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801a18e:	f7e5 ffc3 	bl	8000118 <__udivsi3>
 801a192:	0003      	movs	r3, r0
 801a194:	001a      	movs	r2, r3
 801a196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a198:	685b      	ldr	r3, [r3, #4]
 801a19a:	085b      	lsrs	r3, r3, #1
 801a19c:	18d2      	adds	r2, r2, r3
 801a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1a0:	685b      	ldr	r3, [r3, #4]
 801a1a2:	0019      	movs	r1, r3
 801a1a4:	0010      	movs	r0, r2
 801a1a6:	f7e5 ffb7 	bl	8000118 <__udivsi3>
 801a1aa:	0003      	movs	r3, r0
 801a1ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a1b0:	2b0f      	cmp	r3, #15
 801a1b2:	d921      	bls.n	801a1f8 <UART_SetConfig+0x368>
 801a1b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a1b6:	2380      	movs	r3, #128	@ 0x80
 801a1b8:	025b      	lsls	r3, r3, #9
 801a1ba:	429a      	cmp	r2, r3
 801a1bc:	d21c      	bcs.n	801a1f8 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801a1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a1c0:	b29a      	uxth	r2, r3
 801a1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1c4:	681b      	ldr	r3, [r3, #0]
 801a1c6:	60da      	str	r2, [r3, #12]
 801a1c8:	e01c      	b.n	801a204 <UART_SetConfig+0x374>
 801a1ca:	46c0      	nop			@ (mov r8, r8)
 801a1cc:	40008000 	.word	0x40008000
 801a1d0:	cfff69f3 	.word	0xcfff69f3
 801a1d4:	ffffcfff 	.word	0xffffcfff
 801a1d8:	40008400 	.word	0x40008400
 801a1dc:	40008c00 	.word	0x40008c00
 801a1e0:	11fff4ff 	.word	0x11fff4ff
 801a1e4:	40013800 	.word	0x40013800
 801a1e8:	40004400 	.word	0x40004400
 801a1ec:	40004800 	.word	0x40004800
 801a1f0:	40004c00 	.word	0x40004c00
 801a1f4:	0801b64c 	.word	0x0801b64c
      }
      else
      {
        ret = HAL_ERROR;
 801a1f8:	231f      	movs	r3, #31
 801a1fa:	2220      	movs	r2, #32
 801a1fc:	189b      	adds	r3, r3, r2
 801a1fe:	19db      	adds	r3, r3, r7
 801a200:	2201      	movs	r2, #1
 801a202:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801a204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a206:	226a      	movs	r2, #106	@ 0x6a
 801a208:	2101      	movs	r1, #1
 801a20a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 801a20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a20e:	2268      	movs	r2, #104	@ 0x68
 801a210:	2101      	movs	r1, #1
 801a212:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801a214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a216:	2200      	movs	r2, #0
 801a218:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a21c:	2200      	movs	r2, #0
 801a21e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801a220:	231f      	movs	r3, #31
 801a222:	2220      	movs	r2, #32
 801a224:	189b      	adds	r3, r3, r2
 801a226:	19db      	adds	r3, r3, r7
 801a228:	781b      	ldrb	r3, [r3, #0]
}
 801a22a:	0018      	movs	r0, r3
 801a22c:	46bd      	mov	sp, r7
 801a22e:	b012      	add	sp, #72	@ 0x48
 801a230:	bdb0      	pop	{r4, r5, r7, pc}
 801a232:	46c0      	nop			@ (mov r8, r8)

0801a234 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801a234:	b580      	push	{r7, lr}
 801a236:	b082      	sub	sp, #8
 801a238:	af00      	add	r7, sp, #0
 801a23a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801a23c:	687b      	ldr	r3, [r7, #4]
 801a23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a240:	2208      	movs	r2, #8
 801a242:	4013      	ands	r3, r2
 801a244:	d00b      	beq.n	801a25e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801a246:	687b      	ldr	r3, [r7, #4]
 801a248:	681b      	ldr	r3, [r3, #0]
 801a24a:	685b      	ldr	r3, [r3, #4]
 801a24c:	4a4a      	ldr	r2, [pc, #296]	@ (801a378 <UART_AdvFeatureConfig+0x144>)
 801a24e:	4013      	ands	r3, r2
 801a250:	0019      	movs	r1, r3
 801a252:	687b      	ldr	r3, [r7, #4]
 801a254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a256:	687b      	ldr	r3, [r7, #4]
 801a258:	681b      	ldr	r3, [r3, #0]
 801a25a:	430a      	orrs	r2, r1
 801a25c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801a25e:	687b      	ldr	r3, [r7, #4]
 801a260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a262:	2201      	movs	r2, #1
 801a264:	4013      	ands	r3, r2
 801a266:	d00b      	beq.n	801a280 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801a268:	687b      	ldr	r3, [r7, #4]
 801a26a:	681b      	ldr	r3, [r3, #0]
 801a26c:	685b      	ldr	r3, [r3, #4]
 801a26e:	4a43      	ldr	r2, [pc, #268]	@ (801a37c <UART_AdvFeatureConfig+0x148>)
 801a270:	4013      	ands	r3, r2
 801a272:	0019      	movs	r1, r3
 801a274:	687b      	ldr	r3, [r7, #4]
 801a276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	681b      	ldr	r3, [r3, #0]
 801a27c:	430a      	orrs	r2, r1
 801a27e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801a280:	687b      	ldr	r3, [r7, #4]
 801a282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a284:	2202      	movs	r2, #2
 801a286:	4013      	ands	r3, r2
 801a288:	d00b      	beq.n	801a2a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	681b      	ldr	r3, [r3, #0]
 801a28e:	685b      	ldr	r3, [r3, #4]
 801a290:	4a3b      	ldr	r2, [pc, #236]	@ (801a380 <UART_AdvFeatureConfig+0x14c>)
 801a292:	4013      	ands	r3, r2
 801a294:	0019      	movs	r1, r3
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	681b      	ldr	r3, [r3, #0]
 801a29e:	430a      	orrs	r2, r1
 801a2a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a2a6:	2204      	movs	r2, #4
 801a2a8:	4013      	ands	r3, r2
 801a2aa:	d00b      	beq.n	801a2c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801a2ac:	687b      	ldr	r3, [r7, #4]
 801a2ae:	681b      	ldr	r3, [r3, #0]
 801a2b0:	685b      	ldr	r3, [r3, #4]
 801a2b2:	4a34      	ldr	r2, [pc, #208]	@ (801a384 <UART_AdvFeatureConfig+0x150>)
 801a2b4:	4013      	ands	r3, r2
 801a2b6:	0019      	movs	r1, r3
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	681b      	ldr	r3, [r3, #0]
 801a2c0:	430a      	orrs	r2, r1
 801a2c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801a2c4:	687b      	ldr	r3, [r7, #4]
 801a2c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a2c8:	2210      	movs	r2, #16
 801a2ca:	4013      	ands	r3, r2
 801a2cc:	d00b      	beq.n	801a2e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801a2ce:	687b      	ldr	r3, [r7, #4]
 801a2d0:	681b      	ldr	r3, [r3, #0]
 801a2d2:	689b      	ldr	r3, [r3, #8]
 801a2d4:	4a2c      	ldr	r2, [pc, #176]	@ (801a388 <UART_AdvFeatureConfig+0x154>)
 801a2d6:	4013      	ands	r3, r2
 801a2d8:	0019      	movs	r1, r3
 801a2da:	687b      	ldr	r3, [r7, #4]
 801a2dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	681b      	ldr	r3, [r3, #0]
 801a2e2:	430a      	orrs	r2, r1
 801a2e4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801a2e6:	687b      	ldr	r3, [r7, #4]
 801a2e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a2ea:	2220      	movs	r2, #32
 801a2ec:	4013      	ands	r3, r2
 801a2ee:	d00b      	beq.n	801a308 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801a2f0:	687b      	ldr	r3, [r7, #4]
 801a2f2:	681b      	ldr	r3, [r3, #0]
 801a2f4:	689b      	ldr	r3, [r3, #8]
 801a2f6:	4a25      	ldr	r2, [pc, #148]	@ (801a38c <UART_AdvFeatureConfig+0x158>)
 801a2f8:	4013      	ands	r3, r2
 801a2fa:	0019      	movs	r1, r3
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	681b      	ldr	r3, [r3, #0]
 801a304:	430a      	orrs	r2, r1
 801a306:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801a308:	687b      	ldr	r3, [r7, #4]
 801a30a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a30c:	2240      	movs	r2, #64	@ 0x40
 801a30e:	4013      	ands	r3, r2
 801a310:	d01d      	beq.n	801a34e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	685b      	ldr	r3, [r3, #4]
 801a318:	4a1d      	ldr	r2, [pc, #116]	@ (801a390 <UART_AdvFeatureConfig+0x15c>)
 801a31a:	4013      	ands	r3, r2
 801a31c:	0019      	movs	r1, r3
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	681b      	ldr	r3, [r3, #0]
 801a326:	430a      	orrs	r2, r1
 801a328:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a32e:	2380      	movs	r3, #128	@ 0x80
 801a330:	035b      	lsls	r3, r3, #13
 801a332:	429a      	cmp	r2, r3
 801a334:	d10b      	bne.n	801a34e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801a336:	687b      	ldr	r3, [r7, #4]
 801a338:	681b      	ldr	r3, [r3, #0]
 801a33a:	685b      	ldr	r3, [r3, #4]
 801a33c:	4a15      	ldr	r2, [pc, #84]	@ (801a394 <UART_AdvFeatureConfig+0x160>)
 801a33e:	4013      	ands	r3, r2
 801a340:	0019      	movs	r1, r3
 801a342:	687b      	ldr	r3, [r7, #4]
 801a344:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	681b      	ldr	r3, [r3, #0]
 801a34a:	430a      	orrs	r2, r1
 801a34c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801a34e:	687b      	ldr	r3, [r7, #4]
 801a350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a352:	2280      	movs	r2, #128	@ 0x80
 801a354:	4013      	ands	r3, r2
 801a356:	d00b      	beq.n	801a370 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	681b      	ldr	r3, [r3, #0]
 801a35c:	685b      	ldr	r3, [r3, #4]
 801a35e:	4a0e      	ldr	r2, [pc, #56]	@ (801a398 <UART_AdvFeatureConfig+0x164>)
 801a360:	4013      	ands	r3, r2
 801a362:	0019      	movs	r1, r3
 801a364:	687b      	ldr	r3, [r7, #4]
 801a366:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801a368:	687b      	ldr	r3, [r7, #4]
 801a36a:	681b      	ldr	r3, [r3, #0]
 801a36c:	430a      	orrs	r2, r1
 801a36e:	605a      	str	r2, [r3, #4]
  }
}
 801a370:	46c0      	nop			@ (mov r8, r8)
 801a372:	46bd      	mov	sp, r7
 801a374:	b002      	add	sp, #8
 801a376:	bd80      	pop	{r7, pc}
 801a378:	ffff7fff 	.word	0xffff7fff
 801a37c:	fffdffff 	.word	0xfffdffff
 801a380:	fffeffff 	.word	0xfffeffff
 801a384:	fffbffff 	.word	0xfffbffff
 801a388:	ffffefff 	.word	0xffffefff
 801a38c:	ffffdfff 	.word	0xffffdfff
 801a390:	ffefffff 	.word	0xffefffff
 801a394:	ff9fffff 	.word	0xff9fffff
 801a398:	fff7ffff 	.word	0xfff7ffff

0801a39c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801a39c:	b580      	push	{r7, lr}
 801a39e:	b092      	sub	sp, #72	@ 0x48
 801a3a0:	af02      	add	r7, sp, #8
 801a3a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	2290      	movs	r2, #144	@ 0x90
 801a3a8:	2100      	movs	r1, #0
 801a3aa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801a3ac:	f7f8 f860 	bl	8012470 <HAL_GetTick>
 801a3b0:	0003      	movs	r3, r0
 801a3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801a3b4:	687b      	ldr	r3, [r7, #4]
 801a3b6:	681b      	ldr	r3, [r3, #0]
 801a3b8:	681b      	ldr	r3, [r3, #0]
 801a3ba:	2208      	movs	r2, #8
 801a3bc:	4013      	ands	r3, r2
 801a3be:	2b08      	cmp	r3, #8
 801a3c0:	d12d      	bne.n	801a41e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a3c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3c4:	2280      	movs	r2, #128	@ 0x80
 801a3c6:	0391      	lsls	r1, r2, #14
 801a3c8:	6878      	ldr	r0, [r7, #4]
 801a3ca:	4a47      	ldr	r2, [pc, #284]	@ (801a4e8 <UART_CheckIdleState+0x14c>)
 801a3cc:	9200      	str	r2, [sp, #0]
 801a3ce:	2200      	movs	r2, #0
 801a3d0:	f000 f88e 	bl	801a4f0 <UART_WaitOnFlagUntilTimeout>
 801a3d4:	1e03      	subs	r3, r0, #0
 801a3d6:	d022      	beq.n	801a41e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a3d8:	f3ef 8310 	mrs	r3, PRIMASK
 801a3dc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801a3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801a3e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a3e2:	2301      	movs	r3, #1
 801a3e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a3e8:	f383 8810 	msr	PRIMASK, r3
}
 801a3ec:	46c0      	nop			@ (mov r8, r8)
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	681b      	ldr	r3, [r3, #0]
 801a3f2:	681a      	ldr	r2, [r3, #0]
 801a3f4:	687b      	ldr	r3, [r7, #4]
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	2180      	movs	r1, #128	@ 0x80
 801a3fa:	438a      	bics	r2, r1
 801a3fc:	601a      	str	r2, [r3, #0]
 801a3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a404:	f383 8810 	msr	PRIMASK, r3
}
 801a408:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	2288      	movs	r2, #136	@ 0x88
 801a40e:	2120      	movs	r1, #32
 801a410:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801a412:	687b      	ldr	r3, [r7, #4]
 801a414:	2284      	movs	r2, #132	@ 0x84
 801a416:	2100      	movs	r1, #0
 801a418:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a41a:	2303      	movs	r3, #3
 801a41c:	e060      	b.n	801a4e0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	681b      	ldr	r3, [r3, #0]
 801a422:	681b      	ldr	r3, [r3, #0]
 801a424:	2204      	movs	r2, #4
 801a426:	4013      	ands	r3, r2
 801a428:	2b04      	cmp	r3, #4
 801a42a:	d146      	bne.n	801a4ba <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a42c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a42e:	2280      	movs	r2, #128	@ 0x80
 801a430:	03d1      	lsls	r1, r2, #15
 801a432:	6878      	ldr	r0, [r7, #4]
 801a434:	4a2c      	ldr	r2, [pc, #176]	@ (801a4e8 <UART_CheckIdleState+0x14c>)
 801a436:	9200      	str	r2, [sp, #0]
 801a438:	2200      	movs	r2, #0
 801a43a:	f000 f859 	bl	801a4f0 <UART_WaitOnFlagUntilTimeout>
 801a43e:	1e03      	subs	r3, r0, #0
 801a440:	d03b      	beq.n	801a4ba <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a442:	f3ef 8310 	mrs	r3, PRIMASK
 801a446:	60fb      	str	r3, [r7, #12]
  return(result);
 801a448:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801a44a:	637b      	str	r3, [r7, #52]	@ 0x34
 801a44c:	2301      	movs	r3, #1
 801a44e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a450:	693b      	ldr	r3, [r7, #16]
 801a452:	f383 8810 	msr	PRIMASK, r3
}
 801a456:	46c0      	nop			@ (mov r8, r8)
 801a458:	687b      	ldr	r3, [r7, #4]
 801a45a:	681b      	ldr	r3, [r3, #0]
 801a45c:	681a      	ldr	r2, [r3, #0]
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	681b      	ldr	r3, [r3, #0]
 801a462:	4922      	ldr	r1, [pc, #136]	@ (801a4ec <UART_CheckIdleState+0x150>)
 801a464:	400a      	ands	r2, r1
 801a466:	601a      	str	r2, [r3, #0]
 801a468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a46a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a46c:	697b      	ldr	r3, [r7, #20]
 801a46e:	f383 8810 	msr	PRIMASK, r3
}
 801a472:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a474:	f3ef 8310 	mrs	r3, PRIMASK
 801a478:	61bb      	str	r3, [r7, #24]
  return(result);
 801a47a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a47c:	633b      	str	r3, [r7, #48]	@ 0x30
 801a47e:	2301      	movs	r3, #1
 801a480:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a482:	69fb      	ldr	r3, [r7, #28]
 801a484:	f383 8810 	msr	PRIMASK, r3
}
 801a488:	46c0      	nop			@ (mov r8, r8)
 801a48a:	687b      	ldr	r3, [r7, #4]
 801a48c:	681b      	ldr	r3, [r3, #0]
 801a48e:	689a      	ldr	r2, [r3, #8]
 801a490:	687b      	ldr	r3, [r7, #4]
 801a492:	681b      	ldr	r3, [r3, #0]
 801a494:	2101      	movs	r1, #1
 801a496:	438a      	bics	r2, r1
 801a498:	609a      	str	r2, [r3, #8]
 801a49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a49c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a49e:	6a3b      	ldr	r3, [r7, #32]
 801a4a0:	f383 8810 	msr	PRIMASK, r3
}
 801a4a4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	228c      	movs	r2, #140	@ 0x8c
 801a4aa:	2120      	movs	r1, #32
 801a4ac:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 801a4ae:	687b      	ldr	r3, [r7, #4]
 801a4b0:	2284      	movs	r2, #132	@ 0x84
 801a4b2:	2100      	movs	r1, #0
 801a4b4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a4b6:	2303      	movs	r3, #3
 801a4b8:	e012      	b.n	801a4e0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801a4ba:	687b      	ldr	r3, [r7, #4]
 801a4bc:	2288      	movs	r2, #136	@ 0x88
 801a4be:	2120      	movs	r1, #32
 801a4c0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	228c      	movs	r2, #140	@ 0x8c
 801a4c6:	2120      	movs	r1, #32
 801a4c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a4ca:	687b      	ldr	r3, [r7, #4]
 801a4cc:	2200      	movs	r2, #0
 801a4ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a4d0:	687b      	ldr	r3, [r7, #4]
 801a4d2:	2200      	movs	r2, #0
 801a4d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801a4d6:	687b      	ldr	r3, [r7, #4]
 801a4d8:	2284      	movs	r2, #132	@ 0x84
 801a4da:	2100      	movs	r1, #0
 801a4dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801a4de:	2300      	movs	r3, #0
}
 801a4e0:	0018      	movs	r0, r3
 801a4e2:	46bd      	mov	sp, r7
 801a4e4:	b010      	add	sp, #64	@ 0x40
 801a4e6:	bd80      	pop	{r7, pc}
 801a4e8:	01ffffff 	.word	0x01ffffff
 801a4ec:	fffffedf 	.word	0xfffffedf

0801a4f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801a4f0:	b580      	push	{r7, lr}
 801a4f2:	b084      	sub	sp, #16
 801a4f4:	af00      	add	r7, sp, #0
 801a4f6:	60f8      	str	r0, [r7, #12]
 801a4f8:	60b9      	str	r1, [r7, #8]
 801a4fa:	603b      	str	r3, [r7, #0]
 801a4fc:	1dfb      	adds	r3, r7, #7
 801a4fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a500:	e051      	b.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801a502:	69bb      	ldr	r3, [r7, #24]
 801a504:	3301      	adds	r3, #1
 801a506:	d04e      	beq.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801a508:	f7f7 ffb2 	bl	8012470 <HAL_GetTick>
 801a50c:	0002      	movs	r2, r0
 801a50e:	683b      	ldr	r3, [r7, #0]
 801a510:	1ad3      	subs	r3, r2, r3
 801a512:	69ba      	ldr	r2, [r7, #24]
 801a514:	429a      	cmp	r2, r3
 801a516:	d302      	bcc.n	801a51e <UART_WaitOnFlagUntilTimeout+0x2e>
 801a518:	69bb      	ldr	r3, [r7, #24]
 801a51a:	2b00      	cmp	r3, #0
 801a51c:	d101      	bne.n	801a522 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 801a51e:	2303      	movs	r3, #3
 801a520:	e051      	b.n	801a5c6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801a522:	68fb      	ldr	r3, [r7, #12]
 801a524:	681b      	ldr	r3, [r3, #0]
 801a526:	681b      	ldr	r3, [r3, #0]
 801a528:	2204      	movs	r2, #4
 801a52a:	4013      	ands	r3, r2
 801a52c:	d03b      	beq.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 801a52e:	68bb      	ldr	r3, [r7, #8]
 801a530:	2b80      	cmp	r3, #128	@ 0x80
 801a532:	d038      	beq.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 801a534:	68bb      	ldr	r3, [r7, #8]
 801a536:	2b40      	cmp	r3, #64	@ 0x40
 801a538:	d035      	beq.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801a53a:	68fb      	ldr	r3, [r7, #12]
 801a53c:	681b      	ldr	r3, [r3, #0]
 801a53e:	69db      	ldr	r3, [r3, #28]
 801a540:	2208      	movs	r2, #8
 801a542:	4013      	ands	r3, r2
 801a544:	2b08      	cmp	r3, #8
 801a546:	d111      	bne.n	801a56c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801a548:	68fb      	ldr	r3, [r7, #12]
 801a54a:	681b      	ldr	r3, [r3, #0]
 801a54c:	2208      	movs	r2, #8
 801a54e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a550:	68fb      	ldr	r3, [r7, #12]
 801a552:	0018      	movs	r0, r3
 801a554:	f000 f922 	bl	801a79c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801a558:	68fb      	ldr	r3, [r7, #12]
 801a55a:	2290      	movs	r2, #144	@ 0x90
 801a55c:	2108      	movs	r1, #8
 801a55e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a560:	68fb      	ldr	r3, [r7, #12]
 801a562:	2284      	movs	r2, #132	@ 0x84
 801a564:	2100      	movs	r1, #0
 801a566:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 801a568:	2301      	movs	r3, #1
 801a56a:	e02c      	b.n	801a5c6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801a56c:	68fb      	ldr	r3, [r7, #12]
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	69da      	ldr	r2, [r3, #28]
 801a572:	2380      	movs	r3, #128	@ 0x80
 801a574:	011b      	lsls	r3, r3, #4
 801a576:	401a      	ands	r2, r3
 801a578:	2380      	movs	r3, #128	@ 0x80
 801a57a:	011b      	lsls	r3, r3, #4
 801a57c:	429a      	cmp	r2, r3
 801a57e:	d112      	bne.n	801a5a6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	681b      	ldr	r3, [r3, #0]
 801a584:	2280      	movs	r2, #128	@ 0x80
 801a586:	0112      	lsls	r2, r2, #4
 801a588:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a58a:	68fb      	ldr	r3, [r7, #12]
 801a58c:	0018      	movs	r0, r3
 801a58e:	f000 f905 	bl	801a79c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801a592:	68fb      	ldr	r3, [r7, #12]
 801a594:	2290      	movs	r2, #144	@ 0x90
 801a596:	2120      	movs	r1, #32
 801a598:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	2284      	movs	r2, #132	@ 0x84
 801a59e:	2100      	movs	r1, #0
 801a5a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 801a5a2:	2303      	movs	r3, #3
 801a5a4:	e00f      	b.n	801a5c6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a5a6:	68fb      	ldr	r3, [r7, #12]
 801a5a8:	681b      	ldr	r3, [r3, #0]
 801a5aa:	69db      	ldr	r3, [r3, #28]
 801a5ac:	68ba      	ldr	r2, [r7, #8]
 801a5ae:	4013      	ands	r3, r2
 801a5b0:	68ba      	ldr	r2, [r7, #8]
 801a5b2:	1ad3      	subs	r3, r2, r3
 801a5b4:	425a      	negs	r2, r3
 801a5b6:	4153      	adcs	r3, r2
 801a5b8:	b2db      	uxtb	r3, r3
 801a5ba:	001a      	movs	r2, r3
 801a5bc:	1dfb      	adds	r3, r7, #7
 801a5be:	781b      	ldrb	r3, [r3, #0]
 801a5c0:	429a      	cmp	r2, r3
 801a5c2:	d09e      	beq.n	801a502 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801a5c4:	2300      	movs	r3, #0
}
 801a5c6:	0018      	movs	r0, r3
 801a5c8:	46bd      	mov	sp, r7
 801a5ca:	b004      	add	sp, #16
 801a5cc:	bd80      	pop	{r7, pc}
	...

0801a5d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a5d0:	b580      	push	{r7, lr}
 801a5d2:	b090      	sub	sp, #64	@ 0x40
 801a5d4:	af00      	add	r7, sp, #0
 801a5d6:	60f8      	str	r0, [r7, #12]
 801a5d8:	60b9      	str	r1, [r7, #8]
 801a5da:	1dbb      	adds	r3, r7, #6
 801a5dc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 801a5de:	68fb      	ldr	r3, [r7, #12]
 801a5e0:	68ba      	ldr	r2, [r7, #8]
 801a5e2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 801a5e4:	68fb      	ldr	r3, [r7, #12]
 801a5e6:	1dba      	adds	r2, r7, #6
 801a5e8:	215c      	movs	r1, #92	@ 0x5c
 801a5ea:	8812      	ldrh	r2, [r2, #0]
 801a5ec:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a5ee:	68fb      	ldr	r3, [r7, #12]
 801a5f0:	2290      	movs	r2, #144	@ 0x90
 801a5f2:	2100      	movs	r1, #0
 801a5f4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801a5f6:	68fb      	ldr	r3, [r7, #12]
 801a5f8:	228c      	movs	r2, #140	@ 0x8c
 801a5fa:	2122      	movs	r1, #34	@ 0x22
 801a5fc:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 801a5fe:	68fb      	ldr	r3, [r7, #12]
 801a600:	2280      	movs	r2, #128	@ 0x80
 801a602:	589b      	ldr	r3, [r3, r2]
 801a604:	2b00      	cmp	r3, #0
 801a606:	d02d      	beq.n	801a664 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801a608:	68fb      	ldr	r3, [r7, #12]
 801a60a:	2280      	movs	r2, #128	@ 0x80
 801a60c:	589b      	ldr	r3, [r3, r2]
 801a60e:	4a40      	ldr	r2, [pc, #256]	@ (801a710 <UART_Start_Receive_DMA+0x140>)
 801a610:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801a612:	68fb      	ldr	r3, [r7, #12]
 801a614:	2280      	movs	r2, #128	@ 0x80
 801a616:	589b      	ldr	r3, [r3, r2]
 801a618:	4a3e      	ldr	r2, [pc, #248]	@ (801a714 <UART_Start_Receive_DMA+0x144>)
 801a61a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801a61c:	68fb      	ldr	r3, [r7, #12]
 801a61e:	2280      	movs	r2, #128	@ 0x80
 801a620:	589b      	ldr	r3, [r3, r2]
 801a622:	4a3d      	ldr	r2, [pc, #244]	@ (801a718 <UART_Start_Receive_DMA+0x148>)
 801a624:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801a626:	68fb      	ldr	r3, [r7, #12]
 801a628:	2280      	movs	r2, #128	@ 0x80
 801a62a:	589b      	ldr	r3, [r3, r2]
 801a62c:	2200      	movs	r2, #0
 801a62e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801a630:	68fb      	ldr	r3, [r7, #12]
 801a632:	2280      	movs	r2, #128	@ 0x80
 801a634:	5898      	ldr	r0, [r3, r2]
 801a636:	68fb      	ldr	r3, [r7, #12]
 801a638:	681b      	ldr	r3, [r3, #0]
 801a63a:	3324      	adds	r3, #36	@ 0x24
 801a63c:	0019      	movs	r1, r3
 801a63e:	68fb      	ldr	r3, [r7, #12]
 801a640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a642:	001a      	movs	r2, r3
 801a644:	1dbb      	adds	r3, r7, #6
 801a646:	881b      	ldrh	r3, [r3, #0]
 801a648:	f7f8 f9ae 	bl	80129a8 <HAL_DMA_Start_IT>
 801a64c:	1e03      	subs	r3, r0, #0
 801a64e:	d009      	beq.n	801a664 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801a650:	68fb      	ldr	r3, [r7, #12]
 801a652:	2290      	movs	r2, #144	@ 0x90
 801a654:	2110      	movs	r1, #16
 801a656:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801a658:	68fb      	ldr	r3, [r7, #12]
 801a65a:	228c      	movs	r2, #140	@ 0x8c
 801a65c:	2120      	movs	r1, #32
 801a65e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 801a660:	2301      	movs	r3, #1
 801a662:	e050      	b.n	801a706 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801a664:	68fb      	ldr	r3, [r7, #12]
 801a666:	691b      	ldr	r3, [r3, #16]
 801a668:	2b00      	cmp	r3, #0
 801a66a:	d019      	beq.n	801a6a0 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a66c:	f3ef 8310 	mrs	r3, PRIMASK
 801a670:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 801a672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801a674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a676:	2301      	movs	r3, #1
 801a678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a67c:	f383 8810 	msr	PRIMASK, r3
}
 801a680:	46c0      	nop			@ (mov r8, r8)
 801a682:	68fb      	ldr	r3, [r7, #12]
 801a684:	681b      	ldr	r3, [r3, #0]
 801a686:	681a      	ldr	r2, [r3, #0]
 801a688:	68fb      	ldr	r3, [r7, #12]
 801a68a:	681b      	ldr	r3, [r3, #0]
 801a68c:	2180      	movs	r1, #128	@ 0x80
 801a68e:	0049      	lsls	r1, r1, #1
 801a690:	430a      	orrs	r2, r1
 801a692:	601a      	str	r2, [r3, #0]
 801a694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a696:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a69a:	f383 8810 	msr	PRIMASK, r3
}
 801a69e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a6a0:	f3ef 8310 	mrs	r3, PRIMASK
 801a6a4:	613b      	str	r3, [r7, #16]
  return(result);
 801a6a6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a6a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a6aa:	2301      	movs	r3, #1
 801a6ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6ae:	697b      	ldr	r3, [r7, #20]
 801a6b0:	f383 8810 	msr	PRIMASK, r3
}
 801a6b4:	46c0      	nop			@ (mov r8, r8)
 801a6b6:	68fb      	ldr	r3, [r7, #12]
 801a6b8:	681b      	ldr	r3, [r3, #0]
 801a6ba:	689a      	ldr	r2, [r3, #8]
 801a6bc:	68fb      	ldr	r3, [r7, #12]
 801a6be:	681b      	ldr	r3, [r3, #0]
 801a6c0:	2101      	movs	r1, #1
 801a6c2:	430a      	orrs	r2, r1
 801a6c4:	609a      	str	r2, [r3, #8]
 801a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a6c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6ca:	69bb      	ldr	r3, [r7, #24]
 801a6cc:	f383 8810 	msr	PRIMASK, r3
}
 801a6d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a6d2:	f3ef 8310 	mrs	r3, PRIMASK
 801a6d6:	61fb      	str	r3, [r7, #28]
  return(result);
 801a6d8:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a6da:	637b      	str	r3, [r7, #52]	@ 0x34
 801a6dc:	2301      	movs	r3, #1
 801a6de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6e0:	6a3b      	ldr	r3, [r7, #32]
 801a6e2:	f383 8810 	msr	PRIMASK, r3
}
 801a6e6:	46c0      	nop			@ (mov r8, r8)
 801a6e8:	68fb      	ldr	r3, [r7, #12]
 801a6ea:	681b      	ldr	r3, [r3, #0]
 801a6ec:	689a      	ldr	r2, [r3, #8]
 801a6ee:	68fb      	ldr	r3, [r7, #12]
 801a6f0:	681b      	ldr	r3, [r3, #0]
 801a6f2:	2140      	movs	r1, #64	@ 0x40
 801a6f4:	430a      	orrs	r2, r1
 801a6f6:	609a      	str	r2, [r3, #8]
 801a6f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6fe:	f383 8810 	msr	PRIMASK, r3
}
 801a702:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 801a704:	2300      	movs	r3, #0
}
 801a706:	0018      	movs	r0, r3
 801a708:	46bd      	mov	sp, r7
 801a70a:	b010      	add	sp, #64	@ 0x40
 801a70c:	bd80      	pop	{r7, pc}
 801a70e:	46c0      	nop			@ (mov r8, r8)
 801a710:	0801a921 	.word	0x0801a921
 801a714:	0801aa51 	.word	0x0801aa51
 801a718:	0801aa93 	.word	0x0801aa93

0801a71c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801a71c:	b580      	push	{r7, lr}
 801a71e:	b08a      	sub	sp, #40	@ 0x28
 801a720:	af00      	add	r7, sp, #0
 801a722:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a724:	f3ef 8310 	mrs	r3, PRIMASK
 801a728:	60bb      	str	r3, [r7, #8]
  return(result);
 801a72a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801a72c:	627b      	str	r3, [r7, #36]	@ 0x24
 801a72e:	2301      	movs	r3, #1
 801a730:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a732:	68fb      	ldr	r3, [r7, #12]
 801a734:	f383 8810 	msr	PRIMASK, r3
}
 801a738:	46c0      	nop			@ (mov r8, r8)
 801a73a:	687b      	ldr	r3, [r7, #4]
 801a73c:	681b      	ldr	r3, [r3, #0]
 801a73e:	681a      	ldr	r2, [r3, #0]
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	681b      	ldr	r3, [r3, #0]
 801a744:	21c0      	movs	r1, #192	@ 0xc0
 801a746:	438a      	bics	r2, r1
 801a748:	601a      	str	r2, [r3, #0]
 801a74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a74c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a74e:	693b      	ldr	r3, [r7, #16]
 801a750:	f383 8810 	msr	PRIMASK, r3
}
 801a754:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a756:	f3ef 8310 	mrs	r3, PRIMASK
 801a75a:	617b      	str	r3, [r7, #20]
  return(result);
 801a75c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801a75e:	623b      	str	r3, [r7, #32]
 801a760:	2301      	movs	r3, #1
 801a762:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a764:	69bb      	ldr	r3, [r7, #24]
 801a766:	f383 8810 	msr	PRIMASK, r3
}
 801a76a:	46c0      	nop			@ (mov r8, r8)
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	681b      	ldr	r3, [r3, #0]
 801a770:	689a      	ldr	r2, [r3, #8]
 801a772:	687b      	ldr	r3, [r7, #4]
 801a774:	681b      	ldr	r3, [r3, #0]
 801a776:	4908      	ldr	r1, [pc, #32]	@ (801a798 <UART_EndTxTransfer+0x7c>)
 801a778:	400a      	ands	r2, r1
 801a77a:	609a      	str	r2, [r3, #8]
 801a77c:	6a3b      	ldr	r3, [r7, #32]
 801a77e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a780:	69fb      	ldr	r3, [r7, #28]
 801a782:	f383 8810 	msr	PRIMASK, r3
}
 801a786:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801a788:	687b      	ldr	r3, [r7, #4]
 801a78a:	2288      	movs	r2, #136	@ 0x88
 801a78c:	2120      	movs	r1, #32
 801a78e:	5099      	str	r1, [r3, r2]
}
 801a790:	46c0      	nop			@ (mov r8, r8)
 801a792:	46bd      	mov	sp, r7
 801a794:	b00a      	add	sp, #40	@ 0x28
 801a796:	bd80      	pop	{r7, pc}
 801a798:	ff7fffff 	.word	0xff7fffff

0801a79c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801a79c:	b580      	push	{r7, lr}
 801a79e:	b08e      	sub	sp, #56	@ 0x38
 801a7a0:	af00      	add	r7, sp, #0
 801a7a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a7a4:	f3ef 8310 	mrs	r3, PRIMASK
 801a7a8:	617b      	str	r3, [r7, #20]
  return(result);
 801a7aa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801a7ac:	637b      	str	r3, [r7, #52]	@ 0x34
 801a7ae:	2301      	movs	r3, #1
 801a7b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7b2:	69bb      	ldr	r3, [r7, #24]
 801a7b4:	f383 8810 	msr	PRIMASK, r3
}
 801a7b8:	46c0      	nop			@ (mov r8, r8)
 801a7ba:	687b      	ldr	r3, [r7, #4]
 801a7bc:	681b      	ldr	r3, [r3, #0]
 801a7be:	681a      	ldr	r2, [r3, #0]
 801a7c0:	687b      	ldr	r3, [r7, #4]
 801a7c2:	681b      	ldr	r3, [r3, #0]
 801a7c4:	4926      	ldr	r1, [pc, #152]	@ (801a860 <UART_EndRxTransfer+0xc4>)
 801a7c6:	400a      	ands	r2, r1
 801a7c8:	601a      	str	r2, [r3, #0]
 801a7ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a7cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7ce:	69fb      	ldr	r3, [r7, #28]
 801a7d0:	f383 8810 	msr	PRIMASK, r3
}
 801a7d4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a7d6:	f3ef 8310 	mrs	r3, PRIMASK
 801a7da:	623b      	str	r3, [r7, #32]
  return(result);
 801a7dc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801a7de:	633b      	str	r3, [r7, #48]	@ 0x30
 801a7e0:	2301      	movs	r3, #1
 801a7e2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7e6:	f383 8810 	msr	PRIMASK, r3
}
 801a7ea:	46c0      	nop			@ (mov r8, r8)
 801a7ec:	687b      	ldr	r3, [r7, #4]
 801a7ee:	681b      	ldr	r3, [r3, #0]
 801a7f0:	689a      	ldr	r2, [r3, #8]
 801a7f2:	687b      	ldr	r3, [r7, #4]
 801a7f4:	681b      	ldr	r3, [r3, #0]
 801a7f6:	491b      	ldr	r1, [pc, #108]	@ (801a864 <UART_EndRxTransfer+0xc8>)
 801a7f8:	400a      	ands	r2, r1
 801a7fa:	609a      	str	r2, [r3, #8]
 801a7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a7fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a802:	f383 8810 	msr	PRIMASK, r3
}
 801a806:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a808:	687b      	ldr	r3, [r7, #4]
 801a80a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a80c:	2b01      	cmp	r3, #1
 801a80e:	d118      	bne.n	801a842 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a810:	f3ef 8310 	mrs	r3, PRIMASK
 801a814:	60bb      	str	r3, [r7, #8]
  return(result);
 801a816:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a81a:	2301      	movs	r3, #1
 801a81c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a81e:	68fb      	ldr	r3, [r7, #12]
 801a820:	f383 8810 	msr	PRIMASK, r3
}
 801a824:	46c0      	nop			@ (mov r8, r8)
 801a826:	687b      	ldr	r3, [r7, #4]
 801a828:	681b      	ldr	r3, [r3, #0]
 801a82a:	681a      	ldr	r2, [r3, #0]
 801a82c:	687b      	ldr	r3, [r7, #4]
 801a82e:	681b      	ldr	r3, [r3, #0]
 801a830:	2110      	movs	r1, #16
 801a832:	438a      	bics	r2, r1
 801a834:	601a      	str	r2, [r3, #0]
 801a836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a838:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a83a:	693b      	ldr	r3, [r7, #16]
 801a83c:	f383 8810 	msr	PRIMASK, r3
}
 801a840:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801a842:	687b      	ldr	r3, [r7, #4]
 801a844:	228c      	movs	r2, #140	@ 0x8c
 801a846:	2120      	movs	r1, #32
 801a848:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a84a:	687b      	ldr	r3, [r7, #4]
 801a84c:	2200      	movs	r2, #0
 801a84e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801a850:	687b      	ldr	r3, [r7, #4]
 801a852:	2200      	movs	r2, #0
 801a854:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801a856:	46c0      	nop			@ (mov r8, r8)
 801a858:	46bd      	mov	sp, r7
 801a85a:	b00e      	add	sp, #56	@ 0x38
 801a85c:	bd80      	pop	{r7, pc}
 801a85e:	46c0      	nop			@ (mov r8, r8)
 801a860:	fffffedf 	.word	0xfffffedf
 801a864:	effffffe 	.word	0xeffffffe

0801a868 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801a868:	b580      	push	{r7, lr}
 801a86a:	b08c      	sub	sp, #48	@ 0x30
 801a86c:	af00      	add	r7, sp, #0
 801a86e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a874:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801a876:	687b      	ldr	r3, [r7, #4]
 801a878:	681b      	ldr	r3, [r3, #0]
 801a87a:	681b      	ldr	r3, [r3, #0]
 801a87c:	2220      	movs	r2, #32
 801a87e:	4013      	ands	r3, r2
 801a880:	d135      	bne.n	801a8ee <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 801a882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a884:	2256      	movs	r2, #86	@ 0x56
 801a886:	2100      	movs	r1, #0
 801a888:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a88a:	f3ef 8310 	mrs	r3, PRIMASK
 801a88e:	60fb      	str	r3, [r7, #12]
  return(result);
 801a890:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801a892:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a894:	2301      	movs	r3, #1
 801a896:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a898:	693b      	ldr	r3, [r7, #16]
 801a89a:	f383 8810 	msr	PRIMASK, r3
}
 801a89e:	46c0      	nop			@ (mov r8, r8)
 801a8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a8a2:	681b      	ldr	r3, [r3, #0]
 801a8a4:	689a      	ldr	r2, [r3, #8]
 801a8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a8a8:	681b      	ldr	r3, [r3, #0]
 801a8aa:	2180      	movs	r1, #128	@ 0x80
 801a8ac:	438a      	bics	r2, r1
 801a8ae:	609a      	str	r2, [r3, #8]
 801a8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8b4:	697b      	ldr	r3, [r7, #20]
 801a8b6:	f383 8810 	msr	PRIMASK, r3
}
 801a8ba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a8bc:	f3ef 8310 	mrs	r3, PRIMASK
 801a8c0:	61bb      	str	r3, [r7, #24]
  return(result);
 801a8c2:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801a8c4:	627b      	str	r3, [r7, #36]	@ 0x24
 801a8c6:	2301      	movs	r3, #1
 801a8c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8ca:	69fb      	ldr	r3, [r7, #28]
 801a8cc:	f383 8810 	msr	PRIMASK, r3
}
 801a8d0:	46c0      	nop			@ (mov r8, r8)
 801a8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a8d4:	681b      	ldr	r3, [r3, #0]
 801a8d6:	681a      	ldr	r2, [r3, #0]
 801a8d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a8da:	681b      	ldr	r3, [r3, #0]
 801a8dc:	2140      	movs	r1, #64	@ 0x40
 801a8de:	430a      	orrs	r2, r1
 801a8e0:	601a      	str	r2, [r3, #0]
 801a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a8e6:	6a3b      	ldr	r3, [r7, #32]
 801a8e8:	f383 8810 	msr	PRIMASK, r3
}
 801a8ec:	e004      	b.n	801a8f8 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 801a8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a8f0:	0018      	movs	r0, r3
 801a8f2:	f7ff fa99 	bl	8019e28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a8f6:	46c0      	nop			@ (mov r8, r8)
 801a8f8:	46c0      	nop			@ (mov r8, r8)
 801a8fa:	46bd      	mov	sp, r7
 801a8fc:	b00c      	add	sp, #48	@ 0x30
 801a8fe:	bd80      	pop	{r7, pc}

0801a900 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801a900:	b580      	push	{r7, lr}
 801a902:	b084      	sub	sp, #16
 801a904:	af00      	add	r7, sp, #0
 801a906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a908:	687b      	ldr	r3, [r7, #4]
 801a90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a90c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801a90e:	68fb      	ldr	r3, [r7, #12]
 801a910:	0018      	movs	r0, r3
 801a912:	f7ff fa91 	bl	8019e38 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801a916:	46c0      	nop			@ (mov r8, r8)
 801a918:	46bd      	mov	sp, r7
 801a91a:	b004      	add	sp, #16
 801a91c:	bd80      	pop	{r7, pc}
	...

0801a920 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801a920:	b580      	push	{r7, lr}
 801a922:	b094      	sub	sp, #80	@ 0x50
 801a924:	af00      	add	r7, sp, #0
 801a926:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801a928:	687b      	ldr	r3, [r7, #4]
 801a92a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a92c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	681b      	ldr	r3, [r3, #0]
 801a932:	681b      	ldr	r3, [r3, #0]
 801a934:	2220      	movs	r2, #32
 801a936:	4013      	ands	r3, r2
 801a938:	d16f      	bne.n	801aa1a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 801a93a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a93c:	225e      	movs	r2, #94	@ 0x5e
 801a93e:	2100      	movs	r1, #0
 801a940:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a942:	f3ef 8310 	mrs	r3, PRIMASK
 801a946:	61bb      	str	r3, [r7, #24]
  return(result);
 801a948:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801a94a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a94c:	2301      	movs	r3, #1
 801a94e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a950:	69fb      	ldr	r3, [r7, #28]
 801a952:	f383 8810 	msr	PRIMASK, r3
}
 801a956:	46c0      	nop			@ (mov r8, r8)
 801a958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a95a:	681b      	ldr	r3, [r3, #0]
 801a95c:	681a      	ldr	r2, [r3, #0]
 801a95e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a960:	681b      	ldr	r3, [r3, #0]
 801a962:	493a      	ldr	r1, [pc, #232]	@ (801aa4c <UART_DMAReceiveCplt+0x12c>)
 801a964:	400a      	ands	r2, r1
 801a966:	601a      	str	r2, [r3, #0]
 801a968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a96a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a96c:	6a3b      	ldr	r3, [r7, #32]
 801a96e:	f383 8810 	msr	PRIMASK, r3
}
 801a972:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a974:	f3ef 8310 	mrs	r3, PRIMASK
 801a978:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 801a97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a97c:	647b      	str	r3, [r7, #68]	@ 0x44
 801a97e:	2301      	movs	r3, #1
 801a980:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a984:	f383 8810 	msr	PRIMASK, r3
}
 801a988:	46c0      	nop			@ (mov r8, r8)
 801a98a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a98c:	681b      	ldr	r3, [r3, #0]
 801a98e:	689a      	ldr	r2, [r3, #8]
 801a990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a992:	681b      	ldr	r3, [r3, #0]
 801a994:	2101      	movs	r1, #1
 801a996:	438a      	bics	r2, r1
 801a998:	609a      	str	r2, [r3, #8]
 801a99a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a99c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9a0:	f383 8810 	msr	PRIMASK, r3
}
 801a9a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a9a6:	f3ef 8310 	mrs	r3, PRIMASK
 801a9aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 801a9ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a9ae:	643b      	str	r3, [r7, #64]	@ 0x40
 801a9b0:	2301      	movs	r3, #1
 801a9b2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9b6:	f383 8810 	msr	PRIMASK, r3
}
 801a9ba:	46c0      	nop			@ (mov r8, r8)
 801a9bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a9be:	681b      	ldr	r3, [r3, #0]
 801a9c0:	689a      	ldr	r2, [r3, #8]
 801a9c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a9c4:	681b      	ldr	r3, [r3, #0]
 801a9c6:	2140      	movs	r1, #64	@ 0x40
 801a9c8:	438a      	bics	r2, r1
 801a9ca:	609a      	str	r2, [r3, #8]
 801a9cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a9ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a9d2:	f383 8810 	msr	PRIMASK, r3
}
 801a9d6:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801a9d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a9da:	228c      	movs	r2, #140	@ 0x8c
 801a9dc:	2120      	movs	r1, #32
 801a9de:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a9e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a9e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a9e4:	2b01      	cmp	r3, #1
 801a9e6:	d118      	bne.n	801aa1a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801a9e8:	f3ef 8310 	mrs	r3, PRIMASK
 801a9ec:	60fb      	str	r3, [r7, #12]
  return(result);
 801a9ee:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a9f2:	2301      	movs	r3, #1
 801a9f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9f6:	693b      	ldr	r3, [r7, #16]
 801a9f8:	f383 8810 	msr	PRIMASK, r3
}
 801a9fc:	46c0      	nop			@ (mov r8, r8)
 801a9fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	681a      	ldr	r2, [r3, #0]
 801aa04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa06:	681b      	ldr	r3, [r3, #0]
 801aa08:	2110      	movs	r1, #16
 801aa0a:	438a      	bics	r2, r1
 801aa0c:	601a      	str	r2, [r3, #0]
 801aa0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aa10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa12:	697b      	ldr	r3, [r7, #20]
 801aa14:	f383 8810 	msr	PRIMASK, r3
}
 801aa18:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801aa1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa1c:	2200      	movs	r2, #0
 801aa1e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801aa20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801aa24:	2b01      	cmp	r3, #1
 801aa26:	d108      	bne.n	801aa3a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801aa28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa2a:	225c      	movs	r2, #92	@ 0x5c
 801aa2c:	5a9a      	ldrh	r2, [r3, r2]
 801aa2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa30:	0011      	movs	r1, r2
 801aa32:	0018      	movs	r0, r3
 801aa34:	f7ff fa20 	bl	8019e78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801aa38:	e003      	b.n	801aa42 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 801aa3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aa3c:	0018      	movs	r0, r3
 801aa3e:	f7ff fa03 	bl	8019e48 <HAL_UART_RxCpltCallback>
}
 801aa42:	46c0      	nop			@ (mov r8, r8)
 801aa44:	46bd      	mov	sp, r7
 801aa46:	b014      	add	sp, #80	@ 0x50
 801aa48:	bd80      	pop	{r7, pc}
 801aa4a:	46c0      	nop			@ (mov r8, r8)
 801aa4c:	fffffeff 	.word	0xfffffeff

0801aa50 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801aa50:	b580      	push	{r7, lr}
 801aa52:	b084      	sub	sp, #16
 801aa54:	af00      	add	r7, sp, #0
 801aa56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa5c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801aa5e:	68fb      	ldr	r3, [r7, #12]
 801aa60:	2201      	movs	r2, #1
 801aa62:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801aa64:	68fb      	ldr	r3, [r7, #12]
 801aa66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801aa68:	2b01      	cmp	r3, #1
 801aa6a:	d10a      	bne.n	801aa82 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801aa6c:	68fb      	ldr	r3, [r7, #12]
 801aa6e:	225c      	movs	r2, #92	@ 0x5c
 801aa70:	5a9b      	ldrh	r3, [r3, r2]
 801aa72:	085b      	lsrs	r3, r3, #1
 801aa74:	b29a      	uxth	r2, r3
 801aa76:	68fb      	ldr	r3, [r7, #12]
 801aa78:	0011      	movs	r1, r2
 801aa7a:	0018      	movs	r0, r3
 801aa7c:	f7ff f9fc 	bl	8019e78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801aa80:	e003      	b.n	801aa8a <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 801aa82:	68fb      	ldr	r3, [r7, #12]
 801aa84:	0018      	movs	r0, r3
 801aa86:	f7ff f9e7 	bl	8019e58 <HAL_UART_RxHalfCpltCallback>
}
 801aa8a:	46c0      	nop			@ (mov r8, r8)
 801aa8c:	46bd      	mov	sp, r7
 801aa8e:	b004      	add	sp, #16
 801aa90:	bd80      	pop	{r7, pc}

0801aa92 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801aa92:	b580      	push	{r7, lr}
 801aa94:	b086      	sub	sp, #24
 801aa96:	af00      	add	r7, sp, #0
 801aa98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801aa9a:	687b      	ldr	r3, [r7, #4]
 801aa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aa9e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801aaa0:	697b      	ldr	r3, [r7, #20]
 801aaa2:	2288      	movs	r2, #136	@ 0x88
 801aaa4:	589b      	ldr	r3, [r3, r2]
 801aaa6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801aaa8:	697b      	ldr	r3, [r7, #20]
 801aaaa:	228c      	movs	r2, #140	@ 0x8c
 801aaac:	589b      	ldr	r3, [r3, r2]
 801aaae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801aab0:	697b      	ldr	r3, [r7, #20]
 801aab2:	681b      	ldr	r3, [r3, #0]
 801aab4:	689b      	ldr	r3, [r3, #8]
 801aab6:	2280      	movs	r2, #128	@ 0x80
 801aab8:	4013      	ands	r3, r2
 801aaba:	2b80      	cmp	r3, #128	@ 0x80
 801aabc:	d10a      	bne.n	801aad4 <UART_DMAError+0x42>
 801aabe:	693b      	ldr	r3, [r7, #16]
 801aac0:	2b21      	cmp	r3, #33	@ 0x21
 801aac2:	d107      	bne.n	801aad4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801aac4:	697b      	ldr	r3, [r7, #20]
 801aac6:	2256      	movs	r2, #86	@ 0x56
 801aac8:	2100      	movs	r1, #0
 801aaca:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 801aacc:	697b      	ldr	r3, [r7, #20]
 801aace:	0018      	movs	r0, r3
 801aad0:	f7ff fe24 	bl	801a71c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801aad4:	697b      	ldr	r3, [r7, #20]
 801aad6:	681b      	ldr	r3, [r3, #0]
 801aad8:	689b      	ldr	r3, [r3, #8]
 801aada:	2240      	movs	r2, #64	@ 0x40
 801aadc:	4013      	ands	r3, r2
 801aade:	2b40      	cmp	r3, #64	@ 0x40
 801aae0:	d10a      	bne.n	801aaf8 <UART_DMAError+0x66>
 801aae2:	68fb      	ldr	r3, [r7, #12]
 801aae4:	2b22      	cmp	r3, #34	@ 0x22
 801aae6:	d107      	bne.n	801aaf8 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801aae8:	697b      	ldr	r3, [r7, #20]
 801aaea:	225e      	movs	r2, #94	@ 0x5e
 801aaec:	2100      	movs	r1, #0
 801aaee:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 801aaf0:	697b      	ldr	r3, [r7, #20]
 801aaf2:	0018      	movs	r0, r3
 801aaf4:	f7ff fe52 	bl	801a79c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801aaf8:	697b      	ldr	r3, [r7, #20]
 801aafa:	2290      	movs	r2, #144	@ 0x90
 801aafc:	589b      	ldr	r3, [r3, r2]
 801aafe:	2210      	movs	r2, #16
 801ab00:	431a      	orrs	r2, r3
 801ab02:	697b      	ldr	r3, [r7, #20]
 801ab04:	2190      	movs	r1, #144	@ 0x90
 801ab06:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801ab08:	697b      	ldr	r3, [r7, #20]
 801ab0a:	0018      	movs	r0, r3
 801ab0c:	f7ff f9ac 	bl	8019e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ab10:	46c0      	nop			@ (mov r8, r8)
 801ab12:	46bd      	mov	sp, r7
 801ab14:	b006      	add	sp, #24
 801ab16:	bd80      	pop	{r7, pc}

0801ab18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801ab18:	b580      	push	{r7, lr}
 801ab1a:	b084      	sub	sp, #16
 801ab1c:	af00      	add	r7, sp, #0
 801ab1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801ab20:	687b      	ldr	r3, [r7, #4]
 801ab22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ab24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801ab26:	68fb      	ldr	r3, [r7, #12]
 801ab28:	225e      	movs	r2, #94	@ 0x5e
 801ab2a:	2100      	movs	r1, #0
 801ab2c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	0018      	movs	r0, r3
 801ab32:	f7ff f999 	bl	8019e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ab36:	46c0      	nop			@ (mov r8, r8)
 801ab38:	46bd      	mov	sp, r7
 801ab3a:	b004      	add	sp, #16
 801ab3c:	bd80      	pop	{r7, pc}

0801ab3e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801ab3e:	b580      	push	{r7, lr}
 801ab40:	b086      	sub	sp, #24
 801ab42:	af00      	add	r7, sp, #0
 801ab44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801ab46:	f3ef 8310 	mrs	r3, PRIMASK
 801ab4a:	60bb      	str	r3, [r7, #8]
  return(result);
 801ab4c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801ab4e:	617b      	str	r3, [r7, #20]
 801ab50:	2301      	movs	r3, #1
 801ab52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ab54:	68fb      	ldr	r3, [r7, #12]
 801ab56:	f383 8810 	msr	PRIMASK, r3
}
 801ab5a:	46c0      	nop			@ (mov r8, r8)
 801ab5c:	687b      	ldr	r3, [r7, #4]
 801ab5e:	681b      	ldr	r3, [r3, #0]
 801ab60:	681a      	ldr	r2, [r3, #0]
 801ab62:	687b      	ldr	r3, [r7, #4]
 801ab64:	681b      	ldr	r3, [r3, #0]
 801ab66:	2140      	movs	r1, #64	@ 0x40
 801ab68:	438a      	bics	r2, r1
 801ab6a:	601a      	str	r2, [r3, #0]
 801ab6c:	697b      	ldr	r3, [r7, #20]
 801ab6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ab70:	693b      	ldr	r3, [r7, #16]
 801ab72:	f383 8810 	msr	PRIMASK, r3
}
 801ab76:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	2288      	movs	r2, #136	@ 0x88
 801ab7c:	2120      	movs	r1, #32
 801ab7e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801ab80:	687b      	ldr	r3, [r7, #4]
 801ab82:	2200      	movs	r2, #0
 801ab84:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801ab86:	687b      	ldr	r3, [r7, #4]
 801ab88:	0018      	movs	r0, r3
 801ab8a:	f7ff f94d 	bl	8019e28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ab8e:	46c0      	nop			@ (mov r8, r8)
 801ab90:	46bd      	mov	sp, r7
 801ab92:	b006      	add	sp, #24
 801ab94:	bd80      	pop	{r7, pc}

0801ab96 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801ab96:	b580      	push	{r7, lr}
 801ab98:	b082      	sub	sp, #8
 801ab9a:	af00      	add	r7, sp, #0
 801ab9c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801ab9e:	46c0      	nop			@ (mov r8, r8)
 801aba0:	46bd      	mov	sp, r7
 801aba2:	b002      	add	sp, #8
 801aba4:	bd80      	pop	{r7, pc}

0801aba6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801aba6:	b580      	push	{r7, lr}
 801aba8:	b082      	sub	sp, #8
 801abaa:	af00      	add	r7, sp, #0
 801abac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801abae:	46c0      	nop			@ (mov r8, r8)
 801abb0:	46bd      	mov	sp, r7
 801abb2:	b002      	add	sp, #8
 801abb4:	bd80      	pop	{r7, pc}

0801abb6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801abb6:	b580      	push	{r7, lr}
 801abb8:	b082      	sub	sp, #8
 801abba:	af00      	add	r7, sp, #0
 801abbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801abbe:	46c0      	nop			@ (mov r8, r8)
 801abc0:	46bd      	mov	sp, r7
 801abc2:	b002      	add	sp, #8
 801abc4:	bd80      	pop	{r7, pc}
	...

0801abc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801abc8:	b580      	push	{r7, lr}
 801abca:	b084      	sub	sp, #16
 801abcc:	af00      	add	r7, sp, #0
 801abce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	2284      	movs	r2, #132	@ 0x84
 801abd4:	5c9b      	ldrb	r3, [r3, r2]
 801abd6:	2b01      	cmp	r3, #1
 801abd8:	d101      	bne.n	801abde <HAL_UARTEx_DisableFifoMode+0x16>
 801abda:	2302      	movs	r3, #2
 801abdc:	e027      	b.n	801ac2e <HAL_UARTEx_DisableFifoMode+0x66>
 801abde:	687b      	ldr	r3, [r7, #4]
 801abe0:	2284      	movs	r2, #132	@ 0x84
 801abe2:	2101      	movs	r1, #1
 801abe4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801abe6:	687b      	ldr	r3, [r7, #4]
 801abe8:	2288      	movs	r2, #136	@ 0x88
 801abea:	2124      	movs	r1, #36	@ 0x24
 801abec:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	681b      	ldr	r3, [r3, #0]
 801abf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801abf6:	687b      	ldr	r3, [r7, #4]
 801abf8:	681b      	ldr	r3, [r3, #0]
 801abfa:	681a      	ldr	r2, [r3, #0]
 801abfc:	687b      	ldr	r3, [r7, #4]
 801abfe:	681b      	ldr	r3, [r3, #0]
 801ac00:	2101      	movs	r1, #1
 801ac02:	438a      	bics	r2, r1
 801ac04:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801ac06:	68fb      	ldr	r3, [r7, #12]
 801ac08:	4a0b      	ldr	r2, [pc, #44]	@ (801ac38 <HAL_UARTEx_DisableFifoMode+0x70>)
 801ac0a:	4013      	ands	r3, r2
 801ac0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	2200      	movs	r2, #0
 801ac12:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ac14:	687b      	ldr	r3, [r7, #4]
 801ac16:	681b      	ldr	r3, [r3, #0]
 801ac18:	68fa      	ldr	r2, [r7, #12]
 801ac1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	2288      	movs	r2, #136	@ 0x88
 801ac20:	2120      	movs	r1, #32
 801ac22:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	2284      	movs	r2, #132	@ 0x84
 801ac28:	2100      	movs	r1, #0
 801ac2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801ac2c:	2300      	movs	r3, #0
}
 801ac2e:	0018      	movs	r0, r3
 801ac30:	46bd      	mov	sp, r7
 801ac32:	b004      	add	sp, #16
 801ac34:	bd80      	pop	{r7, pc}
 801ac36:	46c0      	nop			@ (mov r8, r8)
 801ac38:	dfffffff 	.word	0xdfffffff

0801ac3c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ac3c:	b580      	push	{r7, lr}
 801ac3e:	b084      	sub	sp, #16
 801ac40:	af00      	add	r7, sp, #0
 801ac42:	6078      	str	r0, [r7, #4]
 801ac44:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ac46:	687b      	ldr	r3, [r7, #4]
 801ac48:	2284      	movs	r2, #132	@ 0x84
 801ac4a:	5c9b      	ldrb	r3, [r3, r2]
 801ac4c:	2b01      	cmp	r3, #1
 801ac4e:	d101      	bne.n	801ac54 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801ac50:	2302      	movs	r3, #2
 801ac52:	e02e      	b.n	801acb2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 801ac54:	687b      	ldr	r3, [r7, #4]
 801ac56:	2284      	movs	r2, #132	@ 0x84
 801ac58:	2101      	movs	r1, #1
 801ac5a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801ac5c:	687b      	ldr	r3, [r7, #4]
 801ac5e:	2288      	movs	r2, #136	@ 0x88
 801ac60:	2124      	movs	r1, #36	@ 0x24
 801ac62:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ac64:	687b      	ldr	r3, [r7, #4]
 801ac66:	681b      	ldr	r3, [r3, #0]
 801ac68:	681b      	ldr	r3, [r3, #0]
 801ac6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ac6c:	687b      	ldr	r3, [r7, #4]
 801ac6e:	681b      	ldr	r3, [r3, #0]
 801ac70:	681a      	ldr	r2, [r3, #0]
 801ac72:	687b      	ldr	r3, [r7, #4]
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	2101      	movs	r1, #1
 801ac78:	438a      	bics	r2, r1
 801ac7a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	681b      	ldr	r3, [r3, #0]
 801ac80:	689b      	ldr	r3, [r3, #8]
 801ac82:	00db      	lsls	r3, r3, #3
 801ac84:	08d9      	lsrs	r1, r3, #3
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	683a      	ldr	r2, [r7, #0]
 801ac8c:	430a      	orrs	r2, r1
 801ac8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ac90:	687b      	ldr	r3, [r7, #4]
 801ac92:	0018      	movs	r0, r3
 801ac94:	f000 f854 	bl	801ad40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ac98:	687b      	ldr	r3, [r7, #4]
 801ac9a:	681b      	ldr	r3, [r3, #0]
 801ac9c:	68fa      	ldr	r2, [r7, #12]
 801ac9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801aca0:	687b      	ldr	r3, [r7, #4]
 801aca2:	2288      	movs	r2, #136	@ 0x88
 801aca4:	2120      	movs	r1, #32
 801aca6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801aca8:	687b      	ldr	r3, [r7, #4]
 801acaa:	2284      	movs	r2, #132	@ 0x84
 801acac:	2100      	movs	r1, #0
 801acae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801acb0:	2300      	movs	r3, #0
}
 801acb2:	0018      	movs	r0, r3
 801acb4:	46bd      	mov	sp, r7
 801acb6:	b004      	add	sp, #16
 801acb8:	bd80      	pop	{r7, pc}
	...

0801acbc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801acbc:	b580      	push	{r7, lr}
 801acbe:	b084      	sub	sp, #16
 801acc0:	af00      	add	r7, sp, #0
 801acc2:	6078      	str	r0, [r7, #4]
 801acc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801acc6:	687b      	ldr	r3, [r7, #4]
 801acc8:	2284      	movs	r2, #132	@ 0x84
 801acca:	5c9b      	ldrb	r3, [r3, r2]
 801accc:	2b01      	cmp	r3, #1
 801acce:	d101      	bne.n	801acd4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801acd0:	2302      	movs	r3, #2
 801acd2:	e02f      	b.n	801ad34 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 801acd4:	687b      	ldr	r3, [r7, #4]
 801acd6:	2284      	movs	r2, #132	@ 0x84
 801acd8:	2101      	movs	r1, #1
 801acda:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 801acdc:	687b      	ldr	r3, [r7, #4]
 801acde:	2288      	movs	r2, #136	@ 0x88
 801ace0:	2124      	movs	r1, #36	@ 0x24
 801ace2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ace4:	687b      	ldr	r3, [r7, #4]
 801ace6:	681b      	ldr	r3, [r3, #0]
 801ace8:	681b      	ldr	r3, [r3, #0]
 801acea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801acec:	687b      	ldr	r3, [r7, #4]
 801acee:	681b      	ldr	r3, [r3, #0]
 801acf0:	681a      	ldr	r2, [r3, #0]
 801acf2:	687b      	ldr	r3, [r7, #4]
 801acf4:	681b      	ldr	r3, [r3, #0]
 801acf6:	2101      	movs	r1, #1
 801acf8:	438a      	bics	r2, r1
 801acfa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801acfc:	687b      	ldr	r3, [r7, #4]
 801acfe:	681b      	ldr	r3, [r3, #0]
 801ad00:	689b      	ldr	r3, [r3, #8]
 801ad02:	4a0e      	ldr	r2, [pc, #56]	@ (801ad3c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 801ad04:	4013      	ands	r3, r2
 801ad06:	0019      	movs	r1, r3
 801ad08:	687b      	ldr	r3, [r7, #4]
 801ad0a:	681b      	ldr	r3, [r3, #0]
 801ad0c:	683a      	ldr	r2, [r7, #0]
 801ad0e:	430a      	orrs	r2, r1
 801ad10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ad12:	687b      	ldr	r3, [r7, #4]
 801ad14:	0018      	movs	r0, r3
 801ad16:	f000 f813 	bl	801ad40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ad1a:	687b      	ldr	r3, [r7, #4]
 801ad1c:	681b      	ldr	r3, [r3, #0]
 801ad1e:	68fa      	ldr	r2, [r7, #12]
 801ad20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ad22:	687b      	ldr	r3, [r7, #4]
 801ad24:	2288      	movs	r2, #136	@ 0x88
 801ad26:	2120      	movs	r1, #32
 801ad28:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ad2a:	687b      	ldr	r3, [r7, #4]
 801ad2c:	2284      	movs	r2, #132	@ 0x84
 801ad2e:	2100      	movs	r1, #0
 801ad30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801ad32:	2300      	movs	r3, #0
}
 801ad34:	0018      	movs	r0, r3
 801ad36:	46bd      	mov	sp, r7
 801ad38:	b004      	add	sp, #16
 801ad3a:	bd80      	pop	{r7, pc}
 801ad3c:	f1ffffff 	.word	0xf1ffffff

0801ad40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801ad40:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ad42:	b085      	sub	sp, #20
 801ad44:	af00      	add	r7, sp, #0
 801ad46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801ad48:	687b      	ldr	r3, [r7, #4]
 801ad4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	d108      	bne.n	801ad62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801ad50:	687b      	ldr	r3, [r7, #4]
 801ad52:	226a      	movs	r2, #106	@ 0x6a
 801ad54:	2101      	movs	r1, #1
 801ad56:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	2268      	movs	r2, #104	@ 0x68
 801ad5c:	2101      	movs	r1, #1
 801ad5e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801ad60:	e043      	b.n	801adea <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801ad62:	260f      	movs	r6, #15
 801ad64:	19bb      	adds	r3, r7, r6
 801ad66:	2208      	movs	r2, #8
 801ad68:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801ad6a:	200e      	movs	r0, #14
 801ad6c:	183b      	adds	r3, r7, r0
 801ad6e:	2208      	movs	r2, #8
 801ad70:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801ad72:	687b      	ldr	r3, [r7, #4]
 801ad74:	681b      	ldr	r3, [r3, #0]
 801ad76:	689b      	ldr	r3, [r3, #8]
 801ad78:	0e5b      	lsrs	r3, r3, #25
 801ad7a:	b2da      	uxtb	r2, r3
 801ad7c:	240d      	movs	r4, #13
 801ad7e:	193b      	adds	r3, r7, r4
 801ad80:	2107      	movs	r1, #7
 801ad82:	400a      	ands	r2, r1
 801ad84:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801ad86:	687b      	ldr	r3, [r7, #4]
 801ad88:	681b      	ldr	r3, [r3, #0]
 801ad8a:	689b      	ldr	r3, [r3, #8]
 801ad8c:	0f5b      	lsrs	r3, r3, #29
 801ad8e:	b2da      	uxtb	r2, r3
 801ad90:	250c      	movs	r5, #12
 801ad92:	197b      	adds	r3, r7, r5
 801ad94:	2107      	movs	r1, #7
 801ad96:	400a      	ands	r2, r1
 801ad98:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801ad9a:	183b      	adds	r3, r7, r0
 801ad9c:	781b      	ldrb	r3, [r3, #0]
 801ad9e:	197a      	adds	r2, r7, r5
 801ada0:	7812      	ldrb	r2, [r2, #0]
 801ada2:	4914      	ldr	r1, [pc, #80]	@ (801adf4 <UARTEx_SetNbDataToProcess+0xb4>)
 801ada4:	5c8a      	ldrb	r2, [r1, r2]
 801ada6:	435a      	muls	r2, r3
 801ada8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 801adaa:	197b      	adds	r3, r7, r5
 801adac:	781b      	ldrb	r3, [r3, #0]
 801adae:	4a12      	ldr	r2, [pc, #72]	@ (801adf8 <UARTEx_SetNbDataToProcess+0xb8>)
 801adb0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801adb2:	0019      	movs	r1, r3
 801adb4:	f7e5 fa3a 	bl	800022c <__divsi3>
 801adb8:	0003      	movs	r3, r0
 801adba:	b299      	uxth	r1, r3
 801adbc:	687b      	ldr	r3, [r7, #4]
 801adbe:	226a      	movs	r2, #106	@ 0x6a
 801adc0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801adc2:	19bb      	adds	r3, r7, r6
 801adc4:	781b      	ldrb	r3, [r3, #0]
 801adc6:	193a      	adds	r2, r7, r4
 801adc8:	7812      	ldrb	r2, [r2, #0]
 801adca:	490a      	ldr	r1, [pc, #40]	@ (801adf4 <UARTEx_SetNbDataToProcess+0xb4>)
 801adcc:	5c8a      	ldrb	r2, [r1, r2]
 801adce:	435a      	muls	r2, r3
 801add0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 801add2:	193b      	adds	r3, r7, r4
 801add4:	781b      	ldrb	r3, [r3, #0]
 801add6:	4a08      	ldr	r2, [pc, #32]	@ (801adf8 <UARTEx_SetNbDataToProcess+0xb8>)
 801add8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801adda:	0019      	movs	r1, r3
 801addc:	f7e5 fa26 	bl	800022c <__divsi3>
 801ade0:	0003      	movs	r3, r0
 801ade2:	b299      	uxth	r1, r3
 801ade4:	687b      	ldr	r3, [r7, #4]
 801ade6:	2268      	movs	r2, #104	@ 0x68
 801ade8:	5299      	strh	r1, [r3, r2]
}
 801adea:	46c0      	nop			@ (mov r8, r8)
 801adec:	46bd      	mov	sp, r7
 801adee:	b005      	add	sp, #20
 801adf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801adf2:	46c0      	nop			@ (mov r8, r8)
 801adf4:	0801b664 	.word	0x0801b664
 801adf8:	0801b66c 	.word	0x0801b66c

0801adfc <malloc>:
 801adfc:	b510      	push	{r4, lr}
 801adfe:	4b03      	ldr	r3, [pc, #12]	@ (801ae0c <malloc+0x10>)
 801ae00:	0001      	movs	r1, r0
 801ae02:	6818      	ldr	r0, [r3, #0]
 801ae04:	f000 f830 	bl	801ae68 <_malloc_r>
 801ae08:	bd10      	pop	{r4, pc}
 801ae0a:	46c0      	nop			@ (mov r8, r8)
 801ae0c:	20000290 	.word	0x20000290

0801ae10 <free>:
 801ae10:	b510      	push	{r4, lr}
 801ae12:	4b03      	ldr	r3, [pc, #12]	@ (801ae20 <free+0x10>)
 801ae14:	0001      	movs	r1, r0
 801ae16:	6818      	ldr	r0, [r3, #0]
 801ae18:	f000 f938 	bl	801b08c <_free_r>
 801ae1c:	bd10      	pop	{r4, pc}
 801ae1e:	46c0      	nop			@ (mov r8, r8)
 801ae20:	20000290 	.word	0x20000290

0801ae24 <sbrk_aligned>:
 801ae24:	b570      	push	{r4, r5, r6, lr}
 801ae26:	4e0f      	ldr	r6, [pc, #60]	@ (801ae64 <sbrk_aligned+0x40>)
 801ae28:	000d      	movs	r5, r1
 801ae2a:	6831      	ldr	r1, [r6, #0]
 801ae2c:	0004      	movs	r4, r0
 801ae2e:	2900      	cmp	r1, #0
 801ae30:	d102      	bne.n	801ae38 <sbrk_aligned+0x14>
 801ae32:	f000 f8e3 	bl	801affc <_sbrk_r>
 801ae36:	6030      	str	r0, [r6, #0]
 801ae38:	0029      	movs	r1, r5
 801ae3a:	0020      	movs	r0, r4
 801ae3c:	f000 f8de 	bl	801affc <_sbrk_r>
 801ae40:	1c43      	adds	r3, r0, #1
 801ae42:	d103      	bne.n	801ae4c <sbrk_aligned+0x28>
 801ae44:	2501      	movs	r5, #1
 801ae46:	426d      	negs	r5, r5
 801ae48:	0028      	movs	r0, r5
 801ae4a:	bd70      	pop	{r4, r5, r6, pc}
 801ae4c:	2303      	movs	r3, #3
 801ae4e:	1cc5      	adds	r5, r0, #3
 801ae50:	439d      	bics	r5, r3
 801ae52:	42a8      	cmp	r0, r5
 801ae54:	d0f8      	beq.n	801ae48 <sbrk_aligned+0x24>
 801ae56:	1a29      	subs	r1, r5, r0
 801ae58:	0020      	movs	r0, r4
 801ae5a:	f000 f8cf 	bl	801affc <_sbrk_r>
 801ae5e:	3001      	adds	r0, #1
 801ae60:	d1f2      	bne.n	801ae48 <sbrk_aligned+0x24>
 801ae62:	e7ef      	b.n	801ae44 <sbrk_aligned+0x20>
 801ae64:	20002270 	.word	0x20002270

0801ae68 <_malloc_r>:
 801ae68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ae6a:	2203      	movs	r2, #3
 801ae6c:	1ccb      	adds	r3, r1, #3
 801ae6e:	4393      	bics	r3, r2
 801ae70:	3308      	adds	r3, #8
 801ae72:	0005      	movs	r5, r0
 801ae74:	001f      	movs	r7, r3
 801ae76:	2b0c      	cmp	r3, #12
 801ae78:	d234      	bcs.n	801aee4 <_malloc_r+0x7c>
 801ae7a:	270c      	movs	r7, #12
 801ae7c:	42b9      	cmp	r1, r7
 801ae7e:	d833      	bhi.n	801aee8 <_malloc_r+0x80>
 801ae80:	0028      	movs	r0, r5
 801ae82:	f000 f871 	bl	801af68 <__malloc_lock>
 801ae86:	4e37      	ldr	r6, [pc, #220]	@ (801af64 <_malloc_r+0xfc>)
 801ae88:	6833      	ldr	r3, [r6, #0]
 801ae8a:	001c      	movs	r4, r3
 801ae8c:	2c00      	cmp	r4, #0
 801ae8e:	d12f      	bne.n	801aef0 <_malloc_r+0x88>
 801ae90:	0039      	movs	r1, r7
 801ae92:	0028      	movs	r0, r5
 801ae94:	f7ff ffc6 	bl	801ae24 <sbrk_aligned>
 801ae98:	0004      	movs	r4, r0
 801ae9a:	1c43      	adds	r3, r0, #1
 801ae9c:	d15f      	bne.n	801af5e <_malloc_r+0xf6>
 801ae9e:	6834      	ldr	r4, [r6, #0]
 801aea0:	9400      	str	r4, [sp, #0]
 801aea2:	9b00      	ldr	r3, [sp, #0]
 801aea4:	2b00      	cmp	r3, #0
 801aea6:	d14a      	bne.n	801af3e <_malloc_r+0xd6>
 801aea8:	2c00      	cmp	r4, #0
 801aeaa:	d052      	beq.n	801af52 <_malloc_r+0xea>
 801aeac:	6823      	ldr	r3, [r4, #0]
 801aeae:	0028      	movs	r0, r5
 801aeb0:	18e3      	adds	r3, r4, r3
 801aeb2:	9900      	ldr	r1, [sp, #0]
 801aeb4:	9301      	str	r3, [sp, #4]
 801aeb6:	f000 f8a1 	bl	801affc <_sbrk_r>
 801aeba:	9b01      	ldr	r3, [sp, #4]
 801aebc:	4283      	cmp	r3, r0
 801aebe:	d148      	bne.n	801af52 <_malloc_r+0xea>
 801aec0:	6823      	ldr	r3, [r4, #0]
 801aec2:	0028      	movs	r0, r5
 801aec4:	1aff      	subs	r7, r7, r3
 801aec6:	0039      	movs	r1, r7
 801aec8:	f7ff ffac 	bl	801ae24 <sbrk_aligned>
 801aecc:	3001      	adds	r0, #1
 801aece:	d040      	beq.n	801af52 <_malloc_r+0xea>
 801aed0:	6823      	ldr	r3, [r4, #0]
 801aed2:	19db      	adds	r3, r3, r7
 801aed4:	6023      	str	r3, [r4, #0]
 801aed6:	6833      	ldr	r3, [r6, #0]
 801aed8:	685a      	ldr	r2, [r3, #4]
 801aeda:	2a00      	cmp	r2, #0
 801aedc:	d133      	bne.n	801af46 <_malloc_r+0xde>
 801aede:	9b00      	ldr	r3, [sp, #0]
 801aee0:	6033      	str	r3, [r6, #0]
 801aee2:	e019      	b.n	801af18 <_malloc_r+0xb0>
 801aee4:	2b00      	cmp	r3, #0
 801aee6:	dac9      	bge.n	801ae7c <_malloc_r+0x14>
 801aee8:	230c      	movs	r3, #12
 801aeea:	602b      	str	r3, [r5, #0]
 801aeec:	2000      	movs	r0, #0
 801aeee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801aef0:	6821      	ldr	r1, [r4, #0]
 801aef2:	1bc9      	subs	r1, r1, r7
 801aef4:	d420      	bmi.n	801af38 <_malloc_r+0xd0>
 801aef6:	290b      	cmp	r1, #11
 801aef8:	d90a      	bls.n	801af10 <_malloc_r+0xa8>
 801aefa:	19e2      	adds	r2, r4, r7
 801aefc:	6027      	str	r7, [r4, #0]
 801aefe:	42a3      	cmp	r3, r4
 801af00:	d104      	bne.n	801af0c <_malloc_r+0xa4>
 801af02:	6032      	str	r2, [r6, #0]
 801af04:	6863      	ldr	r3, [r4, #4]
 801af06:	6011      	str	r1, [r2, #0]
 801af08:	6053      	str	r3, [r2, #4]
 801af0a:	e005      	b.n	801af18 <_malloc_r+0xb0>
 801af0c:	605a      	str	r2, [r3, #4]
 801af0e:	e7f9      	b.n	801af04 <_malloc_r+0x9c>
 801af10:	6862      	ldr	r2, [r4, #4]
 801af12:	42a3      	cmp	r3, r4
 801af14:	d10e      	bne.n	801af34 <_malloc_r+0xcc>
 801af16:	6032      	str	r2, [r6, #0]
 801af18:	0028      	movs	r0, r5
 801af1a:	f000 f82d 	bl	801af78 <__malloc_unlock>
 801af1e:	0020      	movs	r0, r4
 801af20:	2207      	movs	r2, #7
 801af22:	300b      	adds	r0, #11
 801af24:	1d23      	adds	r3, r4, #4
 801af26:	4390      	bics	r0, r2
 801af28:	1ac2      	subs	r2, r0, r3
 801af2a:	4298      	cmp	r0, r3
 801af2c:	d0df      	beq.n	801aeee <_malloc_r+0x86>
 801af2e:	1a1b      	subs	r3, r3, r0
 801af30:	50a3      	str	r3, [r4, r2]
 801af32:	e7dc      	b.n	801aeee <_malloc_r+0x86>
 801af34:	605a      	str	r2, [r3, #4]
 801af36:	e7ef      	b.n	801af18 <_malloc_r+0xb0>
 801af38:	0023      	movs	r3, r4
 801af3a:	6864      	ldr	r4, [r4, #4]
 801af3c:	e7a6      	b.n	801ae8c <_malloc_r+0x24>
 801af3e:	9c00      	ldr	r4, [sp, #0]
 801af40:	6863      	ldr	r3, [r4, #4]
 801af42:	9300      	str	r3, [sp, #0]
 801af44:	e7ad      	b.n	801aea2 <_malloc_r+0x3a>
 801af46:	001a      	movs	r2, r3
 801af48:	685b      	ldr	r3, [r3, #4]
 801af4a:	42a3      	cmp	r3, r4
 801af4c:	d1fb      	bne.n	801af46 <_malloc_r+0xde>
 801af4e:	2300      	movs	r3, #0
 801af50:	e7da      	b.n	801af08 <_malloc_r+0xa0>
 801af52:	230c      	movs	r3, #12
 801af54:	0028      	movs	r0, r5
 801af56:	602b      	str	r3, [r5, #0]
 801af58:	f000 f80e 	bl	801af78 <__malloc_unlock>
 801af5c:	e7c6      	b.n	801aeec <_malloc_r+0x84>
 801af5e:	6007      	str	r7, [r0, #0]
 801af60:	e7da      	b.n	801af18 <_malloc_r+0xb0>
 801af62:	46c0      	nop			@ (mov r8, r8)
 801af64:	20002274 	.word	0x20002274

0801af68 <__malloc_lock>:
 801af68:	b510      	push	{r4, lr}
 801af6a:	4802      	ldr	r0, [pc, #8]	@ (801af74 <__malloc_lock+0xc>)
 801af6c:	f000 f882 	bl	801b074 <__retarget_lock_acquire_recursive>
 801af70:	bd10      	pop	{r4, pc}
 801af72:	46c0      	nop			@ (mov r8, r8)
 801af74:	200023b4 	.word	0x200023b4

0801af78 <__malloc_unlock>:
 801af78:	b510      	push	{r4, lr}
 801af7a:	4802      	ldr	r0, [pc, #8]	@ (801af84 <__malloc_unlock+0xc>)
 801af7c:	f000 f87b 	bl	801b076 <__retarget_lock_release_recursive>
 801af80:	bd10      	pop	{r4, pc}
 801af82:	46c0      	nop			@ (mov r8, r8)
 801af84:	200023b4 	.word	0x200023b4

0801af88 <memcmp>:
 801af88:	b530      	push	{r4, r5, lr}
 801af8a:	2400      	movs	r4, #0
 801af8c:	3901      	subs	r1, #1
 801af8e:	42a2      	cmp	r2, r4
 801af90:	d101      	bne.n	801af96 <memcmp+0xe>
 801af92:	2000      	movs	r0, #0
 801af94:	e005      	b.n	801afa2 <memcmp+0x1a>
 801af96:	5d03      	ldrb	r3, [r0, r4]
 801af98:	3401      	adds	r4, #1
 801af9a:	5d0d      	ldrb	r5, [r1, r4]
 801af9c:	42ab      	cmp	r3, r5
 801af9e:	d0f6      	beq.n	801af8e <memcmp+0x6>
 801afa0:	1b58      	subs	r0, r3, r5
 801afa2:	bd30      	pop	{r4, r5, pc}

0801afa4 <memset>:
 801afa4:	0003      	movs	r3, r0
 801afa6:	1882      	adds	r2, r0, r2
 801afa8:	4293      	cmp	r3, r2
 801afaa:	d100      	bne.n	801afae <memset+0xa>
 801afac:	4770      	bx	lr
 801afae:	7019      	strb	r1, [r3, #0]
 801afb0:	3301      	adds	r3, #1
 801afb2:	e7f9      	b.n	801afa8 <memset+0x4>

0801afb4 <strchr>:
 801afb4:	b2c9      	uxtb	r1, r1
 801afb6:	7803      	ldrb	r3, [r0, #0]
 801afb8:	2b00      	cmp	r3, #0
 801afba:	d004      	beq.n	801afc6 <strchr+0x12>
 801afbc:	428b      	cmp	r3, r1
 801afbe:	d100      	bne.n	801afc2 <strchr+0xe>
 801afc0:	4770      	bx	lr
 801afc2:	3001      	adds	r0, #1
 801afc4:	e7f7      	b.n	801afb6 <strchr+0x2>
 801afc6:	424b      	negs	r3, r1
 801afc8:	4159      	adcs	r1, r3
 801afca:	4249      	negs	r1, r1
 801afcc:	4008      	ands	r0, r1
 801afce:	e7f7      	b.n	801afc0 <strchr+0xc>

0801afd0 <strstr>:
 801afd0:	780a      	ldrb	r2, [r1, #0]
 801afd2:	b530      	push	{r4, r5, lr}
 801afd4:	2a00      	cmp	r2, #0
 801afd6:	d10c      	bne.n	801aff2 <strstr+0x22>
 801afd8:	bd30      	pop	{r4, r5, pc}
 801afda:	429a      	cmp	r2, r3
 801afdc:	d108      	bne.n	801aff0 <strstr+0x20>
 801afde:	2301      	movs	r3, #1
 801afe0:	5ccc      	ldrb	r4, [r1, r3]
 801afe2:	2c00      	cmp	r4, #0
 801afe4:	d0f8      	beq.n	801afd8 <strstr+0x8>
 801afe6:	5cc5      	ldrb	r5, [r0, r3]
 801afe8:	42a5      	cmp	r5, r4
 801afea:	d101      	bne.n	801aff0 <strstr+0x20>
 801afec:	3301      	adds	r3, #1
 801afee:	e7f7      	b.n	801afe0 <strstr+0x10>
 801aff0:	3001      	adds	r0, #1
 801aff2:	7803      	ldrb	r3, [r0, #0]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d1f0      	bne.n	801afda <strstr+0xa>
 801aff8:	0018      	movs	r0, r3
 801affa:	e7ed      	b.n	801afd8 <strstr+0x8>

0801affc <_sbrk_r>:
 801affc:	2300      	movs	r3, #0
 801affe:	b570      	push	{r4, r5, r6, lr}
 801b000:	4d06      	ldr	r5, [pc, #24]	@ (801b01c <_sbrk_r+0x20>)
 801b002:	0004      	movs	r4, r0
 801b004:	0008      	movs	r0, r1
 801b006:	602b      	str	r3, [r5, #0]
 801b008:	f7f1 fda2 	bl	800cb50 <_sbrk>
 801b00c:	1c43      	adds	r3, r0, #1
 801b00e:	d103      	bne.n	801b018 <_sbrk_r+0x1c>
 801b010:	682b      	ldr	r3, [r5, #0]
 801b012:	2b00      	cmp	r3, #0
 801b014:	d000      	beq.n	801b018 <_sbrk_r+0x1c>
 801b016:	6023      	str	r3, [r4, #0]
 801b018:	bd70      	pop	{r4, r5, r6, pc}
 801b01a:	46c0      	nop			@ (mov r8, r8)
 801b01c:	200023b0 	.word	0x200023b0

0801b020 <__errno>:
 801b020:	4b01      	ldr	r3, [pc, #4]	@ (801b028 <__errno+0x8>)
 801b022:	6818      	ldr	r0, [r3, #0]
 801b024:	4770      	bx	lr
 801b026:	46c0      	nop			@ (mov r8, r8)
 801b028:	20000290 	.word	0x20000290

0801b02c <__libc_init_array>:
 801b02c:	b570      	push	{r4, r5, r6, lr}
 801b02e:	2600      	movs	r6, #0
 801b030:	4c0c      	ldr	r4, [pc, #48]	@ (801b064 <__libc_init_array+0x38>)
 801b032:	4d0d      	ldr	r5, [pc, #52]	@ (801b068 <__libc_init_array+0x3c>)
 801b034:	1b64      	subs	r4, r4, r5
 801b036:	10a4      	asrs	r4, r4, #2
 801b038:	42a6      	cmp	r6, r4
 801b03a:	d109      	bne.n	801b050 <__libc_init_array+0x24>
 801b03c:	2600      	movs	r6, #0
 801b03e:	f000 f979 	bl	801b334 <_init>
 801b042:	4c0a      	ldr	r4, [pc, #40]	@ (801b06c <__libc_init_array+0x40>)
 801b044:	4d0a      	ldr	r5, [pc, #40]	@ (801b070 <__libc_init_array+0x44>)
 801b046:	1b64      	subs	r4, r4, r5
 801b048:	10a4      	asrs	r4, r4, #2
 801b04a:	42a6      	cmp	r6, r4
 801b04c:	d105      	bne.n	801b05a <__libc_init_array+0x2e>
 801b04e:	bd70      	pop	{r4, r5, r6, pc}
 801b050:	00b3      	lsls	r3, r6, #2
 801b052:	58eb      	ldr	r3, [r5, r3]
 801b054:	4798      	blx	r3
 801b056:	3601      	adds	r6, #1
 801b058:	e7ee      	b.n	801b038 <__libc_init_array+0xc>
 801b05a:	00b3      	lsls	r3, r6, #2
 801b05c:	58eb      	ldr	r3, [r5, r3]
 801b05e:	4798      	blx	r3
 801b060:	3601      	adds	r6, #1
 801b062:	e7f2      	b.n	801b04a <__libc_init_array+0x1e>
 801b064:	0801b690 	.word	0x0801b690
 801b068:	0801b690 	.word	0x0801b690
 801b06c:	0801b694 	.word	0x0801b694
 801b070:	0801b690 	.word	0x0801b690

0801b074 <__retarget_lock_acquire_recursive>:
 801b074:	4770      	bx	lr

0801b076 <__retarget_lock_release_recursive>:
 801b076:	4770      	bx	lr

0801b078 <memcpy>:
 801b078:	2300      	movs	r3, #0
 801b07a:	b510      	push	{r4, lr}
 801b07c:	429a      	cmp	r2, r3
 801b07e:	d100      	bne.n	801b082 <memcpy+0xa>
 801b080:	bd10      	pop	{r4, pc}
 801b082:	5ccc      	ldrb	r4, [r1, r3]
 801b084:	54c4      	strb	r4, [r0, r3]
 801b086:	3301      	adds	r3, #1
 801b088:	e7f8      	b.n	801b07c <memcpy+0x4>
	...

0801b08c <_free_r>:
 801b08c:	b570      	push	{r4, r5, r6, lr}
 801b08e:	0005      	movs	r5, r0
 801b090:	1e0c      	subs	r4, r1, #0
 801b092:	d010      	beq.n	801b0b6 <_free_r+0x2a>
 801b094:	3c04      	subs	r4, #4
 801b096:	6823      	ldr	r3, [r4, #0]
 801b098:	2b00      	cmp	r3, #0
 801b09a:	da00      	bge.n	801b09e <_free_r+0x12>
 801b09c:	18e4      	adds	r4, r4, r3
 801b09e:	0028      	movs	r0, r5
 801b0a0:	f7ff ff62 	bl	801af68 <__malloc_lock>
 801b0a4:	4a1d      	ldr	r2, [pc, #116]	@ (801b11c <_free_r+0x90>)
 801b0a6:	6813      	ldr	r3, [r2, #0]
 801b0a8:	2b00      	cmp	r3, #0
 801b0aa:	d105      	bne.n	801b0b8 <_free_r+0x2c>
 801b0ac:	6063      	str	r3, [r4, #4]
 801b0ae:	6014      	str	r4, [r2, #0]
 801b0b0:	0028      	movs	r0, r5
 801b0b2:	f7ff ff61 	bl	801af78 <__malloc_unlock>
 801b0b6:	bd70      	pop	{r4, r5, r6, pc}
 801b0b8:	42a3      	cmp	r3, r4
 801b0ba:	d908      	bls.n	801b0ce <_free_r+0x42>
 801b0bc:	6820      	ldr	r0, [r4, #0]
 801b0be:	1821      	adds	r1, r4, r0
 801b0c0:	428b      	cmp	r3, r1
 801b0c2:	d1f3      	bne.n	801b0ac <_free_r+0x20>
 801b0c4:	6819      	ldr	r1, [r3, #0]
 801b0c6:	685b      	ldr	r3, [r3, #4]
 801b0c8:	1809      	adds	r1, r1, r0
 801b0ca:	6021      	str	r1, [r4, #0]
 801b0cc:	e7ee      	b.n	801b0ac <_free_r+0x20>
 801b0ce:	001a      	movs	r2, r3
 801b0d0:	685b      	ldr	r3, [r3, #4]
 801b0d2:	2b00      	cmp	r3, #0
 801b0d4:	d001      	beq.n	801b0da <_free_r+0x4e>
 801b0d6:	42a3      	cmp	r3, r4
 801b0d8:	d9f9      	bls.n	801b0ce <_free_r+0x42>
 801b0da:	6811      	ldr	r1, [r2, #0]
 801b0dc:	1850      	adds	r0, r2, r1
 801b0de:	42a0      	cmp	r0, r4
 801b0e0:	d10b      	bne.n	801b0fa <_free_r+0x6e>
 801b0e2:	6820      	ldr	r0, [r4, #0]
 801b0e4:	1809      	adds	r1, r1, r0
 801b0e6:	1850      	adds	r0, r2, r1
 801b0e8:	6011      	str	r1, [r2, #0]
 801b0ea:	4283      	cmp	r3, r0
 801b0ec:	d1e0      	bne.n	801b0b0 <_free_r+0x24>
 801b0ee:	6818      	ldr	r0, [r3, #0]
 801b0f0:	685b      	ldr	r3, [r3, #4]
 801b0f2:	1841      	adds	r1, r0, r1
 801b0f4:	6011      	str	r1, [r2, #0]
 801b0f6:	6053      	str	r3, [r2, #4]
 801b0f8:	e7da      	b.n	801b0b0 <_free_r+0x24>
 801b0fa:	42a0      	cmp	r0, r4
 801b0fc:	d902      	bls.n	801b104 <_free_r+0x78>
 801b0fe:	230c      	movs	r3, #12
 801b100:	602b      	str	r3, [r5, #0]
 801b102:	e7d5      	b.n	801b0b0 <_free_r+0x24>
 801b104:	6820      	ldr	r0, [r4, #0]
 801b106:	1821      	adds	r1, r4, r0
 801b108:	428b      	cmp	r3, r1
 801b10a:	d103      	bne.n	801b114 <_free_r+0x88>
 801b10c:	6819      	ldr	r1, [r3, #0]
 801b10e:	685b      	ldr	r3, [r3, #4]
 801b110:	1809      	adds	r1, r1, r0
 801b112:	6021      	str	r1, [r4, #0]
 801b114:	6063      	str	r3, [r4, #4]
 801b116:	6054      	str	r4, [r2, #4]
 801b118:	e7ca      	b.n	801b0b0 <_free_r+0x24>
 801b11a:	46c0      	nop			@ (mov r8, r8)
 801b11c:	20002274 	.word	0x20002274

0801b120 <sqrt>:
 801b120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b122:	0004      	movs	r4, r0
 801b124:	000d      	movs	r5, r1
 801b126:	f000 f821 	bl	801b16c <__ieee754_sqrt>
 801b12a:	0022      	movs	r2, r4
 801b12c:	0006      	movs	r6, r0
 801b12e:	000f      	movs	r7, r1
 801b130:	002b      	movs	r3, r5
 801b132:	0020      	movs	r0, r4
 801b134:	0029      	movs	r1, r5
 801b136:	f7e7 f9bb 	bl	80024b0 <__aeabi_dcmpun>
 801b13a:	2800      	cmp	r0, #0
 801b13c:	d113      	bne.n	801b166 <sqrt+0x46>
 801b13e:	2200      	movs	r2, #0
 801b140:	2300      	movs	r3, #0
 801b142:	0020      	movs	r0, r4
 801b144:	0029      	movs	r1, r5
 801b146:	f7e5 f973 	bl	8000430 <__aeabi_dcmplt>
 801b14a:	2800      	cmp	r0, #0
 801b14c:	d00b      	beq.n	801b166 <sqrt+0x46>
 801b14e:	f7ff ff67 	bl	801b020 <__errno>
 801b152:	2321      	movs	r3, #33	@ 0x21
 801b154:	2200      	movs	r2, #0
 801b156:	6003      	str	r3, [r0, #0]
 801b158:	2300      	movs	r3, #0
 801b15a:	0010      	movs	r0, r2
 801b15c:	0019      	movs	r1, r3
 801b15e:	f7e5 fe7d 	bl	8000e5c <__aeabi_ddiv>
 801b162:	0006      	movs	r6, r0
 801b164:	000f      	movs	r7, r1
 801b166:	0030      	movs	r0, r6
 801b168:	0039      	movs	r1, r7
 801b16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b16c <__ieee754_sqrt>:
 801b16c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b16e:	000a      	movs	r2, r1
 801b170:	000d      	movs	r5, r1
 801b172:	496b      	ldr	r1, [pc, #428]	@ (801b320 <__ieee754_sqrt+0x1b4>)
 801b174:	0004      	movs	r4, r0
 801b176:	0003      	movs	r3, r0
 801b178:	0008      	movs	r0, r1
 801b17a:	b087      	sub	sp, #28
 801b17c:	4028      	ands	r0, r5
 801b17e:	4288      	cmp	r0, r1
 801b180:	d111      	bne.n	801b1a6 <__ieee754_sqrt+0x3a>
 801b182:	0022      	movs	r2, r4
 801b184:	002b      	movs	r3, r5
 801b186:	0020      	movs	r0, r4
 801b188:	0029      	movs	r1, r5
 801b18a:	f7e6 faa1 	bl	80016d0 <__aeabi_dmul>
 801b18e:	0002      	movs	r2, r0
 801b190:	000b      	movs	r3, r1
 801b192:	0020      	movs	r0, r4
 801b194:	0029      	movs	r1, r5
 801b196:	f7e5 fa9b 	bl	80006d0 <__aeabi_dadd>
 801b19a:	0004      	movs	r4, r0
 801b19c:	000d      	movs	r5, r1
 801b19e:	0020      	movs	r0, r4
 801b1a0:	0029      	movs	r1, r5
 801b1a2:	b007      	add	sp, #28
 801b1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b1a6:	2d00      	cmp	r5, #0
 801b1a8:	dc11      	bgt.n	801b1ce <__ieee754_sqrt+0x62>
 801b1aa:	0069      	lsls	r1, r5, #1
 801b1ac:	0849      	lsrs	r1, r1, #1
 801b1ae:	4321      	orrs	r1, r4
 801b1b0:	d0f5      	beq.n	801b19e <__ieee754_sqrt+0x32>
 801b1b2:	2000      	movs	r0, #0
 801b1b4:	4285      	cmp	r5, r0
 801b1b6:	d010      	beq.n	801b1da <__ieee754_sqrt+0x6e>
 801b1b8:	0022      	movs	r2, r4
 801b1ba:	002b      	movs	r3, r5
 801b1bc:	0020      	movs	r0, r4
 801b1be:	0029      	movs	r1, r5
 801b1c0:	f7e6 fd6c 	bl	8001c9c <__aeabi_dsub>
 801b1c4:	0002      	movs	r2, r0
 801b1c6:	000b      	movs	r3, r1
 801b1c8:	f7e5 fe48 	bl	8000e5c <__aeabi_ddiv>
 801b1cc:	e7e5      	b.n	801b19a <__ieee754_sqrt+0x2e>
 801b1ce:	1528      	asrs	r0, r5, #20
 801b1d0:	d115      	bne.n	801b1fe <__ieee754_sqrt+0x92>
 801b1d2:	2480      	movs	r4, #128	@ 0x80
 801b1d4:	2100      	movs	r1, #0
 801b1d6:	0364      	lsls	r4, r4, #13
 801b1d8:	e007      	b.n	801b1ea <__ieee754_sqrt+0x7e>
 801b1da:	0ada      	lsrs	r2, r3, #11
 801b1dc:	3815      	subs	r0, #21
 801b1de:	055b      	lsls	r3, r3, #21
 801b1e0:	2a00      	cmp	r2, #0
 801b1e2:	d0fa      	beq.n	801b1da <__ieee754_sqrt+0x6e>
 801b1e4:	e7f5      	b.n	801b1d2 <__ieee754_sqrt+0x66>
 801b1e6:	0052      	lsls	r2, r2, #1
 801b1e8:	3101      	adds	r1, #1
 801b1ea:	4222      	tst	r2, r4
 801b1ec:	d0fb      	beq.n	801b1e6 <__ieee754_sqrt+0x7a>
 801b1ee:	1e4c      	subs	r4, r1, #1
 801b1f0:	1b00      	subs	r0, r0, r4
 801b1f2:	2420      	movs	r4, #32
 801b1f4:	001d      	movs	r5, r3
 801b1f6:	1a64      	subs	r4, r4, r1
 801b1f8:	40e5      	lsrs	r5, r4
 801b1fa:	408b      	lsls	r3, r1
 801b1fc:	432a      	orrs	r2, r5
 801b1fe:	4949      	ldr	r1, [pc, #292]	@ (801b324 <__ieee754_sqrt+0x1b8>)
 801b200:	0312      	lsls	r2, r2, #12
 801b202:	1844      	adds	r4, r0, r1
 801b204:	2180      	movs	r1, #128	@ 0x80
 801b206:	0b12      	lsrs	r2, r2, #12
 801b208:	0349      	lsls	r1, r1, #13
 801b20a:	4311      	orrs	r1, r2
 801b20c:	07c0      	lsls	r0, r0, #31
 801b20e:	d403      	bmi.n	801b218 <__ieee754_sqrt+0xac>
 801b210:	0fda      	lsrs	r2, r3, #31
 801b212:	0049      	lsls	r1, r1, #1
 801b214:	1851      	adds	r1, r2, r1
 801b216:	005b      	lsls	r3, r3, #1
 801b218:	2500      	movs	r5, #0
 801b21a:	1062      	asrs	r2, r4, #1
 801b21c:	0049      	lsls	r1, r1, #1
 801b21e:	2480      	movs	r4, #128	@ 0x80
 801b220:	9205      	str	r2, [sp, #20]
 801b222:	0fda      	lsrs	r2, r3, #31
 801b224:	1852      	adds	r2, r2, r1
 801b226:	2016      	movs	r0, #22
 801b228:	0029      	movs	r1, r5
 801b22a:	005b      	lsls	r3, r3, #1
 801b22c:	03a4      	lsls	r4, r4, #14
 801b22e:	190e      	adds	r6, r1, r4
 801b230:	4296      	cmp	r6, r2
 801b232:	dc02      	bgt.n	801b23a <__ieee754_sqrt+0xce>
 801b234:	1931      	adds	r1, r6, r4
 801b236:	1b92      	subs	r2, r2, r6
 801b238:	192d      	adds	r5, r5, r4
 801b23a:	0fde      	lsrs	r6, r3, #31
 801b23c:	0052      	lsls	r2, r2, #1
 801b23e:	3801      	subs	r0, #1
 801b240:	1992      	adds	r2, r2, r6
 801b242:	005b      	lsls	r3, r3, #1
 801b244:	0864      	lsrs	r4, r4, #1
 801b246:	2800      	cmp	r0, #0
 801b248:	d1f1      	bne.n	801b22e <__ieee754_sqrt+0xc2>
 801b24a:	2620      	movs	r6, #32
 801b24c:	2780      	movs	r7, #128	@ 0x80
 801b24e:	0004      	movs	r4, r0
 801b250:	9604      	str	r6, [sp, #16]
 801b252:	063f      	lsls	r7, r7, #24
 801b254:	183e      	adds	r6, r7, r0
 801b256:	46b4      	mov	ip, r6
 801b258:	428a      	cmp	r2, r1
 801b25a:	dc02      	bgt.n	801b262 <__ieee754_sqrt+0xf6>
 801b25c:	d114      	bne.n	801b288 <__ieee754_sqrt+0x11c>
 801b25e:	429e      	cmp	r6, r3
 801b260:	d812      	bhi.n	801b288 <__ieee754_sqrt+0x11c>
 801b262:	4660      	mov	r0, ip
 801b264:	4666      	mov	r6, ip
 801b266:	19c0      	adds	r0, r0, r7
 801b268:	9100      	str	r1, [sp, #0]
 801b26a:	2e00      	cmp	r6, #0
 801b26c:	da03      	bge.n	801b276 <__ieee754_sqrt+0x10a>
 801b26e:	43c6      	mvns	r6, r0
 801b270:	0ff6      	lsrs	r6, r6, #31
 801b272:	198e      	adds	r6, r1, r6
 801b274:	9600      	str	r6, [sp, #0]
 801b276:	1a52      	subs	r2, r2, r1
 801b278:	4563      	cmp	r3, ip
 801b27a:	4189      	sbcs	r1, r1
 801b27c:	4249      	negs	r1, r1
 801b27e:	1a52      	subs	r2, r2, r1
 801b280:	4661      	mov	r1, ip
 801b282:	1a5b      	subs	r3, r3, r1
 801b284:	9900      	ldr	r1, [sp, #0]
 801b286:	19e4      	adds	r4, r4, r7
 801b288:	0fde      	lsrs	r6, r3, #31
 801b28a:	0052      	lsls	r2, r2, #1
 801b28c:	1992      	adds	r2, r2, r6
 801b28e:	9e04      	ldr	r6, [sp, #16]
 801b290:	005b      	lsls	r3, r3, #1
 801b292:	3e01      	subs	r6, #1
 801b294:	087f      	lsrs	r7, r7, #1
 801b296:	9604      	str	r6, [sp, #16]
 801b298:	2e00      	cmp	r6, #0
 801b29a:	d1db      	bne.n	801b254 <__ieee754_sqrt+0xe8>
 801b29c:	431a      	orrs	r2, r3
 801b29e:	d01f      	beq.n	801b2e0 <__ieee754_sqrt+0x174>
 801b2a0:	4e21      	ldr	r6, [pc, #132]	@ (801b328 <__ieee754_sqrt+0x1bc>)
 801b2a2:	4f22      	ldr	r7, [pc, #136]	@ (801b32c <__ieee754_sqrt+0x1c0>)
 801b2a4:	6830      	ldr	r0, [r6, #0]
 801b2a6:	6871      	ldr	r1, [r6, #4]
 801b2a8:	683a      	ldr	r2, [r7, #0]
 801b2aa:	687b      	ldr	r3, [r7, #4]
 801b2ac:	9200      	str	r2, [sp, #0]
 801b2ae:	9301      	str	r3, [sp, #4]
 801b2b0:	6832      	ldr	r2, [r6, #0]
 801b2b2:	6873      	ldr	r3, [r6, #4]
 801b2b4:	9202      	str	r2, [sp, #8]
 801b2b6:	9303      	str	r3, [sp, #12]
 801b2b8:	9a00      	ldr	r2, [sp, #0]
 801b2ba:	9b01      	ldr	r3, [sp, #4]
 801b2bc:	f7e6 fcee 	bl	8001c9c <__aeabi_dsub>
 801b2c0:	0002      	movs	r2, r0
 801b2c2:	000b      	movs	r3, r1
 801b2c4:	9802      	ldr	r0, [sp, #8]
 801b2c6:	9903      	ldr	r1, [sp, #12]
 801b2c8:	f7e5 f8bc 	bl	8000444 <__aeabi_dcmple>
 801b2cc:	2800      	cmp	r0, #0
 801b2ce:	d007      	beq.n	801b2e0 <__ieee754_sqrt+0x174>
 801b2d0:	6830      	ldr	r0, [r6, #0]
 801b2d2:	6871      	ldr	r1, [r6, #4]
 801b2d4:	683a      	ldr	r2, [r7, #0]
 801b2d6:	687b      	ldr	r3, [r7, #4]
 801b2d8:	1c67      	adds	r7, r4, #1
 801b2da:	d10c      	bne.n	801b2f6 <__ieee754_sqrt+0x18a>
 801b2dc:	9c04      	ldr	r4, [sp, #16]
 801b2de:	3501      	adds	r5, #1
 801b2e0:	4a13      	ldr	r2, [pc, #76]	@ (801b330 <__ieee754_sqrt+0x1c4>)
 801b2e2:	106b      	asrs	r3, r5, #1
 801b2e4:	189b      	adds	r3, r3, r2
 801b2e6:	9a05      	ldr	r2, [sp, #20]
 801b2e8:	07ed      	lsls	r5, r5, #31
 801b2ea:	0864      	lsrs	r4, r4, #1
 801b2ec:	0512      	lsls	r2, r2, #20
 801b2ee:	4325      	orrs	r5, r4
 801b2f0:	0028      	movs	r0, r5
 801b2f2:	18d1      	adds	r1, r2, r3
 801b2f4:	e751      	b.n	801b19a <__ieee754_sqrt+0x2e>
 801b2f6:	f7e5 f9eb 	bl	80006d0 <__aeabi_dadd>
 801b2fa:	6877      	ldr	r7, [r6, #4]
 801b2fc:	6836      	ldr	r6, [r6, #0]
 801b2fe:	0002      	movs	r2, r0
 801b300:	000b      	movs	r3, r1
 801b302:	0030      	movs	r0, r6
 801b304:	0039      	movs	r1, r7
 801b306:	f7e5 f893 	bl	8000430 <__aeabi_dcmplt>
 801b30a:	2800      	cmp	r0, #0
 801b30c:	d004      	beq.n	801b318 <__ieee754_sqrt+0x1ac>
 801b30e:	3402      	adds	r4, #2
 801b310:	4263      	negs	r3, r4
 801b312:	4163      	adcs	r3, r4
 801b314:	18ed      	adds	r5, r5, r3
 801b316:	e7e3      	b.n	801b2e0 <__ieee754_sqrt+0x174>
 801b318:	2301      	movs	r3, #1
 801b31a:	3401      	adds	r4, #1
 801b31c:	439c      	bics	r4, r3
 801b31e:	e7df      	b.n	801b2e0 <__ieee754_sqrt+0x174>
 801b320:	7ff00000 	.word	0x7ff00000
 801b324:	fffffc01 	.word	0xfffffc01
 801b328:	0801b680 	.word	0x0801b680
 801b32c:	0801b678 	.word	0x0801b678
 801b330:	3fe00000 	.word	0x3fe00000

0801b334 <_init>:
 801b334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b336:	46c0      	nop			@ (mov r8, r8)
 801b338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b33a:	bc08      	pop	{r3}
 801b33c:	469e      	mov	lr, r3
 801b33e:	4770      	bx	lr

0801b340 <_fini>:
 801b340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b342:	46c0      	nop			@ (mov r8, r8)
 801b344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b346:	bc08      	pop	{r3}
 801b348:	469e      	mov	lr, r3
 801b34a:	4770      	bx	lr
 801b34c:	0000      	movs	r0, r0
	...

0801b350 <__FLASH_Program_Fast_veneer>:
 801b350:	b401      	push	{r0}
 801b352:	4802      	ldr	r0, [pc, #8]	@ (801b35c <__FLASH_Program_Fast_veneer+0xc>)
 801b354:	4684      	mov	ip, r0
 801b356:	bc01      	pop	{r0}
 801b358:	4760      	bx	ip
 801b35a:	bf00      	nop
 801b35c:	200002e1 	.word	0x200002e1

Disassembly of section .data:

20000000 <ParamItem>:
20000000:	00000001                                ....

20000004 <aTxBuffer>:
20000004:	ff000007 00080000                       ........

2000000c <dpytab>:
2000000c:	9892bd81 9dc0c8ac e0848880 c6c2b0c3     ................
2000001c:	a4e2e3f0 f5af80f7 daaef4da ff86f4da     ................
2000002c:	c3e384e2 a1fe86c6 ffff8ef6 f1ffffff     ................
2000003c:	c3e384e2 ffffffc6 ffffffff ffffffff     ................

2000004c <BluetoothState>:
2000004c:	00000001                                ....

20000050 <Eventos>:
20000050:	12221111 14441333 16661555 00001777     ..".3.D.U.f.w...
	...

2000006c <Mediciones>:
2000006c:	12222111 00001333                       .!".3...

20000074 <Alarmas>:
20000074:	32223111 34443333 36663555 38883777     .1"233D4U5f6w7.8
20000084:	00000000                                ....

20000088 <DatosMAC>:
20000088:	56781234 00009999                       4.xV....

20000090 <DatosFirmware>:
20000090:	                                         ..

20000092 <PNU_0x3000>:
20000092:	                                         ..

20000094 <PNU_0x3004>:
20000094:	                                         (.

20000096 <PNU_0x3006>:
20000096:	                                         ..

20000098 <PNU_0x3008>:
20000098:	                                         ..

2000009a <PNU_0x300C>:
2000009a:	                                         ..

2000009c <PNU_0x3010>:
2000009c:	                                         ..

2000009e <PNU_0x3012>:
2000009e:	                                         (.

200000a0 <PNU_0x3014>:
200000a0:	                                         ..

200000a2 <PNU_0x3016>:
200000a2:	                                         ..

200000a4 <PNU_0x3018>:
200000a4:	                                         ..

200000a6 <PNU_0x301A>:
200000a6:	                                         2.

200000a8 <PNU_0x301C>:
200000a8:	                                         Z.

200000aa <PNU_0x301E>:
200000aa:	                                         ..

200000ac <PNU_0x3104>:
200000ac:	                                         ..

200000ae <PNU_0x3106>:
200000ae:	                                         ..

200000b0 <PNU_0x3108>:
200000b0:	                                         ..

200000b2 <PNU_0x310A>:
200000b2:	                                         ..

200000b4 <PNU_0x310C>:
200000b4:	                                         _.

200000b6 <PNU_0x310E>:
200000b6:	                                         d.

200000b8 <Plantilla>:
	...
20000100:	00000001 00000000 00000000 00000000     ................
	...

20000138 <copiaPlantilla>:
	...
20000180:	00000100 00000000 00000000 00000000     ................
	...

200001b8 <reevolt_div>:
200001b8:	                                         .

200001b9 <reevolt_mul>:
200001b9:	                                         .

200001ba <reeEstado1>:
200001ba:	                                         .

200001bb <reeLat1>:
200001bb:	                                         .

200001bc <reeLat2>:
200001bc:	                                         .

200001bd <reeLat3>:
200001bd:	                                         .

200001be <reeLat4>:
200001be:	                                         .

200001bf <reeLong1>:
200001bf:	                                         .

200001c0 <reeLong2>:
200001c0:	                                         .

200001c1 <reeLong3>:
200001c1:	                                         .

200001c2 <reeLong4>:
200001c2:	                                         ..

200001c4 <daysToMonth>:
200001c4:	00000000 0000001f 0000003b 0000005a     ........;...Z...
200001d4:	00000078 00000097 000000b6 000000d5     x...............
200001e4:	000000f3 00000111 00000130 0000014e     ........0...N...

200001f4 <timeDpyDf>:
200001f4:	00000066                                f...

200001f8 <PFULLDEF_Px_PORT>:
200001f8:	50000800 50001400 50000400 50000400     ...P...P...P...P
20000208:	50000400                                ...P

2000020c <PFULLDEF_Px_PIN>:
2000020c:	00082000 00400080 00000010              . ....@.....

20000218 <PFULLDEF_MPx_PORT>:
20000218:	50000800 50000400 50000800 50000c00     ...P...P...P...P

20000228 <PFULLDEF_MPx_PIN>:
20000228:	00081000 00040800                       ........

20000230 <difName>:
20000230:	5f454c42 4e2b5441 49454d41 5245424d     BLE_AT+NAMEIMBER
20000240:	54432d41 572d464f 000a0d46 00000000     A-CTOF-WF.......
	...

20000264 <directorioMQTT>:
20000264:	65746c65 66697763 6f746369 00000066     eltecwifictof...
20000274:	00000000                                ....

20000278 <SystemCoreClock>:
20000278:	003d0900                                ..=.

2000027c <pagina_borrado>:
2000027c:	00000040                                @...

20000280 <direccion_fw>:
20000280:	08020000                                ....

20000284 <contador_bloques_fw>:
20000284:	00000010                                ....

20000288 <uwTickPrio>:
20000288:	00000004                                ....

2000028c <uwTickFreq>:
2000028c:	00000001                                ....

20000290 <_impure_ptr>:
20000290:	20000294                                ... 

20000294 <_impure_data>:
20000294:	00000000 20002278 200022e0 20002348     ....x". .". H#. 
	...

200002e0 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200002e0:	b580      	push	{r7, lr}
200002e2:	b088      	sub	sp, #32
200002e4:	af00      	add	r7, sp, #0
200002e6:	6078      	str	r0, [r7, #4]
200002e8:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200002ea:	231f      	movs	r3, #31
200002ec:	18fb      	adds	r3, r7, r3
200002ee:	2200      	movs	r2, #0
200002f0:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200002f2:	687b      	ldr	r3, [r7, #4]
200002f4:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200002f6:	683b      	ldr	r3, [r7, #0]
200002f8:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200002fa:	4b1a      	ldr	r3, [pc, #104]	@ (20000364 <FLASH_Program_Fast+0x84>)
200002fc:	695a      	ldr	r2, [r3, #20]
200002fe:	4b19      	ldr	r3, [pc, #100]	@ (20000364 <FLASH_Program_Fast+0x84>)
20000300:	2180      	movs	r1, #128	@ 0x80
20000302:	02c9      	lsls	r1, r1, #11
20000304:	430a      	orrs	r2, r1
20000306:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000308:	f3ef 8310 	mrs	r3, PRIMASK
2000030c:	60fb      	str	r3, [r7, #12]
  return(result);
2000030e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000310:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000312:	b672      	cpsid	i
}
20000314:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000316:	e00f      	b.n	20000338 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000318:	697a      	ldr	r2, [r7, #20]
2000031a:	69bb      	ldr	r3, [r7, #24]
2000031c:	6812      	ldr	r2, [r2, #0]
2000031e:	601a      	str	r2, [r3, #0]
    src += 4U;
20000320:	697b      	ldr	r3, [r7, #20]
20000322:	3304      	adds	r3, #4
20000324:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000326:	69bb      	ldr	r3, [r7, #24]
20000328:	3304      	adds	r3, #4
2000032a:	61bb      	str	r3, [r7, #24]
    index++;
2000032c:	211f      	movs	r1, #31
2000032e:	187b      	adds	r3, r7, r1
20000330:	781a      	ldrb	r2, [r3, #0]
20000332:	187b      	adds	r3, r7, r1
20000334:	3201      	adds	r2, #1
20000336:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000338:	231f      	movs	r3, #31
2000033a:	18fb      	adds	r3, r7, r3
2000033c:	781b      	ldrb	r3, [r3, #0]
2000033e:	2b3f      	cmp	r3, #63	@ 0x3f
20000340:	d9ea      	bls.n	20000318 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000342:	46c0      	nop			@ (mov r8, r8)
20000344:	4b07      	ldr	r3, [pc, #28]	@ (20000364 <FLASH_Program_Fast+0x84>)
20000346:	691a      	ldr	r2, [r3, #16]
20000348:	2380      	movs	r3, #128	@ 0x80
2000034a:	025b      	lsls	r3, r3, #9
2000034c:	4013      	ands	r3, r2
2000034e:	d1f9      	bne.n	20000344 <FLASH_Program_Fast+0x64>
20000350:	693b      	ldr	r3, [r7, #16]
20000352:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000354:	68bb      	ldr	r3, [r7, #8]
20000356:	f383 8810 	msr	PRIMASK, r3
}
2000035a:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000035c:	46c0      	nop			@ (mov r8, r8)
2000035e:	46bd      	mov	sp, r7
20000360:	b008      	add	sp, #32
20000362:	bd80      	pop	{r7, pc}
20000364:	40022000 	.word	0x40022000
