{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512488908862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512488908864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:48:28 2017 " "Processing started: Tue Dec 05 15:48:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512488908864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488908864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alutest -c alutest " "Command: quartus_map --read_settings_files=on --write_settings_files=off alutest -c alutest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488908865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512488909452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512488909453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/testcounter/count8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/testcounter/count8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8-SYN " "Found design unit 1: count8-SYN" {  } { { "../testcounter/count8.vhd" "" { Text "H:/gitrepo/Digital-Logic-Lab/testcounter/count8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918402 ""} { "Info" "ISGN_ENTITY_NAME" "1 count8 " "Found entity 1: count8" {  } { { "../testcounter/count8.vhd" "" { Text "H:/gitrepo/Digital-Logic-Lab/testcounter/count8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/addsub/addsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/addsub/addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../addsub/addsub.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/addsub/addsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/extalu/extalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/extalu/extalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extALU " "Found entity 1: extALU" {  } { { "../extALU/extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/fourbitadd/fourbitadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/fourbitadd/fourbitadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitadd " "Found entity 1: fourbitadd" {  } { { "../fourbitadd/fourbitadd.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/fourbitadd/fourbitadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/halfadder/halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/halfadder/halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/HalfAdder/HalfAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/nand2sim/nand2sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/nand2sim/nand2sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nand2sim " "Found entity 1: Nand2sim" {  } { { "../Nand2sim/Nand2sim.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/Nand2sim/Nand2sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/testcounter/testcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/testcounter/testcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testcounter " "Found entity 1: testcounter" {  } { { "../testcounter/testcounter.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/testcounter/testcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepo/digital-logic-lab/testcounter/testalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitrepo/digital-logic-lab/testcounter/testalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "../testcounter/testALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/testcounter/testALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alutest " "Found entity 1: alutest" {  } { { "alutest.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/alutest/alutest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alutest " "Elaborating entity \"alutest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512488918579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extALU extALU:inst2 " "Elaborating entity \"extALU\" for hierarchy \"extALU:inst2\"" {  } { { "alutest.bdf" "inst2" { Schematic "H:/gitrepo/Digital-Logic-Lab/alutest/alutest.bdf" { { 256 856 1064 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub extALU:inst2\|addsub:inst1 " "Elaborating entity \"addsub\" for hierarchy \"extALU:inst2\|addsub:inst1\"" {  } { { "../extALU/extALU.bdf" "inst1" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 72 664 872 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitadd extALU:inst2\|addsub:inst1\|fourbitadd:inst " "Elaborating entity \"fourbitadd\" for hierarchy \"extALU:inst2\|addsub:inst1\|fourbitadd:inst\"" {  } { { "../addsub/addsub.bdf" "inst" { Schematic "H:/gitrepo/Digital-Logic-Lab/addsub/addsub.bdf" { { 240 728 944 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder extALU:inst2\|addsub:inst1\|fourbitadd:inst\|fulladder:inst3 " "Elaborating entity \"fulladder\" for hierarchy \"extALU:inst2\|addsub:inst1\|fourbitadd:inst\|fulladder:inst3\"" {  } { { "../fourbitadd/fourbitadd.bdf" "inst3" { Schematic "H:/gitrepo/Digital-Logic-Lab/fourbitadd/fourbitadd.bdf" { { -88 552 768 8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder extALU:inst2\|addsub:inst1\|fourbitadd:inst\|fulladder:inst3\|HalfAdder:inst2 " "Elaborating entity \"HalfAdder\" for hierarchy \"extALU:inst2\|addsub:inst1\|fourbitadd:inst\|fulladder:inst3\|HalfAdder:inst2\"" {  } { { "../fulladder/fulladder.bdf" "inst2" { Schematic "H:/gitrepo/Digital-Logic-Lab/fulladder/fulladder.bdf" { { 256 568 680 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 extALU:inst2\|74157:inst7 " "Elaborating entity \"74157\" for hierarchy \"extALU:inst2\|74157:inst7\"" {  } { { "../extALU/extALU.bdf" "inst7" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 288 712 832 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "extALU:inst2\|74157:inst7 " "Elaborated megafunction instantiation \"extALU:inst2\|74157:inst7\"" {  } { { "../extALU/extALU.bdf" "" { Schematic "H:/gitrepo/Digital-Logic-Lab/extALU/extALU.bdf" { { 288 712 832 480 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8 count8:inst " "Elaborating entity \"count8\" for hierarchy \"count8:inst\"" {  } { { "alutest.bdf" "inst" { Schematic "H:/gitrepo/Digital-Logic-Lab/alutest/alutest.bdf" { { 376 568 712 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter count8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"count8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../testcounter/count8.vhd" "LPM_COUNTER_component" { Text "H:/gitrepo/Digital-Logic-Lab/testcounter/count8.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "count8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"count8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../testcounter/count8.vhd" "" { Text "H:/gitrepo/Digital-Logic-Lab/testcounter/count8.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "count8:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"count8:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488918858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488918858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488918858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512488918858 ""}  } { { "../testcounter/count8.vhd" "" { Text "H:/gitrepo/Digital-Logic-Lab/testcounter/count8.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512488918858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eph " "Found entity 1: cntr_eph" {  } { { "db/cntr_eph.tdf" "" { Text "H:/gitrepo/Digital-Logic-Lab/alutest/db/cntr_eph.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512488918952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488918952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eph count8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_eph:auto_generated " "Elaborating entity \"cntr_eph\" for hierarchy \"count8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_eph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testcounter testcounter:inst1 " "Elaborating entity \"testcounter\" for hierarchy \"testcounter:inst1\"" {  } { { "alutest.bdf" "inst1" { Schematic "H:/gitrepo/Digital-Logic-Lab/alutest/alutest.bdf" { { 256 568 720 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488918976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512488919986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512488920223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512488920556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512488920556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512488920796 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512488920796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512488920796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512488920796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512488920883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 15:48:40 2017 " "Processing ended: Tue Dec 05 15:48:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512488920883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512488920883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512488920883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512488920883 ""}
