--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml solver.twx solver.ncd -o solver.twr solver.pcf

Design file:              solver.ncd
Physical constraint file: solver.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 
0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23900522 paths analyzed, 42560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.722ns.
--------------------------------------------------------------------------------

Paths for end point v_cont/green_2 (SLICE_X13Y21.D2), 1548312 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      23.161ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.409   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lutdi
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.D2      net (fanout=2)        1.270   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color52
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                     23.161ns (3.386ns logic, 19.775ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      23.147ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.395   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lut<0>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.D2      net (fanout=2)        1.270   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color52
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                     23.147ns (3.372ns logic, 19.775ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.812ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.CQ       Tcko                  0.447   v_cont/column_4_1
                                                       v_cont/column_3_1
    SLICE_X36Y22.A2      net (fanout=14)       2.955   v_cont/column_3_1
    SLICE_X36Y22.COUT    Topcya                0.409   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_lutdi
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CMUX    Tcinc                 0.279   nm/node_matrix_full[15].UR_corner_node.NC2/pinged_by_current<1>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<6>
    SLICE_X23Y17.C4      net (fanout=5)        1.554   v_col/column[31]_GND_212_o_LessThan_63_o
    SLICE_X23Y17.C       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0_SW0
    SLICE_X23Y17.B4      net (fanout=1)        0.327   N572
    SLICE_X23Y17.B       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X25Y15.A1      net (fanout=1)        0.849   N561
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.D2      net (fanout=2)        1.270   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color52
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                     22.812ns (3.482ns logic, 19.330ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/green_1 (SLICE_X13Y21.C3), 1548312 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.858ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.409   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lutdi
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.C3      net (fanout=2)        0.967   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.858ns (3.386ns logic, 19.472ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.844ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.395   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lut<0>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.C3      net (fanout=2)        0.967   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.844ns (3.372ns logic, 19.472ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.CQ       Tcko                  0.447   v_cont/column_4_1
                                                       v_cont/column_3_1
    SLICE_X36Y22.A2      net (fanout=14)       2.955   v_cont/column_3_1
    SLICE_X36Y22.COUT    Topcya                0.409   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_lutdi
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CMUX    Tcinc                 0.279   nm/node_matrix_full[15].UR_corner_node.NC2/pinged_by_current<1>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<6>
    SLICE_X23Y17.C4      net (fanout=5)        1.554   v_col/column[31]_GND_212_o_LessThan_63_o
    SLICE_X23Y17.C       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0_SW0
    SLICE_X23Y17.B4      net (fanout=1)        0.327   N572
    SLICE_X23Y17.B       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X25Y15.A1      net (fanout=1)        0.849   N561
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X19Y21.D5      net (fanout=9)        1.721   weight<5>
    SLICE_X19Y21.D       Tilo                  0.259   nm/node_matrix_full[155].main_nodes.NX/pinged_by_current<1>
                                                       v_col/Mmux_color52_SW1
    SLICE_X13Y21.C3      net (fanout=2)        0.967   N581
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.509ns (3.482ns logic, 19.027ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/green_1 (SLICE_X13Y21.C6), 1548312 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.727ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.409   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lutdi
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X18Y21.D5      net (fanout=9)        1.707   weight<5>
    SLICE_X18Y21.D       Tilo                  0.203   nm/start_weights_150<3>
                                                       v_col/Mmux_color4_SW0
    SLICE_X13Y21.C6      net (fanout=1)        0.906   N539
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.727ns (3.330ns logic, 19.397ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/row_5_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.713ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.339 - 0.365)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/row_5_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.CQ       Tcko                  0.408   v_cont/row_7_1
                                                       v_cont/row_5_1
    SLICE_X0Y5.A1        net (fanout=15)       2.804   v_cont/row_5_1
    SLICE_X0Y5.COUT      Topcya                0.395   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_lut<0>
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.CIN       net (fanout=1)        0.003   v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<3>
    SLICE_X0Y6.BMUX      Tcinb                 0.222   v_col/GND_212_o_row[31]_LessThan_28_o
                                                       v_col/Mcompar_GND_212_o_row[31]_LessThan_28_o_cy<5>
    SLICE_X23Y8.B3       net (fanout=2)        2.122   v_col/GND_212_o_row[31]_LessThan_28_o
    SLICE_X23Y8.B        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o131
    SLICE_X23Y8.C4       net (fanout=3)        0.311   v_col/row_enable_column_enable_AND_569_o13
    SLICE_X23Y8.C        Tilo                  0.259   v_col/row_enable_column_enable_AND_569_o3
                                                       v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A4      net (fanout=1)        0.893   v_col/row_enable_column_enable_AND_569_o3
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X18Y21.D5      net (fanout=9)        1.707   weight<5>
    SLICE_X18Y21.D       Tilo                  0.203   nm/start_weights_150<3>
                                                       v_col/Mmux_color4_SW0
    SLICE_X13Y21.C6      net (fanout=1)        0.906   N539
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.713ns (3.316ns logic, 19.397ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_cont/column_3_1 (FF)
  Destination:          v_cont/green_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.378ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         slow_clk rising at 0.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_cont/column_3_1 to v_cont/green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.CQ       Tcko                  0.447   v_cont/column_4_1
                                                       v_cont/column_3_1
    SLICE_X36Y22.A2      net (fanout=14)       2.955   v_cont/column_3_1
    SLICE_X36Y22.COUT    Topcya                0.409   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_lutdi
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CIN     net (fanout=1)        0.003   v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<3>
    SLICE_X36Y23.CMUX    Tcinc                 0.279   nm/node_matrix_full[15].UR_corner_node.NC2/pinged_by_current<1>
                                                       v_col/Mcompar_column[31]_GND_212_o_LessThan_63_o_cy<6>
    SLICE_X23Y17.C4      net (fanout=5)        1.554   v_col/column[31]_GND_212_o_LessThan_63_o
    SLICE_X23Y17.C       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0_SW0
    SLICE_X23Y17.B4      net (fanout=1)        0.327   N572
    SLICE_X23Y17.B       Tilo                  0.259   nm/node_matrix_full[153].main_nodes.NX/_n0080_inv
                                                       v_col/row_enable_column_enable_AND_569_o7_SW0
    SLICE_X25Y15.A1      net (fanout=1)        0.849   N561
    SLICE_X25Y15.A       Tilo                  0.259   cell_address<6>
                                                       v_col/row_enable_column_enable_AND_569_o7
    SLICE_X26Y33.A4      net (fanout=40)       1.666   v_col/row_enable_column_enable_AND_569_o
    SLICE_X26Y33.A       Tilo                  0.203   nm/start_weights_89<7>
                                                       v_col/Mmux_cell_address18_23
    SLICE_X26Y59.D2      net (fanout=21)       5.437   v_col/Mmux_cell_address1822
    SLICE_X26Y59.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f85
                                                       nm/Mmux_weight_out_165
                                                       nm/Mmux_weight_out_14_f7_4
                                                       nm/Mmux_weight_out_12_f8_4
    SLICE_X18Y32.D2      net (fanout=1)        3.548   nm/Mmux_weight_out_12_f85
    SLICE_X18Y32.BMUX    Topdb                 0.393   weight<5>
                                                       nm/Mmux_weight_out_65
                                                       nm/Mmux_weight_out_4_f7_4
                                                       nm/Mmux_weight_out_2_f8_4
    SLICE_X18Y21.D5      net (fanout=9)        1.707   weight<5>
    SLICE_X18Y21.D       Tilo                  0.203   nm/start_weights_150<3>
                                                       v_col/Mmux_color4_SW0
    SLICE_X13Y21.C6      net (fanout=1)        0.906   N539
    SLICE_X13Y21.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color4
                                                       v_cont/green_1
    -------------------------------------------------  ---------------------------
    Total                                     22.378ns (3.426ns logic, 18.952ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0 (SLICE_X0Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0 (FF)
  Destination:          nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0 to nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.AQ       Tcko                  0.200   nm/node_matrix_full[194].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0
    SLICE_X0Y25.A6       net (fanout=2)        0.021   nm/node_matrix_full[194].main_nodes.NX/pinged_by_current<0>
    SLICE_X0Y25.CLK      Tah         (-Th)    -0.190   nm/node_matrix_full[194].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0_glue_set
                                                       nm/node_matrix_full[194].main_nodes.NX/pinged_by_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0 (SLICE_X0Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0 (FF)
  Destination:          nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0 to nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.AQ       Tcko                  0.200   nm/node_matrix_full[216].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0
    SLICE_X0Y36.A6       net (fanout=2)        0.021   nm/node_matrix_full[216].main_nodes.NX/pinged_by_current<0>
    SLICE_X0Y36.CLK      Tah         (-Th)    -0.190   nm/node_matrix_full[216].main_nodes.NX/pinged_by_current<1>
                                                       nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0_glue_set
                                                       nm/node_matrix_full[216].main_nodes.NX/pinged_by_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0 (SLICE_X0Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0 (FF)
  Destination:          nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0 to nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.AQ       Tcko                  0.200   nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current<0>
                                                       nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0
    SLICE_X0Y59.A6       net (fanout=2)        0.021   nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current<0>
    SLICE_X0Y59.CLK      Tah         (-Th)    -0.190   nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current<0>
                                                       nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0_glue_set
                                                       nm/node_matrix_full[245].bottow_row_nodes.NBR/pinged_by_current_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cb/clkout1_buf/I0
  Logical resource: cb/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cb/clkfx
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: s_rx/df_sync/async_out/CLK
  Logical resource: s_rx/df_sync/Mshreg_async_out/CLK
  Location pin: SLICE_X22Y10.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: nm/clk_div<3>/CLK
  Logical resource: nm/clk_div_0/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      5.931ns|            0|            0|            0|     23900522|
| TS_cb_clkfx                   |     40.000ns|     23.722ns|          N/A|            0|            0|     23900522|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_real
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_real       |   23.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23900522 paths, 0 nets, and 44678 connections

Design statistics:
   Minimum period:  23.722ns{1}   (Maximum frequency:  42.155MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 21 18:57:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



