

================================================================
== Vitis HLS Report for 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI'
================================================================
* Date:           Mon Mar 10 15:36:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      268|  2.680 us|  2.680 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4  |      266|      266|        12|          1|          1|   256|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1271|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     9|        0|      60|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|     1151|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     9|     1151|    1512|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U557  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U558  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U559  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   9|  0|  60|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln19_fu_271_p2                  |         +|   0|  0|  127|         120|           1|
    |add_ln22_1_fu_416_p2                |         +|   0|  0|   99|          92|           1|
    |add_ln25_1_fu_402_p2                |         +|   0|  0|   67|          60|           1|
    |add_ln28_fu_376_p2                  |         +|   0|  0|   35|          28|           1|
    |c_2_fu_465_p2                       |         +|   0|  0|   39|          32|           1|
    |empty_1062_fu_507_p2                |         +|   0|  0|   36|          29|          29|
    |empty_1063_fu_525_p2                |         +|   0|  0|   71|          64|          64|
    |r_4_fu_335_p2                       |         +|   0|  0|   39|          32|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|    2|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |       and|   0|  0|    2|           1|           1|
    |icmp_ln19_fu_266_p2                 |      icmp|   0|  0|  127|         120|         120|
    |icmp_ln22_fu_280_p2                 |      icmp|   0|  0|   99|          92|          92|
    |icmp_ln25_1_fu_322_p2               |      icmp|   0|  0|   67|          60|          60|
    |icmp_ln25_fu_317_p2                 |      icmp|   0|  0|   67|          60|           1|
    |icmp_ln28_1_fu_304_p2               |      icmp|   0|  0|   35|          28|          28|
    |icmp_ln28_fu_299_p2                 |      icmp|   0|  0|   35|          28|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |or_ln19_fu_293_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln22_1_fu_347_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln22_fu_341_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln25_fu_370_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln28_1_fu_388_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln28_fu_382_p2                   |        or|   0|  0|    2|           1|           1|
    |empty_1061_fu_212_p0                |    select|   0|  0|   32|           1|          32|
    |select_ln19_1_fu_309_p3             |    select|   0|  0|    2|           1|           1|
    |select_ln19_2_fu_327_p3             |    select|   0|  0|    2|           1|           1|
    |select_ln19_fu_285_p3               |    select|   0|  0|   32|           1|           1|
    |select_ln22_1_fu_353_p3             |    select|   0|  0|    2|           1|           1|
    |select_ln22_2_fu_361_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln22_3_fu_422_p3             |    select|   0|  0|   84|           1|           1|
    |select_ln22_fu_458_p3               |    select|   0|  0|   32|           1|           1|
    |select_ln25_1_fu_408_p3             |    select|   0|  0|   58|           1|           1|
    |select_ln28_fu_394_p3               |    select|   0|  0|   28|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1271|         867|         486|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                         |   9|          2|    1|          2|
    |A_BUS_blk_n_R                          |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_200_p4  |   9|          2|    1|          2|
    |c_fu_110                               |   9|          2|   32|         64|
    |conv_a_blk_n                           |   9|          2|    1|          2|
    |indvar_flatten12_fu_122                |   9|          2|   92|        184|
    |indvar_flatten33_fu_126                |   9|          2|  120|        240|
    |indvar_flatten_fu_114                  |   9|          2|   60|        120|
    |n_1_fu_106                             |   9|          2|   28|         56|
    |r_fu_118                               |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 117|         26|  371|        742|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |A_BUS_addr_read_reg_674            |  512|   0|  512|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |c_fu_110                           |   32|   0|   32|          0|
    |first_iter_0_reg_196               |    1|   0|    1|          0|
    |icmp_ln19_reg_640                  |    1|   0|    1|          0|
    |indvar_flatten12_fu_122            |   92|   0|   92|          0|
    |indvar_flatten33_fu_126            |  120|   0|  120|          0|
    |indvar_flatten_fu_114              |   60|   0|   60|          0|
    |n_1_fu_106                         |   28|   0|   28|          0|
    |or_ln22_reg_644                    |    1|   0|    1|          0|
    |or_ln25_reg_654                    |    1|   0|    1|          0|
    |p_cast_reg_635                     |   28|   0|   32|          4|
    |r_fu_118                           |   32|   0|   32|          0|
    |select_ln22_1_reg_649              |    1|   0|    1|          0|
    |tmp_reg_658                        |   32|   0|   32|          0|
    |trunc_ln_reg_663                   |   58|   0|   58|          0|
    |icmp_ln19_reg_640                  |   64|  32|    1|          0|
    |or_ln25_reg_654                    |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1151|  64| 1029|          4|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI|  return value|
|m_axi_A_BUS_AWVALID    |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWREADY    |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWADDR     |  out|   64|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWID       |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWLEN      |  out|   32|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWSIZE     |  out|    3|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWBURST    |  out|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWLOCK     |  out|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWCACHE    |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWPROT     |  out|    3|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWQOS      |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWREGION   |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_AWUSER     |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WVALID     |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WREADY     |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WDATA      |  out|  512|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WSTRB      |  out|   64|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WLAST      |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WID        |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_WUSER      |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARVALID    |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARREADY    |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARADDR     |  out|   64|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARID       |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARLEN      |  out|   32|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARSIZE     |  out|    3|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARBURST    |  out|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARLOCK     |  out|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARCACHE    |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARPROT     |  out|    3|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARQOS      |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARREGION   |  out|    4|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_ARUSER     |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RVALID     |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RREADY     |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RDATA      |   in|  512|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RLAST      |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RID        |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RFIFONUM   |   in|    9|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RUSER      |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_RRESP      |   in|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_BVALID     |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_BREADY     |  out|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_BRESP      |   in|    2|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_BID        |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|m_axi_A_BUS_BUSER      |   in|    1|       m_axi|                                                                             A_BUS|       pointer|
|conv_a_din             |  out|  512|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_num_data_valid  |   in|    8|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_fifo_cap        |   in|    8|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_full_n          |   in|    1|     ap_fifo|                                                                            conv_a|       pointer|
|conv_a_write           |  out|    1|     ap_fifo|                                                                            conv_a|       pointer|
|bound17                |   in|  120|     ap_none|                                                                           bound17|        scalar|
|empty                  |   in|   28|     ap_none|                                                                             empty|        scalar|
|bound4                 |   in|   92|     ap_none|                                                                            bound4|        scalar|
|div                    |   in|   28|     ap_none|                                                                               div|        scalar|
|bound                  |   in|   60|     ap_none|                                                                             bound|        scalar|
|C                      |   in|   32|     ap_none|                                                                                 C|        scalar|
|N                      |   in|   32|     ap_none|                                                                                 N|        scalar|
|A                      |   in|   64|     ap_none|                                                                                 A|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

