Active-HDL 13.0.376.8320 2022-10-21 14:55:28

Elaboration top modules:
Verilog Module                bitcell_tb


----------------------------------------------------------------------------------------------------------
Verilog Module          | Library                | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------------
bitcell_tb              | memory_project_4152_v2 |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
bitcell                 | memory_project_4152_v2 |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
sr_latch                | memory_project_4152_v2 |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------------------
memory_project_4152_v2  | None
----------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+bitcell_tb bitcell_tb


The performance of simulation is reduced. Version Student Edition
