{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458400044490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458400044490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 12:07:23 2016 " "Processing started: Sat Mar 19 12:07:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458400044490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458400044490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off banco_de_registradores -c banco_de_registradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off banco_de_registradores -c banco_de_registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458400044490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458400045600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_de_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458400046312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458400046312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "banco_de_registradores " "Elaborating entity \"banco_de_registradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458400046612 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Signal_reset banco_de_registradores.v(30) " "Verilog HDL Always Construct warning at banco_de_registradores.v(30): variable \"Signal_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046695 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Signal_write banco_de_registradores.v(44) " "Verilog HDL Always Construct warning at banco_de_registradores.v(44): variable \"Signal_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046695 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_to_write banco_de_registradores.v(45) " "Verilog HDL Always Construct warning at banco_de_registradores.v(45): variable \"Data_to_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046697 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Address_to_write banco_de_registradores.v(45) " "Verilog HDL Always Construct warning at banco_de_registradores.v(45): variable \"Address_to_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046697 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Signal_read banco_de_registradores.v(50) " "Verilog HDL Always Construct warning at banco_de_registradores.v(50): variable \"Signal_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046710 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Read_1 banco_de_registradores.v(53) " "Verilog HDL Always Construct warning at banco_de_registradores.v(53): variable \"Read_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046710 "|banco_de_registradores"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "banco_de_registradores.v(53) " "Verilog HDL or VHDL warning at the banco_de_registradores.v(53): index expression is not wide enough to address all of the elements in the array" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 53 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1458400046711 "|banco_de_registradores"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Read_2 banco_de_registradores.v(54) " "Verilog HDL Always Construct warning at banco_de_registradores.v(54): variable \"Read_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1458400046712 "|banco_de_registradores"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "banco_de_registradores.v(54) " "Verilog HDL or VHDL warning at the banco_de_registradores.v(54): index expression is not wide enough to address all of the elements in the array" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1458400046712 "|banco_de_registradores"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_1 banco_de_registradores.v(26) " "Verilog HDL Always Construct warning at banco_de_registradores.v(26): inferring latch(es) for variable \"Out_1\", which holds its previous value in one or more paths through the always construct" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1458400046733 "|banco_de_registradores"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_2 banco_de_registradores.v(26) " "Verilog HDL Always Construct warning at banco_de_registradores.v(26): inferring latch(es) for variable \"Out_2\", which holds its previous value in one or more paths through the always construct" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1458400046767 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046789 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046792 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046794 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046797 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046824 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_2\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Out_2\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046827 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046829 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046832 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046842 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046842 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046842 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046842 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046842 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_1\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Out_1\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046844 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046847 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[15\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046849 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046852 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046854 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[14\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046857 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046859 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[13\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046862 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046864 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046867 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[12\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046869 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046869 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046872 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046877 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046879 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046879 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046879 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046882 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046884 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046884 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046884 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046884 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[11\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046887 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046889 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046892 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046894 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[10\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046897 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046899 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[9\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046902 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046904 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046907 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046909 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[8\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046912 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046914 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046917 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046919 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046919 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046919 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046919 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046919 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046922 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046922 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046922 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046922 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046924 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[7\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046924 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046924 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046924 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046927 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046929 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046932 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[6\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046934 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046937 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[5\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046939 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046942 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046944 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[4\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046947 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046949 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[3\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046952 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046954 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046957 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046959 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046962 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[2\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046964 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046967 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046969 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[1\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[0\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[0\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[1\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[1\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[2\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[2\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[3\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[3\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[4\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[4\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[5\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[5\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[6\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[6\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[7\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[7\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[8\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[8\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046972 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[9\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[9\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[10\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[10\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[11\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[11\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[12\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[12\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[13\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[13\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[14\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[14\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[15\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[15\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[16\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[16\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046974 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[17\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[17\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[18\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[18\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[19\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[19\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[20\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[20\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[21\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[21\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[22\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[22\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[23\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[23\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[24\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[24\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046977 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[25\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[25\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[26\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[26\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[27\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[27\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[28\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[28\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[29\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[29\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[30\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[30\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[31\] banco_de_registradores.v(26) " "Inferred latch for \"Data\[0\]\[31\]\" at banco_de_registradores.v(26)" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458400046979 "|banco_de_registradores"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[0\]\$latch " "Latch Out_1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050573 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[1\]\$latch " "Latch Out_1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050573 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[2\]\$latch " "Latch Out_1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050573 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[3\]\$latch " "Latch Out_1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050576 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[4\]\$latch " "Latch Out_1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[5\]\$latch " "Latch Out_1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[6\]\$latch " "Latch Out_1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[7\]\$latch " "Latch Out_1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[8\]\$latch " "Latch Out_1\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[9\]\$latch " "Latch Out_1\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[10\]\$latch " "Latch Out_1\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[11\]\$latch " "Latch Out_1\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[12\]\$latch " "Latch Out_1\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[13\]\$latch " "Latch Out_1\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050578 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[14\]\$latch " "Latch Out_1\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[15\]\$latch " "Latch Out_1\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[16\]\$latch " "Latch Out_1\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[17\]\$latch " "Latch Out_1\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[18\]\$latch " "Latch Out_1\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[19\]\$latch " "Latch Out_1\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[20\]\$latch " "Latch Out_1\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[21\]\$latch " "Latch Out_1\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[22\]\$latch " "Latch Out_1\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050598 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[23\]\$latch " "Latch Out_1\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[24\]\$latch " "Latch Out_1\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[25\]\$latch " "Latch Out_1\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[26\]\$latch " "Latch Out_1\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[27\]\$latch " "Latch Out_1\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[28\]\$latch " "Latch Out_1\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[29\]\$latch " "Latch Out_1\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[30\]\$latch " "Latch Out_1\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_1\[31\]\$latch " "Latch Out_1\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[0\]\$latch " "Latch Out_2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[1\]\$latch " "Latch Out_2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[2\]\$latch " "Latch Out_2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050601 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[3\]\$latch " "Latch Out_2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050603 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[4\]\$latch " "Latch Out_2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050603 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[5\]\$latch " "Latch Out_2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050603 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[6\]\$latch " "Latch Out_2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050603 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[7\]\$latch " "Latch Out_2\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050603 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[8\]\$latch " "Latch Out_2\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[9\]\$latch " "Latch Out_2\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[10\]\$latch " "Latch Out_2\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[11\]\$latch " "Latch Out_2\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[12\]\$latch " "Latch Out_2\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[13\]\$latch " "Latch Out_2\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050606 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[14\]\$latch " "Latch Out_2\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[15\]\$latch " "Latch Out_2\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[16\]\$latch " "Latch Out_2\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[17\]\$latch " "Latch Out_2\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[18\]\$latch " "Latch Out_2\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[19\]\$latch " "Latch Out_2\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[20\]\$latch " "Latch Out_2\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[21\]\$latch " "Latch Out_2\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[22\]\$latch " "Latch Out_2\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[23\]\$latch " "Latch Out_2\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[24\]\$latch " "Latch Out_2\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[25\]\$latch " "Latch Out_2\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050608 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[26\]\$latch " "Latch Out_2\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[27\]\$latch " "Latch Out_2\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[28\]\$latch " "Latch Out_2\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[29\]\$latch " "Latch Out_2\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[30\]\$latch " "Latch Out_2\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Out_2\[31\]\$latch " "Latch Out_2\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_in " "Ports D and ENA on the latch are fed by the same signal Clock_in" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[0\] " "Latch Data\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[0\] " "Latch Data\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[0\] " "Latch Data\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[0\] " "Latch Data\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[0\] " "Latch Data\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050611 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[0\] " "Latch Data\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[0\] " "Latch Data\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[0\] " "Latch Data\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[0\] " "Latch Data\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[0\] " "Latch Data\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[0\] " "Latch Data\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[0\] " "Latch Data\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[0\] " "Latch Data\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[0\] " "Latch Data\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[0\] " "Latch Data\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[0\] " "Latch Data\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050613 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[1\] " "Latch Data\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[1\] " "Latch Data\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[1\] " "Latch Data\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[1\] " "Latch Data\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[1\] " "Latch Data\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[1\] " "Latch Data\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[1\] " "Latch Data\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[1\] " "Latch Data\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[1\] " "Latch Data\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050616 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[1\] " "Latch Data\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[1\] " "Latch Data\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[1\] " "Latch Data\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[1\] " "Latch Data\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[1\] " "Latch Data\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[1\] " "Latch Data\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[1\] " "Latch Data\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[2\] " "Latch Data\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[2\] " "Latch Data\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[2\] " "Latch Data\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050618 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[2\] " "Latch Data\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[2\] " "Latch Data\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[2\] " "Latch Data\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[2\] " "Latch Data\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[2\] " "Latch Data\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[2\] " "Latch Data\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[2\] " "Latch Data\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[2\] " "Latch Data\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[2\] " "Latch Data\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[2\] " "Latch Data\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[2\] " "Latch Data\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[2\] " "Latch Data\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050621 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[2\] " "Latch Data\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[3\] " "Latch Data\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[3\] " "Latch Data\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[3\] " "Latch Data\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[3\] " "Latch Data\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[3\] " "Latch Data\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[3\] " "Latch Data\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[3\] " "Latch Data\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[3\] " "Latch Data\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[3\] " "Latch Data\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[3\] " "Latch Data\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[3\] " "Latch Data\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[3\] " "Latch Data\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050623 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[3\] " "Latch Data\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[3\] " "Latch Data\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[3\] " "Latch Data\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[3\] " "Latch Data\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[4\] " "Latch Data\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[4\] " "Latch Data\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[4\] " "Latch Data\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[4\] " "Latch Data\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[4\] " "Latch Data\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[4\] " "Latch Data\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050626 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[4\] " "Latch Data\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[4\] " "Latch Data\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[4\] " "Latch Data\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[4\] " "Latch Data\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[4\] " "Latch Data\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[4\] " "Latch Data\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[4\] " "Latch Data\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[4\] " "Latch Data\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050628 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[4\] " "Latch Data\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[4\] " "Latch Data\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[5\] " "Latch Data\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[5\] " "Latch Data\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[5\] " "Latch Data\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[5\] " "Latch Data\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[5\] " "Latch Data\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050631 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[5\] " "Latch Data\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[5\] " "Latch Data\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[5\] " "Latch Data\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[5\] " "Latch Data\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[5\] " "Latch Data\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[5\] " "Latch Data\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[5\] " "Latch Data\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[5\] " "Latch Data\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050633 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[5\] " "Latch Data\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[5\] " "Latch Data\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[5\] " "Latch Data\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[6\] " "Latch Data\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[6\] " "Latch Data\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[6\] " "Latch Data\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[6\] " "Latch Data\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[6\] " "Latch Data\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[6\] " "Latch Data\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050636 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[6\] " "Latch Data\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[6\] " "Latch Data\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[6\] " "Latch Data\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[6\] " "Latch Data\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[6\] " "Latch Data\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[6\] " "Latch Data\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[6\] " "Latch Data\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[6\] " "Latch Data\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050638 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[6\] " "Latch Data\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[6\] " "Latch Data\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[7\] " "Latch Data\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[7\] " "Latch Data\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[7\] " "Latch Data\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[7\] " "Latch Data\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[7\] " "Latch Data\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[7\] " "Latch Data\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050641 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[7\] " "Latch Data\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[7\] " "Latch Data\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[7\] " "Latch Data\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[7\] " "Latch Data\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[7\] " "Latch Data\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[7\] " "Latch Data\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[7\] " "Latch Data\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[7\] " "Latch Data\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[7\] " "Latch Data\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050643 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[7\] " "Latch Data\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[8\] " "Latch Data\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[8\] " "Latch Data\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[8\] " "Latch Data\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[8\] " "Latch Data\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[8\] " "Latch Data\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050646 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[8\] " "Latch Data\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[8\] " "Latch Data\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[8\] " "Latch Data\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[8\] " "Latch Data\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[8\] " "Latch Data\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[8\] " "Latch Data\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[8\] " "Latch Data\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[8\] " "Latch Data\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[8\] " "Latch Data\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[8\] " "Latch Data\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[8\] " "Latch Data\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[9\] " "Latch Data\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[9\] " "Latch Data\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050648 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[9\] " "Latch Data\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[9\] " "Latch Data\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[9\] " "Latch Data\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[9\] " "Latch Data\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[9\] " "Latch Data\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[9\] " "Latch Data\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[9\] " "Latch Data\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[9\] " "Latch Data\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[9\] " "Latch Data\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[9\] " "Latch Data\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[9\] " "Latch Data\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[9\] " "Latch Data\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050651 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[9\] " "Latch Data\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[9\] " "Latch Data\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[10\] " "Latch Data\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[10\] " "Latch Data\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[10\] " "Latch Data\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[10\] " "Latch Data\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[10\] " "Latch Data\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[10\] " "Latch Data\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[10\] " "Latch Data\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050653 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[10\] " "Latch Data\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050656 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[10\] " "Latch Data\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[10\] " "Latch Data\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[10\] " "Latch Data\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[10\] " "Latch Data\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[10\] " "Latch Data\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[10\] " "Latch Data\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[10\] " "Latch Data\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050658 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[10\] " "Latch Data\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[11\] " "Latch Data\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[11\] " "Latch Data\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[11\] " "Latch Data\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[11\] " "Latch Data\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[11\] " "Latch Data\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[11\] " "Latch Data\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050661 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[11\] " "Latch Data\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[11\] " "Latch Data\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[11\] " "Latch Data\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[11\] " "Latch Data\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[11\] " "Latch Data\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[11\] " "Latch Data\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[11\] " "Latch Data\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050663 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[11\] " "Latch Data\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[11\] " "Latch Data\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[11\] " "Latch Data\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[12\] " "Latch Data\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[12\] " "Latch Data\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[12\] " "Latch Data\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[12\] " "Latch Data\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[12\] " "Latch Data\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[12\] " "Latch Data\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[12\] " "Latch Data\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050666 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[12\] " "Latch Data\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[12\] " "Latch Data\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[12\] " "Latch Data\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[12\] " "Latch Data\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[12\] " "Latch Data\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[12\] " "Latch Data\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[12\] " "Latch Data\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[12\] " "Latch Data\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[12\] " "Latch Data\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[13\] " "Latch Data\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050668 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[13\] " "Latch Data\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[13\] " "Latch Data\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[13\] " "Latch Data\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[13\] " "Latch Data\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[13\] " "Latch Data\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[13\] " "Latch Data\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[13\] " "Latch Data\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[13\] " "Latch Data\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[13\] " "Latch Data\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050671 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[13\] " "Latch Data\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050673 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[13\] " "Latch Data\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050673 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[13\] " "Latch Data\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050673 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[13\] " "Latch Data\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050673 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[13\] " "Latch Data\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050676 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[13\] " "Latch Data\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050676 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[14\] " "Latch Data\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050676 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[14\] " "Latch Data\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050676 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[14\] " "Latch Data\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[14\] " "Latch Data\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[14\] " "Latch Data\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[14\] " "Latch Data\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[14\] " "Latch Data\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[14\] " "Latch Data\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050678 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[14\] " "Latch Data\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[14\] " "Latch Data\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[14\] " "Latch Data\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[14\] " "Latch Data\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[14\] " "Latch Data\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[14\] " "Latch Data\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[14\] " "Latch Data\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[14\] " "Latch Data\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050681 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[15\] " "Latch Data\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[15\] " "Latch Data\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[15\] " "Latch Data\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[15\] " "Latch Data\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[15\] " "Latch Data\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[15\] " "Latch Data\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[15\] " "Latch Data\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[15\] " "Latch Data\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050683 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[15\] " "Latch Data\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[15\] " "Latch Data\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[15\] " "Latch Data\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[15\] " "Latch Data\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[15\] " "Latch Data\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[15\] " "Latch Data\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[15\] " "Latch Data\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050686 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[15\] " "Latch Data\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[16\] " "Latch Data\[10\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[16\] " "Latch Data\[9\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[16\] " "Latch Data\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[16\] " "Latch Data\[11\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[16\] " "Latch Data\[5\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[16\] " "Latch Data\[6\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[16\] " "Latch Data\[4\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050688 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[16\] " "Latch Data\[7\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[16\] " "Latch Data\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[16\] " "Latch Data\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[16\] " "Latch Data\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[16\] " "Latch Data\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[16\] " "Latch Data\[13\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[16\] " "Latch Data\[14\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[16\] " "Latch Data\[12\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[16\] " "Latch Data\[15\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[17\] " "Latch Data\[6\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[17\] " "Latch Data\[10\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[17\] " "Latch Data\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050691 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[17\] " "Latch Data\[14\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[17\] " "Latch Data\[9\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[17\] " "Latch Data\[5\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[17\] " "Latch Data\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[17\] " "Latch Data\[13\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[17\] " "Latch Data\[4\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[17\] " "Latch Data\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[17\] " "Latch Data\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[17\] " "Latch Data\[12\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[17\] " "Latch Data\[11\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[17\] " "Latch Data\[7\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[17\] " "Latch Data\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[17\] " "Latch Data\[15\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050693 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[18\] " "Latch Data\[6\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[18\] " "Latch Data\[5\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[18\] " "Latch Data\[4\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[18\] " "Latch Data\[7\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[18\] " "Latch Data\[9\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[18\] " "Latch Data\[10\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[18\] " "Latch Data\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[18\] " "Latch Data\[11\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[18\] " "Latch Data\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[18\] " "Latch Data\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[18\] " "Latch Data\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050696 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[18\] " "Latch Data\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[18\] " "Latch Data\[14\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[18\] " "Latch Data\[13\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[18\] " "Latch Data\[12\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[18\] " "Latch Data\[15\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[19\] " "Latch Data\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[19\] " "Latch Data\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[19\] " "Latch Data\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[19\] " "Latch Data\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[19\] " "Latch Data\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[19\] " "Latch Data\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[19\] " "Latch Data\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050698 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[19\] " "Latch Data\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[19\] " "Latch Data\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[19\] " "Latch Data\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[19\] " "Latch Data\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[19\] " "Latch Data\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[19\] " "Latch Data\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[19\] " "Latch Data\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[19\] " "Latch Data\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[19\] " "Latch Data\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[20\] " "Latch Data\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[20\] " "Latch Data\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[20\] " "Latch Data\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[20\] " "Latch Data\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050701 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[20\] " "Latch Data\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[20\] " "Latch Data\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[20\] " "Latch Data\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[20\] " "Latch Data\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[20\] " "Latch Data\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[20\] " "Latch Data\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[20\] " "Latch Data\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[20\] " "Latch Data\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[20\] " "Latch Data\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[20\] " "Latch Data\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[20\] " "Latch Data\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050703 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[20\] " "Latch Data\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[21\] " "Latch Data\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[21\] " "Latch Data\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[21\] " "Latch Data\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[21\] " "Latch Data\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[21\] " "Latch Data\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[21\] " "Latch Data\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[21\] " "Latch Data\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[21\] " "Latch Data\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[21\] " "Latch Data\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[21\] " "Latch Data\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050706 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[21\] " "Latch Data\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[21\] " "Latch Data\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[21\] " "Latch Data\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[21\] " "Latch Data\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[21\] " "Latch Data\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[21\] " "Latch Data\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[22\] " "Latch Data\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[22\] " "Latch Data\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[22\] " "Latch Data\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[22\] " "Latch Data\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[22\] " "Latch Data\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[22\] " "Latch Data\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050708 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[22\] " "Latch Data\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[22\] " "Latch Data\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[22\] " "Latch Data\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[22\] " "Latch Data\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[22\] " "Latch Data\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[22\] " "Latch Data\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[22\] " "Latch Data\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[22\] " "Latch Data\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[22\] " "Latch Data\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[22\] " "Latch Data\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[23\] " "Latch Data\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[23\] " "Latch Data\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[23\] " "Latch Data\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050711 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[23\] " "Latch Data\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[23\] " "Latch Data\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[23\] " "Latch Data\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[23\] " "Latch Data\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[23\] " "Latch Data\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[23\] " "Latch Data\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[23\] " "Latch Data\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[23\] " "Latch Data\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[23\] " "Latch Data\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[23\] " "Latch Data\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[23\] " "Latch Data\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[23\] " "Latch Data\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050713 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[23\] " "Latch Data\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[24\] " "Latch Data\[10\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[24\] " "Latch Data\[9\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[24\] " "Latch Data\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[24\] " "Latch Data\[11\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[24\] " "Latch Data\[5\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[24\] " "Latch Data\[6\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[24\] " "Latch Data\[4\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[24\] " "Latch Data\[7\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[24\] " "Latch Data\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050716 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[24\] " "Latch Data\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[24\] " "Latch Data\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[24\] " "Latch Data\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[24\] " "Latch Data\[13\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[24\] " "Latch Data\[14\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[24\] " "Latch Data\[12\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[24\] " "Latch Data\[15\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[25\] " "Latch Data\[6\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[25\] " "Latch Data\[10\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[25\] " "Latch Data\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[25\] " "Latch Data\[14\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[25\] " "Latch Data\[9\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[25\] " "Latch Data\[5\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050718 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[25\] " "Latch Data\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[25\] " "Latch Data\[13\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[25\] " "Latch Data\[4\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[25\] " "Latch Data\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[25\] " "Latch Data\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[25\] " "Latch Data\[12\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[25\] " "Latch Data\[11\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[25\] " "Latch Data\[7\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050721 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[25\] " "Latch Data\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050723 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[25\] " "Latch Data\[15\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050723 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[26\] " "Latch Data\[6\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050723 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[26\] " "Latch Data\[5\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050723 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[26\] " "Latch Data\[4\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[26\] " "Latch Data\[7\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[26\] " "Latch Data\[9\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[26\] " "Latch Data\[10\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[26\] " "Latch Data\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[26\] " "Latch Data\[11\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[26\] " "Latch Data\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[26\] " "Latch Data\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050726 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[26\] " "Latch Data\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[26\] " "Latch Data\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[26\] " "Latch Data\[14\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[26\] " "Latch Data\[13\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[26\] " "Latch Data\[12\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[26\] " "Latch Data\[15\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[27\] " "Latch Data\[5\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[27\] " "Latch Data\[9\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[27\] " "Latch Data\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050728 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[27\] " "Latch Data\[13\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[27\] " "Latch Data\[10\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[27\] " "Latch Data\[6\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[27\] " "Latch Data\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[27\] " "Latch Data\[14\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[27\] " "Latch Data\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050731 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[27\] " "Latch Data\[4\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[27\] " "Latch Data\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[27\] " "Latch Data\[12\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[27\] " "Latch Data\[7\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[27\] " "Latch Data\[11\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[27\] " "Latch Data\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[27\] " "Latch Data\[15\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[28\] " "Latch Data\[10\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050733 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[28\] " "Latch Data\[9\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[28\] " "Latch Data\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[28\] " "Latch Data\[11\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[28\] " "Latch Data\[5\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[28\] " "Latch Data\[6\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[28\] " "Latch Data\[4\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[28\] " "Latch Data\[7\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[28\] " "Latch Data\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050736 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[28\] " "Latch Data\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[28\] " "Latch Data\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[28\] " "Latch Data\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[28\] " "Latch Data\[13\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[28\] " "Latch Data\[14\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[28\] " "Latch Data\[12\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[28\] " "Latch Data\[15\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[29\] " "Latch Data\[6\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050738 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[29\] " "Latch Data\[10\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[29\] " "Latch Data\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[29\] " "Latch Data\[14\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[29\] " "Latch Data\[9\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[29\] " "Latch Data\[5\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[29\] " "Latch Data\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[29\] " "Latch Data\[13\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[29\] " "Latch Data\[4\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050741 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[29\] " "Latch Data\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[29\] " "Latch Data\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[29\] " "Latch Data\[12\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[29\] " "Latch Data\[11\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[29\] " "Latch Data\[7\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[29\] " "Latch Data\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[29\] " "Latch Data\[15\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[30\] " "Latch Data\[6\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[30\] " "Latch Data\[5\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050743 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[30\] " "Latch Data\[4\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[30\] " "Latch Data\[7\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[30\] " "Latch Data\[9\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[30\] " "Latch Data\[10\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[30\] " "Latch Data\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[30\] " "Latch Data\[11\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[30\] " "Latch Data\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050746 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[30\] " "Latch Data\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[30\] " "Latch Data\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[30\] " "Latch Data\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[30\] " "Latch Data\[14\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[30\] " "Latch Data\[13\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[30\] " "Latch Data\[12\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[30\] " "Latch Data\[15\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[5\]\[31\] " "Latch Data\[5\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[9\]\[31\] " "Latch Data\[9\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050748 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[1\]\[31\] " "Latch Data\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[13\]\[31\] " "Latch Data\[13\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[10\]\[31\] " "Latch Data\[10\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[6\]\[31\] " "Latch Data\[6\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[2\]\[31\] " "Latch Data\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[14\]\[31\] " "Latch Data\[14\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[8\]\[31\] " "Latch Data\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[4\]\[31\] " "Latch Data\[4\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050751 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[0\]\[31\] " "Latch Data\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[12\]\[31\] " "Latch Data\[12\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[7\]\[31\] " "Latch Data\[7\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[11\]\[31\] " "Latch Data\[11\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[3\]\[31\] " "Latch Data\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data\[15\]\[31\] " "Latch Data\[15\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Signal_reset " "Ports D and ENA on the latch are fed by the same signal Signal_reset" {  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458400050753 ""}  } { { "banco_de_registradores.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/banco_de_registradores/banco_de_registradores.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458400050753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458400051751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458400066836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458400066836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1482 " "Implemented 1482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458400068231 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458400068231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1370 " "Implemented 1370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458400068231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458400068231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458400068393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 12:07:48 2016 " "Processing ended: Sat Mar 19 12:07:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458400068393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458400068393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458400068393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458400068393 ""}
