INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/xmesho00/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/impl/timing/xsim/tb_hex_7seg_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_7seg
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
