{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708914300556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708914300556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 23:25:00 2024 " "Processing started: Sun Feb 25 23:25:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708914300556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914300556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914300556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708914300878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708914300878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_display " "Found entity 1: modulo_display" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_esteira.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_esteira.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_esteira " "Found entity 1: maq_esteira" {  } { { "maq_esteira.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_esteira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914307999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914307999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_enc_veda.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_enc_veda.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_enc_veda " "Found entity 1: maq_enc_veda" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914308000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914308000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_desp.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_desp.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_desp " "Found entity 1: maq_desp" {  } { { "maq_desp.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_desp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914308002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914308002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim12.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim12.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim12 " "Found entity 1: contador_4bit_asc_lim12" {  } { { "contador_4bit_asc_lim12.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708914308003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0_inv PBL3.v(35) " "Verilog HDL Implicit Net warning at PBL3.v(35): created implicit net for \"B0_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_inv PBL3.v(36) " "Verilog HDL Implicit Net warning at PBL3.v(36): created implicit net for \"B1_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_pre PBL3.v(40) " "Verilog HDL Implicit Net warning at PBL3.v(40): created implicit net for \"RO_pre\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"C\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RC PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"RC\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"RD\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AL PBL3.v(50) " "Verilog HDL Implicit Net warning at PBL3.v(50): created implicit net for \"AL\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH1 modulo_display.v(17) " "Verilog HDL Implicit Net warning at modulo_display.v(17): created implicit net for \"CH1\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir modulo_display.v(21) " "Verilog HDL Implicit Net warning at modulo_display.v(21): created implicit net for \"pode_diminuir\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_uni_rol modulo_display.v(25) " "Verilog HDL Implicit Net warning at modulo_display.v(25): created implicit net for \"teste_uni_rol\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r modulo_display.v(28) " "Verilog HDL Implicit Net warning at modulo_display.v(28): created implicit net for \"unidade_completa_r\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_deze_rol modulo_display.v(33) " "Verilog HDL Implicit Net warning at modulo_display.v(33): created implicit net for \"teste_deze_rol\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "duzia_c modulo_display.v(46) " "Verilog HDL Implicit Net warning at modulo_display.v(46): created implicit net for \"duzia_c\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_uni_gar modulo_display.v(48) " "Verilog HDL Implicit Net warning at modulo_display.v(48): created implicit net for \"teste_uni_gar\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_g modulo_display.v(49) " "Verilog HDL Implicit Net warning at modulo_display.v(49): created implicit net for \"unidade_completa_g\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_deze_gar modulo_display.v(51) " "Verilog HDL Implicit Net warning at modulo_display.v(51): created implicit net for \"teste_deze_gar\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308004 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(48) " "Verilog HDL Instantiation warning at PBL3.v(48): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708914308005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(49) " "Verilog HDL Instantiation warning at PBL3.v(49): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708914308005 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(50) " "Verilog HDL Instantiation warning at PBL3.v(50): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708914308005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL3 " "Elaborating entity \"PBL3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708914308034 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED0 PBL3.v(19) " "Output port \"LED0\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708914308035 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 PBL3.v(19) " "Output port \"LED1\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708914308035 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 PBL3.v(19) " "Output port \"LED2\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708914308035 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 PBL3.v(19) " "Output port \"LED3\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708914308036 "|PBL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divisor " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divisor\"" {  } { { "PBL3.v" "divisor" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 div_clock.v(24) " "Verilog HDL assignment warning at div_clock.v(24): truncated value with size 32 to match size of target (15)" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308037 "|PBL3|div_clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer0\"" {  } { { "PBL3.v" "debouncer0" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer:debouncer0\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer:debouncer0\|d_ff:d0\"" {  } { { "debouncer.v" "d0" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/debouncer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_display modulo_display:modulo_display " "Elaborating entity \"modulo_display\" for hierarchy \"modulo_display:modulo_display\"" {  } { { "PBL3.v" "modulo_display" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_uni_rol modulo_display.v(25) " "Verilog HDL or VHDL warning at modulo_display.v(25): object \"teste_uni_rol\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_deze_rol modulo_display.v(33) " "Verilog HDL or VHDL warning at modulo_display.v(33): object \"teste_deze_rol\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_uni_gar modulo_display.v(48) " "Verilog HDL or VHDL warning at modulo_display.v(48): object \"teste_uni_gar\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_deze_gar modulo_display.v(51) " "Verilog HDL or VHDL warning at modulo_display.v(51): object \"teste_deze_gar\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(25) " "Verilog HDL assignment warning at modulo_display.v(25): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 modulo_display.v(33) " "Verilog HDL assignment warning at modulo_display.v(33): truncated value with size 2 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(48) " "Verilog HDL assignment warning at modulo_display.v(48): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(51) " "Verilog HDL assignment warning at modulo_display.v(51): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 "|PBL3|modulo_display:modulo_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bit_padrao modulo_display:modulo_display\|contador_3bit_padrao:recargas_disponiveis " "Elaborating entity \"contador_3bit_padrao\" for hierarchy \"modulo_display:modulo_display\|contador_3bit_padrao:recargas_disponiveis\"" {  } { { "modulo_display.v" "recargas_disponiveis" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_3bit_padrao.v(13) " "Verilog HDL assignment warning at contador_3bit_padrao.v(13): truncated value with size 32 to match size of target (3)" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_3bit_padrao.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308042 "|PBL3|contador_3bit_padrao:recargas_disponiveis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_desc_lim5 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha " "Elaborating entity \"contador_4bit_desc_lim5\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\"" {  } { { "modulo_display.v" "cont_unidade_rolha" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_desc_lim5.v(24) " "Verilog HDL assignment warning at contador_4bit_desc_lim5.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308043 "|PBL3|contador_4bit_desc_lim5:cont_unidade_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_desc_lim2 modulo_display:modulo_display\|contador_2bit_desc_lim2:cont_dezena_rolha " "Elaborating entity \"contador_2bit_desc_lim2\" for hierarchy \"modulo_display:modulo_display\|contador_2bit_desc_lim2:cont_dezena_rolha\"" {  } { { "modulo_display.v" "cont_dezena_rolha" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_desc_lim2.v(24) " "Verilog HDL assignment warning at contador_2bit_desc_lim2.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308044 "|PBL3|contador_2bit_desc_lim2:cont_dezena_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a9 modulo_display:modulo_display\|decod_numeros_7seg_0a9:decod_unidade_r " "Elaborating entity \"decod_numeros_7seg_0a9\" for hierarchy \"modulo_display:modulo_display\|decod_numeros_7seg_0a9:decod_unidade_r\"" {  } { { "modulo_display.v" "decod_unidade_r" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a3 modulo_display:modulo_display\|decod_numeros_7seg_0a3:decod_dezena_r " "Elaborating entity \"decod_numeros_7seg_0a3\" for hierarchy \"modulo_display:modulo_display\|decod_numeros_7seg_0a3:decod_dezena_r\"" {  } { { "modulo_display.v" "decod_dezena_r" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sB decod_numeros_7seg_0a3.v(3) " "Output port \"sB\" at decod_numeros_7seg_0a3.v(3) has no driver" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a3.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708914308046 "|PBL3|decod_numeros_7seg_0a3:decod_dezena_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim12 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia " "Elaborating entity \"contador_4bit_asc_lim12\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\"" {  } { { "modulo_display.v" "contador_duzia" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim12.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim12.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim12.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim12.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308047 "|PBL3|modulo_display:modulo_display|contador_4bit_asc_lim12:contador_duzia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim9 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar " "Elaborating entity \"contador_4bit_asc_lim9\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\"" {  } { { "modulo_display.v" "cont_unidade_gar" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim9.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim9.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim9.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308048 "|PBL3|contador_4bit_asc_lim9:cont_unidade_gar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_asc modulo_display:modulo_display\|contador_2bit_asc:cont_dig_7seg " "Elaborating entity \"contador_2bit_asc\" for hierarchy \"modulo_display:modulo_display\|contador_2bit_asc:cont_dig_7seg\"" {  } { { "modulo_display.v" "cont_dig_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_asc.v(24) " "Verilog HDL assignment warning at contador_2bit_asc.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_asc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308050 "|PBL3|contador_2bit_asc:cont_dig_7seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_4 modulo_display:modulo_display\|decod_2_4:decod_dig_7seg " "Elaborating entity \"decod_2_4\" for hierarchy \"modulo_display:modulo_display\|decod_2_4:decod_dig_7seg\"" {  } { { "modulo_display.v" "decod_dig_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 modulo_display:modulo_display\|MUX_4_1:mux_4_1_7seg " "Elaborating entity \"MUX_4_1\" for hierarchy \"modulo_display:modulo_display\|MUX_4_1:mux_4_1_7seg\"" {  } { { "modulo_display.v" "mux_4_1_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_esteira maq_esteira:comb_7 " "Elaborating entity \"maq_esteira\" for hierarchy \"maq_esteira:comb_7\"" {  } { { "PBL3.v" "comb_7" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_enc_veda maq_enc_veda:comb_8 " "Elaborating entity \"maq_enc_veda\" for hierarchy \"maq_enc_veda:comb_8\"" {  } { { "PBL3.v" "comb_8" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(76) " "Verilog HDL assignment warning at maq_enc_veda.v(76): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308064 "|PBL3|maq_enc_veda:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(77) " "Verilog HDL assignment warning at maq_enc_veda.v(77): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308064 "|PBL3|maq_enc_veda:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(78) " "Verilog HDL assignment warning at maq_enc_veda.v(78): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708914308064 "|PBL3|maq_enc_veda:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_desp maq_desp:comb_9 " "Elaborating entity \"maq_desp\" for hierarchy \"maq_desp:comb_9\"" {  } { { "PBL3.v" "comb_9" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708914308064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708914308304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708914308352 "|PBL3|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708914308352 "|PBL3|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708914308352 "|PBL3|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708914308352 "|PBL3|LED3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708914308352 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 15 -1 0 } } { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 15 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708914308354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708914308374 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0 " "No output dependent on input pin \"CH0\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708914308380 "|PBL3|CH0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708914308380 "|PBL3|CH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH2 " "No output dependent on input pin \"CH2\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708914308380 "|PBL3|CH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708914308380 "|PBL3|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708914308380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708914308381 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708914308381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708914308381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708914308381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708914308434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 23:25:08 2024 " "Processing ended: Sun Feb 25 23:25:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708914308434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708914308434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708914308434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708914308434 ""}
