<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-se › mach › se7343.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>se7343.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_HITACHI_SE7343_H</span>
<span class="cp">#define __ASM_SH_HITACHI_SE7343_H</span>

<span class="cm">/*</span>
<span class="cm"> * include/asm-sh/se/se7343.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Takashi Kusuda &lt;kusuda-takashi@hitachi-ul.co.jp&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * SH-Mobile SolutionEngine 7343 support</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>

<span class="cm">/* Box specific addresses.  */</span>

<span class="cm">/* Area 0 */</span>
<span class="cp">#define PA_ROM		0x00000000	</span><span class="cm">/* EPROM */</span><span class="cp"></span>
<span class="cp">#define PA_ROM_SIZE	0x00400000	</span><span class="cm">/* EPROM size 4M byte(Actually 2MB) */</span><span class="cp"></span>
<span class="cp">#define PA_FROM		0x00400000	</span><span class="cm">/* Flash ROM */</span><span class="cp"></span>
<span class="cp">#define PA_FROM_SIZE	0x00400000	</span><span class="cm">/* Flash size 4M byte */</span><span class="cp"></span>
<span class="cp">#define PA_SRAM		0x00800000	</span><span class="cm">/* SRAM */</span><span class="cp"></span>
<span class="cp">#define PA_FROM_SIZE	0x00400000	</span><span class="cm">/* SRAM size 4M byte */</span><span class="cp"></span>
<span class="cm">/* Area 1 */</span>
<span class="cp">#define PA_EXT1		0x04000000</span>
<span class="cp">#define PA_EXT1_SIZE	0x04000000</span>
<span class="cm">/* Area 2 */</span>
<span class="cp">#define PA_EXT2		0x08000000</span>
<span class="cp">#define PA_EXT2_SIZE	0x04000000</span>
<span class="cm">/* Area 3 */</span>
<span class="cp">#define PA_SDRAM	0x0c000000</span>
<span class="cp">#define PA_SDRAM_SIZE	0x04000000</span>
<span class="cm">/* Area 4 */</span>
<span class="cp">#define PA_PCIC		0x10000000	</span><span class="cm">/* MR-SHPC-01 PCMCIA */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC       0xb03fffe0      </span><span class="cm">/* MR-SHPC-01 PCMCIA controller */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_MW1   0xb0400000      </span><span class="cm">/* MR-SHPC-01 memory window base */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_MW2   0xb0500000      </span><span class="cm">/* MR-SHPC-01 attribute window base */</span><span class="cp"></span>
<span class="cp">#define PA_MRSHPC_IO    0xb0600000      </span><span class="cm">/* MR-SHPC-01 I/O window base */</span><span class="cp"></span>
<span class="cp">#define MRSHPC_OPTION   (PA_MRSHPC + 6)</span>
<span class="cp">#define MRSHPC_CSR      (PA_MRSHPC + 8)</span>
<span class="cp">#define MRSHPC_ISR      (PA_MRSHPC + 10)</span>
<span class="cp">#define MRSHPC_ICR      (PA_MRSHPC + 12)</span>
<span class="cp">#define MRSHPC_CPWCR    (PA_MRSHPC + 14)</span>
<span class="cp">#define MRSHPC_MW0CR1   (PA_MRSHPC + 16)</span>
<span class="cp">#define MRSHPC_MW1CR1   (PA_MRSHPC + 18)</span>
<span class="cp">#define MRSHPC_IOWCR1   (PA_MRSHPC + 20)</span>
<span class="cp">#define MRSHPC_MW0CR2   (PA_MRSHPC + 22)</span>
<span class="cp">#define MRSHPC_MW1CR2   (PA_MRSHPC + 24)</span>
<span class="cp">#define MRSHPC_IOWCR2   (PA_MRSHPC + 26)</span>
<span class="cp">#define MRSHPC_CDCR     (PA_MRSHPC + 28)</span>
<span class="cp">#define MRSHPC_PCIC_INFO (PA_MRSHPC + 30)</span>
<span class="cp">#define PA_LED		0xb0C00000	</span><span class="cm">/* LED */</span><span class="cp"></span>
<span class="cp">#define LED_SHIFT       0</span>
<span class="cp">#define PA_DIPSW	0xb0900000	</span><span class="cm">/* Dip switch 31 */</span><span class="cp"></span>
<span class="cp">#define PA_CPLD_MODESET	0xb1400004	</span><span class="cm">/* CPLD Mode set register */</span><span class="cp"></span>
<span class="cp">#define PA_CPLD_ST	0xb1400008	</span><span class="cm">/* CPLD Interrupt status register */</span><span class="cp"></span>
<span class="cp">#define PA_CPLD_IMSK	0xb140000a	</span><span class="cm">/* CPLD Interrupt mask register */</span><span class="cp"></span>
<span class="cm">/* Area 5 */</span>
<span class="cp">#define PA_EXT5		0x14000000</span>
<span class="cp">#define PA_EXT5_SIZE	0x04000000</span>
<span class="cm">/* Area 6 */</span>
<span class="cp">#define PA_LCD1		0xb8000000</span>
<span class="cp">#define PA_LCD2		0xb8800000</span>

<span class="cp">#define PORT_PACR	0xA4050100</span>
<span class="cp">#define PORT_PBCR	0xA4050102</span>
<span class="cp">#define PORT_PCCR	0xA4050104</span>
<span class="cp">#define PORT_PDCR	0xA4050106</span>
<span class="cp">#define PORT_PECR	0xA4050108</span>
<span class="cp">#define PORT_PFCR	0xA405010A</span>
<span class="cp">#define PORT_PGCR	0xA405010C</span>
<span class="cp">#define PORT_PHCR	0xA405010E</span>
<span class="cp">#define PORT_PJCR	0xA4050110</span>
<span class="cp">#define PORT_PKCR	0xA4050112</span>
<span class="cp">#define PORT_PLCR	0xA4050114</span>
<span class="cp">#define PORT_PMCR	0xA4050116</span>
<span class="cp">#define PORT_PNCR	0xA4050118</span>
<span class="cp">#define PORT_PQCR	0xA405011A</span>
<span class="cp">#define PORT_PRCR	0xA405011C</span>
<span class="cp">#define PORT_PSCR	0xA405011E</span>
<span class="cp">#define PORT_PTCR	0xA4050140</span>
<span class="cp">#define PORT_PUCR	0xA4050142</span>
<span class="cp">#define PORT_PVCR	0xA4050144</span>
<span class="cp">#define PORT_PWCR	0xA4050146</span>
<span class="cp">#define PORT_PYCR	0xA4050148</span>
<span class="cp">#define PORT_PZCR	0xA405014A</span>

<span class="cp">#define PORT_PSELA	0xA405014C</span>
<span class="cp">#define PORT_PSELB	0xA405014E</span>
<span class="cp">#define PORT_PSELC	0xA4050150</span>
<span class="cp">#define PORT_PSELD	0xA4050152</span>
<span class="cp">#define PORT_PSELE	0xA4050154</span>

<span class="cp">#define PORT_HIZCRA	0xA4050156</span>
<span class="cp">#define PORT_HIZCRB	0xA4050158</span>
<span class="cp">#define PORT_HIZCRC	0xA405015C</span>

<span class="cp">#define PORT_DRVCR	0xA4050180</span>

<span class="cp">#define PORT_PADR	0xA4050120</span>
<span class="cp">#define PORT_PBDR	0xA4050122</span>
<span class="cp">#define PORT_PCDR	0xA4050124</span>
<span class="cp">#define PORT_PDDR	0xA4050126</span>
<span class="cp">#define PORT_PEDR	0xA4050128</span>
<span class="cp">#define PORT_PFDR	0xA405012A</span>
<span class="cp">#define PORT_PGDR	0xA405012C</span>
<span class="cp">#define PORT_PHDR	0xA405012E</span>
<span class="cp">#define PORT_PJDR	0xA4050130</span>
<span class="cp">#define PORT_PKDR	0xA4050132</span>
<span class="cp">#define PORT_PLDR	0xA4050134</span>
<span class="cp">#define PORT_PMDR	0xA4050136</span>
<span class="cp">#define PORT_PNDR	0xA4050138</span>
<span class="cp">#define PORT_PQDR	0xA405013A</span>
<span class="cp">#define PORT_PRDR	0xA405013C</span>
<span class="cp">#define PORT_PTDR	0xA4050160</span>
<span class="cp">#define PORT_PUDR	0xA4050162</span>
<span class="cp">#define PORT_PVDR	0xA4050164</span>
<span class="cp">#define PORT_PWDR	0xA4050166</span>
<span class="cp">#define PORT_PYDR	0xA4050168</span>

<span class="cp">#define FPGA_IN		0xb1400000</span>
<span class="cp">#define FPGA_OUT	0xb1400002</span>

<span class="cp">#define IRQ0_IRQ        evt2irq(0x600)</span>
<span class="cp">#define IRQ1_IRQ        evt2irq(0x620)</span>
<span class="cp">#define IRQ4_IRQ        evt2irq(0x680)</span>
<span class="cp">#define IRQ5_IRQ        evt2irq(0x6a0)</span>

<span class="cp">#define SE7343_FPGA_IRQ_MRSHPC0	0</span>
<span class="cp">#define SE7343_FPGA_IRQ_MRSHPC1	1</span>
<span class="cp">#define SE7343_FPGA_IRQ_MRSHPC2	2</span>
<span class="cp">#define SE7343_FPGA_IRQ_MRSHPC3	3</span>
<span class="cp">#define SE7343_FPGA_IRQ_SMC	6	</span><span class="cm">/* EXT_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define SE7343_FPGA_IRQ_USB	8</span>
<span class="cp">#define SE7343_FPGA_IRQ_UARTA	10</span>
<span class="cp">#define SE7343_FPGA_IRQ_UARTB	11</span>

<span class="cp">#define SE7343_FPGA_IRQ_NR	12</span>

<span class="cm">/* arch/sh/boards/se/7343/irq.c */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">se7343_fpga_irq</span><span class="p">[];</span>

<span class="kt">void</span> <span class="n">init_7343se_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_HITACHI_SE7343_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
