{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 13:44:01 2019 " "Info: Processing started: Sat Jun 22 13:44:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst20\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst20\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst20\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst12\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst12\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst12\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst11\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst11\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst11\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst9\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst9\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst9\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal2 " "Info: Detected ripple clock \"divfreq:inst4\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register controle:inst24\|state.S0 register galinha:inst5\|column_count\[1\] 21.74 MHz 46.0 ns Internal " "Info: Clock \"clock\" has Internal fmax of 21.74 MHz between source register \"controle:inst24\|state.S0\" and destination register \"galinha:inst5\|column_count\[1\]\" (period= 46.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "43.400 ns + Longest register register " "Info: + Longest register to register delay is 43.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controle:inst24\|state.S0 1 REG LC1_E2 126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E2; Fanout = 126; REG Node = 'controle:inst24\|state.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:inst24|state.S0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/controle.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(1.200 ns) 8.200 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC2_F18 2 " "Info: 2: + IC(7.000 ns) + CELL(1.200 ns) = 8.200 ns; Loc. = LC2_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { controle:inst24|state.S0 galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.500 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC3_F18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 8.500 ns; Loc. = LC3_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.800 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC4_F18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 8.800 ns; Loc. = LC4_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.100 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC5_F18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 9.100 ns; Loc. = LC5_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.400 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC6_F18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 9.400 ns; Loc. = LC6_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.700 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC7_F18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 9.700 ns; Loc. = LC7_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.000 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC8_F18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 10.000 ns; Loc. = LC8_F18; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 11.100 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 9 COMB LC1_F20 2 " "Info: 9: + IC(0.800 ns) + CELL(0.300 ns) = 11.100 ns; Loc. = LC1_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.400 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 10 COMB LC2_F20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 11.400 ns; Loc. = LC2_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.700 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 11 COMB LC3_F20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 11.700 ns; Loc. = LC3_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.000 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 12 COMB LC4_F20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 12.000 ns; Loc. = LC4_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.300 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 13 COMB LC5_F20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 12.300 ns; Loc. = LC5_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.600 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 14 COMB LC6_F20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 12.600 ns; Loc. = LC6_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.900 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 15 COMB LC7_F20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 12.900 ns; Loc. = LC7_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.200 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 16 COMB LC8_F20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 13.200 ns; Loc. = LC8_F20; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 14.300 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 17 COMB LC1_F22 2 " "Info: 17: + IC(0.800 ns) + CELL(0.300 ns) = 14.300 ns; Loc. = LC1_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.600 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 18 COMB LC2_F22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 14.600 ns; Loc. = LC2_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.900 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 19 COMB LC3_F22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 14.900 ns; Loc. = LC3_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.200 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 20 COMB LC4_F22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 15.200 ns; Loc. = LC4_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.500 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 21 COMB LC5_F22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 15.500 ns; Loc. = LC5_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 15.800 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 22 COMB LC6_F22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 15.800 ns; Loc. = LC6_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 16.100 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 23 COMB LC7_F22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 16.100 ns; Loc. = LC7_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 16.400 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT 24 COMB LC8_F22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 16.400 ns; Loc. = LC8_F22; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 17.500 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT 25 COMB LC1_F24 2 " "Info: 25: + IC(0.800 ns) + CELL(0.300 ns) = 17.500 ns; Loc. = LC1_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 17.800 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT 26 COMB LC2_F24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 17.800 ns; Loc. = LC2_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 18.100 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT 27 COMB LC3_F24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.300 ns) = 18.100 ns; Loc. = LC3_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 18.400 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT 28 COMB LC4_F24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.300 ns) = 18.400 ns; Loc. = LC4_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 18.700 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~COUT 29 COMB LC5_F24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.300 ns) = 18.700 ns; Loc. = LC5_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 19.000 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[29\]~COUT 30 COMB LC6_F24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.300 ns) = 19.000 ns; Loc. = LC6_F24; Fanout = 2; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[29\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 20.300 ns galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[30\] 31 COMB LC7_F24 1 " "Info: 31: + IC(0.000 ns) + CELL(1.300 ns) = 20.300 ns; Loc. = LC7_F24; Fanout = 1; COMB Node = 'galinha:inst5\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[30\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 24.900 ns galinha:inst5\|column_count~162 32 COMB LC5_F14 3 " "Info: 32: + IC(2.300 ns) + CELL(2.300 ns) = 24.900 ns; Loc. = LC5_F14; Fanout = 3; COMB Node = 'galinha:inst5\|column_count~162'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] galinha:inst5|column_count~162 } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 27.200 ns galinha:inst5\|Equal0~44 33 COMB LC3_F14 1 " "Info: 33: + IC(0.600 ns) + CELL(1.700 ns) = 27.200 ns; Loc. = LC3_F14; Fanout = 1; COMB Node = 'galinha:inst5\|Equal0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { galinha:inst5|column_count~162 galinha:inst5|Equal0~44 } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 28.700 ns galinha:inst5\|Equal0~28 34 COMB LC4_F14 1 " "Info: 34: + IC(0.000 ns) + CELL(1.500 ns) = 28.700 ns; Loc. = LC4_F14; Fanout = 1; COMB Node = 'galinha:inst5\|Equal0~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { galinha:inst5|Equal0~44 galinha:inst5|Equal0~28 } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.300 ns) 33.500 ns galinha:inst5\|Equal0~4 35 COMB LC2_F15 32 " "Info: 35: + IC(2.500 ns) + CELL(2.300 ns) = 33.500 ns; Loc. = LC2_F15; Fanout = 32; COMB Node = 'galinha:inst5\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { galinha:inst5|Equal0~28 galinha:inst5|Equal0~4 } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 39.500 ns galinha:inst5\|column_count~227 36 COMB LC1_F10 1 " "Info: 36: + IC(3.700 ns) + CELL(2.300 ns) = 39.500 ns; Loc. = LC1_F10; Fanout = 1; COMB Node = 'galinha:inst5\|column_count~227'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { galinha:inst5|Equal0~4 galinha:inst5|column_count~227 } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 43.400 ns galinha:inst5\|column_count\[1\] 37 REG LC2_F5 6 " "Info: 37: + IC(2.200 ns) + CELL(1.700 ns) = 43.400 ns; Loc. = LC2_F5; Fanout = 6; REG Node = 'galinha:inst5\|column_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { galinha:inst5|column_count~227 galinha:inst5|column_count[1] } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.700 ns ( 52.30 % ) " "Info: Total cell delay = 22.700 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.700 ns ( 47.70 % ) " "Info: Total interconnect delay = 20.700 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.400 ns" { controle:inst24|state.S0 galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] galinha:inst5|column_count~162 galinha:inst5|Equal0~44 galinha:inst5|Equal0~28 galinha:inst5|Equal0~4 galinha:inst5|column_count~227 galinha:inst5|column_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.400 ns" { controle:inst24|state.S0 {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] {} galinha:inst5|column_count~162 {} galinha:inst5|Equal0~44 {} galinha:inst5|Equal0~28 {} galinha:inst5|Equal0~4 {} galinha:inst5|column_count~227 {} galinha:inst5|column_count[1] {} } { 0.000ns 7.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.300ns 0.600ns 0.000ns 2.500ns 3.700ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.700ns 1.500ns 2.300ns 2.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.000 ns - Smallest " "Info: - Smallest clock skew is 1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 12.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_B13 97 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_B13; Fanout = 97; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 12.100 ns galinha:inst5\|column_count\[1\] 3 REG LC2_F5 6 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 12.100 ns; Loc. = LC2_F5; Fanout = 6; REG Node = 'galinha:inst5\|column_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { divfreq:inst4|temporal galinha:inst5|column_count[1] } "NODE_NAME" } } { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 32.23 % ) " "Info: Total cell delay = 3.900 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 67.77 % ) " "Info: Total interconnect delay = 8.200 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal galinha:inst5|column_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} galinha:inst5|column_count[1] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.100 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal2 2 REG LC4_C14 12 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_C14; Fanout = 12; REG Node = 'divfreq:inst4\|temporal2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal2 } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns controle:inst24\|state.S0 3 REG LC1_E2 126 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC1_E2; Fanout = 126; REG Node = 'controle:inst24\|state.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst4|temporal2 controle:inst24|state.S0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/controle.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 controle:inst24|state.S0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} controle:inst24|state.S0 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal galinha:inst5|column_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} galinha:inst5|column_count[1] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 controle:inst24|state.S0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} controle:inst24|state.S0 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "controle.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/controle.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "galinha.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/galinha.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.400 ns" { controle:inst24|state.S0 galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] galinha:inst5|column_count~162 galinha:inst5|Equal0~44 galinha:inst5|Equal0~28 galinha:inst5|Equal0~4 galinha:inst5|column_count~227 galinha:inst5|column_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.400 ns" { controle:inst24|state.S0 {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT {} galinha:inst5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[30] {} galinha:inst5|column_count~162 {} galinha:inst5|Equal0~44 {} galinha:inst5|Equal0~28 {} galinha:inst5|Equal0~4 {} galinha:inst5|column_count~227 {} galinha:inst5|column_count[1] {} } { 0.000ns 7.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.300ns 0.600ns 0.000ns 2.500ns 3.700ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.700ns 1.500ns 2.300ns 2.300ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal galinha:inst5|column_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} galinha:inst5|column_count[1] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 controle:inst24|state.S0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} controle:inst24|state.S0 {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 63 " "Warning: Circuit may not operate. Detected 63 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst3 carro1:inst7\|column_count\[30\] clock 3.0 ns " "Info: Found hold time violation between source  pin or register \"inst3\" and destination pin or register \"carro1:inst7\|column_count\[30\]\" for clock \"clock\" (Hold time is 3.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.800 ns + Largest " "Info: + Largest clock skew is 6.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 12.100 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_B13 97 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_B13; Fanout = 97; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 12.100 ns carro1:inst7\|column_count\[30\] 3 REG LC4_D15 5 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 12.100 ns; Loc. = LC4_D15; Fanout = 5; REG Node = 'carro1:inst7\|column_count\[30\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { divfreq:inst4|temporal carro1:inst7|column_count[30] } "NODE_NAME" } } { "carro1.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/carro1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 32.23 % ) " "Info: Total cell delay = 3.900 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 67.77 % ) " "Info: Total interconnect delay = 8.200 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal carro1:inst7|column_count[30] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} carro1:inst7|column_count[30] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst3 2 REG LC4_D12 34 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_D12; Fanout = 34; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 248 1256 1320 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal carro1:inst7|column_count[30] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} carro1:inst7|column_count[30] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 248 1256 1320 328 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.300 ns - Shortest register register " "Info: - Shortest register to register delay is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC4_D12 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D12; Fanout = 34; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 248 1256 1320 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.700 ns) 4.300 ns carro1:inst7\|column_count\[30\] 2 REG LC4_D15 5 " "Info: 2: + IC(2.600 ns) + CELL(1.700 ns) = 4.300 ns; Loc. = LC4_D15; Fanout = 5; REG Node = 'carro1:inst7\|column_count\[30\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { inst3 carro1:inst7|column_count[30] } "NODE_NAME" } } { "carro1.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/carro1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 39.53 % ) " "Info: Total cell delay = 1.700 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 60.47 % ) " "Info: Total interconnect delay = 2.600 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { inst3 carro1:inst7|column_count[30] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { inst3 {} carro1:inst7|column_count[30] {} } { 0.000ns 2.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "carro1.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/carro1.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { clock divfreq:inst4|temporal carro1:inst7|column_count[30] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { clock {} clock~out {} divfreq:inst4|temporal {} carro1:inst7|column_count[30] {} } { 0.000ns 0.000ns 2.500ns 5.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { inst3 carro1:inst7|column_count[30] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { inst3 {} carro1:inst7|column_count[30] {} } { 0.000ns 2.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst12\|my_dff:d1\|Q Esquerda clock -0.900 ns register " "Info: tsu for register \"debounce:inst12\|my_dff:d1\|Q\" (data pin = \"Esquerda\", clock pin = \"clock\") is -0.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest pin register " "Info: + Longest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Esquerda 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'Esquerda'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Esquerda } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 760 168 336 776 "Esquerda" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns debounce:inst12\|my_dff:d1\|Q 2 REG LC2_E10 2 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC2_E10; Fanout = 2; REG Node = 'debounce:inst12\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Esquerda debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Esquerda debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { Esquerda {} Esquerda~out {} debounce:inst12|my_dff:d1|Q {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst12\|clock_div:u1\|slow_clk 2 REG LC5_E13 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC5_E13; Fanout = 2; REG Node = 'debounce:inst12\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst12|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.000 ns) 9.000 ns debounce:inst12\|my_dff:d1\|Q 3 REG LC2_E10 2 " "Info: 3: + IC(2.600 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC2_E10; Fanout = 2; REG Node = 'debounce:inst12\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { debounce:inst12|clock_div:u1|slow_clk debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 43.33 % ) " "Info: Total cell delay = 3.900 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 56.67 % ) " "Info: Total interconnect delay = 5.100 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clock debounce:inst12|clock_div:u1|slow_clk debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clock {} clock~out {} debounce:inst12|clock_div:u1|slow_clk {} debounce:inst12|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Esquerda debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { Esquerda {} Esquerda~out {} debounce:inst12|my_dff:d1|Q {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clock debounce:inst12|clock_div:u1|slow_clk debounce:inst12|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { clock {} clock~out {} debounce:inst12|clock_div:u1|slow_clk {} debounce:inst12|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Rout inst8 20.100 ns register " "Info: tco from clock \"clock\" to destination pin \"Rout\" through register \"inst8\" is 20.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst8 2 REG LC2_A13 33 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_A13; Fanout = 33; REG Node = 'inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst8 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 528 1528 1592 608 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst8 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 528 1528 1592 608 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest register pin " "Info: + Longest register to pin delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LC2_A13 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A13; Fanout = 33; REG Node = 'inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 528 1528 1592 608 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.300 ns) 6.900 ns inst22 2 COMB LC5_E11 1 " "Info: 2: + IC(4.600 ns) + CELL(2.300 ns) = 6.900 ns; Loc. = LC5_E11; Fanout = 1; COMB Node = 'inst22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { inst8 inst22 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 208 1640 1704 256 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(5.100 ns) 13.700 ns Rout 3 PIN PIN_137 0 " "Info: 3: + IC(1.700 ns) + CELL(5.100 ns) = 13.700 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'Rout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { inst22 Rout } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 240 1912 2088 256 "Rout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 54.01 % ) " "Info: Total cell delay = 7.400 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 45.99 % ) " "Info: Total interconnect delay = 6.300 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { inst8 inst22 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { inst8 {} inst22 {} Rout {} } { 0.000ns 4.600ns 1.700ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst8 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { inst8 inst22 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { inst8 {} inst22 {} Rout {} } { 0.000ns 4.600ns 1.700ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock 6.300 ns register " "Info: th for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is 6.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 131 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 131; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 272 1224 1259 288 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 552 1504 1539 568 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC2_C13 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC2_C13; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 10.300 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC3_E5 2 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC3_E5; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 37.86 % ) " "Info: Total cell delay = 3.900 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 62.14 % ) " "Info: Total interconnect delay = 6.400 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.900ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Cima 1 PIN PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_210; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 496 168 336 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC3_E5 2 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC3_E5; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.900ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 13:44:02 2019 " "Info: Processing ended: Sat Jun 22 13:44:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
