<profile>

<section name = "Vitis HLS Report for 'runOutputL1toL2'" level="0">
<item name = "Date">Thu Jan 27 10:53:53 2022
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">Systolic_Array_PCNN_based</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.534 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 57, 0.570 us, 0.570 us, 57, 57, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_L2_H_LOOP_L2_W">52, 52, 5, 1, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 560, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 20, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 419, -</column>
<column name="Register">-, -, 505, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U238">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U243">ama_addmuladd_11ns_11s_11s_11ns_11_4_1, i0 + i1 * (i2 + i3)</column>
<column name="mac_muladd_6s_6s_6ns_6_4_1_U242">mac_muladd_6s_6s_6ns_6_4_1, i0 + i1 * i2</column>
<column name="mul_mul_11s_11s_11_4_1_U239">mul_mul_11s_11s_11_4_1, i0 * i1</column>
<column name="mul_mul_11s_11s_11_4_1_U240">mul_mul_11s_11s_11_4_1, i0 * i1</column>
<column name="mul_mul_11s_11s_11_4_1_U241">mul_mul_11s_11s_11_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_l2_reduction_0_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_1_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_2_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_3_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_2_fu_548_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln103_3_fu_567_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln105_fu_607_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln117_1_fu_638_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_2_fu_646_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_3_fu_654_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_fu_630_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_687_p0">+, 0, 0, 18, 11, 11</column>
<column name="tmp2_fu_602_p2">+, 0, 0, 18, 11, 11</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_351">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_367">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state8_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state9_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op110_load_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op132_store_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op86_load_state8">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln103_fu_543_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln105_fu_554_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln375_fu_495_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln375_1_fu_483_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln375_fu_489_p2">or, 0, 0, 32, 32, 32</column>
<column name="select_ln103_1_fu_573_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln103_fu_559_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_70_phi_fu_435_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_hi_phi_fu_414_p4">9, 2, 32, 64</column>
<column name="co_blk_n">9, 2, 1, 2</column>
<column name="hi_reg_410">9, 2, 32, 64</column>
<column name="ho_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_399">9, 2, 64, 128</column>
<column name="ko_1_blk_n">9, 2, 1, 2</column>
<column name="output_l1_122_i_address0">15, 3, 6, 18</column>
<column name="output_l1_223_i_address0">15, 3, 6, 18</column>
<column name="output_l1_324_i_address0">15, 3, 6, 18</column>
<column name="output_l2_0_address0">15, 3, 11, 33</column>
<column name="output_l2_0_d0">15, 3, 32, 96</column>
<column name="output_l2_1_address0">15, 3, 11, 33</column>
<column name="output_l2_1_d0">15, 3, 32, 96</column>
<column name="output_l2_2_address0">15, 3, 11, 33</column>
<column name="output_l2_2_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_0_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_1_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_1_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_2_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_2_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_3_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_3_d0">15, 3, 32, 96</column>
<column name="param_blk_n">9, 2, 1, 2</column>
<column name="ro_blk_n">9, 2, 1, 2</column>
<column name="so_blk_n">9, 2, 1, 2</column>
<column name="wi_reg_421">9, 2, 32, 64</column>
<column name="wo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_765">64, 0, 64, 0</column>
<column name="empty_69_reg_789">6, 0, 6, 0</column>
<column name="empty_69_reg_789_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="hi_reg_410">32, 0, 32, 0</column>
<column name="icmp_ln103_reg_770">1, 0, 1, 0</column>
<column name="icmp_ln375_reg_731">1, 0, 1, 0</column>
<column name="idxprom16_i_i_i_reg_804">11, 0, 64, 53</column>
<column name="indvar_flatten_reg_399">64, 0, 64, 0</column>
<column name="mul11_i_i_i_reg_760">11, 0, 11, 0</column>
<column name="mul3_i_i_i_reg_750">11, 0, 11, 0</column>
<column name="mul5_i_i_i_reg_755">11, 0, 11, 0</column>
<column name="output_l2_reduction_0_addr_reg_823">11, 0, 11, 0</column>
<column name="output_l2_reduction_1_addr_1_reg_834">11, 0, 11, 0</column>
<column name="output_l2_reduction_2_addr_1_reg_845">11, 0, 11, 0</column>
<column name="output_l2_reduction_3_addr_1_reg_856">11, 0, 11, 0</column>
<column name="param_TILESIZE_H_i_i_reg_710">32, 0, 32, 0</column>
<column name="param_TILESIZE_W_i_i_reg_715">32, 0, 32, 0</column>
<column name="select_ln103_1_reg_779">32, 0, 32, 0</column>
<column name="tmp2_reg_794">11, 0, 11, 0</column>
<column name="tmp2_reg_794_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="trunc_ln1_reg_735">6, 0, 6, 0</column>
<column name="trunc_ln_reg_721">11, 0, 11, 0</column>
<column name="wi_reg_421">32, 0, 32, 0</column>
<column name="icmp_ln103_reg_770">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="output_l1_021_i_address0">out, 6, ap_memory, output_l1_021_i, array</column>
<column name="output_l1_021_i_ce0">out, 1, ap_memory, output_l1_021_i, array</column>
<column name="output_l1_021_i_q0">in, 32, ap_memory, output_l1_021_i, array</column>
<column name="output_l1_122_i_address0">out, 6, ap_memory, output_l1_122_i, array</column>
<column name="output_l1_122_i_ce0">out, 1, ap_memory, output_l1_122_i, array</column>
<column name="output_l1_122_i_q0">in, 32, ap_memory, output_l1_122_i, array</column>
<column name="output_l1_223_i_address0">out, 6, ap_memory, output_l1_223_i, array</column>
<column name="output_l1_223_i_ce0">out, 1, ap_memory, output_l1_223_i, array</column>
<column name="output_l1_223_i_q0">in, 32, ap_memory, output_l1_223_i, array</column>
<column name="output_l1_324_i_address0">out, 6, ap_memory, output_l1_324_i, array</column>
<column name="output_l1_324_i_ce0">out, 1, ap_memory, output_l1_324_i, array</column>
<column name="output_l1_324_i_q0">in, 32, ap_memory, output_l1_324_i, array</column>
<column name="param_dout">in, 1120, ap_fifo, param, pointer</column>
<column name="param_empty_n">in, 1, ap_fifo, param, pointer</column>
<column name="param_read">out, 1, ap_fifo, param, pointer</column>
<column name="ko_1_dout">in, 11, ap_fifo, ko_1, pointer</column>
<column name="ko_1_empty_n">in, 1, ap_fifo, ko_1, pointer</column>
<column name="ko_1_read">out, 1, ap_fifo, ko_1, pointer</column>
<column name="ho_dout">in, 11, ap_fifo, ho, pointer</column>
<column name="ho_empty_n">in, 1, ap_fifo, ho, pointer</column>
<column name="ho_read">out, 1, ap_fifo, ho, pointer</column>
<column name="wo_dout">in, 11, ap_fifo, wo, pointer</column>
<column name="wo_empty_n">in, 1, ap_fifo, wo, pointer</column>
<column name="wo_read">out, 1, ap_fifo, wo, pointer</column>
<column name="ro_dout">in, 32, ap_fifo, ro, pointer</column>
<column name="ro_empty_n">in, 1, ap_fifo, ro, pointer</column>
<column name="ro_read">out, 1, ap_fifo, ro, pointer</column>
<column name="co_dout">in, 32, ap_fifo, co, pointer</column>
<column name="co_empty_n">in, 1, ap_fifo, co, pointer</column>
<column name="co_read">out, 1, ap_fifo, co, pointer</column>
<column name="so_dout">in, 32, ap_fifo, so, pointer</column>
<column name="so_empty_n">in, 1, ap_fifo, so, pointer</column>
<column name="so_read">out, 1, ap_fifo, so, pointer</column>
<column name="output_l2_0_address0">out, 11, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_ce0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_we0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_d0">out, 32, ap_memory, output_l2_0, array</column>
<column name="output_l2_1_address0">out, 11, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_ce0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_we0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_d0">out, 32, ap_memory, output_l2_1, array</column>
<column name="output_l2_2_address0">out, 11, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_ce0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_we0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_d0">out, 32, ap_memory, output_l2_2, array</column>
<column name="output_l2_3_address0">out, 11, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_ce0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_we0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_d0">out, 32, ap_memory, output_l2_3, array</column>
</table>
</item>
</section>
</profile>
