{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521059799314 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521059799314 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521059799346 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521059799346 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd " "Source file: /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521059799379 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521059799379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521059803877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521059803880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 17:36:43 2018 " "Processing started: Wed Mar 14 17:36:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521059803880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059803880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059803880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521059805109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1521059805110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870521 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059870521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059870524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870525 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521059870525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059870525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521059870813 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aa TopLevel.vhd(27) " "VHDL Signal Declaration warning at TopLevel.vhd(27): used implicit default value for signal \"aa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521059870818 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bb TopLevel.vhd(27) " "VHDL Signal Declaration warning at TopLevel.vhd(27): used implicit default value for signal \"bb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521059870823 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cc TopLevel.vhd(27) " "VHDL Signal Declaration warning at TopLevel.vhd(27): used implicit default value for signal \"cc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521059870823 "|TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "q_a 15 16 TopLevel.vhd(38) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(38): port or argument \"q_a\" has 15/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 38 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1521059870825 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[2..1\] TopLevel.vhd(7) " "Using initial value X (don't care) for net \"LEDR\[2..1\]\" at TopLevel.vhd(7)" {  } { { "../src/TopLevel.vhd" "" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059870827 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 And16:M1 " "Elaborating entity \"And16\" for hierarchy \"And16:M1\"" {  } { { "../src/TopLevel.vhd" "M1" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059870904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not16 Not16:M2 " "Elaborating entity \"Not16\" for hierarchy \"Not16:M2\"" {  } { { "../src/TopLevel.vhd" "M2" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059870940 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a_a M3 " "Port \"a_a\" does not exist in macrofunction \"M3\"" {  } { { "../src/TopLevel.vhd" "M3" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871009 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b_a M3 " "Port \"b_a\" does not exist in macrofunction \"M3\"" {  } { { "../src/TopLevel.vhd" "M3" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871014 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a M3 " "Port \"q_a\" does not exist in macrofunction \"M3\"" {  } { { "../src/TopLevel.vhd" "M3" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871014 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a_n M2 " "Port \"a_n\" does not exist in macrofunction \"M2\"" {  } { { "../src/TopLevel.vhd" "M2" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871015 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_n M2 " "Port \"q_n\" does not exist in macrofunction \"M2\"" {  } { { "../src/TopLevel.vhd" "M2" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871015 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a_a M1 " "Port \"a_a\" does not exist in macrofunction \"M1\"" {  } { { "../src/TopLevel.vhd" "M1" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871015 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b_a M1 " "Port \"b_a\" does not exist in macrofunction \"M1\"" {  } { { "../src/TopLevel.vhd" "M1" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871015 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "q_a M1 " "Port \"q_a\" does not exist in macrofunction \"M1\"" {  } { { "../src/TopLevel.vhd" "M1" { Text "/home/andre/Documentos/Z01_Brejeiros/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521059871015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521059871034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521059871488 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 17:37:51 2018 " "Processing ended: Wed Mar 14 17:37:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521059871488 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521059871488 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521059871488 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059871488 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1521059872027 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521059872029 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_H13 " "New assignment LOCATION with value PIN_H13 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1521059953936 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Analysis & Synthesis" 0 -1 1521059953936 ""}
