--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            glist_tail
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: gpr }
  - { id: 1, class: gprnopc }
  - { id: 2, class: gpr }
  - { id: 3, class: gprnopc }
  - { id: 4, class: gpr }
  - { id: 5, class: rgpr }
liveins:         
  - { reg: '%r0', virtual-reg: '%3' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 21):
    successors: %bb.4(37), %bb.3(62)
    liveins: %r0
  
    %3 = COPY %r0
    t2CMPri %3, 0, 14, _, implicit-def %cpsr
    t2Bcc %bb.3, 1, %cpsr
  
  bb.4 (freq 8):
    successors: %bb.2..loopexit(100)
  
    %5 = t2MOVi 0, 14, _, _
    %4 = COPY %5
    t2B %bb.2..loopexit, 14, _
  
  bb.3 (freq 13):
    successors: %bb.1..preheader(100)
  
  
  bb.1..preheader (freq 426):
    successors: %bb.2..loopexit(3), %bb.1..preheader(96)
  
    %0 = PHI %3, %bb.3, %1, %bb.1..preheader
    %1 = t2LDRi12 %0, 8, 14, _, <0x259c090> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.2, align 8)
    t2CMPri %1, 0, 14, _, implicit-def %cpsr
    t2Bcc %bb.1..preheader, 1, %cpsr
    t2B %bb.2..loopexit, 14, _
  
  bb.2..loopexit (freq 21):
    liveouts: %r0
  
    %2 = PHI %4, %bb.4, %0, %bb.1..preheader
    %r0 = COPY %2
    tBX_RET 14, _, implicit %r0

...
---
unison-test-mir-version: null
unison-test-target: ARM
unison-test-goal:
- size
unison-test-expected-cost:
- 13
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: false
...
