processing file asmFiles/count_days.asm (1 of 6)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/alu.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:14 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/alu.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface alu_if
-- Importing package cpu_types_pkg
-- Compiling module alu

Top level modules:
	alu
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/alu_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/alu_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface alu_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/cache_control_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/cache_control_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/caches.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/caches.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface caches_if
-- Compiling module caches

Top level modules:
	caches
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/caches_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/caches_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/control_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/control_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface control_unit_if
-- Importing package cpu_types_pkg
-- Compiling module control_unit

Top level modules:
	control_unit
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/control_unit_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/control_unit_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface control_unit_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/cpu_ram_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/cpu_ram_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/cpu_types_pkg.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/cpu_types_pkg.vh 
-- Compiling package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/datapath.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/datapath.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface control_unit_if
-- Compiling interface request_unit_if
-- Compiling interface register_file_if
-- Compiling interface alu_if
-- Compiling interface program_counter_if
-- Compiling module datapath

Top level modules:
	datapath
End time: 15:07:15 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/datapath_cache_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:15 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/datapath_cache_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/memory_control.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/memory_control.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if
-- Compiling interface cpu_ram_if
-- Compiling module memory_control

Top level modules:
	memory_control
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/program_counter.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/program_counter.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface program_counter_if
-- Importing package cpu_types_pkg
-- Compiling module program_counter

Top level modules:
	program_counter
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/program_counter_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/program_counter_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface program_counter_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/ram.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/ram.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg
-- Compiling module ram

Top level modules:
	ram
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/register_file.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/register_file.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module register_file

Top level modules:
	register_file
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/register_file_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/register_file_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/request_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/request_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface request_unit_if
-- Importing package cpu_types_pkg
-- Compiling module request_unit

Top level modules:
	request_unit
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/request_unit_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/request_unit_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface request_unit_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/singlecycle.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/singlecycle.sv 
-- Compiling module singlecycle

Top level modules:
	singlecycle
End time: 15:07:16 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:16 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/system.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system

Top level modules:
	system
End time: 15:07:17 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  include/system_if.vh
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:17 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" include/system_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 15:07:17 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:07:17 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:07:17 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:17 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 196320 time and ran for       9815 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:18 on Sep 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
1624 instructions
processing file asmFiles/mergesort.asm (2 of 6)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:19 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 827520 time and ran for      41375 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:19 on Sep 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mult.asm (3 of 6)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:20 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 5040 time and ran for        251 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:20 on Sep 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
37 instructions
processing file asmFiles/mult_procedures.asm (4 of 6)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:21 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 48720 time and ran for       2435 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:21 on Sep 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
393 instructions
processing file asmFiles/test.loadstore.asm (5 of 6)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:22 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 2280 time and ran for        113 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:23 on Sep 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
12 instructions
processing file asmFiles/test.rtype.asm (6 of 6)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:07:23 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.singlecycle
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.control_unit_if
# Loading work.request_unit_if
# Loading work.register_file_if
# Loading work.alu_if
# Loading work.program_counter_if
# Loading work.control_unit
# Loading work.request_unit
# Loading work.register_file
# Loading work.alu
# Loading work.program_counter
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 4560 time and ran for        227 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:07:24 on Sep 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
27 instructions
processing file asmFiles/count_days.asm (1 of 6)
Target Clock Frequency : 50 MHz
Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:07:27 2016
Info: Command: quartus_sh -t system.tcl
Info (23030): Evaluation of Tcl script system.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Fri Sep 16 15:07:27 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:07:29 2016
Info: Command: quartus_map system -c system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 2 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/alu.sv
    Info (12022): Found design unit 1: cpu_types_pkg (SystemVerilog)
    Info (12023): Found entity 1: alu_if
    Info (12023): Found entity 2: alu
Info (12021): Found 3 design units, including 3 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/caches.sv
    Info (12023): Found entity 1: datapath_cache_if
    Info (12023): Found entity 2: caches_if
    Info (12023): Found entity 3: caches
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/control_unit.sv
    Info (12023): Found entity 1: control_unit_if
    Info (12023): Found entity 2: control_unit
Info (12021): Found 4 design units, including 4 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/datapath.sv
    Info (12023): Found entity 1: request_unit_if
    Info (12023): Found entity 2: register_file_if
    Info (12023): Found entity 3: program_counter_if
    Info (12023): Found entity 4: datapath
Info (12021): Found 3 design units, including 3 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/memory_control.sv
    Info (12023): Found entity 1: cache_control_if
    Info (12023): Found entity 2: cpu_ram_if
    Info (12023): Found entity 3: memory_control
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/program_counter.sv
    Info (12023): Found entity 1: program_counter
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/ram.sv
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/request_unit.sv
    Info (12023): Found entity 1: request_unit
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/singlecycle.sv
    Info (12023): Found entity 1: singlecycle
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegrid/a/mg240/ece437/processors/source/system.sv
    Info (12023): Found entity 1: system_if
    Info (12023): Found entity 2: system
Info (12127): Elaborating entity "system" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "cpu_ram_if" for hierarchy "cpu_ram_if:prif"
Warning (12158): Entity "cpu_ram_if" contains only dangling pins
Info (12128): Elaborating entity "singlecycle" for hierarchy "singlecycle:CPU"
Info (12128): Elaborating entity "datapath_cache_if" for hierarchy "singlecycle:CPU|datapath_cache_if:dcif"
Warning (12158): Entity "datapath_cache_if" contains only dangling pins
Info (12128): Elaborating entity "caches_if" for hierarchy "singlecycle:CPU|caches_if:cif0"
Warning (12158): Entity "caches_if" contains only dangling pins
Info (12128): Elaborating entity "cache_control_if" for hierarchy "singlecycle:CPU|cache_control_if:ccif"
Warning (10665): Bidirectional port "cif0.iREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iREN[0]"
Warning (10665): Bidirectional port "cif0.dREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dREN[0]"
Warning (10665): Bidirectional port "cif0.dWEN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dWEN[0]"
Warning (10665): Bidirectional port "cif0.dstore[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][31]"
Warning (10665): Bidirectional port "cif0.dstore[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][30]"
Warning (10665): Bidirectional port "cif0.dstore[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][29]"
Warning (10665): Bidirectional port "cif0.dstore[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][28]"
Warning (10665): Bidirectional port "cif0.dstore[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][27]"
Warning (10665): Bidirectional port "cif0.dstore[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][26]"
Warning (10665): Bidirectional port "cif0.dstore[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][25]"
Warning (10665): Bidirectional port "cif0.dstore[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][24]"
Warning (10665): Bidirectional port "cif0.dstore[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][23]"
Warning (10665): Bidirectional port "cif0.dstore[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][22]"
Warning (10665): Bidirectional port "cif0.dstore[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][21]"
Warning (10665): Bidirectional port "cif0.dstore[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][20]"
Warning (10665): Bidirectional port "cif0.dstore[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][19]"
Warning (10665): Bidirectional port "cif0.dstore[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][18]"
Warning (10665): Bidirectional port "cif0.dstore[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][17]"
Warning (10665): Bidirectional port "cif0.dstore[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][16]"
Warning (10665): Bidirectional port "cif0.dstore[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][15]"
Warning (10665): Bidirectional port "cif0.dstore[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][14]"
Warning (10665): Bidirectional port "cif0.dstore[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][13]"
Warning (10665): Bidirectional port "cif0.dstore[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][12]"
Warning (10665): Bidirectional port "cif0.dstore[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][11]"
Warning (10665): Bidirectional port "cif0.dstore[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][10]"
Warning (10665): Bidirectional port "cif0.dstore[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][9]"
Warning (10665): Bidirectional port "cif0.dstore[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][8]"
Warning (10665): Bidirectional port "cif0.dstore[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][7]"
Warning (10665): Bidirectional port "cif0.dstore[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][6]"
Warning (10665): Bidirectional port "cif0.dstore[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][5]"
Warning (10665): Bidirectional port "cif0.dstore[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][4]"
Warning (10665): Bidirectional port "cif0.dstore[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][3]"
Warning (10665): Bidirectional port "cif0.dstore[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][2]"
Warning (10665): Bidirectional port "cif0.dstore[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][1]"
Warning (10665): Bidirectional port "cif0.dstore[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][0]"
Warning (10665): Bidirectional port "cif0.iaddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][31]"
Warning (10665): Bidirectional port "cif0.iaddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][30]"
Warning (10665): Bidirectional port "cif0.iaddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][29]"
Warning (10665): Bidirectional port "cif0.iaddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][28]"
Warning (10665): Bidirectional port "cif0.iaddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][27]"
Warning (10665): Bidirectional port "cif0.iaddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][26]"
Warning (10665): Bidirectional port "cif0.iaddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][25]"
Warning (10665): Bidirectional port "cif0.iaddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][24]"
Warning (10665): Bidirectional port "cif0.iaddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][23]"
Warning (10665): Bidirectional port "cif0.iaddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][22]"
Warning (10665): Bidirectional port "cif0.iaddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][21]"
Warning (10665): Bidirectional port "cif0.iaddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][20]"
Warning (10665): Bidirectional port "cif0.iaddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][19]"
Warning (10665): Bidirectional port "cif0.iaddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][18]"
Warning (10665): Bidirectional port "cif0.iaddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][17]"
Warning (10665): Bidirectional port "cif0.iaddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][16]"
Warning (10665): Bidirectional port "cif0.iaddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][15]"
Warning (10665): Bidirectional port "cif0.iaddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][14]"
Warning (10665): Bidirectional port "cif0.iaddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][13]"
Warning (10665): Bidirectional port "cif0.iaddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][12]"
Warning (10665): Bidirectional port "cif0.iaddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][11]"
Warning (10665): Bidirectional port "cif0.iaddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][10]"
Warning (10665): Bidirectional port "cif0.iaddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][9]"
Warning (10665): Bidirectional port "cif0.iaddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][8]"
Warning (10665): Bidirectional port "cif0.iaddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][7]"
Warning (10665): Bidirectional port "cif0.iaddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][6]"
Warning (10665): Bidirectional port "cif0.iaddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][5]"
Warning (10665): Bidirectional port "cif0.iaddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][4]"
Warning (10665): Bidirectional port "cif0.iaddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][3]"
Warning (10665): Bidirectional port "cif0.iaddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][2]"
Warning (10665): Bidirectional port "cif0.iaddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][1]"
Warning (10665): Bidirectional port "cif0.iaddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][0]"
Warning (10665): Bidirectional port "cif0.daddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][31]"
Warning (10665): Bidirectional port "cif0.daddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][30]"
Warning (10665): Bidirectional port "cif0.daddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][29]"
Warning (10665): Bidirectional port "cif0.daddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][28]"
Warning (10665): Bidirectional port "cif0.daddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][27]"
Warning (10665): Bidirectional port "cif0.daddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][26]"
Warning (10665): Bidirectional port "cif0.daddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][25]"
Warning (10665): Bidirectional port "cif0.daddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][24]"
Warning (10665): Bidirectional port "cif0.daddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][23]"
Warning (10665): Bidirectional port "cif0.daddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][22]"
Warning (10665): Bidirectional port "cif0.daddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][21]"
Warning (10665): Bidirectional port "cif0.daddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][20]"
Warning (10665): Bidirectional port "cif0.daddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][19]"
Warning (10665): Bidirectional port "cif0.daddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][18]"
Warning (10665): Bidirectional port "cif0.daddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][17]"
Warning (10665): Bidirectional port "cif0.daddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][16]"
Warning (10665): Bidirectional port "cif0.daddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][15]"
Warning (10665): Bidirectional port "cif0.daddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][14]"
Warning (10665): Bidirectional port "cif0.daddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][13]"
Warning (10665): Bidirectional port "cif0.daddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][12]"
Warning (10665): Bidirectional port "cif0.daddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][11]"
Warning (10665): Bidirectional port "cif0.daddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][10]"
Warning (10665): Bidirectional port "cif0.daddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][9]"
Warning (10665): Bidirectional port "cif0.daddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][8]"
Warning (10665): Bidirectional port "cif0.daddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][7]"
Warning (10665): Bidirectional port "cif0.daddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][6]"
Warning (10665): Bidirectional port "cif0.daddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][5]"
Warning (10665): Bidirectional port "cif0.daddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][4]"
Warning (10665): Bidirectional port "cif0.daddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][3]"
Warning (10665): Bidirectional port "cif0.daddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][2]"
Warning (10665): Bidirectional port "cif0.daddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][1]"
Warning (10665): Bidirectional port "cif0.daddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][0]"
Warning (10665): Bidirectional port "cif0.ccwrite" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.ccwrite[0]"
Warning (10665): Bidirectional port "cif0.cctrans" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.cctrans[0]"
Warning (10665): Bidirectional port "cache_control_if.iwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iwait"
Warning (10665): Bidirectional port "cache_control_if.dwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dwait"
Warning (10665): Bidirectional port "cache_control_if.iload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[31]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[30]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[29]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[28]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[27]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[26]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[25]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[24]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[23]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[22]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[21]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[20]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[19]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[18]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[17]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[16]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[15]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[14]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[13]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[12]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[11]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[10]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[9]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[8]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[7]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[6]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[5]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[4]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[3]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[2]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[1]"
Warning (10665): Bidirectional port "cache_control_if.iload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[0]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[31]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[30]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[29]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[28]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[27]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[26]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[25]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[24]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[23]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[22]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[21]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[20]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[19]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[18]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[17]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[16]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[15]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[14]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[13]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[12]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[11]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[10]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[9]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[8]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[7]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[6]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[5]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[4]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[3]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[2]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[1]"
Warning (10665): Bidirectional port "cache_control_if.dload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[0]"
Warning (10665): Bidirectional port "cache_control_if.ccwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccwait"
Warning (10665): Bidirectional port "cache_control_if.ccinv[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccinv"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[31]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[30]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[29]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[28]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[27]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[26]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[25]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[24]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[23]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[22]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[21]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[20]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[19]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[18]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[17]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[16]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[15]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[14]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[13]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[12]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[11]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[10]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[9]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[8]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[7]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[6]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[5]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[4]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[3]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[2]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[1]"
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[0]"
Info (12128): Elaborating entity "datapath" for hierarchy "singlecycle:CPU|datapath:DP"
Warning (10034): Output port "dpif.datomic" at datapath.sv(23) has no driver
Info (12128): Elaborating entity "control_unit_if" for hierarchy "singlecycle:CPU|datapath:DP|control_unit_if:cuif"
Warning (12158): Entity "control_unit_if" contains only dangling pins
Info (12128): Elaborating entity "request_unit_if" for hierarchy "singlecycle:CPU|datapath:DP|request_unit_if:ruif"
Warning (12158): Entity "request_unit_if" contains only dangling pins
Info (12128): Elaborating entity "register_file_if" for hierarchy "singlecycle:CPU|datapath:DP|register_file_if:rfif"
Warning (12158): Entity "register_file_if" contains only dangling pins
Info (12128): Elaborating entity "alu_if" for hierarchy "singlecycle:CPU|datapath:DP|alu_if:aluif"
Warning (12158): Entity "alu_if" contains only dangling pins
Info (12128): Elaborating entity "program_counter_if" for hierarchy "singlecycle:CPU|datapath:DP|program_counter_if:pcif"
Warning (12158): Entity "program_counter_if" contains only dangling pins
Info (12128): Elaborating entity "control_unit" for hierarchy "singlecycle:CPU|datapath:DP|control_unit:CTRLU"
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(10): object "opcode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(12): object "func" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(51): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(118): incomplete case statement has no default case item
Info (12128): Elaborating entity "request_unit" for hierarchy "singlecycle:CPU|datapath:DP|request_unit:REQU"
Info (12128): Elaborating entity "register_file" for hierarchy "singlecycle:CPU|datapath:DP|register_file:REGF"
Info (12128): Elaborating entity "alu" for hierarchy "singlecycle:CPU|datapath:DP|alu:ALU"
Info (12128): Elaborating entity "program_counter" for hierarchy "singlecycle:CPU|datapath:DP|program_counter:PC"
Info (12128): Elaborating entity "caches" for hierarchy "singlecycle:CPU|caches:CM"
Warning (10230): Verilog HDL assignment warning at caches.sv(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at caches.sv(54): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "cif.ccwrite" at caches.sv(20) has no driver
Warning (10034): Output port "cif.cctrans" at caches.sv(20) has no driver
Info (12128): Elaborating entity "memory_control" for hierarchy "singlecycle:CPU|memory_control:CC"
Warning (10034): Output port "ccif.ccwait[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccinv[0]" at memory_control.sv(18) has no driver
Warning (10034): Output port "ccif.ccsnoopaddr[0]" at memory_control.sv(18) has no driver
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM"
Warning (10230): Verilog HDL assignment warning at ram.sv(66): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ram.sv(89): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "meminit.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1"
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (38) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4086 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 3915 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 227 warnings
    Info: Peak virtual memory: 839 megabytes
    Info: Processing ended: Fri Sep 16 15:07:41 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:07:43 2016
Info: Command: quartus_fit system -c system
Info: qfit2_default_script.tcl version: #1
Info: Project  = system
Info: Revision = system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE115F29C8 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C8 is compatible
    Info (176445): Device EP4CE30F29C8 is compatible
    Info (176445): Device EP4CE55F29C8 is compatible
    Info (176445): Device EP4CE75F29C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 102 pins of 102 total pins
    Info (169086): Pin syif.halt not assigned to an exact location on the device
    Info (169086): Pin syif.load[0] not assigned to an exact location on the device
    Info (169086): Pin syif.load[1] not assigned to an exact location on the device
    Info (169086): Pin syif.load[2] not assigned to an exact location on the device
    Info (169086): Pin syif.load[3] not assigned to an exact location on the device
    Info (169086): Pin syif.load[4] not assigned to an exact location on the device
    Info (169086): Pin syif.load[5] not assigned to an exact location on the device
    Info (169086): Pin syif.load[6] not assigned to an exact location on the device
    Info (169086): Pin syif.load[7] not assigned to an exact location on the device
    Info (169086): Pin syif.load[8] not assigned to an exact location on the device
    Info (169086): Pin syif.load[9] not assigned to an exact location on the device
    Info (169086): Pin syif.load[10] not assigned to an exact location on the device
    Info (169086): Pin syif.load[11] not assigned to an exact location on the device
    Info (169086): Pin syif.load[12] not assigned to an exact location on the device
    Info (169086): Pin syif.load[13] not assigned to an exact location on the device
    Info (169086): Pin syif.load[14] not assigned to an exact location on the device
    Info (169086): Pin syif.load[15] not assigned to an exact location on the device
    Info (169086): Pin syif.load[16] not assigned to an exact location on the device
    Info (169086): Pin syif.load[17] not assigned to an exact location on the device
    Info (169086): Pin syif.load[18] not assigned to an exact location on the device
    Info (169086): Pin syif.load[19] not assigned to an exact location on the device
    Info (169086): Pin syif.load[20] not assigned to an exact location on the device
    Info (169086): Pin syif.load[21] not assigned to an exact location on the device
    Info (169086): Pin syif.load[22] not assigned to an exact location on the device
    Info (169086): Pin syif.load[23] not assigned to an exact location on the device
    Info (169086): Pin syif.load[24] not assigned to an exact location on the device
    Info (169086): Pin syif.load[25] not assigned to an exact location on the device
    Info (169086): Pin syif.load[26] not assigned to an exact location on the device
    Info (169086): Pin syif.load[27] not assigned to an exact location on the device
    Info (169086): Pin syif.load[28] not assigned to an exact location on the device
    Info (169086): Pin syif.load[29] not assigned to an exact location on the device
    Info (169086): Pin syif.load[30] not assigned to an exact location on the device
    Info (169086): Pin syif.load[31] not assigned to an exact location on the device
    Info (169086): Pin nRST not assigned to an exact location on the device
    Info (169086): Pin syif.tbCTRL not assigned to an exact location on the device
    Info (169086): Pin syif.addr[1] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[0] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[3] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[2] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[5] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[4] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[7] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[6] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[13] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[12] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[15] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[14] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[17] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[16] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[19] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[18] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[21] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[20] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[23] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[22] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[25] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[24] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[27] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[26] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[29] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[28] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[31] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[30] not assigned to an exact location on the device
    Info (169086): Pin syif.WEN not assigned to an exact location on the device
    Info (169086): Pin syif.REN not assigned to an exact location on the device
    Info (169086): Pin syif.addr[9] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[8] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[11] not assigned to an exact location on the device
    Info (169086): Pin syif.addr[10] not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin syif.store[0] not assigned to an exact location on the device
    Info (169086): Pin syif.store[1] not assigned to an exact location on the device
    Info (169086): Pin syif.store[2] not assigned to an exact location on the device
    Info (169086): Pin syif.store[3] not assigned to an exact location on the device
    Info (169086): Pin syif.store[4] not assigned to an exact location on the device
    Info (169086): Pin syif.store[5] not assigned to an exact location on the device
    Info (169086): Pin syif.store[6] not assigned to an exact location on the device
    Info (169086): Pin syif.store[7] not assigned to an exact location on the device
    Info (169086): Pin syif.store[8] not assigned to an exact location on the device
    Info (169086): Pin syif.store[9] not assigned to an exact location on the device
    Info (169086): Pin syif.store[10] not assigned to an exact location on the device
    Info (169086): Pin syif.store[11] not assigned to an exact location on the device
    Info (169086): Pin syif.store[12] not assigned to an exact location on the device
    Info (169086): Pin syif.store[13] not assigned to an exact location on the device
    Info (169086): Pin syif.store[14] not assigned to an exact location on the device
    Info (169086): Pin syif.store[15] not assigned to an exact location on the device
    Info (169086): Pin syif.store[16] not assigned to an exact location on the device
    Info (169086): Pin syif.store[17] not assigned to an exact location on the device
    Info (169086): Pin syif.store[18] not assigned to an exact location on the device
    Info (169086): Pin syif.store[19] not assigned to an exact location on the device
    Info (169086): Pin syif.store[20] not assigned to an exact location on the device
    Info (169086): Pin syif.store[21] not assigned to an exact location on the device
    Info (169086): Pin syif.store[22] not assigned to an exact location on the device
    Info (169086): Pin syif.store[23] not assigned to an exact location on the device
    Info (169086): Pin syif.store[24] not assigned to an exact location on the device
    Info (169086): Pin syif.store[25] not assigned to an exact location on the device
    Info (169086): Pin syif.store[26] not assigned to an exact location on the device
    Info (169086): Pin syif.store[27] not assigned to an exact location on the device
    Info (169086): Pin syif.store[28] not assigned to an exact location on the device
    Info (169086): Pin syif.store[29] not assigned to an exact location on the device
    Info (169086): Pin syif.store[30] not assigned to an exact location on the device
    Info (169086): Pin syif.store[31] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000          CLK
    Info (332111):   20.000       CPUCLK
Info (176353): Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node CPUCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPUCLK~0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ram:RAM|always1~2
        Info (176357): Destination node ram:RAM|ramif.ramload[16]~28
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~0
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~1
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~2
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~3
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~4
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~5
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~6
        Info (176357): Destination node singlecycle:CPU|caches:CM|daddr~7
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type I/O Output Buffer
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 67 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK2_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK3_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_50"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CKE"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CLK"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[16]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[17]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[18]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[19]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[20]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[21]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[22]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[23]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[24]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[25]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[26]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[27]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[28]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[29]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[30]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[31]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_RAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET0_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDC"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "ENET1_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "ENETCLK_25"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[0]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[1]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[2]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[3]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[4]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[5]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[20]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[21]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[22]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RY"
    Warning (15710): Ignored I/O standard assignment to node "FL_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX4[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX5[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX6[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX7[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_RXD"
    Warning (15710): Ignored I/O standard assignment to node "KEY[0]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[1]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[2]"
    Warning (15710): Ignored I/O standard assignment to node "KEY[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_BLON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_EN"
    Warning (15710): Ignored I/O standard assignment to node "LCD_ON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RS"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RW"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "LEDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[10]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[11]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[12]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[13]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[14]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[15]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[8]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_FSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_LSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_RST_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBDAT"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSDAT"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[3]"
    Warning (15710): Ignored I/O standard assignment to node "SD_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKIN"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKOUT"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_LB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_UB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "SW[0]"
    Warning (15710): Ignored I/O standard assignment to node "SW[10]"
    Warning (15710): Ignored I/O standard assignment to node "SW[11]"
    Warning (15710): Ignored I/O standard assignment to node "SW[12]"
    Warning (15710): Ignored I/O standard assignment to node "SW[13]"
    Warning (15710): Ignored I/O standard assignment to node "SW[14]"
    Warning (15710): Ignored I/O standard assignment to node "SW[15]"
    Warning (15710): Ignored I/O standard assignment to node "SW[16]"
    Warning (15710): Ignored I/O standard assignment to node "SW[17]"
    Warning (15710): Ignored I/O standard assignment to node "SW[1]"
    Warning (15710): Ignored I/O standard assignment to node "SW[2]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
    Warning (15710): Ignored I/O standard assignment to node "SW[6]"
    Warning (15710): Ignored I/O standard assignment to node "SW[7]"
    Warning (15710): Ignored I/O standard assignment to node "SW[8]"
    Warning (15710): Ignored I/O standard assignment to node "SW[9]"
    Warning (15710): Ignored I/O standard assignment to node "TD_CLK27"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "TD_HS"
    Warning (15710): Ignored I/O standard assignment to node "TD_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "TD_VS"
    Warning (15710): Ignored I/O standard assignment to node "UART_CTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_BLANK_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_CLK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_SYNC_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170194): Fitter routing operations ending: elapsed time is 00:09:55
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.85 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1070 warnings
    Info: Peak virtual memory: 1554 megabytes
    Info: Processing ended: Fri Sep 16 15:18:03 2016
    Info: Elapsed time: 00:10:20
    Info: Total CPU time (on all processors): 00:10:36
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:18:04 2016
Info: Command: quartus_drc system -c system
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 34 node(s) related to this rule.
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemREN"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[12]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[11]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[10]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[3]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[2]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[7]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[6]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[5]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[4]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[14]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[15]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[16]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[9]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[8]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[23]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[17]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[18]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[19]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[20]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[21]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[22]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[26]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[24]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[25]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[29]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[27]"
    Critical Warning (308012): Node  "singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[28]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule.
    Warning (308010): Node  "CPUCLK"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "nRST"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 130 node(s) with highest fan-out.
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~32"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]"
    Info (308011): Node  "ramaddr~23"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN"
    Info (308011): Node  "ram:RAM|always1~2"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemREN"
    Info (308011): Node  "ramaddr~17"
    Info (308011): Node  "singlecycle:CPU|memory_control:CC|iwait~3"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|new_pc~66"
    Info (308011): Node  "singlecycle:CPU|caches:CM|instr[15]~34"
    Info (308011): Node  "ramaddr~19"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|new_pc~5"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|portb~3"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rt[1]~3"
    Info (308011): Node  "ramaddr~61"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "CPUCLK~clkctrl"
    Info (308011): Node  "nRST~inputclkctrl"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rt[0]~2"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rt[1]~3"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rs[0]~2"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rs[1]~3"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rt[3]~0"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rt[2]~1"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rs[3]~0"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|control_unit:CTRLU|cuif.rs[2]~1"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "CLK~inputclkctrl"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|portb~50"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|portb~1"
    Info (308011): Node  "singlecycle:CPU|datapath:DP|portb~3"
    Info (308011): Node  "singlecycle:CPU|memory_control:CC|iwait~3"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]"
    Info (308011): Node  "ramaddr~21"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]"
    Info (308011): Node  "ramaddr~11"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]"
    Info (308011): Node  "ramaddr~23"
    Info (308011): Node  "ramaddr~61"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]"
    Info (308011): Node  "ramaddr~7"
    Info (308011): Node  "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 180 information messages and 36 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 881 megabytes
    Info: Processing ended: Fri Sep 16 15:18:06 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:18:07 2016
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLK_50 [get_ports {CLOCK_50}] -period 100MHz
Warning (332174): Ignored filter at system.sdc(4): system:SYS|CPUCLK|q could not be matched with a pin
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -divide_by 2 -source [get_ports CLOCK_50] -name CPUCLK [get_pins system:SYS|CPUCLK|q]
Warning (332049): Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.435    -12014.641 CPUCLK 
    Info (332119):    -8.973      -872.387 CLK 
    Info (332119):    44.676         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.421         0.000 CLK 
    Info (332119):     0.442         0.000 CPUCLK 
    Info (332119):     0.443         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.092         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.118         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.696         0.000 CLK 
    Info (332119):     9.684         0.000 CPUCLK 
    Info (332119):    49.503         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.435
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -13.435 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a59~porta_we_reg
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.834      3.834  R        clock network delay
    Info (332115):     14.128      0.294     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a59~porta_we_reg
    Info (332115):     17.332      3.204 FR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59|portadataout[0]
    Info (332115):     18.441      1.109 RR    IC  RAM|ramif.ramload[27]~40|datac
    Info (332115):     18.768      0.327 RR  CELL  RAM|ramif.ramload[27]~40|combout
    Info (332115):     19.039      0.271 RR    IC  CPU|DP|CTRLU|Equal1~0|datac
    Info (332115):     19.366      0.327 RR  CELL  CPU|DP|CTRLU|Equal1~0|combout
    Info (332115):     19.816      0.450 RR    IC  CPU|DP|CTRLU|Equal1~2|datad
    Info (332115):     19.993      0.177 RR  CELL  CPU|DP|CTRLU|Equal1~2|combout
    Info (332115):     20.956      0.963 RR    IC  CPU|DP|CTRLU|cuif.rt[3]~0|dataa
    Info (332115):     21.384      0.428 RF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):     22.483      1.099 FF    IC  CPU|DP|REGF|Mux54~2|datab
    Info (332115):     22.956      0.473 FR  CELL  CPU|DP|REGF|Mux54~2|combout
    Info (332115):     23.193      0.237 RR    IC  CPU|DP|REGF|Mux54~3|datad
    Info (332115):     23.370      0.177 RR  CELL  CPU|DP|REGF|Mux54~3|combout
    Info (332115):     25.189      1.819 RR    IC  CPU|DP|REGF|Mux54~6|datac
    Info (332115):     25.516      0.327 RR  CELL  CPU|DP|REGF|Mux54~6|combout
    Info (332115):     25.752      0.236 RR    IC  CPU|DP|REGF|Mux54~9|datac
    Info (332115):     26.079      0.327 RR  CELL  CPU|DP|REGF|Mux54~9|combout
    Info (332115):     26.313      0.234 RR    IC  CPU|DP|REGF|Mux54~20|datac
    Info (332115):     26.640      0.327 RR  CELL  CPU|DP|REGF|Mux54~20|combout
    Info (332115):     26.905      0.265 RR    IC  CPU|DP|portb~44|datad
    Info (332115):     27.082      0.177 RR  CELL  CPU|DP|portb~44|combout
    Info (332115):     28.805      1.723 RR    IC  CPU|DP|ALU|ShiftRight0~8|datac
    Info (332115):     29.132      0.327 RR  CELL  CPU|DP|ALU|ShiftRight0~8|combout
    Info (332115):     29.368      0.236 RR    IC  CPU|DP|ALU|ShiftRight0~10|datad
    Info (332115):     29.545      0.177 RR  CELL  CPU|DP|ALU|ShiftRight0~10|combout
    Info (332115):     29.781      0.236 RR    IC  CPU|DP|ALU|ShiftRight0~11|datad
    Info (332115):     29.958      0.177 RR  CELL  CPU|DP|ALU|ShiftRight0~11|combout
    Info (332115):     30.428      0.470 RR    IC  CPU|DP|ALU|Selector1~0|datad
    Info (332115):     30.583      0.155 RF  CELL  CPU|DP|ALU|Selector1~0|combout
    Info (332115):     30.947      0.364 FF    IC  CPU|DP|ALU|Selector0~31|datac
    Info (332115):     31.263      0.316 FF  CELL  CPU|DP|ALU|Selector0~31|combout
    Info (332115):     32.481      1.218 FF    IC  CPU|DP|ALU|Selector17~2|datac
    Info (332115):     32.797      0.316 FF  CELL  CPU|DP|ALU|Selector17~2|combout
    Info (332115):     34.167      1.370 FF    IC  CPU|DP|ALU|Selector17~7|datac
    Info (332115):     34.482      0.315 FF  CELL  CPU|DP|ALU|Selector17~7|combout
    Info (332115):     34.737      0.255 FF    IC  CPU|DP|ALU|Selector17~8|datad
    Info (332115):     34.876      0.139 FF  CELL  CPU|DP|ALU|Selector17~8|combout
    Info (332115):     35.214      0.338 FF    IC  CPU|DP|ALU|Equal10~4|datab
    Info (332115):     35.671      0.457 FR  CELL  CPU|DP|ALU|Equal10~4|combout
    Info (332115):     36.525      0.854 RR    IC  CPU|DP|ALU|Equal10~8|datad
    Info (332115):     36.702      0.177 RR  CELL  CPU|DP|ALU|Equal10~8|combout
    Info (332115):     36.940      0.238 RR    IC  CPU|DP|ALU|Equal10~11|datad
    Info (332115):     37.117      0.177 RR  CELL  CPU|DP|ALU|Equal10~11|combout
    Info (332115):     37.351      0.234 RR    IC  CPU|DP|new_pc~4|datac
    Info (332115):     37.675      0.324 RR  CELL  CPU|DP|new_pc~4|combout
    Info (332115):     37.926      0.251 RR    IC  CPU|DP|new_pc~5|datad
    Info (332115):     38.103      0.177 RR  CELL  CPU|DP|new_pc~5|combout
    Info (332115):     39.168      1.065 RR    IC  CPU|DP|new_pc~18|datac
    Info (332115):     39.492      0.324 RR  CELL  CPU|DP|new_pc~18|combout
    Info (332115):     39.939      0.447 RR    IC  CPU|DP|new_pc~19|datad
    Info (332115):     40.116      0.177 RR  CELL  CPU|DP|new_pc~19|combout
    Info (332115):     40.116      0.000 RR    IC  CPU|DP|PC|pcif.PC[13]|d
    Info (332115):     40.215      0.099 RR  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.750      6.750  R        clock network delay
    Info (332115):     26.759      0.009           clock pessimism
    Info (332115):     26.780      0.021     uTsu  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Arrival Time  :    40.215
    Info (332115): Data Required Time :    26.780
    Info (332115): Slack              :   -13.435 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.973
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -8.973 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.049      7.049  R        clock network delay
    Info (332115):      7.310      0.261     uTco  singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN
    Info (332115):      7.310      0.000 FF  CELL  CPU|DP|REQU|ruif.dmemWEN|q
    Info (332115):      8.406      1.096 FF    IC  ramaddr~50|datac
    Info (332115):      8.721      0.315 FF  CELL  ramaddr~50|combout
    Info (332115):      8.981      0.260 FF    IC  ramaddr~51|datac
    Info (332115):      9.297      0.316 FF  CELL  ramaddr~51|combout
    Info (332115):      9.622      0.325 FF    IC  RAM|always0~15|datab
    Info (332115):     10.079      0.457 FR  CELL  RAM|always0~15|combout
    Info (332115):     11.049      0.970 RR    IC  RAM|always0~17|datab
    Info (332115):     11.438      0.389 RR  CELL  RAM|always0~17|combout
    Info (332115):     11.699      0.261 RR    IC  RAM|always1~1|datac
    Info (332115):     12.023      0.324 RR  CELL  RAM|always1~1|combout
    Info (332115):     12.258      0.235 RR    IC  RAM|always1~2|datad
    Info (332115):     12.435      0.177 RR  CELL  RAM|always1~2|combout
    Info (332115):     12.744      0.309 RR    IC  CPU|DP|CTRLU|Equal1~2|datac
    Info (332115):     13.068      0.324 RR  CELL  CPU|DP|CTRLU|Equal1~2|combout
    Info (332115):     14.031      0.963 RR    IC  CPU|DP|CTRLU|cuif.rt[3]~0|dataa
    Info (332115):     14.459      0.428 RF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):     15.598      1.139 FF    IC  CPU|DP|REGF|Mux39~12|datab
    Info (332115):     16.071      0.473 FF  CELL  CPU|DP|REGF|Mux39~12|combout
    Info (332115):     16.325      0.254 FF    IC  CPU|DP|REGF|Mux39~13|datad
    Info (332115):     16.493      0.168 FR  CELL  CPU|DP|REGF|Mux39~13|combout
    Info (332115):     18.366      1.873 RR    IC  CPU|DP|REGF|Mux39~16|datad
    Info (332115):     18.543      0.177 RR  CELL  CPU|DP|REGF|Mux39~16|combout
    Info (332115):     18.820      0.277 RR    IC  CPU|DP|REGF|Mux39~19|dataa
    Info (332115):     19.291      0.471 RR  CELL  CPU|DP|REGF|Mux39~19|combout
    Info (332115):     20.126      0.835 RR    IC  ramstore~32|datad
    Info (332115):     20.303      0.177 RR  CELL  ramstore~32|combout
    Info (332115):     20.540      0.237 RR    IC  ramstore~33|datad
    Info (332115):     20.717      0.177 RR  CELL  ramstore~33|combout
    Info (332115):     22.683      1.966 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24|portadatain[0]
    Info (332115):     22.765      0.082 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.689      3.689  R        clock network delay
    Info (332115):     13.724      0.035           clock pessimism
    Info (332115):     13.792      0.068     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Data Arrival Time  :    22.765
    Info (332115): Data Required Time :    13.792
    Info (332115): Slack              :    -8.973 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.676
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.676 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.748      4.748  R        clock network delay
    Info (332115):      5.009      0.261     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      5.009      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      6.272      1.263 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      6.599      0.327 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      7.080      0.481 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datad
    Info (332115):      7.257      0.177 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      7.969      0.712 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datac
    Info (332115):      8.296      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      8.541      0.245 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datac
    Info (332115):      8.868      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      9.149      0.281 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|dataa
    Info (332115):      9.554      0.405 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      9.793      0.239 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):     10.120      0.327 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):     10.120      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):     10.219      0.099 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.781      4.781  F        clock network delay
    Info (332115):     54.874      0.093           clock pessimism
    Info (332115):     54.895      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :    10.219
    Info (332115): Data Required Time :    54.895
    Info (332115): Slack              :    44.676 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.421
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.421 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|count[0]
    Info (332115): To Node      : ram:RAM|count[0]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.817      3.817  R        clock network delay
    Info (332115):      4.078      0.261     uTco  ram:RAM|count[0]
    Info (332115):      4.078      0.000 FF  CELL  RAM|count[0]|q
    Info (332115):      4.078      0.000 FF    IC  RAM|count[0]~4|datac
    Info (332115):      4.480      0.402 FF  CELL  RAM|count[0]~4|combout
    Info (332115):      4.480      0.000 FF    IC  RAM|count[0]|d
    Info (332115):      4.563      0.083 FF  CELL  ram:RAM|count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.965      3.965  R        clock network delay
    Info (332115):      3.930     -0.035           clock pessimism
    Info (332115):      4.142      0.212      uTh  ram:RAM|count[0]
    Info (332115): Data Arrival Time  :     4.563
    Info (332115): Data Required Time :     4.142
    Info (332115): Slack              :     0.421 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[1]
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[1]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.763      6.763  R        clock network delay
    Info (332115):      7.024      0.261     uTco  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[1]
    Info (332115):      7.024      0.000 FF  CELL  CPU|DP|PC|pcif.PC[1]|q
    Info (332115):      7.024      0.000 FF    IC  CPU|DP|new_pc~2|datac
    Info (332115):      7.426      0.402 FF  CELL  CPU|DP|new_pc~2|combout
    Info (332115):      7.426      0.000 FF    IC  CPU|DP|PC|pcif.PC[1]|d
    Info (332115):      7.509      0.083 FF  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.047      7.047  R        clock network delay
    Info (332115):      6.855     -0.192           clock pessimism
    Info (332115):      7.067      0.212      uTh  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[1]
    Info (332115): Data Arrival Time  :     7.509
    Info (332115): Data Required Time :     7.067
    Info (332115): Slack              :     0.442 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.443
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.443 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.550      4.550  R        clock network delay
    Info (332115):      4.811      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115):      4.811      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]|q
    Info (332115):      4.811      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1|datac
    Info (332115):      5.213      0.402 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1|combout
    Info (332115):      5.213      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]|d
    Info (332115):      5.296      0.083 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.734      4.734  R        clock network delay
    Info (332115):      4.641     -0.093           clock pessimism
    Info (332115):      4.853      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Arrival Time  :     5.296
    Info (332115): Data Required Time :     4.853
    Info (332115): Slack              :     0.443 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.092
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.092 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.733      4.733  R        clock network delay
    Info (332115):      4.994      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      4.994      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      5.928      0.934 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      6.777      0.849 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.781      4.781  F        clock network delay
    Info (332115):     54.848      0.067           clock pessimism
    Info (332115):     54.869      0.021     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     6.777
    Info (332115): Data Required Time :    54.869
    Info (332115): Slack              :    48.092 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.118
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.118 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.550      4.550  R        clock network delay
    Info (332115):      4.811      0.261     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      4.811      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      5.165      0.354 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]|clrn
    Info (332115):      5.971      0.806 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.734      4.734  R        clock network delay
    Info (332115):      4.641     -0.093           clock pessimism
    Info (332115):      4.853      0.212      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Arrival Time  :     5.971
    Info (332115): Data Required Time :     4.853
    Info (332115): Slack              :     1.118 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.696
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.696 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a28~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.862      0.862 FF  CELL  CLK~input|o
    Info (332113):      6.055      0.193 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      6.055      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.807      1.752 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28|clk0
    Info (332113):      8.913      1.106 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a28~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.705      1.692 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28|clk0
    Info (332113):     13.718      1.013 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a28~porta_address_reg0
    Info (332113):     13.844      0.126           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :     4.931
    Info (332113): Slack            :     4.696
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.684
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.684 
    Info (332113): ===================================================================
    Info (332113): Node             : singlecycle:CPU|datapath:DP|register_file:REGF|registers[16][27]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.816      0.816 RR  CELL  CLK~input|o
    Info (332113):      1.021      0.205 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      1.021      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.752      1.731 RR    IC  CPUCLK|clk
    Info (332113):      3.419      0.667 RR  CELL  CPUCLK
    Info (332113):      3.419      0.000 RR  CELL  CPUCLK|q
    Info (332113):      4.404      0.985 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      4.404      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      6.111      1.707 RR    IC  CPU|DP|REGF|registers[16][27]|clk
    Info (332113):      6.778      0.667 RR  CELL  singlecycle:CPU|datapath:DP|register_file:REGF|registers[16][27]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.816      0.816 RR  CELL  CLK~input|o
    Info (332113):     11.013      0.197 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     11.013      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.675      1.662 RR    IC  CPUCLK|clk
    Info (332113):     13.293      0.618 RR  CELL  CPUCLK
    Info (332113):     13.293      0.000 FF  CELL  CPUCLK|q
    Info (332113):     14.218      0.925 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     14.218      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     15.833      1.615 FF    IC  CPU|DP|REGF|registers[16][27]|clk
    Info (332113):     16.403      0.570 FF  CELL  singlecycle:CPU|datapath:DP|register_file:REGF|registers[16][27]
    Info (332113):     16.682      0.279           clock pessimism
    Info (332113): Required Width   :     0.220
    Info (332113): Actual Width     :     9.904
    Info (332113): Slack            :     9.684
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.503
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.503 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a23~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.772      0.772 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.772      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.772      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.610      1.838 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.610      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.312      1.702 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23|clk1
    Info (332113):     55.322      1.010 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a23~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.726      0.726 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.726      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.726      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.296      1.570 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.296      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.943      1.647 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23|clk1
    Info (332113):    104.881      0.938 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a23~portb_address_reg0
    Info (332113):    105.060      0.179           clock pessimism
    Info (332113): Required Width   :     0.235
    Info (332113): Actual Width     :    49.738
    Info (332113): Slack            :    49.503
    Info (332113): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.115    -10796.699 CPUCLK 
    Info (332119):    -7.911      -707.213 CLK 
    Info (332119):    45.028         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.371         0.000 CLK 
    Info (332119):     0.391         0.000 CPUCLK 
    Info (332119):     0.392         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.373         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.020
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.020         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.679         0.000 CLK 
    Info (332119):     9.650         0.000 CPUCLK 
    Info (332119):    49.360         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.115
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -12.115 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a59~porta_we_reg
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.480      3.480  R        clock network delay
    Info (332115):     13.746      0.266     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a59~porta_we_reg
    Info (332115):     16.664      2.918 FR  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59|portadataout[0]
    Info (332115):     17.739      1.075 RR    IC  RAM|ramif.ramload[27]~40|datac
    Info (332115):     18.044      0.305 RR  CELL  RAM|ramif.ramload[27]~40|combout
    Info (332115):     18.300      0.256 RR    IC  CPU|DP|CTRLU|Equal1~0|datac
    Info (332115):     18.605      0.305 RR  CELL  CPU|DP|CTRLU|Equal1~0|combout
    Info (332115):     19.047      0.442 RR    IC  CPU|DP|CTRLU|Equal1~2|datad
    Info (332115):     19.214      0.167 RR  CELL  CPU|DP|CTRLU|Equal1~2|combout
    Info (332115):     20.153      0.939 RR    IC  CPU|DP|CTRLU|cuif.rt[3]~0|dataa
    Info (332115):     20.545      0.392 RF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):     22.117      1.572 FF    IC  CPU|DP|REGF|Mux63~7|datab
    Info (332115):     22.540      0.423 FR  CELL  CPU|DP|REGF|Mux63~7|combout
    Info (332115):     22.769      0.229 RR    IC  CPU|DP|REGF|Mux63~8|datad
    Info (332115):     22.936      0.167 RR  CELL  CPU|DP|REGF|Mux63~8|combout
    Info (332115):     24.819      1.883 RR    IC  CPU|DP|REGF|Mux63~9|datac
    Info (332115):     25.120      0.301 RR  CELL  CPU|DP|REGF|Mux63~9|combout
    Info (332115):     25.343      0.223 RR    IC  CPU|DP|REGF|Mux63~20|datac
    Info (332115):     25.648      0.305 RR  CELL  CPU|DP|REGF|Mux63~20|combout
    Info (332115):     25.881      0.233 RR    IC  CPU|DP|portb~2|datad
    Info (332115):     26.048      0.167 RR  CELL  CPU|DP|portb~2|combout
    Info (332115):     26.485      0.437 RR    IC  CPU|DP|portb~3|datad
    Info (332115):     26.652      0.167 RR  CELL  CPU|DP|portb~3|combout
    Info (332115):     28.939      2.287 RR    IC  CPU|DP|ALU|ShiftLeft0~24|datab
    Info (332115):     29.319      0.380 RR  CELL  CPU|DP|ALU|ShiftLeft0~24|combout
    Info (332115):     29.755      0.436 RR    IC  CPU|DP|ALU|ShiftLeft0~25|datac
    Info (332115):     30.060      0.305 RR  CELL  CPU|DP|ALU|ShiftLeft0~25|combout
    Info (332115):     30.350      0.290 RR    IC  CPU|DP|ALU|Selector4~4|dataa
    Info (332115):     30.770      0.420 RR  CELL  CPU|DP|ALU|Selector4~4|combout
    Info (332115):     31.807      1.037 RR    IC  CPU|DP|ALU|Selector4~5|datac
    Info (332115):     32.086      0.279 RF  CELL  CPU|DP|ALU|Selector4~5|combout
    Info (332115):     32.320      0.234 FF    IC  CPU|DP|ALU|Selector4~6|datad
    Info (332115):     32.441      0.121 FF  CELL  CPU|DP|ALU|Selector4~6|combout
    Info (332115):     32.673      0.232 FF    IC  CPU|DP|ALU|Selector4~7|datad
    Info (332115):     32.794      0.121 FF  CELL  CPU|DP|ALU|Selector4~7|combout
    Info (332115):     33.034      0.240 FF    IC  CPU|DP|ALU|Selector4~10|datac
    Info (332115):     33.319      0.285 FF  CELL  CPU|DP|ALU|Selector4~10|combout
    Info (332115):     33.615      0.296 FF    IC  CPU|DP|ALU|Equal10~3|datab
    Info (332115):     34.021      0.406 FR  CELL  CPU|DP|ALU|Equal10~3|combout
    Info (332115):     34.955      0.934 RR    IC  CPU|DP|ALU|Equal10~11|datab
    Info (332115):     35.335      0.380 RR  CELL  CPU|DP|ALU|Equal10~11|combout
    Info (332115):     35.558      0.223 RR    IC  CPU|DP|new_pc~4|datac
    Info (332115):     35.859      0.301 RR  CELL  CPU|DP|new_pc~4|combout
    Info (332115):     36.098      0.239 RR    IC  CPU|DP|new_pc~5|datad
    Info (332115):     36.265      0.167 RR  CELL  CPU|DP|new_pc~5|combout
    Info (332115):     37.297      1.032 RR    IC  CPU|DP|new_pc~18|datac
    Info (332115):     37.598      0.301 RR  CELL  CPU|DP|new_pc~18|combout
    Info (332115):     38.035      0.437 RR    IC  CPU|DP|new_pc~19|datad
    Info (332115):     38.202      0.167 RR  CELL  CPU|DP|new_pc~19|combout
    Info (332115):     38.202      0.000 RR    IC  CPU|DP|PC|pcif.PC[13]|d
    Info (332115):     38.292      0.090 RR  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.147      6.147  R        clock network delay
    Info (332115):     26.155      0.008           clock pessimism
    Info (332115):     26.177      0.022     uTsu  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Arrival Time  :    38.292
    Info (332115): Data Required Time :    26.177
    Info (332115): Slack              :   -12.115 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.911
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -7.911 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : singlecycle:CPU|caches:CM|daddr[22]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.414      6.414  R        clock network delay
    Info (332115):      6.654      0.240     uTco  singlecycle:CPU|caches:CM|daddr[22]
    Info (332115):      6.654      0.000 RR  CELL  CPU|CM|daddr[22]|q
    Info (332115):      8.118      1.464 RR    IC  ramaddr~38|datac
    Info (332115):      8.423      0.305 RR  CELL  ramaddr~38|combout
    Info (332115):      8.650      0.227 RR    IC  ramaddr~39|datad
    Info (332115):      8.817      0.167 RR  CELL  ramaddr~39|combout
    Info (332115):      9.105      0.288 RR    IC  RAM|always0~11|datab
    Info (332115):      9.528      0.423 RR  CELL  RAM|always0~11|combout
    Info (332115):      9.795      0.267 RR    IC  RAM|always0~12|datab
    Info (332115):     10.152      0.357 RR  CELL  RAM|always0~12|combout
    Info (332115):     10.990      0.838 RR    IC  RAM|always1~1|datad
    Info (332115):     11.157      0.167 RR  CELL  RAM|always1~1|combout
    Info (332115):     11.382      0.225 RR    IC  RAM|always1~2|datad
    Info (332115):     11.549      0.167 RR  CELL  RAM|always1~2|combout
    Info (332115):     11.842      0.293 RR    IC  CPU|DP|CTRLU|Equal1~2|datac
    Info (332115):     12.143      0.301 RR  CELL  CPU|DP|CTRLU|Equal1~2|combout
    Info (332115):     13.082      0.939 RR    IC  CPU|DP|CTRLU|cuif.rt[3]~0|dataa
    Info (332115):     13.474      0.392 RF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):     14.485      1.011 FF    IC  CPU|DP|REGF|Mux39~12|datab
    Info (332115):     14.910      0.425 FF  CELL  CPU|DP|REGF|Mux39~12|combout
    Info (332115):     15.143      0.233 FF    IC  CPU|DP|REGF|Mux39~13|datad
    Info (332115):     15.294      0.151 FR  CELL  CPU|DP|REGF|Mux39~13|combout
    Info (332115):     17.106      1.812 RR    IC  CPU|DP|REGF|Mux39~16|datad
    Info (332115):     17.273      0.167 RR  CELL  CPU|DP|REGF|Mux39~16|combout
    Info (332115):     17.540      0.267 RR    IC  CPU|DP|REGF|Mux39~19|dataa
    Info (332115):     17.975      0.435 RR  CELL  CPU|DP|REGF|Mux39~19|combout
    Info (332115):     18.793      0.818 RR    IC  ramstore~32|datad
    Info (332115):     18.960      0.167 RR  CELL  ramstore~32|combout
    Info (332115):     19.186      0.226 RR    IC  ramstore~33|datad
    Info (332115):     19.353      0.167 RR  CELL  ramstore~33|combout
    Info (332115):     21.266      1.913 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24|portadatain[0]
    Info (332115):     21.350      0.084 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.350      3.350  R        clock network delay
    Info (332115):     13.380      0.030           clock pessimism
    Info (332115):     13.439      0.059     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_datain_reg0
    Info (332115): Data Arrival Time  :    21.350
    Info (332115): Data Required Time :    13.439
    Info (332115): Slack              :    -7.911 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.028
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 45.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.290      4.290  R        clock network delay
    Info (332115):      4.530      0.240     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      4.530      0.000 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      5.766      1.236 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      6.071      0.305 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      6.546      0.475 RR    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datad
    Info (332115):      6.713      0.167 RR  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      7.419      0.706 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datac
    Info (332115):      7.724      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      7.958      0.234 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datac
    Info (332115):      8.263      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      8.535      0.272 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|dataa
    Info (332115):      8.912      0.377 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      9.141      0.229 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):      9.446      0.305 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):      9.446      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):      9.536      0.090 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.461      4.461  F        clock network delay
    Info (332115):     54.542      0.081           clock pessimism
    Info (332115):     54.564      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     9.536
    Info (332115): Data Required Time :    54.564
    Info (332115): Slack              :    45.028 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.371
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.371 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|count[0]
    Info (332115): To Node      : ram:RAM|count[0]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.494      3.494  R        clock network delay
    Info (332115):      3.734      0.240     uTco  ram:RAM|count[0]
    Info (332115):      3.734      0.000 FF  CELL  RAM|count[0]|q
    Info (332115):      3.734      0.000 FF    IC  RAM|count[0]~4|datac
    Info (332115):      4.091      0.357 FF  CELL  RAM|count[0]~4|combout
    Info (332115):      4.091      0.000 FF    IC  RAM|count[0]|d
    Info (332115):      4.163      0.072 FF  CELL  ram:RAM|count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.627      3.627  R        clock network delay
    Info (332115):      3.597     -0.030           clock pessimism
    Info (332115):      3.792      0.195      uTh  ram:RAM|count[0]
    Info (332115): Data Arrival Time  :     4.163
    Info (332115): Data Required Time :     3.792
    Info (332115): Slack              :     0.371 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[0]
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[0]
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.157      6.157  R        clock network delay
    Info (332115):      6.397      0.240     uTco  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[0]
    Info (332115):      6.397      0.000 FF  CELL  CPU|DP|PC|pcif.PC[0]|q
    Info (332115):      6.397      0.000 FF    IC  CPU|DP|new_pc~3|datac
    Info (332115):      6.754      0.357 FF  CELL  CPU|DP|new_pc~3|combout
    Info (332115):      6.754      0.000 FF    IC  CPU|DP|PC|pcif.PC[0]|d
    Info (332115):      6.826      0.072 FF  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.412      6.412  R        clock network delay
    Info (332115):      6.240     -0.172           clock pessimism
    Info (332115):      6.435      0.195      uTh  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[0]
    Info (332115): Data Arrival Time  :     6.826
    Info (332115): Data Required Time :     6.435
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.392
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.392 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.129      4.129  R        clock network delay
    Info (332115):      4.369      0.240     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115):      4.369      0.000 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]|q
    Info (332115):      4.369      0.000 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5|datac
    Info (332115):      4.726      0.357 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5|combout
    Info (332115):      4.726      0.000 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]|d
    Info (332115):      4.798      0.072 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.292      4.292  R        clock network delay
    Info (332115):      4.211     -0.081           clock pessimism
    Info (332115):      4.406      0.195      uTh  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
    Info (332115): Data Arrival Time  :     4.798
    Info (332115): Data Required Time :     4.406
    Info (332115): Slack              :     0.392 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.373
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.373 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.272      4.272  R        clock network delay
    Info (332115):      4.512      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      4.512      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      5.402      0.890 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      6.169      0.767 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     54.461      4.461  F        clock network delay
    Info (332115):     54.520      0.059           clock pessimism
    Info (332115):     54.542      0.022     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     6.169
    Info (332115): Data Required Time :    54.542
    Info (332115): Slack              :    48.373 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.020
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.111      4.111  R        clock network delay
    Info (332115):      4.351      0.240     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      4.351      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      4.680      0.329 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]|clrn
    Info (332115):      5.407      0.727 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.273      4.273  R        clock network delay
    Info (332115):      4.192     -0.081           clock pessimism
    Info (332115):      4.387      0.195      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Arrival Time  :     5.407
    Info (332115): Data Required Time :     4.387
    Info (332115): Slack              :     1.020 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.679
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.679 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|addr[6]
    Info (332113): Clock            : CLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      3.036      2.060 RR    IC  RAM|addr[6]|clk
    Info (332113):      3.648      0.612 RR  CELL  ram:RAM|addr[6]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.823      0.823 FF  CELL  CLK~input|o
    Info (332113):      5.991      0.168 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.991      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      7.899      1.908 FF    IC  RAM|addr[6]|clk
    Info (332113):      8.416      0.517 FF  CELL  ram:RAM|addr[6]
    Info (332113):      8.543      0.127           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.895
    Info (332113): Slack            :     4.679
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.650
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.650 
    Info (332113): ===================================================================
    Info (332113): Node             : singlecycle:CPU|datapath:DP|register_file:REGF|registers[1][1]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLK
    Info (332113):      0.000      0.000 RR    IC  CLK~input|i
    Info (332113):      0.798      0.798 RR  CELL  CLK~input|o
    Info (332113):      0.976      0.178 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      0.976      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):      2.501      1.525 RR    IC  CPUCLK|clk
    Info (332113):      3.113      0.612 RR  CELL  CPUCLK
    Info (332113):      3.113      0.000 RR  CELL  CPUCLK|q
    Info (332113):      4.047      0.934 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):      4.047      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):      5.549      1.502 RR    IC  CPU|DP|REGF|registers[1][1]|clk
    Info (332113):      6.161      0.612 RR  CELL  singlecycle:CPU|datapath:DP|register_file:REGF|registers[1][1]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.798      0.798 RR  CELL  CLK~input|o
    Info (332113):     10.969      0.171 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.969      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     12.433      1.464 RR    IC  CPUCLK|clk
    Info (332113):     13.001      0.568 RR  CELL  CPUCLK
    Info (332113):     13.001      0.000 FF  CELL  CPUCLK|q
    Info (332113):     13.842      0.841 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     13.842      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     15.263      1.421 FF    IC  CPU|DP|REGF|registers[1][1]|clk
    Info (332113):     15.780      0.517 FF  CELL  singlecycle:CPU|datapath:DP|register_file:REGF|registers[1][1]
    Info (332113):     16.027      0.247           clock pessimism
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     9.866
    Info (332113): Slack            :     9.650
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.360
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.360 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a0~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.733      0.733 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.733      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.733      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     52.547      1.814 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     52.547      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     54.041      1.494 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk1
    Info (332113):     54.965      0.924 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a0~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.708      0.708 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.708      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.708      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    102.102      1.394 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    102.102      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    103.550      1.448 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk1
    Info (332113):    104.401      0.851 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a0~portb_address_reg0
    Info (332113):    104.555      0.154           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.590
    Info (332113): Slack            :    49.360
    Info (332113): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Fall) to CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK (Rise) to CPUCLK (Rise) (setup and hold)
    Critical Warning (332169): From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.071         0.000 CPUCLK 
    Info (332119):     1.485         0.000 CLK 
    Info (332119):    47.903         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.172         0.000 CLK 
    Info (332119):     0.177         0.000 CPUCLK 
    Info (332119):     0.181         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.342         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.490         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.372         0.000 CLK 
    Info (332119):     9.777         0.000 CPUCLK 
    Info (332119):    49.456         0.000 altera_reserved_tck 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.071
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.071 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     11.828      1.828  R        clock network delay
    Info (332115):     11.956      0.128     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a19~porta_we_reg
    Info (332115):     13.090      1.134 RF  CELL  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19|portadataout[0]
    Info (332115):     14.010      0.920 FF    IC  CPU|CM|dcif.imemload[19]~6|datac
    Info (332115):     14.143      0.133 FF  CELL  CPU|CM|dcif.imemload[19]~6|combout
    Info (332115):     14.277      0.134 FF    IC  CPU|CM|dcif.imemload[19]~7|dataa
    Info (332115):     14.450      0.173 FF  CELL  CPU|CM|dcif.imemload[19]~7|combout
    Info (332115):     14.592      0.142 FF    IC  CPU|DP|CTRLU|cuif.rt[3]~0|datab
    Info (332115):     14.799      0.207 FF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):     15.692      0.893 FF    IC  CPU|DP|REGF|Mux63~7|datab
    Info (332115):     15.903      0.211 FR  CELL  CPU|DP|REGF|Mux63~7|combout
    Info (332115):     15.996      0.093 RR    IC  CPU|DP|REGF|Mux63~8|datad
    Info (332115):     16.062      0.066 RF  CELL  CPU|DP|REGF|Mux63~8|combout
    Info (332115):     16.973      0.911 FF    IC  CPU|DP|REGF|Mux63~9|datac
    Info (332115):     17.106      0.133 FF  CELL  CPU|DP|REGF|Mux63~9|combout
    Info (332115):     17.216      0.110 FF    IC  CPU|DP|REGF|Mux63~20|datac
    Info (332115):     17.349      0.133 FF  CELL  CPU|DP|REGF|Mux63~20|combout
    Info (332115):     17.462      0.113 FF    IC  CPU|DP|portb~2|datad
    Info (332115):     17.525      0.063 FF  CELL  CPU|DP|portb~2|combout
    Info (332115):     17.709      0.184 FF    IC  CPU|DP|portb~3|datad
    Info (332115):     17.772      0.063 FF  CELL  CPU|DP|portb~3|combout
    Info (332115):     18.163      0.391 FF    IC  CPU|DP|ALU|Add1~0|datab
    Info (332115):     18.420      0.257 FR  CELL  CPU|DP|ALU|Add1~0|cout
    Info (332115):     18.420      0.000 RR    IC  CPU|DP|ALU|Add1~2|cin
    Info (332115):     18.454      0.034 RF  CELL  CPU|DP|ALU|Add1~2|cout
    Info (332115):     18.454      0.000 FF    IC  CPU|DP|ALU|Add1~4|cin
    Info (332115):     18.488      0.034 FR  CELL  CPU|DP|ALU|Add1~4|cout
    Info (332115):     18.488      0.000 RR    IC  CPU|DP|ALU|Add1~6|cin
    Info (332115):     18.522      0.034 RF  CELL  CPU|DP|ALU|Add1~6|cout
    Info (332115):     18.522      0.000 FF    IC  CPU|DP|ALU|Add1~8|cin
    Info (332115):     18.556      0.034 FR  CELL  CPU|DP|ALU|Add1~8|cout
    Info (332115):     18.556      0.000 RR    IC  CPU|DP|ALU|Add1~10|cin
    Info (332115):     18.590      0.034 RF  CELL  CPU|DP|ALU|Add1~10|cout
    Info (332115):     18.590      0.000 FF    IC  CPU|DP|ALU|Add1~12|cin
    Info (332115):     18.624      0.034 FR  CELL  CPU|DP|ALU|Add1~12|cout
    Info (332115):     18.624      0.000 RR    IC  CPU|DP|ALU|Add1~14|cin
    Info (332115):     18.658      0.034 RF  CELL  CPU|DP|ALU|Add1~14|cout
    Info (332115):     18.658      0.000 FF    IC  CPU|DP|ALU|Add1~16|cin
    Info (332115):     18.692      0.034 FR  CELL  CPU|DP|ALU|Add1~16|cout
    Info (332115):     18.692      0.000 RR    IC  CPU|DP|ALU|Add1~18|cin
    Info (332115):     18.726      0.034 RF  CELL  CPU|DP|ALU|Add1~18|cout
    Info (332115):     18.726      0.000 FF    IC  CPU|DP|ALU|Add1~20|cin
    Info (332115):     18.760      0.034 FR  CELL  CPU|DP|ALU|Add1~20|cout
    Info (332115):     18.760      0.000 RR    IC  CPU|DP|ALU|Add1~22|cin
    Info (332115):     18.794      0.034 RF  CELL  CPU|DP|ALU|Add1~22|cout
    Info (332115):     18.794      0.000 FF    IC  CPU|DP|ALU|Add1~24|cin
    Info (332115):     18.828      0.034 FR  CELL  CPU|DP|ALU|Add1~24|cout
    Info (332115):     18.828      0.000 RR    IC  CPU|DP|ALU|Add1~26|cin
    Info (332115):     18.862      0.034 RF  CELL  CPU|DP|ALU|Add1~26|cout
    Info (332115):     18.862      0.000 FF    IC  CPU|DP|ALU|Add1~28|cin
    Info (332115):     18.896      0.034 FR  CELL  CPU|DP|ALU|Add1~28|cout
    Info (332115):     18.896      0.000 RR    IC  CPU|DP|ALU|Add1~30|cin
    Info (332115):     18.930      0.034 RF  CELL  CPU|DP|ALU|Add1~30|cout
    Info (332115):     18.930      0.000 FF    IC  CPU|DP|ALU|Add1~32|cin
    Info (332115):     18.964      0.034 FR  CELL  CPU|DP|ALU|Add1~32|cout
    Info (332115):     18.964      0.000 RR    IC  CPU|DP|ALU|Add1~34|cin
    Info (332115):     18.998      0.034 RF  CELL  CPU|DP|ALU|Add1~34|cout
    Info (332115):     18.998      0.000 FF    IC  CPU|DP|ALU|Add1~36|cin
    Info (332115):     19.032      0.034 FR  CELL  CPU|DP|ALU|Add1~36|cout
    Info (332115):     19.032      0.000 RR    IC  CPU|DP|ALU|Add1~38|cin
    Info (332115):     19.266      0.234 RF  CELL  CPU|DP|ALU|Add1~38|combout
    Info (332115):     19.797      0.531 FF    IC  CPU|DP|ALU|Selector12~3|datac
    Info (332115):     19.930      0.133 FF  CELL  CPU|DP|ALU|Selector12~3|combout
    Info (332115):     20.039      0.109 FF    IC  CPU|DP|ALU|Selector12~6|datad
    Info (332115):     20.102      0.063 FF  CELL  CPU|DP|ALU|Selector12~6|combout
    Info (332115):     20.211      0.109 FF    IC  CPU|DP|ALU|Selector12~7|datad
    Info (332115):     20.274      0.063 FF  CELL  CPU|DP|ALU|Selector12~7|combout
    Info (332115):     20.663      0.389 FF    IC  CPU|DP|ALU|Selector12~8|datad
    Info (332115):     20.726      0.063 FF  CELL  CPU|DP|ALU|Selector12~8|combout
    Info (332115):     20.832      0.106 FF    IC  CPU|DP|ALU|Selector12~9|datad
    Info (332115):     20.895      0.063 FF  CELL  CPU|DP|ALU|Selector12~9|combout
    Info (332115):     21.405      0.510 FF    IC  CPU|DP|ALU|Equal10~0|datad
    Info (332115):     21.477      0.072 FR  CELL  CPU|DP|ALU|Equal10~0|combout
    Info (332115):     21.581      0.104 RR    IC  CPU|DP|ALU|Equal10~2|datab
    Info (332115):     21.769      0.188 RR  CELL  CPU|DP|ALU|Equal10~2|combout
    Info (332115):     21.938      0.169 RR    IC  CPU|DP|new_pc~4|datad
    Info (332115):     22.004      0.066 RF  CELL  CPU|DP|new_pc~4|combout
    Info (332115):     22.122      0.118 FF    IC  CPU|DP|new_pc~5|datad
    Info (332115):     22.185      0.063 FF  CELL  CPU|DP|new_pc~5|combout
    Info (332115):     22.711      0.526 FF    IC  CPU|DP|new_pc~18|datac
    Info (332115):     22.844      0.133 FF  CELL  CPU|DP|new_pc~18|combout
    Info (332115):     23.035      0.191 FF    IC  CPU|DP|new_pc~19|datad
    Info (332115):     23.098      0.063 FF  CELL  CPU|DP|new_pc~19|combout
    Info (332115):     23.098      0.000 FF    IC  CPU|DP|PC|pcif.PC[13]|d
    Info (332115):     23.148      0.050 FF  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.192      3.192  R        clock network delay
    Info (332115):     23.212      0.020           clock pessimism
    Info (332115):     23.219      0.007     uTsu  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[13]
    Info (332115): Data Arrival Time  :    23.148
    Info (332115): Data Required Time :    23.219
    Info (332115): Slack              :     0.071 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.485
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN
    Info (332115): To Node      : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a32~porta_datain_reg0
    Info (332115): Launch Clock : CPUCLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.336      3.336  R        clock network delay
    Info (332115):      3.441      0.105     uTco  singlecycle:CPU|datapath:DP|request_unit:REQU|ruif.dmemWEN
    Info (332115):      3.441      0.000 FF  CELL  CPU|DP|REQU|ruif.dmemWEN|q
    Info (332115):      3.989      0.548 FF    IC  ramaddr~50|datac
    Info (332115):      4.122      0.133 FF  CELL  ramaddr~50|combout
    Info (332115):      4.231      0.109 FF    IC  ramaddr~51|datac
    Info (332115):      4.364      0.133 FF  CELL  ramaddr~51|combout
    Info (332115):      4.507      0.143 FF    IC  RAM|always0~15|datab
    Info (332115):      4.684      0.177 FF  CELL  RAM|always0~15|combout
    Info (332115):      5.130      0.446 FF    IC  RAM|always0~17|datab
    Info (332115):      5.304      0.174 FF  CELL  RAM|always0~17|combout
    Info (332115):      5.426      0.122 FF    IC  RAM|always1~1|datac
    Info (332115):      5.559      0.133 FF  CELL  RAM|always1~1|combout
    Info (332115):      5.665      0.106 FF    IC  RAM|always1~2|datad
    Info (332115):      5.728      0.063 FF  CELL  RAM|always1~2|combout
    Info (332115):      5.883      0.155 FF    IC  CPU|DP|CTRLU|Equal1~2|datac
    Info (332115):      6.003      0.120 FR  CELL  CPU|DP|CTRLU|Equal1~2|combout
    Info (332115):      6.361      0.358 RR    IC  CPU|DP|CTRLU|cuif.rt[3]~0|dataa
    Info (332115):      6.541      0.180 RF  CELL  CPU|DP|CTRLU|cuif.rt[3]~0|combout
    Info (332115):      7.434      0.893 FF    IC  CPU|DP|REGF|Mux63~7|datab
    Info (332115):      7.645      0.211 FR  CELL  CPU|DP|REGF|Mux63~7|combout
    Info (332115):      7.738      0.093 RR    IC  CPU|DP|REGF|Mux63~8|datad
    Info (332115):      7.804      0.066 RF  CELL  CPU|DP|REGF|Mux63~8|combout
    Info (332115):      8.715      0.911 FF    IC  CPU|DP|REGF|Mux63~9|datac
    Info (332115):      8.848      0.133 FF  CELL  CPU|DP|REGF|Mux63~9|combout
    Info (332115):      8.958      0.110 FF    IC  CPU|DP|REGF|Mux63~20|datac
    Info (332115):      9.091      0.133 FF  CELL  CPU|DP|REGF|Mux63~20|combout
    Info (332115):      9.203      0.112 FF    IC  ramstore~0|datad
    Info (332115):      9.266      0.063 FF  CELL  ramstore~0|combout
    Info (332115):     10.263      0.997 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32|portadatain[0]
    Info (332115):     10.313      0.050 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a32~porta_datain_reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.764      1.764  R        clock network delay
    Info (332115):     11.769      0.005           clock pessimism
    Info (332115):     11.798      0.029     uTsu  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a32~porta_datain_reg0
    Info (332115): Data Arrival Time  :    10.313
    Info (332115): Data Required Time :    11.798
    Info (332115): Slack              :     1.485 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.903
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 47.903 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.282      2.282  R        clock network delay
    Info (332115):      2.387      0.105     uTco  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
    Info (332115):      2.387      0.000 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]|q
    Info (332115):      2.965      0.578 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|datac
    Info (332115):      3.098      0.133 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~0|combout
    Info (332115):      3.301      0.203 FF    IC  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|datad
    Info (332115):      3.364      0.063 FF  CELL  RAM|altsyncram_component|auto_generated|mgl_prim2|tdo~1|combout
    Info (332115):      3.671      0.307 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|datac
    Info (332115):      3.804      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1|combout
    Info (332115):      3.923      0.119 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|datac
    Info (332115):      4.056      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3|combout
    Info (332115):      4.193      0.137 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|dataa
    Info (332115):      4.352      0.159 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4|combout
    Info (332115):      4.467      0.115 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|datac
    Info (332115):      4.600      0.133 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5|combout
    Info (332115):      4.600      0.000 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|d
    Info (332115):      4.650      0.050 FF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.502      2.502  F        clock network delay
    Info (332115):     52.546      0.044           clock pessimism
    Info (332115):     52.553      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     4.650
    Info (332115): Data Required Time :    52.553
    Info (332115): Slack              :    47.903 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.172
    Info (332115): -to_clock [get_clocks {CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.172 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|count[0]
    Info (332115): To Node      : ram:RAM|count[0]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.816      1.816  R        clock network delay
    Info (332115):      1.921      0.105     uTco  ram:RAM|count[0]
    Info (332115):      1.921      0.000 RR  CELL  RAM|count[0]|q
    Info (332115):      1.921      0.000 RR    IC  RAM|count[0]~4|datac
    Info (332115):      2.092      0.171 RR  CELL  RAM|count[0]~4|combout
    Info (332115):      2.092      0.000 RR    IC  RAM|count[0]|d
    Info (332115):      2.123      0.031 RR  CELL  ram:RAM|count[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.887      1.887  R        clock network delay
    Info (332115):      1.867     -0.020           clock pessimism
    Info (332115):      1.951      0.084      uTh  ram:RAM|count[0]
    Info (332115): Data Arrival Time  :     2.123
    Info (332115): Data Required Time :     1.951
    Info (332115): Slack              :     0.172 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.177
    Info (332115): -to_clock [get_clocks {CPUCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.177 
    Info (332115): ===================================================================
    Info (332115): From Node    : ram:RAM|addr[16]
    Info (332115): To Node      : singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[4]
    Info (332115): Launch Clock : CLK
    Info (332115): Latch Clock  : CPUCLK
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.616      1.616  R        clock network delay
    Info (332115):      1.721      0.105     uTco  ram:RAM|addr[16]
    Info (332115):      1.721      0.000 RR  CELL  RAM|addr[16]|q
    Info (332115):      1.721      0.000 RR    IC  RAM|always0~8|datac
    Info (332115):      1.892      0.171 RR  CELL  RAM|always0~8|combout
    Info (332115):      1.979      0.087 RR    IC  RAM|always0~12|datac
    Info (332115):      2.104      0.125 RR  CELL  RAM|always0~12|combout
    Info (332115):      2.421      0.317 RR    IC  RAM|always1~1|datad
    Info (332115):      2.486      0.065 RR  CELL  RAM|always1~1|combout
    Info (332115):      2.571      0.085 RR    IC  RAM|always1~2|datad
    Info (332115):      2.636      0.065 RR  CELL  RAM|always1~2|combout
    Info (332115):      2.761      0.125 RR    IC  CPU|CC|iwait~3|datac
    Info (332115):      2.886      0.125 RR  CELL  CPU|CC|iwait~3|combout
    Info (332115):      3.212      0.326 RR    IC  CPU|DP|PC|pcif.PC[4]|ena
    Info (332115):      3.591      0.379 RR  CELL  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.335      3.335  R        clock network delay
    Info (332115):      3.330     -0.005           clock pessimism
    Info (332115):      3.414      0.084      uTh  singlecycle:CPU|datapath:DP|program_counter:PC|pcif.PC[4]
    Info (332115): Data Arrival Time  :     3.591
    Info (332115): Data Required Time :     3.414
    Info (332115): Slack              :     0.177 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.178      2.178  R        clock network delay
    Info (332115):      2.283      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115):      2.283      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]|q
    Info (332115):      2.283      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2|datac
    Info (332115):      2.454      0.171 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2|combout
    Info (332115):      2.454      0.000 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]|d
    Info (332115):      2.485      0.031 RR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.269      2.269  R        clock network delay
    Info (332115):      2.220     -0.049           clock pessimism
    Info (332115):      2.304      0.084      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
    Info (332115): Data Arrival Time  :     2.485
    Info (332115): Data Required Time :     2.304
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.342
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.342 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.266      2.266  R        clock network delay
    Info (332115):      2.371      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.371      0.000 FF  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]|q
    Info (332115):      2.805      0.434 FF    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo|clrn
    Info (332115):      3.196      0.391 FR  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.502      2.502  F        clock network delay
    Info (332115):     52.531      0.029           clock pessimism
    Info (332115):     52.538      0.007     uTsu  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo
    Info (332115): Data Arrival Time  :     3.196
    Info (332115): Data Required Time :    52.538
    Info (332115): Slack              :    49.342 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.490
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.490 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.177      2.177  R        clock network delay
    Info (332115):      2.282      0.105     uTco  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg
    Info (332115):      2.282      0.000 RR  CELL  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg|q
    Info (332115):      2.426      0.144 RR    IC  auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]|clrn
    Info (332115):      2.792      0.366 RF  CELL  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.267      2.267  R        clock network delay
    Info (332115):      2.218     -0.049           clock pessimism
    Info (332115):      2.302      0.084      uTh  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]
    Info (332115): Data Arrival Time  :     2.792
    Info (332115): Data Required Time :     2.302
    Info (332115): Slack              :     0.490 
    Info (332115): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.372
    Info (332113): Targets: [get_clocks {CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.372 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_address_reg0
    Info (332113): Clock            : CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.000      5.000           launch edge time
    Info (332113):      5.000      0.000           source latency
    Info (332113):      5.000      0.000           CLK
    Info (332113):      5.000      0.000 FF    IC  CLK~input|i
    Info (332113):      5.748      0.748 FF  CELL  CLK~input|o
    Info (332113):      5.833      0.085 FF    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):      5.833      0.000 FF  CELL  CLK~inputclkctrl|outclk
    Info (332113):      6.742      0.909 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24|clk0
    Info (332113):      7.230      0.488 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.319      0.856 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24|clk0
    Info (332113):     11.767      0.448 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a24~porta_address_reg0
    Info (332113):     11.832      0.065           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.602
    Info (332113): Slack            :     4.372
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.777
    Info (332113): Targets: [get_clocks {CPUCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.777 
    Info (332113): ===================================================================
    Info (332113): Node             : singlecycle:CPU|caches:CM|daddr[0]
    Info (332113): Clock            : CPUCLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLK
    Info (332113):     10.000      0.000 RR    IC  CLK~input|i
    Info (332113):     10.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     10.467      0.099 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     10.467      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     11.364      0.897 RR    IC  CPUCLK|clk
    Info (332113):     11.659      0.295 RR  CELL  CPUCLK
    Info (332113):     11.659      0.000 FF  CELL  CPUCLK|q
    Info (332113):     12.082      0.423 FF    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     12.082      0.000 FF  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     12.969      0.887 FF    IC  CPU|CM|daddr[0]|clk
    Info (332113):     13.260      0.291 FF  CELL  singlecycle:CPU|caches:CM|daddr[0]
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLK
    Info (332113):     20.000      0.000 RR    IC  CLK~input|i
    Info (332113):     20.368      0.368 RR  CELL  CLK~input|o
    Info (332113):     20.463      0.095 RR    IC  CLK~inputclkctrl|inclk[0]
    Info (332113):     20.463      0.000 RR  CELL  CLK~inputclkctrl|outclk
    Info (332113):     21.324      0.861 RR    IC  CPUCLK|clk
    Info (332113):     21.597      0.273 RR  CELL  CPUCLK
    Info (332113):     21.597      0.000 RR  CELL  CPUCLK|q
    Info (332113):     21.973      0.376 RR    IC  CPUCLK~clkctrl|inclk[0]
    Info (332113):     21.973      0.000 RR  CELL  CPUCLK~clkctrl|outclk
    Info (332113):     22.814      0.841 RR    IC  CPU|CM|daddr[0]|clk
    Info (332113):     23.087      0.273 RR  CELL  singlecycle:CPU|caches:CM|daddr[0]
    Info (332113):     23.221      0.134           clock pessimism
    Info (332113): Required Width   :     0.184
    Info (332113): Actual Width     :     9.961
    Info (332113): Slack            :     9.777
    Info (332113): ===================================================================
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.456
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.456 
    Info (332113): ===================================================================
    Info (332113): Node             : ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a36~portb_address_reg0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): Late Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           altera_reserved_tck
    Info (332113):     50.000      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     50.658      0.658 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     50.658      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     50.658      0.000 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     51.379      0.721 FF    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):     51.379      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):     52.282      0.903 FF    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36|clk1
    Info (332113):     52.730      0.448 FF  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a36~portb_address_reg0
    Info (332113): Early Clock Arrival Path:
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           altera_reserved_tck
    Info (332113):    100.000      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):    100.278      0.278 RR  CELL  altera_reserved_tck~input|o
    Info (332113):    100.278      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):    100.278      0.000 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):    101.061      0.783 RR    IC  altera_internal_jtag~TCKUTAPclkctrl|inclk[0]
    Info (332113):    101.061      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl|outclk
    Info (332113):    101.911      0.850 RR    IC  RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36|clk1
    Info (332113):    102.327      0.416 RR  CELL  ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a36~portb_address_reg0
    Info (332113):    102.416      0.089           clock pessimism
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    49.686
    Info (332113): Slack            :    49.456
    Info (332113): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 915 megabytes
    Info: Processing ended: Fri Sep 16 15:18:19 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:18:21 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Fri Sep 16 15:18:22 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:07:26 2016

	Options: 

	Update Ram File: 0

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:18:23 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:18:23 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:18:23 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:18:23 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:18:24 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 196320 time and ran for       9815 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:18:45 on Sep 16,2016, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
1624 instructions
processing file asmFiles/mergesort.asm (2 of 6)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:18:47 2016
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 979 megabytes
    Info: Processing ended: Fri Sep 16 15:18:48 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:18:50 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Fri Sep 16 15:18:51 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:18:45 2016

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:18:51 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:18:52 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:18:52 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:18:52 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:18:53 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 827520 time and ran for      41375 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:19:41 on Sep 16,2016, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mult.asm (3 of 6)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:19:44 2016
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (20) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 984 megabytes
    Info: Processing ended: Fri Sep 16 15:19:45 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:19:47 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Fri Sep 16 15:19:49 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:19:42 2016

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:19:49 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:19:50 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:19:50 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:19:50 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:19:51 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5040 time and ran for        251 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:20:06 on Sep 16,2016, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
37 instructions
processing file asmFiles/mult_procedures.asm (4 of 6)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:20:08 2016
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (30) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Fri Sep 16 15:20:10 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:20:11 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Fri Sep 16 15:20:13 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:20:06 2016

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:20:13 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:20:14 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:20:14 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:20:14 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:20:15 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 48720 time and ran for       2435 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:20:31 on Sep 16,2016, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
393 instructions
processing file asmFiles/test.loadstore.asm (5 of 6)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:20:33 2016
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 984 megabytes
    Info: Processing ended: Fri Sep 16 15:20:35 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:20:36 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 950 megabytes
    Info: Processing ended: Fri Sep 16 15:20:38 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:20:31 2016

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:20:38 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:20:39 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:20:39 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:20:39 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:20:40 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 2280 time and ran for        113 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:20:55 on Sep 16,2016, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
12 instructions
processing file asmFiles/test.rtype.asm (6 of 6)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:20:57 2016
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (27) in the Memory Initialization File "/home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg240/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Fri Sep 16 15:20:58 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Fri Sep 16 15:21:00 2016
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg240/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 951 megabytes
    Info: Processing ended: Fri Sep 16 15:21:02 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

	Status: done on Fri Sep 16 15:20:55 2016

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu.sv caches.sv control_unit.sv datapath.sv memory_control.sv program_counter.sv ram.sv register_file.sv request_unit.sv singlecycle.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:21:02 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr
-- Compiling module singlecycle
-- Compiling module caches
-- Compiling module datapath
-- Compiling module alu
-- Compiling module control_unit
-- Compiling module program_counter
-- Compiling module register_file
-- Compiling module request_unit
-- Compiling module memory_control

Top level modules:
	system
End time: 15:21:03 on Sep 16,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 15:21:03 on Sep 16,2016
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 15:21:03 on Sep 16,2016, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 15:21:04 on Sep 16,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.singlecycle
# Loading work.memory_control
# Loading work.caches
# Loading work.datapath
# Loading work.program_counter
# Loading work.alu
# Loading work.register_file
# Loading work.request_unit
# Loading work.control_unit
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 4560 time and ran for        227 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 15:21:19 on Sep 16,2016, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
27 instructions
