
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+135 (git sha1 6f3376cbe, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `ghdl --std=08 -frelaxed /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/pipelinec_fifo_fwft.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/pipelinec_async_fifo_fwft.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/c_structs_pkg.pkg.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/global_wires_pkg.pkg.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/pipelinec_top/pipelinec_top.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/pll_clk/pll_clk_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_wires.c/uart_tx_connect/uart_tx_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o2_connect/pmod_0a_o2_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires.c/vga_hs_connect/vga_hs_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1a_o3_connect/pmod_1a_o3_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_o1_connect/pmod_0b_o1_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_34/ice_34_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_r_connect/led_r_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1a_o2_connect/pmod_1a_o2_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_46/ice_46_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1b_o1_connect/pmod_1b_o1_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_o3_connect/pmod_0b_o3_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1b_o2_connect/pmod_1b_o2_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o3_connect/pmod_0a_o3_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_2/ice_2_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o4_connect/pmod_0a_o4_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_25/ice_25_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/blinky_main/blinky_main_0CLK_23f04728.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_47/ice_47_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_b_connect/led_b_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires.c/vga_g_connect/vga_g_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o1_connect/pmod_0a_o1_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_g_connect/led_g_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_38/ice_38_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.c/uart_rx_mac/uart_rx_mac_0CLK_6e5ceb01.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_27/ice_27_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_43/ice_43_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_40/ice_40_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1a_o4_connect/pmod_1a_o4_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_31/ice_31_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_48/ice_48_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires.c/vga_vs_connect/vga_vs_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_45/ice_45_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.c/uart_tx_mac/uart_tx_mac_0CLK_494804b3.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires_4b.c/vga_4b_connect/vga_4b_connect_0CLK_295015b8.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_42/ice_42_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires.c/vga_b_connect/vga_b_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_3/ice_3_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_o4_connect/pmod_0b_o4_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/pong_vga_datapath/pong_vga_datapath_0CLK_79f6ca61.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_4/ice_4_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_wires.c/vga_r_connect/vga_r_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_1a_o1_connect/pmod_1a_o1_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_39/ice_39_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_41/ice_41_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_wires.c/uart_rx_connect/uart_rx_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_44/ice_44_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_36/ice_36_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_o2_connect/pmod_0b_o2_connect_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_4_uint8_t/CONST_SR_4_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_5_uint8_t/CONST_SR_5_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_3_uint8_t/CONST_SR_3_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.h/uart_tx_1b/uart_tx_1b_0CLK_ad3e9e5d.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.h/uart_deserializer/uart_deserializer_0CLK_f2389995.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/render_state_machine/render_state_machine_0CLK_81c08e7b.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_2_uint8_t/CONST_SR_2_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/UNARY_OP_NOT_uint1_t/UNARY_OP_NOT_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_22_uint23_t/CONST_SR_22_uint23_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/vga_timing.h/vga_timing/vga_timing_0CLK_0360cf5e.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_0_uint8_t/CONST_SR_0_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_1_uint8_t/CONST_SR_1_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_7_uint8_t/CONST_SR_7_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/uart_rx_to_buttons/uart_rx_to_buttons_0CLK_9cd14dcf.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_6_uint8_t/CONST_SR_6_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.h/uart_serializer/uart_serializer_0CLK_e02a63ae.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_AND_uint1_t_uint1_t/BIN_OP_AND_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.h/uart_rx_1b/uart_rx_1b_0CLK_f4b54c86.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint23_t_uint1_t/BIN_OP_PLUS_uint23_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/render_pixel/render_pixel_0CLK_e2a68fde.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uart_rx_state_t_uart_rx_state_t/MUX_uint1_t_uart_rx_state_t_uart_rx_state_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint16_t_uint8_t/BIN_OP_GTE_uint16_t_uint8_t_0CLK_e595f783.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint16_t_uint16_t/MUX_uint1_t_uint16_t_uint16_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint4_t_uint4_t/BIN_OP_EQ_uint4_t_uint4_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint16_t_uint16_t/BIN_OP_GTE_uint16_t_uint16_t_0CLK_6f2c5aad.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint12_t_uint9_t/BIN_OP_LT_uint12_t_uint9_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint1_t_uint1_t/MUX_uint1_t_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint1_t_8_uint1_t_8/MUX_uint1_t_uint1_t_8_uint1_t_8_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint32_t_uint32_t/MUX_uint1_t_uint32_t_uint32_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uart_tx_state_t_uart_tx_state_t/MUX_uint1_t_uart_tx_state_t_uart_tx_state_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint1_t_stream_t_uint1_t_stream_t/MUX_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint4_t_uint4_t/MUX_uint1_t_uint4_t_uint4_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint12_t_uint1_t/BIN_OP_EQ_uint12_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint8_t_uint8_t/BIN_OP_EQ_uint8_t_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint8_t_uint1_t/BIN_OP_PLUS_uint8_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint2_t_uint2_t/BIN_OP_EQ_uint2_t_uint2_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint8_t_uint1_t/BIN_OP_EQ_uint8_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_user_input_t_user_input_t/MUX_uint1_t_user_input_t_user_input_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint12_t_uint1_t/BIN_OP_PLUS_uint12_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint12_t_uint10_t/BIN_OP_LT_uint12_t_uint10_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint32_t_uint32_t/BIN_OP_GTE_uint32_t_uint32_t_0CLK_6f2c5aad.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint8_t_uint8_t/MUX_uint1_t_uint8_t_uint8_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uart_tx_1b_t_uart_tx_1b_t/MUX_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_game_state_t_game_state_t/MUX_uint1_t_game_state_t_game_state_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint32_t_uint1_t/BIN_OP_PLUS_uint32_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint12_t_uint12_t/MUX_uint1_t_uint12_t_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint12_t_uint10_t/BIN_OP_EQ_uint12_t_uint10_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint16_t_uint1_t/BIN_OP_PLUS_uint16_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint12_t_uint9_t/BIN_OP_GTE_uint12_t_uint9_t_0CLK_e595f783.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint4_t_uint1_t/BIN_OP_PLUS_uint4_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint12_t_uint10_t/BIN_OP_GTE_uint12_t_uint10_t_0CLK_e595f783.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/next_state_func/next_state_func_0CLK_e66e0998.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint12_t_uint9_t/BIN_OP_EQ_uint12_t_uint9_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint1_t_uint1_t/BIN_OP_EQ_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/uart/uart_mac.h/uart_serializer_serializer_in_to_out/uart_serializer_serializer_in_to_out_0CLK_73702545.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint32_t_uint4_t/BIN_OP_EQ_uint32_t_uint4_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int17_t_int17_t/BIN_OP_MINUS_int17_t_int17_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int10_t_int10_t/BIN_OP_MINUS_int10_t_int10_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/rect.h/rect_contains/rect_contains_0CLK_09e6dfce.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int9_t_int9_t/BIN_OP_MINUS_int9_t_int9_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/rect.h/rect_move/rect_move_0CLK_0810338e.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_vga_pos_t_vga_pos_t/MUX_uint1_t_vga_pos_t_vga_pos_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/ball_paddle_inc_vel/ball_paddle_inc_vel_0CLK_d1a5eb1c.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/ball_hit_roof/ball_hit_roof_0CLK_a5a1cd4e.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint2_t_uint1_t/BIN_OP_EQ_uint2_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/reset_state/reset_state_0CLK_b45f1687.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint3_t_uint1_t/BIN_OP_EQ_uint3_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_9_uint12_t/CONST_SR_9_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int33_t_int33_t/BIN_OP_MINUS_int33_t_int33_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_8_uint16_t/CONST_SR_8_uint16_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/include/vga/rect.h/rects_collide/rects_collide_0CLK_2e4d93a1.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_10_uint12_t/CONST_SR_10_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint32_t_uint3_t/BIN_OP_EQ_uint32_t_uint3_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/ball_in_l_goal/ball_in_l_goal_0CLK_db683457.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int11_t_int11_t/BIN_OP_MINUS_int11_t_int11_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/ball_in_r_goal/ball_in_r_goal_0CLK_55761013.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/move_paddle/move_paddle_0CLK_5633c838.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/ball_hit_floor/ball_hit_floor_0CLK_6cd3ce08.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_OR_uint1_t_uint1_t/BIN_OP_OR_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint12_t_uint12_t/BIN_OP_LT_uint12_t_uint12_t_0CLK_380ecc95.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint12_t_uint13_t/BIN_OP_LT_uint12_t_uint13_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GT_uint12_t_uint12_t/BIN_OP_GT_uint12_t_uint12_t_0CLK_380ecc95.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint12_t_uint12_t/BIN_OP_PLUS_uint12_t_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_uint12_t_uint12_t/BIN_OP_MINUS_uint12_t_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint12_t_uint12_t/BIN_OP_GTE_uint12_t_uint12_t_0CLK_6f2c5aad.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GTE_uint12_t_uint2_t/BIN_OP_GTE_uint12_t_uint2_t_0CLK_e595f783.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint12_t_uint5_t/BIN_OP_LT_uint12_t_uint5_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LTE_uint13_t_uint9_t/BIN_OP_LTE_uint13_t_uint9_t_0CLK_e595f783.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint12_t_uint2_t/BIN_OP_PLUS_uint12_t_uint2_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_uint12_t_uint2_t/BIN_OP_MINUS_uint12_t_uint2_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GT_uint12_t_uint1_t/BIN_OP_GT_uint12_t_uint1_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint12_t_uint4_t/BIN_OP_PLUS_uint12_t_uint4_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_GT_uint13_t_uint10_t/BIN_OP_GT_uint13_t_uint10_t_0CLK_5af1a430.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int13_t_int13_t/BIN_OP_MINUS_int13_t_int13_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_9_uint13_t/CONST_SR_9_uint13_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_12_uint13_t/CONST_SR_12_uint13_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint4_t_uint1_t/BIN_OP_EQ_uint4_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int3_t_int3_t/BIN_OP_MINUS_int3_t_int3_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_10_uint13_t/CONST_SR_10_uint13_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint11_t_uint1_t/BIN_OP_EQ_uint11_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_5_uint12_t/CONST_SR_5_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint7_t_uint1_t/BIN_OP_EQ_uint7_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_2_uint12_t/CONST_SR_2_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint10_t_uint1_t/BIN_OP_EQ_uint10_t_uint1_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int2_t_int2_t/BIN_OP_MINUS_int2_t_int2_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_1_uint12_t/CONST_SR_1_uint12_t_0CLK_de264c78.vhd /home/devel/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int6_t_int6_t/BIN_OP_MINUS_int6_t_int6_t_0CLK_de264c78.vhd  -e pipelinec_top; read_verilog -sv top.sv pll.v; synth_ice40 -top top -json gateware.json' --

1. Executing GHDL.
Importing module pipelinec_top.
Importing module pll_clk_0clk_de264c78.
Importing module ice_39_0clk_de264c78.
Importing module ice_40_0clk_de264c78.
Importing module ice_41_0clk_de264c78.
Importing module led_r_connect_0clk_de264c78.
Importing module led_g_connect_0clk_de264c78.
Importing module led_b_connect_0clk_de264c78.
Importing module ice_2_0clk_de264c78.
Importing module ice_3_0clk_de264c78.
Importing module ice_4_0clk_de264c78.
Importing module ice_25_0clk_de264c78.
Importing module ice_27_0clk_de264c78.
Importing module ice_31_0clk_de264c78.
Importing module ice_34_0clk_de264c78.
Importing module ice_36_0clk_de264c78.
Importing module ice_38_0clk_de264c78.
Importing module ice_42_0clk_de264c78.
Importing module ice_43_0clk_de264c78.
Importing module ice_44_0clk_de264c78.
Importing module ice_45_0clk_de264c78.
Importing module ice_46_0clk_de264c78.
Importing module ice_47_0clk_de264c78.
Importing module ice_48_0clk_de264c78.
Importing module pmod_0a_o4_connect_0clk_de264c78.
Importing module pmod_0a_o3_connect_0clk_de264c78.
Importing module pmod_0a_o2_connect_0clk_de264c78.
Importing module pmod_0a_o1_connect_0clk_de264c78.
Importing module pmod_0b_o4_connect_0clk_de264c78.
Importing module pmod_0b_o3_connect_0clk_de264c78.
Importing module pmod_0b_o2_connect_0clk_de264c78.
Importing module pmod_0b_o1_connect_0clk_de264c78.
Importing module pmod_1a_o4_connect_0clk_de264c78.
Importing module pmod_1a_o3_connect_0clk_de264c78.
Importing module pmod_1a_o2_connect_0clk_de264c78.
Importing module pmod_1a_o1_connect_0clk_de264c78.
Importing module pmod_1b_o2_connect_0clk_de264c78.
Importing module pmod_1b_o1_connect_0clk_de264c78.
Importing module uart_tx_connect_0clk_de264c78.
Importing module uart_rx_connect_0clk_de264c78.
Importing module uart_rx_mac_0clk_6e5ceb01.
Importing module uart_tx_mac_0clk_494804b3.
Importing module vga_hs_connect_0clk_de264c78.
Importing module vga_vs_connect_0clk_de264c78.
Importing module vga_r_connect_0clk_de264c78.
Importing module vga_g_connect_0clk_de264c78.
Importing module vga_b_connect_0clk_de264c78.
Importing module vga_4b_connect_0clk_295015b8.
Importing module pong_vga_datapath_0clk_79f6ca61.
Importing module blinky_main_0clk_23f04728.
Importing module uart_rx_1b_0clk_f4b54c86.
Importing module uart_deserializer_0clk_f2389995.
Importing module unary_op_not_uint1_t_0clk_de264c78.
Importing module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Importing module const_sr_0_uint8_t_0clk_de264c78.
Importing module const_sr_1_uint8_t_0clk_de264c78.
Importing module const_sr_2_uint8_t_0clk_de264c78.
Importing module const_sr_3_uint8_t_0clk_de264c78.
Importing module const_sr_4_uint8_t_0clk_de264c78.
Importing module const_sr_5_uint8_t_0clk_de264c78.
Importing module const_sr_6_uint8_t_0clk_de264c78.
Importing module const_sr_7_uint8_t_0clk_de264c78.
Importing module uart_serializer_0clk_e02a63ae.
Importing module uart_tx_1b_0clk_ad3e9e5d.
Importing module vga_timing_0clk_0360cf5e.
Importing module uart_rx_to_buttons_0clk_9cd14dcf.
Importing module render_state_machine_0clk_81c08e7b.
Importing module const_sr_22_uint23_t_0clk_de264c78.
Importing module bin_op_plus_uint23_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
Importing module mux_uint1_t_uart_rx_state_t_uart_rx_state_t_0clk_de264c78.
Importing module mux_uint1_t_uint4_t_uint4_t_0clk_de264c78.
Importing module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
Importing module mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78.
Importing module bin_op_eq_uint1_t_uint1_t_0clk_de264c78.
Importing module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Importing module bin_op_gte_uint16_t_uint16_t_0clk_6f2c5aad.
Importing module bin_op_plus_uint4_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint4_t_uint4_t_0clk_de264c78.
Importing module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
Importing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78.
Importing module bin_op_plus_uint32_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint32_t_uint4_t_0clk_de264c78.
Importing module uart_serializer_serializer_in_to_out_0clk_73702545.
Importing module mux_uint1_t_uart_tx_state_t_uart_tx_state_t_0clk_de264c78.
Importing module mux_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0clk_de264c78.
Importing module bin_op_gte_uint16_t_uint8_t_0clk_e595f783.
Importing module bin_op_lt_uint12_t_uint10_t_0clk_5af1a430.
Importing module bin_op_lt_uint12_t_uint9_t_0clk_5af1a430.
Importing module bin_op_eq_uint12_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint12_t_uint10_t_0clk_de264c78.
Importing module bin_op_eq_uint12_t_uint9_t_0clk_de264c78.
Importing module bin_op_eq_uint8_t_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
Importing module bin_op_plus_uint8_t_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_uint12_t_uint12_t_0clk_de264c78.
Importing module bin_op_gte_uint12_t_uint10_t_0clk_e595f783.
Importing module bin_op_gte_uint12_t_uint9_t_0clk_e595f783.
Importing module bin_op_plus_uint12_t_uint1_t_0clk_de264c78.
Importing module bin_op_gte_uint32_t_uint32_t_0clk_6f2c5aad.
Importing module mux_uint1_t_user_input_t_user_input_t_0clk_de264c78.
Importing module bin_op_eq_uint8_t_uint8_t_0clk_de264c78.
Importing module render_pixel_0clk_e2a68fde.
Importing module mux_uint1_t_game_state_t_game_state_t_0clk_de264c78.
Importing module next_state_func_0clk_e66e0998.
Importing module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Importing module bin_op_eq_uint32_t_uint3_t_0clk_de264c78.
Importing module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Importing module const_sr_8_uint16_t_0clk_de264c78.
Importing module bin_op_minus_int9_t_int9_t_0clk_de264c78.
Importing module const_sr_10_uint12_t_0clk_de264c78.
Importing module bin_op_eq_uint2_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int11_t_int11_t_0clk_de264c78.
Importing module const_sr_9_uint12_t_0clk_de264c78.
Importing module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int10_t_int10_t_0clk_de264c78.
Importing module bin_op_minus_int33_t_int33_t_0clk_de264c78.
Importing module rect_contains_0clk_09e6dfce.
Importing module rect_move_0clk_0810338e.
Importing module ball_hit_roof_0clk_a5a1cd4e.
Importing module mux_uint1_t_vga_pos_t_vga_pos_t_0clk_de264c78.
Importing module ball_hit_floor_0clk_6cd3ce08.
Importing module ball_in_l_goal_0clk_db683457.
Importing module rects_collide_0clk_2e4d93a1.
Importing module ball_in_r_goal_0clk_55761013.
Importing module move_paddle_0clk_5633c838.
Importing module reset_state_0clk_b45f1687.
Importing module ball_paddle_inc_vel_0clk_d1a5eb1c.
Importing module bin_op_gte_uint12_t_uint12_t_0clk_6f2c5aad.
Importing module bin_op_plus_uint12_t_uint12_t_0clk_de264c78.
Importing module bin_op_lt_uint12_t_uint13_t_0clk_5af1a430.
Importing module bin_op_gt_uint12_t_uint12_t_0clk_380ecc95.
Importing module bin_op_minus_uint12_t_uint12_t_0clk_de264c78.
Importing module bin_op_lt_uint12_t_uint5_t_0clk_5af1a430.
Importing module bin_op_lt_uint12_t_uint12_t_0clk_380ecc95.
Importing module bin_op_plus_uint12_t_uint4_t_0clk_de264c78.
Importing module bin_op_gt_uint13_t_uint10_t_0clk_5af1a430.
Importing module bin_op_gte_uint12_t_uint2_t_0clk_e595f783.
Importing module bin_op_minus_uint12_t_uint2_t_0clk_de264c78.
Importing module bin_op_plus_uint12_t_uint2_t_0clk_de264c78.
Importing module bin_op_lte_uint13_t_uint9_t_0clk_e595f783.
Importing module bin_op_gt_uint12_t_uint1_t_0clk_5af1a430.
Importing module bin_op_minus_int13_t_int13_t_0clk_de264c78.
Importing module const_sr_12_uint13_t_0clk_de264c78.
Importing module const_sr_5_uint12_t_0clk_de264c78.
Importing module bin_op_eq_uint7_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int6_t_int6_t_0clk_de264c78.
Importing module const_sr_10_uint13_t_0clk_de264c78.
Importing module const_sr_2_uint12_t_0clk_de264c78.
Importing module bin_op_eq_uint10_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int3_t_int3_t_0clk_de264c78.
Importing module const_sr_9_uint13_t_0clk_de264c78.
Importing module bin_op_eq_uint4_t_uint1_t_0clk_de264c78.
Importing module const_sr_1_uint12_t_0clk_de264c78.
Importing module bin_op_eq_uint11_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int2_t_int2_t_0clk_de264c78.

2. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: pll.v
Parsing SystemVerilog input from `pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \pipelinec_top
Used module:         \blinky_main_0clk_23f04728
Used module:             \bin_op_plus_uint23_t_uint1_t_0clk_de264c78
Used module:             \const_sr_22_uint23_t_0clk_de264c78
Used module:         \pong_vga_datapath_0clk_79f6ca61
Used module:             \render_state_machine_0clk_81c08e7b
Used module:                 \next_state_func_0clk_e66e0998
Used module:                     \ball_paddle_inc_vel_0clk_d1a5eb1c
Used module:                         \bin_op_plus_uint12_t_uint1_t_0clk_de264c78
Used module:                         \mux_uint1_t_uint12_t_uint12_t_0clk_de264c78
Used module:                         \bin_op_gt_uint12_t_uint1_t_0clk_5af1a430
Used module:                             \bin_op_minus_int2_t_int2_t_0clk_de264c78
Used module:                             \mux_uint1_t_uint1_t_uint1_t_0clk_de264c78
Used module:                             \bin_op_eq_uint11_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_1_uint12_t_0clk_de264c78
Used module:                     \reset_state_0clk_b45f1687
Used module:                     \mux_uint1_t_game_state_t_game_state_t_0clk_de264c78
Used module:                     \move_paddle_0clk_5633c838
Used module:                         \bin_op_plus_uint12_t_uint2_t_0clk_de264c78
Used module:                         \bin_op_lte_uint13_t_uint9_t_0clk_e595f783
Used module:                             \unary_op_not_uint1_t_0clk_de264c78
Used module:                             \bin_op_minus_int10_t_int10_t_0clk_de264c78
Used module:                             \bin_op_eq_uint4_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_9_uint13_t_0clk_de264c78
Used module:                         \bin_op_and_uint1_t_uint1_t_0clk_de264c78
Used module:                         \bin_op_minus_uint12_t_uint2_t_0clk_de264c78
Used module:                         \bin_op_gte_uint12_t_uint2_t_0clk_e595f783
Used module:                             \bin_op_minus_int3_t_int3_t_0clk_de264c78
Used module:                             \bin_op_eq_uint10_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_2_uint12_t_0clk_de264c78
Used module:                     \mux_uint1_t_vga_pos_t_vga_pos_t_0clk_de264c78
Used module:                     \rects_collide_0clk_2e4d93a1
Used module:                         \bin_op_or_uint1_t_uint1_t_0clk_de264c78
Used module:                         \bin_op_gt_uint12_t_uint12_t_0clk_380ecc95
Used module:                             \bin_op_minus_int13_t_int13_t_0clk_de264c78
Used module:                         \bin_op_lt_uint12_t_uint12_t_0clk_380ecc95
Used module:                         \bin_op_plus_uint12_t_uint12_t_0clk_de264c78
Used module:                     \ball_in_r_goal_0clk_55761013
Used module:                         \bin_op_gt_uint13_t_uint10_t_0clk_5af1a430
Used module:                             \bin_op_minus_int11_t_int11_t_0clk_de264c78
Used module:                             \bin_op_eq_uint3_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_10_uint13_t_0clk_de264c78
Used module:                         \bin_op_plus_uint12_t_uint4_t_0clk_de264c78
Used module:                     \ball_in_l_goal_0clk_db683457
Used module:                         \bin_op_lt_uint12_t_uint5_t_0clk_5af1a430
Used module:                             \bin_op_minus_int6_t_int6_t_0clk_de264c78
Used module:                             \bin_op_eq_uint7_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_5_uint12_t_0clk_de264c78
Used module:                         \bin_op_eq_uint1_t_uint1_t_0clk_de264c78
Used module:                     \ball_hit_floor_0clk_6cd3ce08
Used module:                         \bin_op_gte_uint12_t_uint9_t_0clk_e595f783
Used module:                             \const_sr_9_uint12_t_0clk_de264c78
Used module:                     \ball_hit_roof_0clk_a5a1cd4e
Used module:                         \bin_op_eq_uint12_t_uint1_t_0clk_de264c78
Used module:                     \rect_move_0clk_0810338e
Used module:                         \bin_op_minus_uint12_t_uint12_t_0clk_de264c78
Used module:                 \render_pixel_0clk_e2a68fde
Used module:                     \mux_uint1_t_uint8_t_uint8_t_0clk_de264c78
Used module:                     \rect_contains_0clk_09e6dfce
Used module:                         \bin_op_lt_uint12_t_uint13_t_0clk_5af1a430
Used module:                             \const_sr_12_uint13_t_0clk_de264c78
Used module:                         \bin_op_gte_uint12_t_uint12_t_0clk_6f2c5aad
Used module:             \uart_rx_to_buttons_0clk_9cd14dcf
Used module:                 \bin_op_eq_uint8_t_uint8_t_0clk_de264c78
Used module:                 \mux_uint1_t_user_input_t_user_input_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint32_t_uint32_t_0clk_de264c78
Used module:                 \bin_op_gte_uint32_t_uint32_t_0clk_6f2c5aad
Used module:                     \bin_op_minus_int33_t_int33_t_0clk_de264c78
Used module:                 \bin_op_plus_uint32_t_uint1_t_0clk_de264c78
Used module:             \vga_timing_0clk_0360cf5e
Used module:                 \bin_op_eq_uint12_t_uint10_t_0clk_de264c78
Used module:                 \bin_op_lt_uint12_t_uint9_t_0clk_5af1a430
Used module:                 \bin_op_lt_uint12_t_uint10_t_0clk_5af1a430
Used module:                     \bin_op_eq_uint2_t_uint1_t_0clk_de264c78
Used module:                     \const_sr_10_uint12_t_0clk_de264c78
Used module:                 \bin_op_gte_uint12_t_uint10_t_0clk_e595f783
Used module:                 \bin_op_plus_uint8_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint8_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint12_t_uint9_t_0clk_de264c78
Used module:         \vga_4b_connect_0clk_295015b8
Used module:             \const_sr_4_uint8_t_0clk_de264c78
Used module:         \vga_b_connect_0clk_de264c78
Used module:         \vga_g_connect_0clk_de264c78
Used module:         \vga_r_connect_0clk_de264c78
Used module:         \vga_vs_connect_0clk_de264c78
Used module:         \vga_hs_connect_0clk_de264c78
Used module:         \uart_tx_mac_0clk_494804b3
Used module:             \uart_tx_1b_0clk_ad3e9e5d
Used module:                 \mux_uint1_t_uart_tx_state_t_uart_tx_state_t_0clk_de264c78
Used module:                 \bin_op_gte_uint16_t_uint8_t_0clk_e595f783
Used module:                     \bin_op_minus_int9_t_int9_t_0clk_de264c78
Used module:                     \const_sr_8_uint16_t_0clk_de264c78
Used module:                 \bin_op_plus_uint16_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint16_t_uint16_t_0clk_de264c78
Used module:                 \bin_op_eq_uint2_t_uint2_t_0clk_de264c78
Used module:                 \bin_op_eq_uint4_t_uint4_t_0clk_de264c78
Used module:                 \bin_op_plus_uint4_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint4_t_uint4_t_0clk_de264c78
Used module:                 \mux_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0clk_de264c78
Used module:             \uart_serializer_0clk_e02a63ae
Used module:                 \uart_serializer_serializer_in_to_out_0clk_73702545
Used module:                     \mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78
Used module:                     \bin_op_eq_uint32_t_uint4_t_0clk_de264c78
Used module:                     \bin_op_eq_uint32_t_uint3_t_0clk_de264c78
Used module:             \const_sr_7_uint8_t_0clk_de264c78
Used module:             \const_sr_6_uint8_t_0clk_de264c78
Used module:             \const_sr_5_uint8_t_0clk_de264c78
Used module:             \const_sr_3_uint8_t_0clk_de264c78
Used module:             \const_sr_2_uint8_t_0clk_de264c78
Used module:             \const_sr_1_uint8_t_0clk_de264c78
Used module:             \const_sr_0_uint8_t_0clk_de264c78
Used module:         \uart_rx_mac_0clk_6e5ceb01
Used module:             \uart_deserializer_0clk_f2389995
Used module:             \uart_rx_1b_0clk_f4b54c86
Used module:                 \mux_uint1_t_uart_rx_state_t_uart_rx_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78
Used module:                 \bin_op_gte_uint16_t_uint16_t_0clk_6f2c5aad
Used module:                     \bin_op_minus_int17_t_int17_t_0clk_de264c78
Used module:         \uart_rx_connect_0clk_de264c78
Used module:         \uart_tx_connect_0clk_de264c78
Used module:         \pmod_1b_o1_connect_0clk_de264c78
Used module:         \pmod_1b_o2_connect_0clk_de264c78
Used module:         \pmod_1a_o1_connect_0clk_de264c78
Used module:         \pmod_1a_o2_connect_0clk_de264c78
Used module:         \pmod_1a_o3_connect_0clk_de264c78
Used module:         \pmod_1a_o4_connect_0clk_de264c78
Used module:         \pmod_0b_o1_connect_0clk_de264c78
Used module:         \pmod_0b_o2_connect_0clk_de264c78
Used module:         \pmod_0b_o3_connect_0clk_de264c78
Used module:         \pmod_0b_o4_connect_0clk_de264c78
Used module:         \pmod_0a_o1_connect_0clk_de264c78
Used module:         \pmod_0a_o2_connect_0clk_de264c78
Used module:         \pmod_0a_o3_connect_0clk_de264c78
Used module:         \pmod_0a_o4_connect_0clk_de264c78
Used module:         \ice_48_0clk_de264c78
Used module:         \ice_47_0clk_de264c78
Used module:         \ice_46_0clk_de264c78
Used module:         \ice_45_0clk_de264c78
Used module:         \ice_44_0clk_de264c78
Used module:         \ice_43_0clk_de264c78
Used module:         \ice_42_0clk_de264c78
Used module:         \ice_38_0clk_de264c78
Used module:         \ice_36_0clk_de264c78
Used module:         \ice_34_0clk_de264c78
Used module:         \ice_31_0clk_de264c78
Used module:         \ice_27_0clk_de264c78
Used module:         \ice_25_0clk_de264c78
Used module:         \ice_4_0clk_de264c78
Used module:         \ice_3_0clk_de264c78
Used module:         \ice_2_0clk_de264c78
Used module:         \led_b_connect_0clk_de264c78
Used module:         \led_g_connect_0clk_de264c78
Used module:         \led_r_connect_0clk_de264c78
Used module:         \ice_41_0clk_de264c78
Used module:         \ice_40_0clk_de264c78
Used module:         \ice_39_0clk_de264c78
Used module:         \pll_clk_0clk_de264c78
Used module:     \pll

4.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \pipelinec_top
Used module:         \blinky_main_0clk_23f04728
Used module:             \bin_op_plus_uint23_t_uint1_t_0clk_de264c78
Used module:             \const_sr_22_uint23_t_0clk_de264c78
Used module:         \pong_vga_datapath_0clk_79f6ca61
Used module:             \render_state_machine_0clk_81c08e7b
Used module:                 \next_state_func_0clk_e66e0998
Used module:                     \ball_paddle_inc_vel_0clk_d1a5eb1c
Used module:                         \bin_op_plus_uint12_t_uint1_t_0clk_de264c78
Used module:                         \mux_uint1_t_uint12_t_uint12_t_0clk_de264c78
Used module:                         \bin_op_gt_uint12_t_uint1_t_0clk_5af1a430
Used module:                             \bin_op_minus_int2_t_int2_t_0clk_de264c78
Used module:                             \mux_uint1_t_uint1_t_uint1_t_0clk_de264c78
Used module:                             \bin_op_eq_uint11_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_1_uint12_t_0clk_de264c78
Used module:                     \reset_state_0clk_b45f1687
Used module:                     \mux_uint1_t_game_state_t_game_state_t_0clk_de264c78
Used module:                     \move_paddle_0clk_5633c838
Used module:                         \bin_op_plus_uint12_t_uint2_t_0clk_de264c78
Used module:                         \bin_op_lte_uint13_t_uint9_t_0clk_e595f783
Used module:                             \unary_op_not_uint1_t_0clk_de264c78
Used module:                             \bin_op_minus_int10_t_int10_t_0clk_de264c78
Used module:                             \bin_op_eq_uint4_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_9_uint13_t_0clk_de264c78
Used module:                         \bin_op_and_uint1_t_uint1_t_0clk_de264c78
Used module:                         \bin_op_minus_uint12_t_uint2_t_0clk_de264c78
Used module:                         \bin_op_gte_uint12_t_uint2_t_0clk_e595f783
Used module:                             \bin_op_minus_int3_t_int3_t_0clk_de264c78
Used module:                             \bin_op_eq_uint10_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_2_uint12_t_0clk_de264c78
Used module:                     \mux_uint1_t_vga_pos_t_vga_pos_t_0clk_de264c78
Used module:                     \rects_collide_0clk_2e4d93a1
Used module:                         \bin_op_or_uint1_t_uint1_t_0clk_de264c78
Used module:                         \bin_op_gt_uint12_t_uint12_t_0clk_380ecc95
Used module:                             \bin_op_minus_int13_t_int13_t_0clk_de264c78
Used module:                         \bin_op_lt_uint12_t_uint12_t_0clk_380ecc95
Used module:                         \bin_op_plus_uint12_t_uint12_t_0clk_de264c78
Used module:                     \ball_in_r_goal_0clk_55761013
Used module:                         \bin_op_gt_uint13_t_uint10_t_0clk_5af1a430
Used module:                             \bin_op_minus_int11_t_int11_t_0clk_de264c78
Used module:                             \bin_op_eq_uint3_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_10_uint13_t_0clk_de264c78
Used module:                         \bin_op_plus_uint12_t_uint4_t_0clk_de264c78
Used module:                     \ball_in_l_goal_0clk_db683457
Used module:                         \bin_op_lt_uint12_t_uint5_t_0clk_5af1a430
Used module:                             \bin_op_minus_int6_t_int6_t_0clk_de264c78
Used module:                             \bin_op_eq_uint7_t_uint1_t_0clk_de264c78
Used module:                             \const_sr_5_uint12_t_0clk_de264c78
Used module:                         \bin_op_eq_uint1_t_uint1_t_0clk_de264c78
Used module:                     \ball_hit_floor_0clk_6cd3ce08
Used module:                         \bin_op_gte_uint12_t_uint9_t_0clk_e595f783
Used module:                             \const_sr_9_uint12_t_0clk_de264c78
Used module:                     \ball_hit_roof_0clk_a5a1cd4e
Used module:                         \bin_op_eq_uint12_t_uint1_t_0clk_de264c78
Used module:                     \rect_move_0clk_0810338e
Used module:                         \bin_op_minus_uint12_t_uint12_t_0clk_de264c78
Used module:                 \render_pixel_0clk_e2a68fde
Used module:                     \mux_uint1_t_uint8_t_uint8_t_0clk_de264c78
Used module:                     \rect_contains_0clk_09e6dfce
Used module:                         \bin_op_lt_uint12_t_uint13_t_0clk_5af1a430
Used module:                             \const_sr_12_uint13_t_0clk_de264c78
Used module:                         \bin_op_gte_uint12_t_uint12_t_0clk_6f2c5aad
Used module:             \uart_rx_to_buttons_0clk_9cd14dcf
Used module:                 \bin_op_eq_uint8_t_uint8_t_0clk_de264c78
Used module:                 \mux_uint1_t_user_input_t_user_input_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint32_t_uint32_t_0clk_de264c78
Used module:                 \bin_op_gte_uint32_t_uint32_t_0clk_6f2c5aad
Used module:                     \bin_op_minus_int33_t_int33_t_0clk_de264c78
Used module:                 \bin_op_plus_uint32_t_uint1_t_0clk_de264c78
Used module:             \vga_timing_0clk_0360cf5e
Used module:                 \bin_op_eq_uint12_t_uint10_t_0clk_de264c78
Used module:                 \bin_op_lt_uint12_t_uint9_t_0clk_5af1a430
Used module:                 \bin_op_lt_uint12_t_uint10_t_0clk_5af1a430
Used module:                     \bin_op_eq_uint2_t_uint1_t_0clk_de264c78
Used module:                     \const_sr_10_uint12_t_0clk_de264c78
Used module:                 \bin_op_gte_uint12_t_uint10_t_0clk_e595f783
Used module:                 \bin_op_plus_uint8_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint8_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint12_t_uint9_t_0clk_de264c78
Used module:         \vga_4b_connect_0clk_295015b8
Used module:             \const_sr_4_uint8_t_0clk_de264c78
Used module:         \vga_b_connect_0clk_de264c78
Used module:         \vga_g_connect_0clk_de264c78
Used module:         \vga_r_connect_0clk_de264c78
Used module:         \vga_vs_connect_0clk_de264c78
Used module:         \vga_hs_connect_0clk_de264c78
Used module:         \uart_tx_mac_0clk_494804b3
Used module:             \uart_tx_1b_0clk_ad3e9e5d
Used module:                 \mux_uint1_t_uart_tx_state_t_uart_tx_state_t_0clk_de264c78
Used module:                 \bin_op_gte_uint16_t_uint8_t_0clk_e595f783
Used module:                     \bin_op_minus_int9_t_int9_t_0clk_de264c78
Used module:                     \const_sr_8_uint16_t_0clk_de264c78
Used module:                 \bin_op_plus_uint16_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint16_t_uint16_t_0clk_de264c78
Used module:                 \bin_op_eq_uint2_t_uint2_t_0clk_de264c78
Used module:                 \bin_op_eq_uint4_t_uint4_t_0clk_de264c78
Used module:                 \bin_op_plus_uint4_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint4_t_uint4_t_0clk_de264c78
Used module:                 \mux_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0clk_de264c78
Used module:             \uart_serializer_0clk_e02a63ae
Used module:                 \uart_serializer_serializer_in_to_out_0clk_73702545
Used module:                     \mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78
Used module:                     \bin_op_eq_uint32_t_uint4_t_0clk_de264c78
Used module:                     \bin_op_eq_uint32_t_uint3_t_0clk_de264c78
Used module:             \const_sr_7_uint8_t_0clk_de264c78
Used module:             \const_sr_6_uint8_t_0clk_de264c78
Used module:             \const_sr_5_uint8_t_0clk_de264c78
Used module:             \const_sr_3_uint8_t_0clk_de264c78
Used module:             \const_sr_2_uint8_t_0clk_de264c78
Used module:             \const_sr_1_uint8_t_0clk_de264c78
Used module:             \const_sr_0_uint8_t_0clk_de264c78
Used module:         \uart_rx_mac_0clk_6e5ceb01
Used module:             \uart_deserializer_0clk_f2389995
Used module:             \uart_rx_1b_0clk_f4b54c86
Used module:                 \mux_uint1_t_uart_rx_state_t_uart_rx_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78
Used module:                 \bin_op_gte_uint16_t_uint16_t_0clk_6f2c5aad
Used module:                     \bin_op_minus_int17_t_int17_t_0clk_de264c78
Used module:         \uart_rx_connect_0clk_de264c78
Used module:         \uart_tx_connect_0clk_de264c78
Used module:         \pmod_1b_o1_connect_0clk_de264c78
Used module:         \pmod_1b_o2_connect_0clk_de264c78
Used module:         \pmod_1a_o1_connect_0clk_de264c78
Used module:         \pmod_1a_o2_connect_0clk_de264c78
Used module:         \pmod_1a_o3_connect_0clk_de264c78
Used module:         \pmod_1a_o4_connect_0clk_de264c78
Used module:         \pmod_0b_o1_connect_0clk_de264c78
Used module:         \pmod_0b_o2_connect_0clk_de264c78
Used module:         \pmod_0b_o3_connect_0clk_de264c78
Used module:         \pmod_0b_o4_connect_0clk_de264c78
Used module:         \pmod_0a_o1_connect_0clk_de264c78
Used module:         \pmod_0a_o2_connect_0clk_de264c78
Used module:         \pmod_0a_o3_connect_0clk_de264c78
Used module:         \pmod_0a_o4_connect_0clk_de264c78
Used module:         \ice_48_0clk_de264c78
Used module:         \ice_47_0clk_de264c78
Used module:         \ice_46_0clk_de264c78
Used module:         \ice_45_0clk_de264c78
Used module:         \ice_44_0clk_de264c78
Used module:         \ice_43_0clk_de264c78
Used module:         \ice_42_0clk_de264c78
Used module:         \ice_38_0clk_de264c78
Used module:         \ice_36_0clk_de264c78
Used module:         \ice_34_0clk_de264c78
Used module:         \ice_31_0clk_de264c78
Used module:         \ice_27_0clk_de264c78
Used module:         \ice_25_0clk_de264c78
Used module:         \ice_4_0clk_de264c78
Used module:         \ice_3_0clk_de264c78
Used module:         \ice_2_0clk_de264c78
Used module:         \led_b_connect_0clk_de264c78
Used module:         \led_g_connect_0clk_de264c78
Used module:         \led_r_connect_0clk_de264c78
Used module:         \ice_41_0clk_de264c78
Used module:         \ice_40_0clk_de264c78
Used module:         \ice_39_0clk_de264c78
Used module:         \pll_clk_0clk_de264c78
Used module:     \pll
Removed 0 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$938 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$927 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$924 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$921 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$918 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$915 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$900 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$889 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$886 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$883 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$880 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$877 in module SB_DFFSR.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$948'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$944'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$937'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$933'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$926'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$923'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$920'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$917'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$914'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$912'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$910'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$906'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$899'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$895'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$888'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$885'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$882'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$879'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$876'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$874'.
  Set init value: \Q = 1'0

4.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945'.
Found async reset \R in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934'.
Found async reset \S in `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$924'.
Found async reset \R in `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$918'.
Found async reset \S in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907'.
Found async reset \R in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896'.
Found async reset \S in `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$886'.
Found async reset \R in `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$880'.

4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$948'.
Creating decoders for process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$944'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$938'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$937'.
Creating decoders for process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$933'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$927'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$926'.
Creating decoders for process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$924'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$923'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$921'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$920'.
Creating decoders for process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$918'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$917'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$915'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$914'.
Creating decoders for process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$913'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$912'.
Creating decoders for process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$911'.
Creating decoders for process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$910'.
Creating decoders for process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$906'.
Creating decoders for process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$900'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$899'.
Creating decoders for process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$895'.
Creating decoders for process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$889'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$888'.
Creating decoders for process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$886'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$885'.
Creating decoders for process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$883'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$882'.
Creating decoders for process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$880'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$879'.
Creating decoders for process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$877'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$876'.
Creating decoders for process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$875'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$874'.
Creating decoders for process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$873'.

4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945'.
  created $adff cell `$procdff$1131' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$938'.
  created $dff cell `$procdff$1132' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934'.
  created $adff cell `$procdff$1135' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$927'.
  created $dff cell `$procdff$1136' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$924'.
  created $adff cell `$procdff$1139' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$921'.
  created $dff cell `$procdff$1140' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$918'.
  created $adff cell `$procdff$1143' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$915'.
  created $dff cell `$procdff$1144' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$913'.
  created $dff cell `$procdff$1145' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$911'.
  created $dff cell `$procdff$1146' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907'.
  created $adff cell `$procdff$1149' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$900'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896'.
  created $adff cell `$procdff$1153' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$889'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$886'.
  created $adff cell `$procdff$1157' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$883'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$880'.
  created $adff cell `$procdff$1161' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$877'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$875'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$873'.
  created $dff cell `$procdff$1164' with positive edge clock.

4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$948'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945'.
Removing empty process `SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$945'.
Removing empty process `SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$944'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$938'.
Removing empty process `SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$938'.
Removing empty process `SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$937'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934'.
Removing empty process `SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$934'.
Removing empty process `SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$933'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$927'.
Removing empty process `SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$927'.
Removing empty process `SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$926'.
Removing empty process `SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$924'.
Removing empty process `SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$923'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$921'.
Removing empty process `SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$921'.
Removing empty process `SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$920'.
Removing empty process `SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$918'.
Removing empty process `SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$917'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$915'.
Removing empty process `SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$915'.
Removing empty process `SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$914'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$913'.
Removing empty process `SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$913'.
Removing empty process `SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$912'.
Removing empty process `SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$911'.
Removing empty process `SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$910'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907'.
Removing empty process `SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$907'.
Removing empty process `SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$906'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$900'.
Removing empty process `SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$900'.
Removing empty process `SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$899'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896'.
Removing empty process `SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$896'.
Removing empty process `SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$895'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$889'.
Removing empty process `SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$889'.
Removing empty process `SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$888'.
Removing empty process `SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$886'.
Removing empty process `SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$885'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$883'.
Removing empty process `SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$883'.
Removing empty process `SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$882'.
Removing empty process `SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$880'.
Removing empty process `SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$879'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$877'.
Removing empty process `SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$877'.
Removing empty process `SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$876'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$875'.
Removing empty process `SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$875'.
Removing empty process `SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$874'.
Removing empty process `SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$873'.
Cleaned up 18 empty switches.

4.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module top.
Optimizing module bin_op_minus_int2_t_int2_t_0clk_de264c78.
Optimizing module bin_op_eq_uint11_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_1_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint4_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_9_uint13_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int3_t_int3_t_0clk_de264c78.
Optimizing module bin_op_eq_uint10_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_2_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_10_uint13_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int6_t_int6_t_0clk_de264c78.
Optimizing module bin_op_eq_uint7_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_5_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_12_uint13_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int13_t_int13_t_0clk_de264c78.
Optimizing module bin_op_gt_uint12_t_uint1_t_0clk_5af1a430.
Optimizing module bin_op_lte_uint13_t_uint9_t_0clk_e595f783.
Optimizing module bin_op_plus_uint12_t_uint2_t_0clk_de264c78.
Optimizing module bin_op_minus_uint12_t_uint2_t_0clk_de264c78.
Optimizing module bin_op_gte_uint12_t_uint2_t_0clk_e595f783.
Optimizing module bin_op_gt_uint13_t_uint10_t_0clk_5af1a430.
Optimizing module bin_op_plus_uint12_t_uint4_t_0clk_de264c78.
Optimizing module bin_op_lt_uint12_t_uint12_t_0clk_380ecc95.
Optimizing module bin_op_lt_uint12_t_uint5_t_0clk_5af1a430.
Optimizing module bin_op_minus_uint12_t_uint12_t_0clk_de264c78.
Optimizing module bin_op_gt_uint12_t_uint12_t_0clk_380ecc95.
Optimizing module bin_op_lt_uint12_t_uint13_t_0clk_5af1a430.
Optimizing module bin_op_plus_uint12_t_uint12_t_0clk_de264c78.
Optimizing module bin_op_gte_uint12_t_uint12_t_0clk_6f2c5aad.
Optimizing module ball_paddle_inc_vel_0clk_d1a5eb1c.
Optimizing module reset_state_0clk_b45f1687.
Optimizing module move_paddle_0clk_5633c838.
Optimizing module ball_in_r_goal_0clk_55761013.
Optimizing module rects_collide_0clk_2e4d93a1.
Optimizing module ball_in_l_goal_0clk_db683457.
Optimizing module ball_hit_floor_0clk_6cd3ce08.
Optimizing module mux_uint1_t_vga_pos_t_vga_pos_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module ball_hit_roof_0clk_a5a1cd4e.
Optimizing module rect_move_0clk_0810338e.
Optimizing module rect_contains_0clk_09e6dfce.
Optimizing module bin_op_minus_int33_t_int33_t_0clk_de264c78.
Optimizing module bin_op_minus_int10_t_int10_t_0clk_de264c78.
Optimizing module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_9_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int11_t_int11_t_0clk_de264c78.
Optimizing module bin_op_eq_uint2_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_10_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int9_t_int9_t_0clk_de264c78.
Optimizing module const_sr_8_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_eq_uint32_t_uint3_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Optimizing module next_state_func_0clk_e66e0998.
Optimizing module mux_uint1_t_game_state_t_game_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module render_pixel_0clk_e2a68fde.
Optimizing module bin_op_eq_uint8_t_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_user_input_t_user_input_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_gte_uint32_t_uint32_t_0clk_6f2c5aad.
Optimizing module bin_op_plus_uint12_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_gte_uint12_t_uint9_t_0clk_e595f783.
Optimizing module bin_op_gte_uint12_t_uint10_t_0clk_e595f783.
Optimizing module mux_uint1_t_uint12_t_uint12_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint8_t_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint8_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint12_t_uint9_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint12_t_uint10_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint12_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_lt_uint12_t_uint9_t_0clk_5af1a430.
Optimizing module bin_op_lt_uint12_t_uint10_t_0clk_5af1a430.
Optimizing module bin_op_gte_uint16_t_uint8_t_0clk_e595f783.
Optimizing module mux_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uart_tx_state_t_uart_tx_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module uart_serializer_serializer_in_to_out_0clk_73702545.
Optimizing module bin_op_eq_uint32_t_uint4_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint32_t_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint4_t_uint4_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint4_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_gte_uint16_t_uint16_t_0clk_6f2c5aad.
Optimizing module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_eq_uint1_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint4_t_uint4_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uart_rx_state_t_uart_rx_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint23_t_uint1_t_0clk_de264c78.
Optimizing module const_sr_22_uint23_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module render_state_machine_0clk_81c08e7b.
Optimizing module uart_rx_to_buttons_0clk_9cd14dcf.
Optimizing module vga_timing_0clk_0360cf5e.
Optimizing module uart_tx_1b_0clk_ad3e9e5d.
Optimizing module uart_serializer_0clk_e02a63ae.
Optimizing module const_sr_7_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_6_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_5_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_4_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_3_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_2_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_1_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_0_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Optimizing module unary_op_not_uint1_t_0clk_de264c78.
Optimizing module uart_deserializer_0clk_f2389995.
Optimizing module uart_rx_1b_0clk_f4b54c86.
Optimizing module blinky_main_0clk_23f04728.
Optimizing module pong_vga_datapath_0clk_79f6ca61.
Optimizing module vga_4b_connect_0clk_295015b8.
Optimizing module vga_b_connect_0clk_de264c78.
Optimizing module vga_g_connect_0clk_de264c78.
Optimizing module vga_r_connect_0clk_de264c78.
Optimizing module vga_vs_connect_0clk_de264c78.
Optimizing module vga_hs_connect_0clk_de264c78.
Optimizing module uart_tx_mac_0clk_494804b3.
Optimizing module uart_rx_mac_0clk_6e5ceb01.
Optimizing module uart_rx_connect_0clk_de264c78.
Optimizing module uart_tx_connect_0clk_de264c78.
Optimizing module pmod_1b_o1_connect_0clk_de264c78.
Optimizing module pmod_1b_o2_connect_0clk_de264c78.
Optimizing module pmod_1a_o1_connect_0clk_de264c78.
Optimizing module pmod_1a_o2_connect_0clk_de264c78.
Optimizing module pmod_1a_o3_connect_0clk_de264c78.
Optimizing module pmod_1a_o4_connect_0clk_de264c78.
Optimizing module pmod_0b_o1_connect_0clk_de264c78.
Optimizing module pmod_0b_o2_connect_0clk_de264c78.
Optimizing module pmod_0b_o3_connect_0clk_de264c78.
Optimizing module pmod_0b_o4_connect_0clk_de264c78.
Optimizing module pmod_0a_o1_connect_0clk_de264c78.
Optimizing module pmod_0a_o2_connect_0clk_de264c78.
Optimizing module pmod_0a_o3_connect_0clk_de264c78.
Optimizing module pmod_0a_o4_connect_0clk_de264c78.
Optimizing module ice_48_0clk_de264c78.
Optimizing module ice_47_0clk_de264c78.
Optimizing module ice_46_0clk_de264c78.
Optimizing module ice_45_0clk_de264c78.
Optimizing module ice_44_0clk_de264c78.
Optimizing module ice_43_0clk_de264c78.
Optimizing module ice_42_0clk_de264c78.
Optimizing module ice_38_0clk_de264c78.
Optimizing module ice_36_0clk_de264c78.
Optimizing module ice_34_0clk_de264c78.
Optimizing module ice_31_0clk_de264c78.
Optimizing module ice_27_0clk_de264c78.
Optimizing module ice_25_0clk_de264c78.
Optimizing module ice_4_0clk_de264c78.
Optimizing module ice_3_0clk_de264c78.
Optimizing module ice_2_0clk_de264c78.
Optimizing module led_b_connect_0clk_de264c78.
Optimizing module led_g_connect_0clk_de264c78.
Optimizing module led_r_connect_0clk_de264c78.
Optimizing module ice_41_0clk_de264c78.
Optimizing module ice_40_0clk_de264c78.
Optimizing module ice_39_0clk_de264c78.
Optimizing module pll_clk_0clk_de264c78.
Optimizing module pipelinec_top.

4.4. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module bin_op_minus_int2_t_int2_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint11_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_1_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint4_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_9_uint13_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int3_t_int3_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint10_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_2_uint12_t_0clk_de264c78.
Deleting now unused module const_sr_10_uint13_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int6_t_int6_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint7_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_5_uint12_t_0clk_de264c78.
Deleting now unused module const_sr_12_uint13_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int13_t_int13_t_0clk_de264c78.
Deleting now unused module bin_op_gt_uint12_t_uint1_t_0clk_5af1a430.
Deleting now unused module bin_op_lte_uint13_t_uint9_t_0clk_e595f783.
Deleting now unused module bin_op_plus_uint12_t_uint2_t_0clk_de264c78.
Deleting now unused module bin_op_minus_uint12_t_uint2_t_0clk_de264c78.
Deleting now unused module bin_op_gte_uint12_t_uint2_t_0clk_e595f783.
Deleting now unused module bin_op_gt_uint13_t_uint10_t_0clk_5af1a430.
Deleting now unused module bin_op_plus_uint12_t_uint4_t_0clk_de264c78.
Deleting now unused module bin_op_lt_uint12_t_uint12_t_0clk_380ecc95.
Deleting now unused module bin_op_lt_uint12_t_uint5_t_0clk_5af1a430.
Deleting now unused module bin_op_minus_uint12_t_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_gt_uint12_t_uint12_t_0clk_380ecc95.
Deleting now unused module bin_op_lt_uint12_t_uint13_t_0clk_5af1a430.
Deleting now unused module bin_op_plus_uint12_t_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_gte_uint12_t_uint12_t_0clk_6f2c5aad.
Deleting now unused module ball_paddle_inc_vel_0clk_d1a5eb1c.
Deleting now unused module reset_state_0clk_b45f1687.
Deleting now unused module move_paddle_0clk_5633c838.
Deleting now unused module ball_in_r_goal_0clk_55761013.
Deleting now unused module rects_collide_0clk_2e4d93a1.
Deleting now unused module ball_in_l_goal_0clk_db683457.
Deleting now unused module ball_hit_floor_0clk_6cd3ce08.
Deleting now unused module mux_uint1_t_vga_pos_t_vga_pos_t_0clk_de264c78.
Deleting now unused module ball_hit_roof_0clk_a5a1cd4e.
Deleting now unused module rect_move_0clk_0810338e.
Deleting now unused module rect_contains_0clk_09e6dfce.
Deleting now unused module bin_op_minus_int33_t_int33_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int10_t_int10_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_9_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int11_t_int11_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint2_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_10_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int9_t_int9_t_0clk_de264c78.
Deleting now unused module const_sr_8_uint16_t_0clk_de264c78.
Deleting now unused module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint32_t_uint3_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Deleting now unused module next_state_func_0clk_e66e0998.
Deleting now unused module mux_uint1_t_game_state_t_game_state_t_0clk_de264c78.
Deleting now unused module render_pixel_0clk_e2a68fde.
Deleting now unused module bin_op_eq_uint8_t_uint8_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_user_input_t_user_input_t_0clk_de264c78.
Deleting now unused module bin_op_gte_uint32_t_uint32_t_0clk_6f2c5aad.
Deleting now unused module bin_op_plus_uint12_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_gte_uint12_t_uint9_t_0clk_e595f783.
Deleting now unused module bin_op_gte_uint12_t_uint10_t_0clk_e595f783.
Deleting now unused module mux_uint1_t_uint12_t_uint12_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint8_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint8_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint12_t_uint9_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint12_t_uint10_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint12_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_lt_uint12_t_uint9_t_0clk_5af1a430.
Deleting now unused module bin_op_lt_uint12_t_uint10_t_0clk_5af1a430.
Deleting now unused module bin_op_gte_uint16_t_uint8_t_0clk_e595f783.
Deleting now unused module mux_uint1_t_uart_tx_1b_t_uart_tx_1b_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uart_tx_state_t_uart_tx_state_t_0clk_de264c78.
Deleting now unused module uart_serializer_serializer_in_to_out_0clk_73702545.
Deleting now unused module bin_op_eq_uint32_t_uint4_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint32_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint4_t_uint4_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint4_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_gte_uint16_t_uint16_t_0clk_6f2c5aad.
Deleting now unused module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint4_t_uint4_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uart_rx_state_t_uart_rx_state_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint23_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_22_uint23_t_0clk_de264c78.
Deleting now unused module render_state_machine_0clk_81c08e7b.
Deleting now unused module uart_rx_to_buttons_0clk_9cd14dcf.
Deleting now unused module vga_timing_0clk_0360cf5e.
Deleting now unused module uart_tx_1b_0clk_ad3e9e5d.
Deleting now unused module uart_serializer_0clk_e02a63ae.
Deleting now unused module const_sr_7_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_6_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_5_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_4_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_3_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_2_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_1_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_0_uint8_t_0clk_de264c78.
Deleting now unused module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module unary_op_not_uint1_t_0clk_de264c78.
Deleting now unused module uart_deserializer_0clk_f2389995.
Deleting now unused module uart_rx_1b_0clk_f4b54c86.
Deleting now unused module blinky_main_0clk_23f04728.
Deleting now unused module pong_vga_datapath_0clk_79f6ca61.
Deleting now unused module vga_4b_connect_0clk_295015b8.
Deleting now unused module vga_b_connect_0clk_de264c78.
Deleting now unused module vga_g_connect_0clk_de264c78.
Deleting now unused module vga_r_connect_0clk_de264c78.
Deleting now unused module vga_vs_connect_0clk_de264c78.
Deleting now unused module vga_hs_connect_0clk_de264c78.
Deleting now unused module uart_tx_mac_0clk_494804b3.
Deleting now unused module uart_rx_mac_0clk_6e5ceb01.
Deleting now unused module uart_rx_connect_0clk_de264c78.
Deleting now unused module uart_tx_connect_0clk_de264c78.
Deleting now unused module pmod_1b_o1_connect_0clk_de264c78.
Deleting now unused module pmod_1b_o2_connect_0clk_de264c78.
Deleting now unused module pmod_1a_o1_connect_0clk_de264c78.
Deleting now unused module pmod_1a_o2_connect_0clk_de264c78.
Deleting now unused module pmod_1a_o3_connect_0clk_de264c78.
Deleting now unused module pmod_1a_o4_connect_0clk_de264c78.
Deleting now unused module pmod_0b_o1_connect_0clk_de264c78.
Deleting now unused module pmod_0b_o2_connect_0clk_de264c78.
Deleting now unused module pmod_0b_o3_connect_0clk_de264c78.
Deleting now unused module pmod_0b_o4_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o1_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o2_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o3_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o4_connect_0clk_de264c78.
Deleting now unused module ice_48_0clk_de264c78.
Deleting now unused module ice_47_0clk_de264c78.
Deleting now unused module ice_46_0clk_de264c78.
Deleting now unused module ice_45_0clk_de264c78.
Deleting now unused module ice_44_0clk_de264c78.
Deleting now unused module ice_43_0clk_de264c78.
Deleting now unused module ice_42_0clk_de264c78.
Deleting now unused module ice_38_0clk_de264c78.
Deleting now unused module ice_36_0clk_de264c78.
Deleting now unused module ice_34_0clk_de264c78.
Deleting now unused module ice_31_0clk_de264c78.
Deleting now unused module ice_27_0clk_de264c78.
Deleting now unused module ice_25_0clk_de264c78.
Deleting now unused module ice_4_0clk_de264c78.
Deleting now unused module ice_3_0clk_de264c78.
Deleting now unused module ice_2_0clk_de264c78.
Deleting now unused module led_b_connect_0clk_de264c78.
Deleting now unused module led_g_connect_0clk_de264c78.
Deleting now unused module led_r_connect_0clk_de264c78.
Deleting now unused module ice_41_0clk_de264c78.
Deleting now unused module ice_40_0clk_de264c78.
Deleting now unused module ice_39_0clk_de264c78.
Deleting now unused module pll_clk_0clk_de264c78.
Deleting now unused module pipelinec_top.
<suppressed ~401 debug messages>

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~185 debug messages>

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 58 unused cells and 1457 unused wires.
<suppressed ~136 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\pipelinec_inst.uart_tx_connect_0clk_de264c78.clk is used but has no driver.
Found and reported 1 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_valid_mux_uart_mac_h_l193_c545_2c5b.3273: \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_valid_mux_uart_mac_h_l193_c545_2c5b.iffalse -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \top.
Performed a total of 1 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 136 unused wires.
<suppressed ~131 debug messages>

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.13. Executing OPT_DFF pass (perform DFF optimizations).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_user_input as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_eq_uart_mac_h_l55_c6_d8c9.left as FSM state register:
    Register has an initialization value.
Not marking top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_eq_uart_mac_h_l131_c6_31df.left as FSM state register:
    Register has an initialization value.
Not marking top.pipelinec_inst.vga_4b_connect_0clk_295015b8.const_sr_4_vga_wires_4b_c_l19_c15_68e9.x as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on pipelinec_inst.vga_b_connect_0clk_de264c78.915 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse, Q = \pipelinec_inst.vga_4b_connect_0clk_295015b8.const_sr_4_vga_wires_4b_c_l19_c15_68e9.x, rval = 8'11111111).
Adding EN signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.2223 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bit_counter_mux_uart_mac_h_l143_c3_1f9d.return_output, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.left).
Adding SRST signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.3579 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.out_counter_mux_uart_mac_h_l196_c915_6983.iffalse, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.bin_op_eq_uart_mac_h_l196_c588_f655.left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1578 ($sdff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.bin_op_plus_uart_mac_h_l196_c851_6cb3.return_output [31:0], Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.bin_op_eq_uart_mac_h_l196_c588_f655.left).
Adding SRST signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.3577 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_valid_mux_uart_mac_h_l196_c915_6983.iffalse, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_valid_mux_uart_mac_h_l196_c663_fa50.iffalse, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1580 ($sdff) from module top (D = 1'0, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_valid_mux_uart_mac_h_l196_c663_fa50.iffalse).
Adding SRST signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.3575 ($dff) from module top (D = { \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_0_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_1_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_2_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_3_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_4_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_5_mux_uart_mac_h_l196_c663_fa50.return_output \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer_6_mux_uart_mac_h_l196_c663_fa50.return_output }, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer [7:1], rval = 7'0000000).
Adding EN signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.3575 ($dff) from module top (D = 1'0, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer [0]).
Adding EN signal on $auto$ff.cc:266:slice$1584 ($sdff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer [6:0], Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7d23.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_594b.in_buffer [7:1]).
Adding SRST signal on pipelinec_inst.uart_tx_connect_0clk_de264c78.583 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.o_mux_uart_mac_h_l143_c3_1f9d_iffalse [0], Q = \ICE_25, rval = 1'0).
Adding EN signal on pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.1513 ($dff) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bit_counter_mux_uart_mac_h_l55_c3_64eb.iffalse, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.left).
Adding EN signal on pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.1511 ($dff) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.clk_counter_mux_uart_mac_h_l55_c3_64eb.return_output, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.left).
Adding EN signal on pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.1509 ($dff) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.reg_comb_state, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_eq_uart_mac_h_l55_c6_d8c9.left).
Adding EN signal on pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.1656 ($dff) from module top (D = { \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_mux_uart_mac_h_l193_c680_8422.iffalse [6:0] \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.o_bit_stream_mux_uart_mac_h_l55_c3_64eb_return_output [0] }, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_mux_uart_mac_h_l193_c680_8422.iffalse).
Adding SRST signal on $auto$ff.cc:266:slice$1626 ($dffe) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.o_bit_stream_mux_uart_mac_h_l85_c5_d665.iftrue.data, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_mux_uart_mac_h_l193_c680_8422.iffalse [0], rval = 1'0).
Adding SRST signal on pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.1652 ($dff) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_valid_mux_uart_mac_h_l193_c680_8422.iftrue, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.uart_deserializer_out_buffer_valid_mux_uart_mac_h_l193_c545_2c5b.iffalse, rval = 1'0).
Adding SRST signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.2525 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.return_output [7:0], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l205_c20_63f8.left, rval = 8'00000000).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.2519 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.v_sync_reg_mux_vga_timing_h_l213_c3_dcd8.iftrue, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.v_sync_reg_mux_vga_timing_h_l213_c3_dcd8.iffalse).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.2517 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.h_sync_reg_mux_vga_timing_h_l213_c3_dcd8.iftrue, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.h_sync_reg_mux_vga_timing_h_l213_c3_dcd8.iffalse).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.2515 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.v_cntr_reg_mux_vga_timing_h_l213_c3_dcd8.iftrue, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.left).
Adding SRST signal on $auto$ff.cc:266:slice$1637 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.v_cntr_reg_mux_vga_timing_h_l233_c5_b93f.iffalse, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.left, rval = 12'000000000000).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.2513 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.h_cntr_reg_mux_vga_timing_h_l213_c3_dcd8.iftrue, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.left).
Adding SRST signal on $auto$ff.cc:266:slice$1643 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.return_output [11:0], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.left, rval = 12'000000000000).
Adding SRST signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.2736 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.return_output [31:0], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.left, rval = 0).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = 148'0000000000000000000000000000000011110000000000110000100110100000000000000000000000000000000000111100000000001100000000001100000000001100000000001100, Q = { \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [221:172] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [159:98] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [85:74] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [47:24] }).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_mux_pong_h_l254_c3_431b_return_output [73], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [73]).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_mux_pong_h_l254_c3_431b_return_output [72:48], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [72:48]).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_mux_pong_h_l254_c3_431b_return_output [23:0], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [23:0]).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_mux_pong_h_l254_c3_431b_return_output [171:160], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [171:160]).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2813 ($dff) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_mux_pong_h_l254_c3_431b_return_output [97:86], Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [97:86]).
Adding SRST signal on $auto$ff.cc:266:slice$1683 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.return_output, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [97:86], rval = 12'000011010010).
Adding SRST signal on $auto$ff.cc:266:slice$1674 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.return_output, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [171:160], rval = 12'000011010010).
Adding SRST signal on $auto$ff.cc:266:slice$1667 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_ball_rect_pos_mux_pong_h_l208_c3_aeac_return_output, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [23:0], rval = 24'000011101010000100111010).
Adding SRST signal on $auto$ff.cc:266:slice$1658 ($dffe) from module top (D = { \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_ball_vel_x_dir_mux_pong_h_l208_c3_aeac.return_output \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_ball_vel_mux_pong_h_l208_c3_aeac_return_output }, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [72:48], rval = 25'0000000000001000000000001).
Adding SRST signal on $auto$ff.cc:266:slice$1653 ($dffe) from module top (D = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.next_state_ball_vel_y_dir_mux_pong_h_l196_c3_5c5a.return_output, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [73], rval = 1'0).
Adding EN signal on pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.2811 ($dff) from module top (D = 1'0, Q = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.reset_mux_pong_h_l210_c5_0e61.iftrue).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 73 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 74 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 75 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 76 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 77 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 78 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 79 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 80 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 81 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 82 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 83 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 84 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 85 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 86 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 87 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 88 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 90 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 93 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 94 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 96 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 97 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 98 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 99 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 102 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 103 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 104 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 105 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 106 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 107 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 108 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 109 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 110 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 111 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 116 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 117 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 118 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 119 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 120 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 121 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 122 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 123 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 124 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 125 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 126 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 127 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 128 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 129 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 130 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 131 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 132 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 133 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 134 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 135 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 136 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 137 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 138 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 139 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 140 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 141 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 142 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 143 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 144 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 145 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 146 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 147 on $auto$ff.cc:266:slice$1650 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1586 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1581 ($sdffe) from module top.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 33 unused cells and 88 unused wires.
<suppressed ~120 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active SRST on $auto$ff.cc:266:slice$1579 ($sdffe) from module top (changing to const D).
Handling always-active SRST on $auto$ff.cc:266:slice$1587 ($sdffe) from module top (changing to const D).
Adding EN signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.2221 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.clk_counter_mux_uart_mac_h_l143_c3_1f9d.return_output, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.clk_counter_mux_uart_mac_h_l131_c3_4ad1.iffalse).
Adding EN signal on pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.2219 ($dff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.reg_comb_state, Q = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_eq_uart_mac_h_l131_c6_31df.left).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1587 ($dff) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1579 ($dff) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1579 ($dff) from module top.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 35 unused wires.
<suppressed ~37 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1588 ($sdff) from module top (D = \pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.o_mux_uart_mac_h_l156_c8_257e.iffalse.output_wire, Q = \ICE_25, rval = 1'0).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.23. Rerunning OPT passes. (Maybe there is more to do..)

4.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

4.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.27. Executing OPT_DFF pass (perform DFF optimizations).

4.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.30. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1662 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1664 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1595 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1571 ($ne).
Removed top 2 bits (of 5) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1613 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1606 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1621 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1615 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1685 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1669 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1689 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1680 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1671 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1676 ($ne).
Removed top 1 bits (of 24) from port A of cell top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873 ($add).
Removed top 23 bits (of 24) from port B of cell top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873 ($add).
Removed top 1 bits (of 24) from port Y of cell top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873 ($add).
Removed top 1 bits (of 33) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343 ($add).
Removed top 32 bits (of 33) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343 ($add).
Removed top 1 bits (of 33) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343 ($add).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 10 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 11) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 2 bits (of 11) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 1 bits (of 11) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 2 bits (of 12) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204 ($sub).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204 ($sub).
Removed top 1 bits (of 12) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226 ($add).
Removed top 12 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226 ($add).
Removed top 12 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226 ($add).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l233_c37_affd.3873 ($eq).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l233_c9_2e90.3873 ($eq).
Removed top 2 bits (of 11) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321 ($sub).
Removed top 2 bits (of 11) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321 ($sub).
Removed top 1 bits (of 11) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321 ($sub).
Removed top 2 bits (of 12) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204 ($sub).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204 ($sub).
Removed top 1 bits (of 12) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204 ($sub).
Removed top 1 bits (of 9) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025 ($add).
Removed top 8 bits (of 9) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025 ($add).
Removed top 1 bits (of 9) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025 ($add).
Removed top 3 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.3911 ($eq).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.3873 ($eq).
Removed top 1 bits (of 8) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_eq_pong_top_c_l41_c14_4b53.4332 ($eq).
Removed top 1 bits (of 8) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_eq_pong_top_c_l39_c14_6310.4332 ($eq).
Removed top 1 bits (of 8) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_eq_pong_top_c_l37_c14_64d4.4332 ($eq).
Removed top 1 bits (of 8) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_eq_pong_top_c_l35_c8_e402.4332 ($eq).
Removed top 2 bits (of 34) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381 ($sub).
Removed top 11 bits (of 34) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381 ($sub).
Removed top 1 bits (of 34) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l32_c23_24a6.6128 ($add).
Removed top 9 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l32_c23_24a6.6128 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_plus_pong_h_l101_c34_aa34.6437 ($add).
Removed top 9 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_plus_pong_h_l101_c34_aa34.6437 ($add).
Removed top 2 bits (of 3) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 2 bits (of 3) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 1 bits (of 3) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279 ($sub).
Removed top 1 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279 ($sub).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128 ($add).
Removed top 1 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279 ($sub).
Removed top 1 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279 ($sub).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128 ($add).
Removed top 1 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128 ($add).
Removed top 2 bits (of 11) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 2 bits (of 11) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 1 bits (of 11) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
Removed top 2 bits (of 7) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980 ($sub).
Removed top 2 bits (of 7) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980 ($sub).
Removed top 1 bits (of 7) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 10 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
Removed top 7 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
Removed top 9 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 9 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 8 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l34_c24_3032.6128 ($add).
Removed top 9 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l34_c24_3032.6128 ($add).
Removed top 2 bits (of 12) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204 ($sub).
Removed top 2 bits (of 12) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204 ($sub).
Removed top 1 bits (of 12) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 4 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
Removed top 7 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
Removed top 3 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 9 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 2 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
Removed top 2 bits (of 11) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 2 bits (of 11) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 1 bits (of 11) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 2 bits (of 4) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 2 bits (of 4) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 1 bits (of 4) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
Removed top 11 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 11 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 2 bits (of 11) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 2 bits (of 11) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 1 bits (of 11) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
Removed top 2 bits (of 4) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 2 bits (of 4) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 1 bits (of 4) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
Removed top 11 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 11 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226 ($add).
Removed top 12 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226 ($add).
Removed top 2 bits (of 3) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 2 bits (of 3) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 1 bits (of 3) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
Removed top 1 bits (of 13) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226 ($add).
Removed top 12 bits (of 13) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226 ($add).
Removed top 1 bits (of 13) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226 ($add).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 4 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 9 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 3 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
Removed top 2 bits (of 14) from port A of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 2 bits (of 14) from port B of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 1 bits (of 14) from port Y of cell top.pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
Removed top 21 bits (of 22) from FF cell top.$auto$ff.cc:266:slice$1698 ($dffe).
Removed top 2 bits (of 10) from port A of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 2 bits (of 10) from port B of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 1 bits (of 10) from port Y of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 2 bits (of 10) from port A of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 2 bits (of 10) from port B of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 1 bits (of 10) from port Y of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
Removed top 1 bits (of 5) from port A of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187 ($add).
Removed top 4 bits (of 5) from port B of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187 ($add).
Removed top 1 bits (of 5) from port Y of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187 ($add).
Removed top 1 bits (of 17) from port A of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092 ($add).
Removed top 16 bits (of 17) from port B of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092 ($add).
Removed top 1 bits (of 17) from port Y of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092 ($add).
Removed top 1 bits (of 2) from port B of cell top.pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_eq_uart_mac_h_l143_c6_995a.2909 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1708 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$1706 ($ne).
Removed top 1 bits (of 5) from port A of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187 ($add).
Removed top 4 bits (of 5) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187 ($add).
Removed top 1 bits (of 5) from port Y of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187 ($add).
Removed top 2 bits (of 18) from port A of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 10 bits (of 18) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 1 bits (of 18) from port Y of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 2 bits (of 18) from port A of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 11 bits (of 18) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 1 bits (of 18) from port Y of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
Removed top 1 bits (of 17) from port A of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092 ($add).
Removed top 16 bits (of 17) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092 ($add).
Removed top 1 bits (of 17) from port Y of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092 ($add).
Removed top 1 bits (of 2) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_eq_uart_mac_h_l65_c11_3eaf.2909 ($eq).
Removed top 28 bits (of 32) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_eq_uart_mac_h_l193_c913_db27.3380 ($eq).
Removed top 1 bits (of 33) from port A of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343 ($add).
Removed top 32 bits (of 33) from port B of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343 ($add).
Removed top 1 bits (of 33) from port Y of cell top.pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343 ($add).

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.16. Executing SHARE pass (SAT-based resource sharing).

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_plus_pong_h_l101_c34_aa34.6437 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_plus_pong_h_l143_c9_7fa6.6672 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l32_c23_24a6.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l34_c24_3032.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l39_c24_08b4.6128 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321 ($sub).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226 ($add).
  creating $macc model for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226 ($add).
  creating $macc model for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343 ($add).
  creating $macc model for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
  creating $macc model for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944 ($sub).
  creating $macc model for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092 ($add).
  creating $macc model for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187 ($add).
  creating $macc model for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
  creating $macc model for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087 ($sub).
  creating $macc model for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092 ($add).
  creating $macc model for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187 ($add).
  creating $alu model for $macc pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187.
  creating $alu model for $macc pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092.
  creating $alu model for $macc pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087.
  creating $alu model for $macc pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087.
  creating $alu model for $macc pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187.
  creating $alu model for $macc pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092.
  creating $alu model for $macc pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944.
  creating $alu model for $macc pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944.
  creating $alu model for $macc pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l39_c24_08b4.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l39_c24_08b4.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l34_c24_3032.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l32_c23_24a6.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_plus_pong_h_l143_c9_7fa6.6672.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_plus_pong_h_l143_c9_7fa6.6672.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_plus_pong_h_l101_c34_aa34.6437.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980.
  creating $alu model for $macc pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321.
  creating $alu model for $macc pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873.
  creating $alu cell for pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.2873: $auto$alumacc.cc:485:replace_alu$1719
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_hit_floor_pong_h_l201_c11_bba4.bin_op_gte_pong_h_l113_c33_0e67.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321: $auto$alumacc.cc:485:replace_alu$1722
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_l_goal_pong_h_l208_c6_c045.bin_op_lt_pong_h_l95_c33_47b1.bin_op_minus_bin_op_lt_uint12_t_uint5_t_c_l17_c18_628b.6980: $auto$alumacc.cc:485:replace_alu$1725
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_gt_pong_h_l101_c34_9ad6.bin_op_minus_bin_op_gt_uint13_t_uint10_t_c_l17_c19_cf0d.5204: $auto$alumacc.cc:485:replace_alu$1728
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_in_r_goal_pong_h_l224_c11_7850.bin_op_plus_pong_h_l101_c34_aa34.6437: $auto$alumacc.cc:485:replace_alu$1731
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l120_c6_0703.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290: $auto$alumacc.cc:485:replace_alu$1734
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_gt_pong_h_l124_c6_5095.bin_op_minus_bin_op_gt_uint12_t_uint1_t_c_l17_c18_0690.7290: $auto$alumacc.cc:485:replace_alu$1737
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l122_c5_4396.4226: $auto$alumacc.cc:485:replace_alu$1740
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.ball_paddle_inc_vel_pong_h_l215_l231_duplicate_ebd3.bin_op_plus_pong_h_l126_c5_606f.4226: $auto$alumacc.cc:485:replace_alu$1743
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116: $auto$alumacc.cc:485:replace_alu$1746
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321: $auto$alumacc.cc:485:replace_alu$1749
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_minus_pong_h_l138_c7_4333.6613: $auto$alumacc.cc:485:replace_alu$1752
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_plus_pong_h_l143_c9_7fa6.6672: $auto$alumacc.cc:485:replace_alu$1755
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_gte_pong_h_l136_c8_dc02.bin_op_minus_bin_op_gte_uint12_t_uint2_t_c_l17_c18_e827.7116: $auto$alumacc.cc:485:replace_alu$1758
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.bin_op_minus_bin_op_lte_uint13_t_uint9_t_c_l17_c19_c255.5321: $auto$alumacc.cc:485:replace_alu$1761
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_minus_pong_h_l138_c7_4333.6613: $auto$alumacc.cc:485:replace_alu$1764
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_plus_pong_h_l143_c9_7fa6.6672: $auto$alumacc.cc:485:replace_alu$1767
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l68_c26_1c49.6279: $auto$alumacc.cc:485:replace_alu$1770
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_minus_rect_h_l83_c26_4764.6279: $auto$alumacc.cc:485:replace_alu$1773
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l66_c8_a52a.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1776
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l62_c24_ec75.6128: $auto$alumacc.cc:485:replace_alu$1779
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_gt_rect_h_l81_c8_0a19.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1782
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rect_move_pong_h_l190_c21_5d3f.bin_op_plus_rect_h_l77_c24_de1d.6128: $auto$alumacc.cc:485:replace_alu$1785
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1788
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1791
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844: $auto$alumacc.cc:485:replace_alu$1794
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844: $auto$alumacc.cc:485:replace_alu$1797
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l32_c23_24a6.6128: $auto$alumacc.cc:485:replace_alu$1800
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l34_c24_3032.6128: $auto$alumacc.cc:485:replace_alu$1803
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l37_c23_e3f8.6128: $auto$alumacc.cc:485:replace_alu$1806
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l210_c8_881c.bin_op_plus_rect_h_l39_c24_08b4.6128: $auto$alumacc.cc:485:replace_alu$1809
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c59_10a3.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1812
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_gt_rect_h_l41_c82_5b94.bin_op_minus_bin_op_gt_uint12_t_uint12_t_c_l14_c19_427b.6844: $auto$alumacc.cc:485:replace_alu$1815
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c13_997a.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844: $auto$alumacc.cc:485:replace_alu$1818
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_lt_rect_h_l41_c36_47de.bin_op_minus_bin_op_lt_uint12_t_uint12_t_c_l14_c19_b2a7.6844: $auto$alumacc.cc:485:replace_alu$1821
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l37_c23_e3f8.6128: $auto$alumacc.cc:485:replace_alu$1824
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.rects_collide_pong_h_l226_c8_ecac.bin_op_plus_rect_h_l39_c24_08b4.6128: $auto$alumacc.cc:485:replace_alu$1827
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1830
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1833
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1836
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l68_c6_9a7a.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1839
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1842
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1845
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1848
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l75_c11_5702.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1851
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l11_c8_01ec.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1854
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_gte_rect_h_l12_c8_0802.bin_op_minus_bin_op_gte_uint12_t_uint12_t_c_l14_c19_9b28.6844: $auto$alumacc.cc:485:replace_alu$1857
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l11_c33_4088.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1860
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.rect_contains_pong_h_l82_c11_4e2d.bin_op_lt_rect_h_l12_c33_c4db.bin_op_minus_bin_op_lt_uint12_t_uint13_t_c_l17_c19_6c71.6844: $auto$alumacc.cc:485:replace_alu$1863
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.bin_op_minus_bin_op_gte_uint32_t_uint32_t_c_l14_c19_e9a9.5381: $auto$alumacc.cc:485:replace_alu$1866
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.3343: $auto$alumacc.cc:485:replace_alu$1869
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l215_c9_6fd7.bin_op_minus_bin_op_gte_uint12_t_uint10_t_c_l17_c19_3164.5204: $auto$alumacc.cc:485:replace_alu$1872
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_gte_vga_timing_h_l224_c9_a0d0.bin_op_minus_bin_op_gte_uint12_t_uint9_t_c_l17_c19_43e4.5321: $auto$alumacc.cc:485:replace_alu$1875
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l215_c42_66dd.bin_op_minus_bin_op_lt_uint12_t_uint10_t_c_l17_c19_4236.5204: $auto$alumacc.cc:485:replace_alu$1878
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_lt_vga_timing_h_l224_c42_a423.bin_op_minus_bin_op_lt_uint12_t_uint9_t_c_l17_c19_91e4.5321: $auto$alumacc.cc:485:replace_alu$1881
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l210_c5_b49a.4025: $auto$alumacc.cc:485:replace_alu$1884
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l239_c20_e301.4226: $auto$alumacc.cc:485:replace_alu$1887
  creating $alu cell for pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_plus_vga_timing_h_l248_c20_1e4a.4226: $auto$alumacc.cc:485:replace_alu$1890
  creating $alu cell for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.3343: $auto$alumacc.cc:485:replace_alu$1893
  creating $alu cell for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944: $auto$alumacc.cc:485:replace_alu$1896
  creating $alu cell for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l85_c8_f64c.bin_op_minus_bin_op_gte_uint16_t_uint16_t_c_l14_c19_0d8e.4944: $auto$alumacc.cc:485:replace_alu$1899
  creating $alu cell for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.3092: $auto$alumacc.cc:485:replace_alu$1902
  creating $alu cell for pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.3187: $auto$alumacc.cc:485:replace_alu$1905
  creating $alu cell for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l148_c8_69dd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087: $auto$alumacc.cc:485:replace_alu$1908
  creating $alu cell for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_gte_uart_mac_h_l161_c8_64fd.bin_op_minus_bin_op_gte_uint16_t_uint8_t_c_l17_c18_a857.5087: $auto$alumacc.cc:485:replace_alu$1911
  creating $alu cell for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l147_c5_fef8.3092: $auto$alumacc.cc:485:replace_alu$1914
  creating $alu cell for pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_c1e4.bin_op_plus_uart_mac_h_l168_c7_2201.3187: $auto$alumacc.cc:485:replace_alu$1917
  created 67 $alu and 0 $macc cells.

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.21.6. Executing OPT_DFF pass (perform DFF optimizations).

4.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21.9. Finished OPT passes. (There is nothing left to do.)

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.25.2. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~510 debug messages>

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:266:slice$1715 ($sdff) from module top (removing D path).
Handling const CLK on $auto$ff.cc:266:slice$1702 ($dffe) from module top (removing D path).
Handling const CLK on $auto$ff.cc:266:slice$1699 ($dffe) from module top (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$1611 ($dffe) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.state_mux_uart_mac_h_l55_c3_64eb.iffalse, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_eq_uart_mac_h_l55_c6_d8c9.left, rval = 2'01).
Adding SRST signal on $auto$ff.cc:266:slice$1602 ($dffe) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.clk_counter_mux_uart_mac_h_l55_c3_64eb.iffalse, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.left, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$1589 ($dffe) from module top (D = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bit_counter_mux_uart_mac_h_l65_c8_1d81.iffalse, Q = \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.left, rval = 4'0000).
Handling const CLK on $auto$ff.cc:266:slice$1569 ($dffe) from module top (removing D path).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 54 unused cells and 185 unused wires.
<suppressed ~156 debug messages>

4.27.5. Rerunning OPT passes. (Removed registers in this run.)

4.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~106 debug messages>

4.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27.8. Executing OPT_DFF pass (perform DFF optimizations).

4.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.27.10. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.4052:
      Old ports: A={ \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.const_sr_9_bin_op_lte_uint13_t_uint9_t_c_l13_c9_3e80.x [11:1] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [160] }, B={ \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.iftrue [11:1] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [160] }, Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.return_output
      New ports: A=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.bin_op_lte_pong_h_l143_c9_ab61.const_sr_9_bin_op_lte_uint13_t_uint9_t_c_l13_c9_3e80.x [11:1], B=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.iftrue [11:1], Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.return_output [11:1]
      New connections: \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l243_c33_7c3a.pos_y_mux_pong_h_l134_c3_489c.return_output [0] = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [160]
    Consolidated identical input bits for $mux cell \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.4052:
      Old ports: A={ \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.const_sr_9_bin_op_lte_uint13_t_uint9_t_c_l13_c9_3e80.x [11:1] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [86] }, B={ \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.iftrue [11:1] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [86] }, Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.return_output
      New ports: A=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.bin_op_lte_pong_h_l143_c9_ab61.const_sr_9_bin_op_lte_uint13_t_uint9_t_c_l13_c9_3e80.x [11:1], B=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.iftrue [11:1], Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.return_output [11:1]
      New connections: \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f.move_paddle_pong_h_l248_c33_cd10.pos_y_mux_pong_h_l134_c3_489c.return_output [0] = \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [86]
    Consolidated identical input bits for $mux cell \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l82_c8_ddd2.3977:
      Old ports: A=8'00000000, B=8'11111111, Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0]
      New connections: \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [7:1] = { \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] \pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.render_pixel_pong_h_l270_c19_ac03.c_b_mux_pong_h_l75_c8_ec0e.iffalse [0] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.state_mux_uart_mac_h_l65_c8_1d81.2937:
      Old ports: A=2'00, B=2'10, Y=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.state_mux_uart_mac_h_l55_c3_64eb.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.state_mux_uart_mac_h_l55_c3_64eb.iffalse [1]
      New connections: \pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.state_mux_uart_mac_h_l55_c3_64eb.iffalse [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 4 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.6. Executing OPT_DFF pass (perform DFF optimizations).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.16. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$5e422c97d4648c7864402691d7b06fc43e6ffb33\_80_ice40_alu for cells of type $alu.
Using template $paramod$5de5fbe7c1e0726c07e3a4cebe563a6a1315b736\_80_ice40_alu for cells of type $alu.
Using template $paramod$466c1ff2c677f9c08ccf46d9467344bbd175f515\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$cff6dadbf7350a22cac7176670ebdc12b7b39fbe\_80_ice40_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_ice40_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$360f0579a6421008ff771265625dc5338bf15be6\_80_ice40_alu for cells of type $alu.
Using template $paramod$bc746c71bc3dbd0becaa59ea5bf4ec0ce599d225\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$85eeb8e7bd166e78c6631e277d66d3fbd038b41a\_80_ice40_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ice40_alu for cells of type $alu.
Using template $paramod$92a1f7a016bf58d33db5a47145e66dde1cbc3210\_80_ice40_alu for cells of type $alu.
Using template $paramod$f56004e836c2c81e417ca4ab332448bfc7c0deef\_80_ice40_alu for cells of type $alu.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ice40_alu for cells of type $alu.
Using template $paramod$db424fc9b1938a4e6a187a90415c7f61ef740bd4\_80_ice40_alu for cells of type $alu.
Using template $paramod$e6eada25260ce28124640c127ea61382a41c2eac\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$d83674422410168c7562b31b7ce1f2d651ec6bd3\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$613e032e183e9f1f1faf4c8a9cda16ac83139914\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1294 debug messages>

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1792 debug messages>

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1308 debug messages>
Removed a total of 436 cells.

4.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:266:slice$2322 ($_SDFFCE_PP0P_) from module top (conecting SRST instead).
Handling D = Q on $auto$ff.cc:266:slice$3132 ($_SDFFCE_PP0P_) from module top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3132 ($_DFFE_PP_) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2322 ($_DFFE_PP_) from module top.

4.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 413 unused cells and 1397 unused wires.
<suppressed ~491 debug messages>

4.32.5. Rerunning OPT passes. (Removed registers in this run.)

4.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.8. Executing OPT_DFF pass (perform DFF optimizations).

4.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.32.10. Finished fast OPT passes.

4.33. Executing ICE40_OPT pass (performing simple optimizations).

4.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1719.slice[0].carry: CO=\pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_pong_top_c_l78_c3_41b3.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1722.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1722.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$1722.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1725.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1725.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1725.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1728.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1728.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1728.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1728.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1731.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1731.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1740.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1743.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1749.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1749.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1749.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1752.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [161]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1755.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [161]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1755.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1761.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1761.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1761.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1764.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [87]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1767.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state [87]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1767.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1776.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1776.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1782.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1782.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1788.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1728.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1788.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1788.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1791.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1782.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1791.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1791.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1794.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1794.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1797.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1797.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1797.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1800.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1803.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1806.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1809.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1812.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1728.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1812.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1812.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1815.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1782.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1815.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1815.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1818.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1818.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1821.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1821.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1821.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1827.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1830.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1830.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1833.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1833.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1833.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1836.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1836.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1839.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1839.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1839.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1842.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1842.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1845.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1845.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1845.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1848.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1848.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1851.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1851.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1851.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1854.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1854.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1857.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1857.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1860.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1860.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1863.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1863.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1866.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_gte_pong_top_c_l22_c6_0bea.left [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1866.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$1866.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1869.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1872.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1872.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1872.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1875.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1875.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1875.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1878.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1878.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1878.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1881.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1881.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1881.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1884.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l205_c20_63f8.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1887.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c46_726a.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1890.slice[0].carry: CO=\pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.vga_timing_pong_top_c_l54_c31_8976.bin_op_eq_vga_timing_h_l194_c21_6856.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1893.slice[0].carry: CO=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_deserializer_uart_mac_c_l32_c33_43f6.bin_op_plus_uart_mac_h_l193_c874_7c5b.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1896.slice[0].carry: CO=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.left [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1896.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$1896.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1899.slice[0].carry: CO=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_gte_uart_mac_h_l72_c10_36d9.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1899.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$1899.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1902.slice[0].carry: CO=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l71_c7_9d3a.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1905.slice[0].carry: CO=\pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_plus_uart_mac_h_l93_c7_9d36.left [0]

4.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

4.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.33.4. Executing OPT_DFF pass (perform DFF optimizations).

4.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 42 unused wires.
<suppressed ~13 debug messages>

4.33.6. Rerunning OPT passes. (Removed registers in this run.)

4.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1749.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1749.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1761.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1761.BB [1]

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

4.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.10. Executing OPT_DFF pass (perform DFF optimizations).

4.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

4.33.12. Rerunning OPT passes. (Removed registers in this run.)

4.33.13. Running ICE40 specific optimizations.

4.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.16. Executing OPT_DFF pass (perform DFF optimizations).

4.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.18. Rerunning OPT passes. (Removed registers in this run.)

4.33.19. Running ICE40 specific optimizations.

4.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.22. Executing OPT_DFF pass (perform DFF optimizations).

4.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.24. Finished OPT passes. (There is nothing left to do.)

4.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~258 debug messages>

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1722.slice[7].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1725.slice[2].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1728.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1731.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1731.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1740.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1743.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1749.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1752.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1755.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1755.slice[11].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1761.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1764.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1767.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1767.slice[11].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1776.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1782.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1788.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1791.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1794.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1797.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1800.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1803.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1806.slice[2].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1809.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1812.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1815.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1818.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1821.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1827.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1830.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1833.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1836.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1839.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1842.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1845.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1848.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1851.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1854.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1857.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1860.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1863.slice[12].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1866.slice[28].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1869.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1872.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1875.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1878.slice[10].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1881.slice[9].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1884.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1887.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1890.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1893.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1896.slice[14].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1899.slice[16].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1902.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1905.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$1719.slice[0].carry ($lut).

4.38. Executing ICE40_OPT pass (performing simple optimizations).

4.38.1. Running ICE40 specific optimizations.

4.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~897 debug messages>

4.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~201 debug messages>
Removed a total of 67 cells.

4.38.4. Executing OPT_DFF pass (perform DFF optimizations).

4.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 1528 unused wires.
<suppressed ~18 debug messages>

4.38.6. Rerunning OPT passes. (Removed registers in this run.)

4.38.7. Running ICE40 specific optimizations.

4.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~19 debug messages>

4.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.38.10. Executing OPT_DFF pass (perform DFF optimizations).

4.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.38.12. Rerunning OPT passes. (Removed registers in this run.)

4.38.13. Running ICE40 specific optimizations.

4.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.38.16. Executing OPT_DFF pass (perform DFF optimizations).

4.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.38.18. Finished OPT passes. (There is nothing left to do.)

4.39. Executing TECHMAP pass (map to technology primitives).

4.39.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.40. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

4.41. Executing ABC9 pass.

4.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

4.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.5. Executing PROC pass (convert processes to netlists).

4.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.41.5.4. Executing PROC_INIT pass (extract init attributes).

4.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.41.5.12. Executing OPT_EXPR pass (perform const folding).

4.41.6. Executing TECHMAP pass (map to technology primitives).

4.41.6.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~126 debug messages>

4.41.7. Executing OPT pass (performing simple optimizations).

4.41.7.1. Executing OPT_EXPR pass (perform const folding).

4.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

4.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.41.7.8. Executing OPT_EXPR pass (perform const folding).

4.41.7.9. Finished OPT passes. (There is nothing left to do.)

4.41.8. Executing TECHMAP pass (map to technology primitives).

4.41.8.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.41.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.41.9. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~399 debug messages>

4.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.41.13. Executing TECHMAP pass (map to technology primitives).

4.41.13.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~147 debug messages>

4.41.14. Executing OPT pass (performing simple optimizations).

4.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

4.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

4.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

4.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.41.14.16. Finished OPT passes. (There is nothing left to do.)

4.41.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

4.41.16. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 514 cells with 2890 new cells, skipped 2101 cells.
  replaced 2 cell types:
     236 $_OR_
     278 $_MUX_
  not replaced 13 cell types:
     547 $scopeinfo
     220 $_NOT_
      49 $_AND_
       1 SB_PLL40_PAD
      64 SB_DFF
      11 SB_DFFE
      41 SB_DFFSR
       1 SB_DFFSS
      98 SB_DFFESR
      21 SB_DFFESS
     161 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     651 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
     236 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101

4.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.16.3. Executing XAIGER backend.
<suppressed ~247 debug messages>
Extracted 1119 AND gates and 5716 wires from module `top' to a netlist network with 239 inputs and 430 outputs.

4.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    239/    430  and =     918  lev =   13 (0.41)  mem = 0.10 MB  box = 1048  bb = 397
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    239/    430  and =     959  lev =   10 (0.34)  mem = 0.10 MB  ch =  124  box = 1036  bb = 397
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =     959.  Ch =   115.  Total mem =    1.00 MB. Peak cut mem =    0.03 MB.
ABC: P:  Del = 5920.00.  Ar =     306.0.  Edge =      973.  Cut =     4188.  T =     0.00 sec
ABC: P:  Del = 5920.00.  Ar =     277.0.  Edge =      923.  Cut =     4096.  T =     0.00 sec
ABC: P:  Del = 5920.00.  Ar =     252.0.  Edge =      845.  Cut =     4267.  T =     0.00 sec
ABC: F:  Del = 5920.00.  Ar =     249.0.  Edge =      845.  Cut =     4309.  T =     0.00 sec
ABC: A:  Del = 5920.00.  Ar =     248.0.  Edge =      835.  Cut =     4369.  T =     0.00 sec
ABC: A:  Del = 5920.00.  Ar =     248.0.  Edge =      835.  Cut =     4369.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    239/    430  and =     692  lev =   11 (0.36)  mem = 0.10 MB  box = 1026  bb = 397
ABC: Mapping (K=4)  :  lut =    215  edge =     765  lev =    7 (0.22)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   11  mem = 0.03 MB
ABC: LUT = 215 : 2=17 7.9 %  3=61 28.4 %  4=137 63.7 %  Ave = 3.56
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.23 seconds, total: 0.23 seconds

4.41.16.6. Executing AIGER frontend.
<suppressed ~1372 debug messages>
Removed 919 unused cells and 6767 unused wires.

4.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      354
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      629
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:      430
Removing temp directory.

4.41.17. Executing TECHMAP pass (map to technology primitives).

4.41.17.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.41.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~635 debug messages>

4.42. Executing ICE40_WRAPCARRY pass (wrap carries).

4.43. Executing TECHMAP pass (map to technology primitives).

4.43.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 376 unused cells and 9299 unused wires.

4.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      638
  1-LUT              139
  2-LUT               33
  3-LUT              329
  4-LUT              137
  with \SB_CARRY    (#0)  265
  with \SB_CARRY    (#1)  296

Eliminating LUTs.
Number of LUTs:      638
  1-LUT              139
  2-LUT               33
  3-LUT              329
  4-LUT              137
  with \SB_CARRY    (#0)  265
  with \SB_CARRY    (#1)  296

Combining LUTs.
Number of LUTs:      618
  1-LUT              120
  2-LUT               32
  3-LUT              329
  4-LUT              137
  with \SB_CARRY    (#0)  265
  with \SB_CARRY    (#1)  296

Eliminated 0 LUTs.
Combined 20 LUTs.
<suppressed ~4289 debug messages>

4.45. Executing TECHMAP pass (map to technology primitives).

4.45.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$cf1d1b94b6deab15fa56eccf201ab344fada8992\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$c3e25fabe321440bd15c48d62d04e9cbd0ecb34c\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$21cd8b615510010d2490e567840e4cb3f43e8727\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$953604ae176f43041732f47843dcd3bd5f6a3420\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$ff10621ff350133ce54c2c9c3516ef034e8cfe58\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$e909e8d4eb383bf3f532f3b6ca1d3eafd6999b27\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1479 debug messages>
Removed 0 unused cells and 1321 unused wires.

4.46. Executing AUTONAME pass.
Renamed 31943 objects in module top (109 iterations).
<suppressed ~2627 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

4.47.1. Analyzing design hierarchy..
Top module:  \top

4.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.48. Printing statistics.

=== top ===

   Number of wires:               4504
   Number of wire bits:          44430
   Number of public wires:        4504
   Number of public wire bits:   44430
   Number of ports:                 20
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2012
     $scopeinfo                    547
     SB_CARRY                      610
     SB_DFF                         64
     SB_DFFE                        11
     SB_DFFESR                      98
     SB_DFFESS                      21
     SB_DFFSR                       41
     SB_DFFSS                        1
     SB_LUT4                       618
     SB_PLL40_PAD                    1

4.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.50. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: cbd93fb9b6, CPU: user 8.60s system 0.03s, MEM: 88.45 MB peak
Yosys 0.47+135 (git sha1 6f3376cbe, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 28% 31x opt_clean (2 sec), 17% 1x ghdl (1 sec), ...
