{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 09:06:38 2015 " "Info: Processing started: Wed May 06 09:06:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DMFBTrainMoveVoltageGenerator -c DMFBTrainMoveVoltageGenerator --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFBTrainMoveVoltageGenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFBTrainMoveVoltageGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFBTrainMoveVoltageGenerator " "Info: Found entity 1: DMFBTrainMoveVoltageGenerator" {  } { { "DMFBTrainMoveVoltageGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFB_Train_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFB_Train_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFB_Train_Controller " "Info: Found entity 1: DMFB_Train_Controller" {  } { { "DMFB_Train_Controller.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Controller.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xTimer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xTimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 xTimer " "Info: Found entity 1: xTimer" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NextMoveGenerator.v(35) " "Warning (10268): Verilog HDL information at NextMoveGenerator.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NextMoveGenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NextMoveGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextMoveGenerator " "Info: Found entity 1: NextMoveGenerator" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMFB_Train_Datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMFB_Train_Datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMFB_Train_Datapath " "Info: Found entity 1: DMFB_Train_Datapath" {  } { { "DMFB_Train_Datapath.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display_Generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Generator " "Info: Found entity 1: Display_Generator" {  } { { "Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Display_Generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Train_Display_Generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Train_Display_Generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Train_Display_Generator " "Info: Found entity 1: Train_Display_Generator" {  } { { "Train_Display_Generator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/Train_Display_Generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMFBTrainMoveVoltageGenerator " "Info: Elaborating entity \"DMFBTrainMoveVoltageGenerator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMFB_Train_Controller DMFB_Train_Controller:C0 " "Info: Elaborating entity \"DMFB_Train_Controller\" for hierarchy \"DMFB_Train_Controller:C0\"" {  } { { "DMFBTrainMoveVoltageGenerator.v" "C0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMFB_Train_Datapath DMFB_Train_Datapath:D0 " "Info: Elaborating entity \"DMFB_Train_Datapath\" for hierarchy \"DMFB_Train_Datapath:D0\"" {  } { { "DMFBTrainMoveVoltageGenerator.v" "D0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFBTrainMoveVoltageGenerator.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextMoveGenerator DMFB_Train_Datapath:D0\|NextMoveGenerator:N0 " "Info: Elaborating entity \"NextMoveGenerator\" for hierarchy \"DMFB_Train_Datapath:D0\|NextMoveGenerator:N0\"" {  } { { "DMFB_Train_Datapath.v" "N0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 NextMoveGenerator.v(50) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(50): truncated value with size 4 to match size of target (3)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 NextMoveGenerator.v(55) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(55): truncated value with size 4 to match size of target (3)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(74) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(74): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(78) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(78): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(82) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(82): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NextMoveGenerator.v(86) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(86): truncated value with size 32 to match size of target (4)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NextMoveGenerator.v(98) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(98): truncated value with size 32 to match size of target (2)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NextMoveGenerator.v(102) " "Warning (10230): Verilog HDL assignment warning at NextMoveGenerator.v(102): truncated value with size 32 to match size of target (4)" {  } { { "NextMoveGenerator.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/NextMoveGenerator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xTimer DMFB_Train_Datapath:D0\|xTimer:T0 " "Info: Elaborating entity \"xTimer\" for hierarchy \"DMFB_Train_Datapath:D0\|xTimer:T0\"" {  } { { "DMFB_Train_Datapath.v" "T0" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 xTimer.v(49) " "Warning (10230): Verilog HDL assignment warning at xTimer.v(49): truncated value with size 32 to match size of target (28)" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 xTimer.v(62) " "Warning (10230): Verilog HDL assignment warning at xTimer.v(62): truncated value with size 32 to match size of target (28)" {  } { { "xTimer.v" "" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/xTimer.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Generator DMFB_Train_Datapath:D0\|Display_Generator:D1 " "Info: Elaborating entity \"Display_Generator\" for hierarchy \"DMFB_Train_Datapath:D0\|Display_Generator:D1\"" {  } { { "DMFB_Train_Datapath.v" "D1" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Train_Display_Generator DMFB_Train_Datapath:D0\|Train_Display_Generator:D5 " "Info: Elaborating entity \"Train_Display_Generator\" for hierarchy \"DMFB_Train_Datapath:D0\|Train_Display_Generator:D5\"" {  } { { "DMFB_Train_Datapath.v" "D5" { Text "C:/Users/ENG/Documents/AlteraProject/ProjDMFBTrainMoveVoltageGenerator_2/DMFB_Train_Datapath.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 09:06:38 2015 " "Info: Processing ended: Wed May 06 09:06:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
