Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov  5 22:30:24 2025
| Host         : rafas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPGA_TopLevel_timing_summary_routed.rpt -pb FPGA_TopLevel_timing_summary_routed.pb -rpx FPGA_TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     217         
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 3           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (547)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: a/b/ALUsrc_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: a/b/ALUsrc_out_reg[1]/Q (HIGH)

 There are 217 register/latch pins with no clock driven by root clock pin: r/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (547)
--------------------------------------------------
 There are 535 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.575        0.000                      0                   73        0.252        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.575        0.000                      0                   73        0.252        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.890ns (23.173%)  route 2.951ns (76.827%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.177     9.076    r/ClkOut
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.890ns (23.173%)  route 2.951ns (76.827%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.177     9.076    r/ClkOut
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.890ns (24.151%)  route 2.795ns (75.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  r/DivCnt_reg[24]/Q
                         net (fo=2, routed)           0.954     6.708    r/DivCnt_reg[24]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.832 f  r/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.233    r/DivCnt[0]_i_7_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.357 f  r/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.401     7.759    r/DivCnt[0]_i_4_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.038     8.921    r/ClkOut
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.890ns (24.151%)  route 2.795ns (75.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  r/DivCnt_reg[24]/Q
                         net (fo=2, routed)           0.954     6.708    r/DivCnt_reg[24]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.832 f  r/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.233    r/DivCnt[0]_i_7_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.357 f  r/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.401     7.759    r/DivCnt[0]_i_4_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.038     8.921    r/ClkOut
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.890ns (24.151%)  route 2.795ns (75.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  r/DivCnt_reg[24]/Q
                         net (fo=2, routed)           0.954     6.708    r/DivCnt_reg[24]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.832 f  r/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.233    r/DivCnt[0]_i_7_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.357 f  r/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.401     7.759    r/DivCnt[0]_i_4_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.038     8.921    r/ClkOut
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.890ns (24.151%)  route 2.795ns (75.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  r/DivCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  r/DivCnt_reg[24]/Q
                         net (fo=2, routed)           0.954     6.708    r/DivCnt_reg[24]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.832 f  r/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.233    r/DivCnt[0]_i_7_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.357 f  r/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.401     7.759    r/DivCnt[0]_i_4_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.038     8.921    r/ClkOut
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    r/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.890ns (25.043%)  route 2.664ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          0.890     8.790    r/ClkOut
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.934    r/Clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[16]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    r/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.890ns (25.043%)  route 2.664ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          0.890     8.790    r/ClkOut
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.934    r/Clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[17]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    r/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.890ns (25.043%)  route 2.664ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          0.890     8.790    r/ClkOut
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.934    r/Clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[18]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    r/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 r/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/DivCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.890ns (25.043%)  route 2.664ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    r/Clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  r/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  r/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.823     6.576    r/DivCnt_reg[20]
    SLICE_X51Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  r/DivCnt[0]_i_6/O
                         net (fo=1, routed)           0.151     6.852    r/DivCnt[0]_i_6_n_1
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.976 f  r/DivCnt[0]_i_3/O
                         net (fo=1, routed)           0.800     7.776    r/DivCnt[0]_i_3_n_1
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  r/DivCnt[0]_i_1/O
                         net (fo=27, routed)          0.890     8.790    r/ClkOut
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.934    r/Clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  r/DivCnt_reg[19]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    r/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.477    s/Clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    s/cnt_reg_n_1_[3]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  s/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    s/cnt_reg[0]_i_1_n_5
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.991    s/Clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[3]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     1.582    s/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.477    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    s/cnt_reg_n_1_[7]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  s/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    s/cnt_reg[4]_i_1_n_5
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.825     1.990    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[7]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.582    s/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.475    s/Clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  s/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    s/cnt_reg_n_1_[11]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  s/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    s/cnt_reg[8]_i_1_n_5
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.823     1.988    s/Clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[11]/C
                         clock pessimism             -0.512     1.475    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.580    s/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.724    s/cnt_reg_n_1_[15]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  s/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    s/cnt_reg[12]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.987    s/Clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[15]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.579    s/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.477    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.724    s/cnt_reg_n_1_[4]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  s/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    s/cnt_reg[4]_i_1_n_8
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.825     1.990    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[4]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.582    s/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.721    s/cnt_reg_n_1_[12]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  s/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    s/cnt_reg[12]_i_1_n_8
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.987    s/Clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  s/cnt_reg[12]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.579    s/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.721    s/cnt_reg_n_1_[16]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  s/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    s/cnt_reg[16]_i_1_n_8
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.987    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[16]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     1.579    s/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.475    s/Clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  s/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    s/cnt_reg_n_1_[8]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  s/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    s/cnt_reg[8]_i_1_n_8
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.823     1.988    s/Clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  s/cnt_reg[8]/C
                         clock pessimism             -0.512     1.475    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.580    s/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.477    s/Clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.728    s/cnt_reg_n_1_[2]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  s/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    s/cnt_reg[0]_i_1_n_6
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.991    s/Clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  s/cnt_reg[2]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     1.582    s/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.477    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.728    s/cnt_reg_n_1_[6]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  s/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    s/cnt_reg[4]_i_1_n_6
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.825     1.990    s/Clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  s/cnt_reg[6]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.582    s/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    r/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    r/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y94    r/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y94    r/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    r/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    r/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    r/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    r/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    r/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    r/ClkOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    r/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    r/DivCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    r/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    r/DivCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    r/DivCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    r/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    r/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    r/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    r/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    r/DivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    r/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    r/DivCnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           542 Endpoints
Min Delay           542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/Zero_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.842ns  (logic 7.902ns (41.938%)  route 10.940ns (58.062%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.638 f  a/ALU/ALUResult0_inferred__3/i__carry__0/O[2]
                         net (fo=2, routed)           0.959    13.597    a/b/ALUResult_out_reg[23][2]
    SLICE_X59Y84         LUT5 (Prop_lut5_I0_O)        0.301    13.898 f  a/b/Zero_out_i_25/O
                         net (fo=1, routed)           0.962    14.861    a/b/Zero_out_i_25_n_1
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.124    14.985 r  a/b/Zero_out_i_12/O
                         net (fo=1, routed)           1.063    16.048    a/b/Zero_out_i_12_n_1
    SLICE_X65Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.172 f  a/b/Zero_out_i_8/O
                         net (fo=1, routed)           1.273    17.446    a/b/Zero_out_i_8_n_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.570 f  a/b/Zero_out_i_2/O
                         net (fo=1, routed)           1.148    18.718    a/b/Zero_out_i_2_n_1
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.842 r  a/b/Zero_out_i_1/O
                         net (fo=1, routed)           0.000    18.842    a/c/Zero0
    SLICE_X59Y78         FDRE                                         r  a/c/Zero_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.003ns  (logic 7.853ns (49.071%)  route 8.150ns (50.929%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  a/ALU/ALUResult0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.633    a/ALU/ALUResult0_inferred__3/i__carry__1_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  a/ALU/ALUResult0_inferred__3/i__carry__2/O[1]
                         net (fo=1, routed)           1.134    14.091    a/b/ALUResult_out_reg[31]_2[1]
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.306    14.397 f  a/b/ALUResult_out[29]_i_2/O
                         net (fo=1, routed)           0.660    15.057    a/b/ALUResult_out[29]_i_2_n_1
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.181 r  a/b/ALUResult_out[29]_i_1/O
                         net (fo=2, routed)           0.822    16.003    a/c/ALUResult_out_reg[31]_0[29]
    SLICE_X64Y83         FDRE                                         r  a/c/ALUResult_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.930ns  (logic 7.738ns (48.576%)  route 8.192ns (51.424%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  a/ALU/ALUResult0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.633    a/ALU/ALUResult0_inferred__3/i__carry__1_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  a/ALU/ALUResult0_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.728    13.581    a/b/ALUResult_out_reg[31]_2[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.295    13.876 f  a/b/ALUResult_out[28]_i_2/O
                         net (fo=1, routed)           0.940    14.816    a/b/ALUResult_out[28]_i_2_n_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.940 r  a/b/ALUResult_out[28]_i_1/O
                         net (fo=2, routed)           0.989    15.930    a/c/ALUResult_out_reg[31]_0[28]
    SLICE_X65Y80         FDRE                                         r  a/c/ALUResult_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.616ns  (logic 7.612ns (48.744%)  route 8.004ns (51.256%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.714 r  a/ALU/ALUResult0_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           1.155    13.869    a/b/ALUResult_out_reg[23][3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.307    14.176 f  a/b/ALUResult_out[23]_i_2/O
                         net (fo=1, routed)           0.831    15.007    a/b/ALUResult_out[23]_i_2_n_1
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  a/b/ALUResult_out[23]_i_1/O
                         net (fo=2, routed)           0.485    15.616    a/c/ALUResult_out_reg[31]_0[23]
    SLICE_X64Y80         FDRE                                         r  a/c/ALUResult_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.511ns  (logic 7.619ns (49.121%)  route 7.892ns (50.879%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.722 r  a/ALU/ALUResult0_inferred__3/i__carry__0/O[1]
                         net (fo=1, routed)           1.158    13.880    a/b/ALUResult_out_reg[23][1]
    SLICE_X62Y85         LUT6 (Prop_lut6_I5_O)        0.306    14.186 f  a/b/ALUResult_out[21]_i_2/O
                         net (fo=1, routed)           0.707    14.893    a/b/ALUResult_out[21]_i_2_n_1
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.017 r  a/b/ALUResult_out[21]_i_1/O
                         net (fo=2, routed)           0.493    15.511    a/c/ALUResult_out_reg[31]_0[21]
    SLICE_X64Y80         FDRE                                         r  a/c/ALUResult_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.498ns  (logic 7.764ns (50.097%)  route 7.734ns (49.903%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  a/ALU/ALUResult0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.633    a/ALU/ALUResult0_inferred__3/i__carry__1_n_1
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.872 r  a/ALU/ALUResult0_inferred__3/i__carry__2/O[2]
                         net (fo=1, routed)           0.410    13.282    a/b/ALUResult_out_reg[31]_2[2]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.301    13.583 f  a/b/ALUResult_out[30]_i_2/O
                         net (fo=1, routed)           0.796    14.379    a/b/ALUResult_out[30]_i_2_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.503 r  a/b/ALUResult_out[30]_i_1/O
                         net (fo=2, routed)           0.995    15.498    a/c/ALUResult_out_reg[31]_0[30]
    SLICE_X64Y82         FDRE                                         r  a/c/ALUResult_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.454ns  (logic 7.621ns (49.314%)  route 7.833ns (50.686%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.735 r  a/ALU/ALUResult0_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           1.032    13.767    a/b/ALUResult_out[27]_i_2_1[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.295    14.062 f  a/b/ALUResult_out[24]_i_2/O
                         net (fo=1, routed)           0.162    14.224    a/b/ALUResult_out[24]_i_2_n_1
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.348 r  a/b/ALUResult_out[24]_i_1/O
                         net (fo=2, routed)           1.106    15.454    a/c/ALUResult_out_reg[31]_0[24]
    SLICE_X63Y74         FDRE                                         r  a/c/ALUResult_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.343ns  (logic 7.489ns (48.810%)  route 7.854ns (51.190%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[0]
                         net (fo=2, routed)           0.883    11.620    a/ALU/ALUResult0__1_n_106
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.744 r  a/ALU/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.744    a/ALU/i__carry_i_3__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.322 r  a/ALU/ALUResult0_inferred__3/i__carry/O[2]
                         net (fo=1, routed)           0.311    12.633    a/b/ALUResult_out_reg[19][2]
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.301    12.934 f  a/b/ALUResult_out[18]_i_2/O
                         net (fo=1, routed)           1.258    14.191    a/b/ALUResult_out[18]_i_2_n_1
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  a/b/ALUResult_out[18]_i_1/O
                         net (fo=2, routed)           1.028    15.343    a/c/ALUResult_out_reg[31]_0[18]
    SLICE_X62Y74         FDRE                                         r  a/c/ALUResult_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.340ns  (logic 7.647ns (49.850%)  route 7.693ns (50.150%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.755 r  a/ALU/ALUResult0_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.582    13.337    a/b/ALUResult_out[27]_i_2_1[2]
    SLICE_X57Y86         LUT6 (Prop_lut6_I5_O)        0.301    13.638 f  a/b/ALUResult_out[26]_i_2/O
                         net (fo=1, routed)           0.433    14.071    a/b/ALUResult_out[26]_i_2_n_1
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.124    14.195 r  a/b/ALUResult_out[26]_i_1/O
                         net (fo=2, routed)           1.145    15.340    a/c/ALUResult_out_reg[31]_0[26]
    SLICE_X63Y80         FDRE                                         r  a/c/ALUResult_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b/shift_mux_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/c/ALUResult_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.186ns  (logic 7.729ns (50.897%)  route 7.457ns (49.103%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE                         0.000     0.000 r  a/b/shift_mux_out_reg/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a/b/shift_mux_out_reg/Q
                         net (fo=189, routed)         2.786     3.242    a/b/shift_mux_out
    SLICE_X63Y81         LUT3 (Prop_lut3_I1_O)        0.150     3.392 r  a/b/ALUResult0__0_i_1/O
                         net (fo=11, routed)          1.588     4.979    a/ALU/shift_mux_result[16]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238     9.217 r  a/ALU/ALUResult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    a/ALU/ALUResult0__0_n_107
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.737 r  a/ALU/ALUResult0__1/P[1]
                         net (fo=2, routed)           1.158    11.895    a/ALU/ALUResult0__1_n_105
    SLICE_X58Y86         LUT2 (Prop_lut2_I0_O)        0.124    12.019 r  a/ALU/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    12.019    a/ALU/i__carry_i_2__3_n_1
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.399 r  a/ALU/ALUResult0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.399    a/ALU/ALUResult0_inferred__3/i__carry_n_1
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.516 r  a/ALU/ALUResult0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.516    a/ALU/ALUResult0_inferred__3/i__carry__0_n_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.831 r  a/ALU/ALUResult0_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    13.776    a/b/ALUResult_out[27]_i_2_1[3]
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.307    14.083 f  a/b/ALUResult_out[27]_i_3/O
                         net (fo=1, routed)           0.401    14.484    a/b/ALUResult_out[27]_i_3_n_1
    SLICE_X63Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.608 r  a/b/ALUResult_out[27]_i_2/O
                         net (fo=2, routed)           0.577    15.186    a/c/ALUResult_out_reg[31]_0[27]
    SLICE_X64Y78         FDRE                                         r  a/c/ALUResult_out_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[3]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    a/d/D[3]
    SLICE_X64Y76         FDRE                                         r  a/d/MUXResult_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[7]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[7]/Q
                         net (fo=1, routed)           0.059     0.200    a/d/D[7]
    SLICE_X64Y76         FDRE                                         r  a/d/MUXResult_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a/Instr_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/b/SignExt_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.529%)  route 0.120ns (48.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE                         0.000     0.000 r  a/a/Instr_out_reg[1]/C
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  a/a/Instr_out_reg[1]/Q
                         net (fo=6, routed)           0.120     0.248    a/b/Q[0]
    SLICE_X48Y77         FDRE                                         r  a/b/SignExt_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[22]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[22]/Q
                         net (fo=1, routed)           0.110     0.251    a/d/D[22]
    SLICE_X64Y83         FDRE                                         r  a/d/MUXResult_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[24]/C
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[24]/Q
                         net (fo=1, routed)           0.112     0.253    a/d/D[24]
    SLICE_X62Y74         FDRE                                         r  a/d/MUXResult_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[11]/C
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[11]/Q
                         net (fo=1, routed)           0.114     0.255    a/d/D[11]
    SLICE_X48Y79         FDRE                                         r  a/d/MUXResult_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[21]/C
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[21]/Q
                         net (fo=1, routed)           0.114     0.255    a/d/D[21]
    SLICE_X64Y80         FDRE                                         r  a/d/MUXResult_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/c/ALUResult_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/d/MUXResult_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE                         0.000     0.000 r  a/c/ALUResult_out_reg[2]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/c/ALUResult_out_reg[2]/Q
                         net (fo=1, routed)           0.114     0.255    a/d/D[2]
    SLICE_X64Y78         FDRE                                         r  a/d/MUXResult_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a/PC_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/b/PC_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  a/a/PC_out_reg[10]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/a/PC_out_reg[10]/Q
                         net (fo=1, routed)           0.116     0.257    a/b/PC_out_reg[15]_0[9]
    SLICE_X42Y78         FDRE                                         r  a/b/PC_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a/PC_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a/b/PC_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  a/a/PC_out_reg[11]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  a/a/PC_out_reg[11]/Q
                         net (fo=1, routed)           0.116     0.257    a/b/PC_out_reg[15]_0[10]
    SLICE_X42Y78         FDRE                                         r  a/b/PC_out_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.935ns  (logic 5.196ns (37.288%)  route 8.739ns (62.712%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 r  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 r  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 r  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.265    11.219    a/Pcount/out7[3]
    SLICE_X36Y75         LUT5 (Prop_lut5_I2_O)        0.354    11.573 r  a/Pcount/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.822    15.395    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    19.153 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.153    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.536ns  (logic 5.217ns (38.543%)  route 8.319ns (61.457%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 r  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 r  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 r  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.395    11.349    a/d/cnt_reg[19]
    SLICE_X36Y75         LUT5 (Prop_lut5_I2_O)        0.354    11.703 r  a/d/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.272    14.974    out7_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    18.753 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.753    out7[6]
    T10                                                               r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.864ns  (logic 4.971ns (38.640%)  route 7.893ns (61.360%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 r  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 r  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 r  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.395    11.349    a/d/cnt_reg[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I2_O)        0.326    11.675 r  a/d/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.846    14.521    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.082 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.082    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.827ns  (logic 5.177ns (40.363%)  route 7.650ns (59.637%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 r  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 r  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 r  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.972    10.926    a/d/cnt_reg[19]
    SLICE_X36Y77         LUT5 (Prop_lut5_I1_O)        0.354    11.280 r  a/d/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.025    14.305    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    18.045 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.045    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 4.903ns (38.501%)  route 7.832ns (61.499%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 f  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 f  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 f  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.972    10.926    a/d/cnt_reg[19]
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.326    11.252 r  a/d/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.208    14.460    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.953 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.953    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.586ns  (logic 4.944ns (39.278%)  route 7.642ns (60.722%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 r  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 r  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.152     9.954 r  a/d/out7_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.265    11.219    a/d/cnt_reg[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.326    11.545 r  a/d/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.726    14.270    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.804 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.804    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.520ns  (logic 4.735ns (37.822%)  route 7.785ns (62.178%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[17]/Q
                         net (fo=23, routed)          1.895     7.569    a/d/sel0[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.150     7.719 f  a/d/out7_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.604     8.323    a/d/out7_OBUF[6]_inst_i_16_n_1
    SLICE_X54Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.649 f  a/d/out7_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           1.153     9.802    a/d/out7_OBUF[6]_inst_i_7_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.124     9.926 r  a/d/out7_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.987    10.912    a/Pcount/out7[5]
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.124    11.036 r  a/Pcount/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.146    14.182    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.738 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.738    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.273ns  (logic 4.098ns (44.186%)  route 5.176ns (55.814%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  s/cnt_reg[19]/Q
                         net (fo=15, routed)          1.170     6.844    s/sel0[2]
    SLICE_X40Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.968 r  s/en_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.006    10.974    en_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.491 r  en_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.491    en_out[6]
    K2                                                                r  en_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.362ns (47.196%)  route 4.880ns (52.804%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  s/cnt_reg[19]/Q
                         net (fo=15, routed)          1.520     7.194    s/sel0[2]
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.152     7.346 r  s/en_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.360    10.706    en_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    14.460 r  en_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.460    en_out[3]
    J14                                                               r  en_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.363ns (48.657%)  route 4.604ns (51.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.615     5.218    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  s/cnt_reg[19]/Q
                         net (fo=15, routed)          1.170     6.844    s/sel0[2]
    SLICE_X40Y78         LUT3 (Prop_lut3_I2_O)        0.152     6.996 r  s/en_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.434    10.430    en_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    14.185 r  en_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.185    en_out[7]
    U13                                                               r  en_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.500ns (54.650%)  route 1.244ns (45.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.485     2.100    s/sel0[1]
    SLICE_X28Y78         LUT3 (Prop_lut3_I2_O)        0.046     2.146 r  s/en_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.906    en_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     4.218 r  en_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.218    en_out[4]
    P14                                                               r  en_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.422ns (49.308%)  route 1.462ns (50.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.476     2.091    s/sel0[1]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.045     2.136 r  s/en_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.987     3.123    en_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.359 r  en_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.359    en_out[1]
    J18                                                               r  en_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.465ns (50.112%)  route 1.459ns (49.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[19]/Q
                         net (fo=15, routed)          0.264     1.880    a/d/sel0[2]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.925 f  a/d/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.316     2.241    a/d/cnt_reg[18]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.045     2.286 r  a/d/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.879     3.164    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.398 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.398    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.422ns (48.049%)  route 1.538ns (51.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.485     2.100    s/sel0[1]
    SLICE_X28Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.145 r  s/en_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.198    en_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.435 r  en_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.435    en_out[0]
    J17                                                               r  en_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.505ns (50.613%)  route 1.469ns (49.387%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.476     2.091    s/sel0[1]
    SLICE_X28Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.136 r  s/en_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.993     3.129    en_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     4.448 r  en_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.448    en_out[5]
    T14                                                               r  en_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.492ns (49.578%)  route 1.518ns (50.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[19]/Q
                         net (fo=15, routed)          0.264     1.880    a/d/sel0[2]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.925 f  a/d/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.315     2.240    a/d/cnt_reg[18]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.045     2.285 r  a/d/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.938     3.223    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.484 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.484    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.503ns (49.552%)  route 1.530ns (50.448%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.333     1.948    s/sel0[1]
    SLICE_X40Y78         LUT3 (Prop_lut3_I1_O)        0.046     1.994 r  s/en_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.197     3.192    en_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.508 r  en_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.508    en_out[7]
    U13                                                               r  en_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.113ns  (logic 1.461ns (46.921%)  route 1.653ns (53.079%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  s/cnt_reg[18]/Q
                         net (fo=18, routed)          0.544     2.160    s/sel0[1]
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  s/en_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.313    en_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.588 r  en_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.588    en_out[2]
    T9                                                                r  en_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.425ns (45.755%)  route 1.690ns (54.245%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[19]/Q
                         net (fo=15, routed)          0.264     1.880    a/d/sel0[2]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  a/d/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.350     2.275    a/d/cnt_reg[18]
    SLICE_X36Y77         LUT5 (Prop_lut5_I2_O)        0.045     2.320 r  a/d/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.076     3.395    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.589 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.589    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 1.487ns (47.268%)  route 1.659ns (52.732%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.474    s/Clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  s/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  s/cnt_reg[19]/Q
                         net (fo=15, routed)          0.264     1.880    a/d/sel0[2]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  a/d/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.289     2.214    a/Pcount/out7[3]_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  a/Pcount/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.105     3.364    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.620 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.620    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------





