#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\software\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\software\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\software\iverilog\lib\ivl\v2009.vpi";
S_0000020478f1efc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020478ec7270 .scope module, "tb_syncfifo_diffw" "tb_syncfifo_diffw" 3 8;
 .timescale 0 0;
P_0000020478ec7400 .param/l "DIN_WIDTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0000020478ec7438 .param/l "DOUT_WIDTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000020478ec7470 .param/l "FWFT_EN" 0 3 14, C4<1>;
P_0000020478ec74a8 .param/l "MSB_FIFO" 0 3 15, C4<0>;
P_0000020478ec74e0 .param/str "RAM_STYLE" 0 3 13, "distributed";
P_0000020478ec7518 .param/l "WADDR_WIDTH" 0 3 12, +C4<00000000000000000000000000000100>;
v00000204792d7480_0 .net "almost_empty", 0 0, L_0000020478ef8470;  1 drivers
v00000204792d75c0_0 .net "almost_full", 0 0, L_00000204792d8200;  1 drivers
v00000204792d7660_0 .var "clk", 0 0;
v00000204792d6260_0 .var/real "clk_freq", 0 0;
v00000204792d5f40_0 .var "din", 15 0;
v00000204792d77a0_0 .net "dout", 7 0, L_00000204792d8020;  1 drivers
v00000204792d5fe0_0 .net "empty", 0 0, L_00000204792d8160;  1 drivers
v00000204792d6580_0 .net "full", 0 0, L_00000204792d9240;  1 drivers
v00000204792d6620_0 .var "rd_en", 0 0;
v00000204792d66c0_0 .var "rst_n", 0 0;
v00000204792d6760_0 .var "wr_en", 0 0;
E_0000020478f040f0 .event anyedge, v0000020478f0f630_0;
S_0000020478ec7560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 62, 3 62 0, S_0000020478ec7270;
 .timescale 0 0;
v0000020478f0eb90_0 .var/2s "i", 31 0;
E_0000020478f03530 .event posedge, v0000020478f0eeb0_0;
S_0000020478eb58f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 69, 3 69 0, S_0000020478ec7270;
 .timescale 0 0;
v0000020478f0f450_0 .var/2s "i", 31 0;
S_0000020478eb5a80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 50, 3 50 0, S_0000020478ec7270;
 .timescale 0 0;
v0000020478f0fc70_0 .var/real "duty", 0 0;
v0000020478f10850_0 .var/real "duty_cyc_pre", 0 0;
v0000020478f100d0_0 .var/real "duty_cyc_pst", 0 0;
v0000020478f0fd10_0 .var/real "freq", 0 0;
v0000020478f108f0_0 .var/real "period", 0 0;
v0000020478f10990_0 .var/real "period_jitter", 0 0;
v0000020478f0f3b0_0 .var/real "phase", 0 0;
S_0000020478eb43e0 .scope begin, "$unm_blk_4" "$unm_blk_4" 3 51, 3 51 0, S_0000020478ec7270;
 .timescale 0 0;
v0000020478f10a30_0 .var/2s "rst_begin_time", 31 0;
v0000020478f0ec30_0 .var/2s "rst_release_time", 31 0;
S_0000020478eb4570 .scope module, "syncfifo_diffw_inst" "syncfifo_diffw" 3 35, 4 18 0, S_0000020478ec7270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /OUTPUT 8 "dout";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "almost_empty";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst_n";
P_0000020478eb4700 .param/l "DIN_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0000020478eb4738 .param/l "DOUT_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0000020478eb4770 .param/l "FWFT_EN" 0 4 23, C4<1>;
P_0000020478eb47a8 .param/l "MSB_FIFO" 0 4 24, C4<0>;
P_0000020478eb47e0 .param/str "RAM_STYLE" 0 4 22, "distributed";
P_0000020478eb4818 .param/l "WADDR_WIDTH" 0 4 21, +C4<00000000000000000000000000000100>;
v00000204792d6f80_0 .net "almost_empty", 0 0, L_0000020478ef8470;  alias, 1 drivers
v00000204792d7020_0 .net "almost_full", 0 0, L_00000204792d8200;  alias, 1 drivers
v00000204792d5e00_0 .net "clk", 0 0, v00000204792d7660_0;  1 drivers
v00000204792d6800_0 .net "din", 15 0, v00000204792d5f40_0;  1 drivers
v00000204792d7700_0 .net "dout", 7 0, L_00000204792d8020;  alias, 1 drivers
v00000204792d7160_0 .net "empty", 0 0, L_00000204792d8160;  alias, 1 drivers
v00000204792d6440_0 .net "full", 0 0, L_00000204792d9240;  alias, 1 drivers
v00000204792d72a0_0 .net "rd_en", 0 0, v00000204792d6620_0;  1 drivers
v00000204792d5ea0_0 .net "rdata", 7 0, L_0000020479329fe0;  1 drivers
v00000204792d68a0_0 .net "rdata_full", 0 0, L_00000204792d97e0;  1 drivers
v00000204792d6940_0 .net "rdata_wr_en", 0 0, L_0000020478ec9bb0;  1 drivers
v00000204792d7340_0 .net "rst_n", 0 0, v00000204792d66c0_0;  1 drivers
v00000204792d6300_0 .net "wdata", 15 0, L_00000204792d7da0;  1 drivers
v00000204792d73e0_0 .net "wdata_empty", 0 0, L_00000204792d94c0;  1 drivers
v00000204792d7520_0 .net "wdata_rd_en", 0 0, L_000002047932a4b0;  1 drivers
v00000204792d63a0_0 .net "wr_en", 0 0, v00000204792d6760_0;  1 drivers
L_0000020479328ed0 .part L_00000204792d7da0, 0, 8;
L_0000020479328070 .part L_00000204792d7da0, 8, 8;
S_0000020478eb2a40 .scope generate, "genblk1" "genblk1" 4 145, 4 145 0, S_0000020478eb4570;
 .timescale 0 0;
P_0000020478f041f0 .param/l "RDATA_WR_EN_CNT_MAX" 1 4 207, +C4<000000000000000000000000000000001>;
L_0000020478ef8010 .functor AND 1, L_00000204792d94c0, L_00000204792d80c0, C4<1>, C4<1>;
L_0000020478ef8470 .functor OR 1, L_0000020478ef8010, L_00000204792d8160, C4<0>, C4<0>;
L_0000020478ef7590 .functor NOT 1, L_00000204792d97e0, C4<0>, C4<0>, C4<0>;
L_0000020478eca550 .functor NOT 1, L_00000204792d94c0, C4<0>, C4<0>, C4<0>;
L_0000020478ec9bb0 .functor AND 1, L_0000020478ef7590, L_0000020478eca550, C4<1>, C4<1>;
L_0000020478ec9e50 .functor BUFZ 1, L_0000020478ec9bb0, C4<0>, C4<0>, C4<0>;
L_000002047932a4b0 .functor AND 1, L_0000020478ec9bb0, L_0000020479329010, C4<1>, C4<1>;
v00000204792d5a40_0 .net *"_ivl_0", 0 0, L_0000020478ef8010;  1 drivers
L_00000204792da2c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792d6ee0_0 .net/2u *"_ivl_12", 0 0, L_00000204792da2c8;  1 drivers
v00000204792d64e0_0 .net *"_ivl_16", 32 0, L_0000020479328e30;  1 drivers
L_00000204792da310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204792d5ae0_0 .net *"_ivl_19", 31 0, L_00000204792da310;  1 drivers
L_00000204792da358 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000204792d5c20_0 .net/2u *"_ivl_20", 32 0, L_00000204792da358;  1 drivers
v00000204792d6a80_0 .net *"_ivl_22", 0 0, L_0000020479329010;  1 drivers
v00000204792d61c0_0 .net *"_ivl_4", 0 0, L_0000020478ef7590;  1 drivers
v00000204792d6b20_0 .net *"_ivl_6", 0 0, L_0000020478eca550;  1 drivers
v00000204792d5b80_0 .net "rdata_almost_empty", 0 0, L_00000204792d80c0;  1 drivers
v00000204792d5d60_0 .net "rdata_wr_en_cnt", 0 0, v0000020478f0f130_0;  1 drivers
v00000204792d5cc0_0 .net "rdata_wr_en_cnt_ld", 0 0, L_0000020478ec9e50;  1 drivers
v00000204792d6d00_0 .net "rdata_wr_en_cnt_nxt", 0 0, L_0000020479329830;  1 drivers
v00000204792d7200 .array "wdata_r", 0 1;
v00000204792d7200_0 .net v00000204792d7200 0, 7 0, L_0000020479328ed0; 1 drivers
v00000204792d7200_1 .net v00000204792d7200 1, 7 0, L_0000020479328070; 1 drivers
L_0000020479329830 .arith/sum 1, v0000020478f0f130_0, L_00000204792da2c8;
L_0000020479328e30 .concat [ 1 32 0 0], v0000020478f0f130_0, L_00000204792da310;
L_0000020479329010 .cmp/eq 33, L_0000020479328e30, L_00000204792da358;
S_0000020478eb2bd0 .scope generate, "genblk1[0]" "genblk1[0]" 4 236, 4 236 0, S_0000020478eb2a40;
 .timescale 0 0;
P_0000020478f036f0 .param/l "idx" 0 4 236, +C4<00>;
S_0000020478e72d60 .scope generate, "genblk1[1]" "genblk1[1]" 4 236, 4 236 0, S_0000020478eb2a40;
 .timescale 0 0;
P_0000020478f042f0 .param/l "idx" 0 4 236, +C4<01>;
S_0000020478e72ef0 .scope generate, "genblk2" "genblk2" 4 240, 4 240 0, S_0000020478eb2a40;
 .timescale 0 0;
L_0000020479329fe0 .functor BUFZ 8, L_0000020479328b10, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020478f0ecd0_0 .net *"_ivl_0", 7 0, L_0000020479328b10;  1 drivers
v0000020478f0ed70_0 .net *"_ivl_2", 2 0, L_00000204793282f0;  1 drivers
L_00000204792da3a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020478f0f4f0_0 .net *"_ivl_5", 1 0, L_00000204792da3a0;  1 drivers
L_0000020479328b10 .array/port v00000204792d7200, L_00000204793282f0;
L_00000204793282f0 .concat [ 1 2 0 0], v0000020478f0f130_0, L_00000204792da3a0;
S_0000020478f5e4f0 .scope module, "gnrl_dfflr_inst_cnt" "gnrl_dfflr" 4 223, 5 36 0, S_0000020478eb2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 1 "dnxt";
    .port_info 2 /OUTPUT 1 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f039f0 .param/l "DW" 0 5 37, +C4<00000000000000000000000000000001>;
v0000020478f0ef50_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v0000020478f0f9f0_0 .net "dnxt", 0 0, L_0000020479329830;  alias, 1 drivers
v0000020478f0f590_0 .net "lden", 0 0, L_0000020478ec9e50;  alias, 1 drivers
v0000020478f0eff0_0 .net "qout", 0 0, v0000020478f0f130_0;  alias, 1 drivers
v0000020478f0f130_0 .var "qout_r", 0 0;
v0000020478f0f630_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
E_0000020478f037f0/0 .event negedge, v0000020478f0f630_0;
E_0000020478f037f0/1 .event posedge, v0000020478f0eeb0_0;
E_0000020478f037f0 .event/or E_0000020478f037f0/0, E_0000020478f037f0/1;
S_0000020478f5e680 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_0000020478f5e4f0;
 .timescale 0 0;
S_0000020478f5e810 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_0000020478f5e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f038f0 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v0000020478f0eeb0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v0000020478f0ee10_0 .net "i_dat", 0 0, L_0000020478ec9e50;  alias, 1 drivers
S_0000020478f5e9a0 .scope module, "sync_fifo_inst_w" "syncfifo" 4 169, 7 8 0, S_0000020478eb2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "almost_empty";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst_n";
P_0000020478f5eb30 .param/l "ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000100>;
P_0000020478f5eb68 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000010000>;
P_0000020478f5eba0 .param/l "DEPTH" 1 7 128, +C4<000000000000000000000000000000010000>;
P_0000020478f5ebd8 .param/l "FWFT_EN" 0 7 14, C4<1>;
P_0000020478f5ec10 .param/str "RAM_STYLE" 0 7 11, "distributed";
P_0000020478f5ec48 .param/l "TH_RD" 0 7 13, C4<1>;
P_0000020478f5ec80 .param/l "TH_WR" 0 7 12, C4<1>;
L_0000020478f1c300 .functor NOT 1, L_00000204792d94c0, C4<0>, C4<0>, C4<0>;
L_0000020478f1c1b0 .functor AND 1, L_000002047932a4b0, L_0000020478f1c300, C4<1>, C4<1>;
L_0000020478f1bff0 .functor NOT 1, L_00000204792d9240, C4<0>, C4<0>, C4<0>;
L_0000020478f1c610 .functor AND 1, v00000204792d6760_0, L_0000020478f1bff0, C4<1>, C4<1>;
L_0000020478f1cbc0 .functor OR 1, L_00000204792d9060, L_00000204792d94c0, C4<0>, C4<0>;
L_0000020478f1c3e0 .functor XOR 1, L_00000204792d9100, L_00000204792d7bc0, C4<0>, C4<0>;
L_0000020478f1cd10 .functor AND 1, L_0000020478f1c3e0, L_00000204792d7f80, C4<1>, C4<1>;
L_0000020478f1cca0 .functor XOR 1, L_00000204792d85c0, L_00000204792d7b20, C4<0>, C4<0>;
L_0000020478f1c450 .functor AND 1, L_0000020478f1cca0, L_00000204792d9560, C4<1>, C4<1>;
L_00000204792d9b78 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000204792b3e30_0 .net/2u *"_ivl_0", 4 0, L_00000204792d9b78;  1 drivers
v00000204792b3570_0 .net *"_ivl_12", 0 0, L_0000020478f1bff0;  1 drivers
L_00000204792d9c08 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000204792b3390_0 .net/2u *"_ivl_20", 4 0, L_00000204792d9c08;  1 drivers
L_00000204792d9c50 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000204792b45b0_0 .net/2u *"_ivl_24", 4 0, L_00000204792d9c50;  1 drivers
v00000204792b3f70_0 .net *"_ivl_28", 0 0, L_00000204792d8de0;  1 drivers
L_00000204792d9c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792b3430_0 .net/2u *"_ivl_30", 0 0, L_00000204792d9c98;  1 drivers
L_00000204792d9ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792b4470_0 .net/2u *"_ivl_32", 0 0, L_00000204792d9ce0;  1 drivers
v00000204792b3c50_0 .net *"_ivl_36", 0 0, L_00000204792d9060;  1 drivers
v00000204792b4510_0 .net *"_ivl_39", 0 0, L_0000020478f1cbc0;  1 drivers
v00000204792b40b0_0 .net *"_ivl_4", 0 0, L_0000020478f1c300;  1 drivers
L_00000204792d9d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792b36b0_0 .net/2u *"_ivl_40", 0 0, L_00000204792d9d28;  1 drivers
L_00000204792d9d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792b3d90_0 .net/2u *"_ivl_42", 0 0, L_00000204792d9d70;  1 drivers
v00000204792b4650_0 .net *"_ivl_47", 0 0, L_00000204792d9100;  1 drivers
v00000204792b4010_0 .net *"_ivl_49", 0 0, L_00000204792d7bc0;  1 drivers
v00000204792b4150_0 .net *"_ivl_50", 0 0, L_0000020478f1c3e0;  1 drivers
v00000204792b4790_0 .net *"_ivl_53", 3 0, L_00000204792d88e0;  1 drivers
v00000204792b41f0_0 .net *"_ivl_55", 3 0, L_00000204792d7ee0;  1 drivers
v00000204792b4970_0 .net *"_ivl_56", 0 0, L_00000204792d7f80;  1 drivers
v00000204792b31b0_0 .net *"_ivl_59", 0 0, L_0000020478f1cd10;  1 drivers
L_00000204792d9db8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792b4a10_0 .net/2u *"_ivl_60", 0 0, L_00000204792d9db8;  1 drivers
L_00000204792d9e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792b4ab0_0 .net/2u *"_ivl_62", 0 0, L_00000204792d9e00;  1 drivers
v00000204792b4b50_0 .net *"_ivl_67", 0 0, L_00000204792d85c0;  1 drivers
v00000204792b4bf0_0 .net *"_ivl_69", 0 0, L_00000204792d7b20;  1 drivers
v00000204792b4dd0_0 .net *"_ivl_70", 0 0, L_0000020478f1cca0;  1 drivers
v00000204792b4e70_0 .net *"_ivl_73", 3 0, L_00000204792d82a0;  1 drivers
v00000204792b3110_0 .net *"_ivl_75", 3 0, L_00000204792d8700;  1 drivers
v00000204792b3250_0 .net *"_ivl_76", 0 0, L_00000204792d9560;  1 drivers
v00000204792b6840_0 .net *"_ivl_79", 0 0, L_0000020478f1c450;  1 drivers
L_00000204792d9bc0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000204792b5d00_0 .net/2u *"_ivl_8", 4 0, L_00000204792d9bc0;  1 drivers
L_00000204792d9e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792b68e0_0 .net/2u *"_ivl_80", 0 0, L_00000204792d9e48;  1 drivers
L_00000204792d9e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792b6480_0 .net/2u *"_ivl_82", 0 0, L_00000204792d9e90;  1 drivers
v00000204792b6200_0 .net "almost_empty", 0 0, L_00000204792d8520;  1 drivers
v00000204792b6d40_0 .net "almost_full", 0 0, L_00000204792d8200;  alias, 1 drivers
v00000204792b5c60_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b5e40_0 .net "din", 15 0, v00000204792d5f40_0;  alias, 1 drivers
v00000204792b5da0_0 .net "dout", 15 0, L_00000204792d7da0;  alias, 1 drivers
v00000204792b62a0_0 .net "empty", 0 0, L_00000204792d94c0;  alias, 1 drivers
v00000204792b6520_0 .net "full", 0 0, L_00000204792d9240;  alias, 1 drivers
v00000204792b51c0 .array "mem", 15 0, 15 0;
v00000204792b6980_0 .net "raddr", 3 0, L_00000204792d8f20;  1 drivers
v00000204792b5300_0 .net "rd_en", 0 0, L_000002047932a4b0;  alias, 1 drivers
v00000204792b5260_0 .net "rptr", 4 0, v00000204792b3750_0;  1 drivers
v00000204792b59e0_0 .net "rptr_almost_empty", 4 0, L_00000204792d8fc0;  1 drivers
v00000204792b6340_0 .net "rptr_ld", 0 0, L_0000020478f1c1b0;  1 drivers
v00000204792b5ee0_0 .net "rptr_nxt", 4 0, L_00000204792d8e80;  1 drivers
v00000204792b5f80_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
v00000204792b6020_0 .net "waddr", 3 0, L_00000204792d83e0;  1 drivers
v00000204792b6e80_0 .net "wptr", 4 0, v00000204792b3b10_0;  1 drivers
v00000204792b5120_0 .net "wptr_almost_full", 4 0, L_00000204792d7e40;  1 drivers
v00000204792b5080_0 .net "wptr_ld", 0 0, L_0000020478f1c610;  1 drivers
v00000204792b6160_0 .net "wptr_nxt", 4 0, L_00000204792d8660;  1 drivers
v00000204792b67a0_0 .net "wr_en", 0 0, v00000204792d6760_0;  alias, 1 drivers
L_00000204792d8e80 .arith/sum 5, v00000204792b3750_0, L_00000204792d9b78;
L_00000204792d8660 .arith/sum 5, v00000204792b3b10_0, L_00000204792d9bc0;
L_00000204792d8f20 .part v00000204792b3750_0, 0, 4;
L_00000204792d83e0 .part v00000204792b3b10_0, 0, 4;
L_00000204792d8fc0 .arith/sum 5, v00000204792b3750_0, L_00000204792d9c08;
L_00000204792d7e40 .arith/sum 5, v00000204792b3b10_0, L_00000204792d9c50;
L_00000204792d8de0 .cmp/eq 5, v00000204792b3750_0, v00000204792b3b10_0;
L_00000204792d94c0 .functor MUXZ 1, L_00000204792d9ce0, L_00000204792d9c98, L_00000204792d8de0, C4<>;
L_00000204792d9060 .cmp/eq 5, L_00000204792d8fc0, v00000204792b3b10_0;
L_00000204792d8520 .functor MUXZ 1, L_00000204792d9d70, L_00000204792d9d28, L_0000020478f1cbc0, C4<>;
L_00000204792d9100 .part v00000204792b3b10_0, 4, 1;
L_00000204792d7bc0 .part v00000204792b3750_0, 4, 1;
L_00000204792d88e0 .part v00000204792b3b10_0, 0, 4;
L_00000204792d7ee0 .part v00000204792b3750_0, 0, 4;
L_00000204792d7f80 .cmp/eq 4, L_00000204792d88e0, L_00000204792d7ee0;
L_00000204792d9240 .functor MUXZ 1, L_00000204792d9e00, L_00000204792d9db8, L_0000020478f1cd10, C4<>;
L_00000204792d85c0 .part L_00000204792d7e40, 4, 1;
L_00000204792d7b20 .part v00000204792b3750_0, 4, 1;
L_00000204792d82a0 .part L_00000204792d7e40, 0, 4;
L_00000204792d8700 .part v00000204792b3750_0, 0, 4;
L_00000204792d9560 .cmp/eq 4, L_00000204792d82a0, L_00000204792d8700;
L_00000204792d8200 .functor MUXZ 1, L_00000204792d9e90, L_00000204792d9e48, L_0000020478f1c450, C4<>;
S_0000020478f5ecc0 .scope generate, "genblk1" "genblk1" 7 138, 7 138 0, S_0000020478f5e9a0;
 .timescale 0 0;
L_0000020478f1c530 .functor NOT 1, L_00000204792d94c0, C4<0>, C4<0>, C4<0>;
L_0000020478f1c7d0 .functor AND 1, L_000002047932a4b0, L_0000020478f1c530, C4<1>, C4<1>;
L_0000020478f1c5a0 .functor NOT 1, L_00000204792d94c0, C4<0>, C4<0>, C4<0>;
v0000020478ef6010_0 .net *"_ivl_0", 0 0, L_0000020478f1c530;  1 drivers
v0000020478ef5c50_0 .net *"_ivl_10", 0 0, L_0000020478f1c5a0;  1 drivers
v00000204792b4d30_0 .net *"_ivl_12", 15 0, L_00000204792d7d00;  1 drivers
v00000204792b3070_0 .net *"_ivl_14", 5 0, L_00000204792d8340;  1 drivers
L_00000204792d9b30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204792b3bb0_0 .net *"_ivl_17", 1 0, L_00000204792d9b30;  1 drivers
v00000204792b32f0_0 .net *"_ivl_6", 5 0, L_00000204792d8480;  1 drivers
L_00000204792d9ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204792b34d0_0 .net *"_ivl_9", 1 0, L_00000204792d9ae8;  1 drivers
v00000204792b3890_0 .net "dout_old", 15 0, v0000020478efd2e0_0;  1 drivers
v00000204792b3cf0_0 .net "dout_old_ld", 0 0, L_0000020478f1c7d0;  1 drivers
L_00000204792d8a20 .array/port v00000204792b51c0, L_00000204792d8480;
L_00000204792d8480 .concat [ 4 2 0 0], L_00000204792d8f20, L_00000204792d9ae8;
L_00000204792d7d00 .array/port v00000204792b51c0, L_00000204792d8340;
L_00000204792d8340 .concat [ 4 2 0 0], L_00000204792d8f20, L_00000204792d9b30;
L_00000204792d7da0 .functor MUXZ 16, v0000020478efd2e0_0, L_00000204792d7d00, L_0000020478f1c5a0, C4<>;
S_00000204792b29c0 .scope module, "gnrl_dfflr_old" "gnrl_dfflr" 7 150, 5 36 0, S_0000020478f5ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 16 "dnxt";
    .port_info 2 /OUTPUT 16 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f03430 .param/l "DW" 0 5 37, +C4<00000000000000000000000000010000>;
v0000020478efdd80_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v0000020478efcde0_0 .net "dnxt", 15 0, L_00000204792d8a20;  1 drivers
v0000020478efc340_0 .net "lden", 0 0, L_0000020478f1c7d0;  alias, 1 drivers
v0000020478efc660_0 .net "qout", 15 0, v0000020478efd2e0_0;  alias, 1 drivers
v0000020478efd2e0_0 .var "qout_r", 15 0;
v0000020478efc700_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792b2060 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792b29c0;
 .timescale 0 0;
S_00000204792b26a0 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792b29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f04830 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v0000020478f0f6d0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v0000020478efc980_0 .net "i_dat", 0 0, L_0000020478f1c7d0;  alias, 1 drivers
S_00000204792b21f0 .scope module, "gnrl_dfflr_rptr" "gnrl_dfflr" 7 44, 5 36 0, S_0000020478f5e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 5 "dnxt";
    .port_info 2 /OUTPUT 5 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f04fb0 .param/l "DW" 0 5 37, +C4<000000000000000000000000000000101>;
v00000204792b3610_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b46f0_0 .net "dnxt", 4 0, L_00000204792d8e80;  alias, 1 drivers
v00000204792b48d0_0 .net "lden", 0 0, L_0000020478f1c1b0;  alias, 1 drivers
v00000204792b4830_0 .net "qout", 4 0, v00000204792b3750_0;  alias, 1 drivers
v00000204792b3750_0 .var "qout_r", 4 0;
v00000204792b37f0_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792b2e70 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792b21f0;
 .timescale 0 0;
S_00000204792b2ce0 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792b21f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f04c30 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v00000204792b4290_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b4f10_0 .net "i_dat", 0 0, L_0000020478f1c1b0;  alias, 1 drivers
S_00000204792b2510 .scope module, "gnrl_dfflr_wptr" "gnrl_dfflr" 7 51, 5 36 0, S_0000020478f5e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 5 "dnxt";
    .port_info 2 /OUTPUT 5 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f04cb0 .param/l "DW" 0 5 37, +C4<000000000000000000000000000000101>;
v00000204792b3ed0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b39d0_0 .net "dnxt", 4 0, L_00000204792d8660;  alias, 1 drivers
v00000204792b43d0_0 .net "lden", 0 0, L_0000020478f1c610;  alias, 1 drivers
v00000204792b3a70_0 .net "qout", 4 0, v00000204792b3b10_0;  alias, 1 drivers
v00000204792b3b10_0 .var "qout_r", 4 0;
v00000204792b4c90_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792b2380 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792b2510;
 .timescale 0 0;
S_00000204792b2830 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f01c70 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v00000204792b3930_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b4330_0 .net "i_dat", 0 0, L_0000020478f1c610;  alias, 1 drivers
S_00000204792b2b50 .scope module, "syncfifo_inst_r" "syncfifo" 4 188, 7 8 0, S_0000020478eb2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /OUTPUT 1 "full";
    .port_info 3 /OUTPUT 1 "almost_full";
    .port_info 4 /OUTPUT 8 "dout";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "almost_empty";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst_n";
P_00000204792d0e30 .param/l "ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000000001>;
P_00000204792d0e68 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
P_00000204792d0ea0 .param/l "DEPTH" 1 7 128, +C4<000000000000000000000000000000010>;
P_00000204792d0ed8 .param/l "FWFT_EN" 0 7 14, C4<1>;
P_00000204792d0f10 .param/str "RAM_STYLE" 0 7 11, "distributed";
P_00000204792d0f48 .param/l "TH_RD" 0 7 13, C4<1>;
P_00000204792d0f80 .param/l "TH_WR" 0 7 12, C4<1>;
L_0000020478f1c4c0 .functor NOT 1, L_00000204792d8160, C4<0>, C4<0>, C4<0>;
L_0000020478f1c680 .functor AND 1, v00000204792d6620_0, L_0000020478f1c4c0, C4<1>, C4<1>;
L_0000020478f1c0d0 .functor NOT 1, L_00000204792d97e0, C4<0>, C4<0>, C4<0>;
L_0000020478f1cdf0 .functor AND 1, L_0000020478ec9bb0, L_0000020478f1c0d0, C4<1>, C4<1>;
L_0000020478f1cb50 .functor OR 1, L_00000204792d96a0, L_00000204792d8160, C4<0>, C4<0>;
L_0000020478f1ced0 .functor XOR 1, L_00000204792d9740, L_00000204792d8840, C4<0>, C4<0>;
L_0000020478f1ce60 .functor XNOR 1, L_00000204792d8ca0, L_00000204792d9920, C4<0>, C4<0>;
L_0000020478f1c760 .functor AND 1, L_0000020478f1ced0, L_0000020478f1ce60, C4<1>, C4<1>;
L_0000020478f1c140 .functor XOR 1, L_00000204792d9880, L_00000204792d99c0, C4<0>, C4<0>;
L_0000020478ef7d00 .functor XNOR 1, L_00000204792d8d40, L_0000020479328250, C4<0>, C4<0>;
L_0000020478ef7de0 .functor AND 1, L_0000020478f1c140, L_0000020478ef7d00, C4<1>, C4<1>;
L_00000204792d9f68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204792d4360_0 .net/2u *"_ivl_0", 1 0, L_00000204792d9f68;  1 drivers
v00000204792d4040_0 .net *"_ivl_12", 0 0, L_0000020478f1c0d0;  1 drivers
L_00000204792d9ff8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204792d5260_0 .net/2u *"_ivl_20", 1 0, L_00000204792d9ff8;  1 drivers
L_00000204792da040 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204792d4220_0 .net/2u *"_ivl_24", 1 0, L_00000204792da040;  1 drivers
v00000204792d44a0_0 .net *"_ivl_28", 0 0, L_00000204792d9600;  1 drivers
L_00000204792da088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792d4ae0_0 .net/2u *"_ivl_30", 0 0, L_00000204792da088;  1 drivers
L_00000204792da0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792d3780_0 .net/2u *"_ivl_32", 0 0, L_00000204792da0d0;  1 drivers
v00000204792d3be0_0 .net *"_ivl_36", 0 0, L_00000204792d96a0;  1 drivers
v00000204792d4540_0 .net *"_ivl_39", 0 0, L_0000020478f1cb50;  1 drivers
v00000204792d4d60_0 .net *"_ivl_4", 0 0, L_0000020478f1c4c0;  1 drivers
L_00000204792da118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792d4b80_0 .net/2u *"_ivl_40", 0 0, L_00000204792da118;  1 drivers
L_00000204792da160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792d4720_0 .net/2u *"_ivl_42", 0 0, L_00000204792da160;  1 drivers
v00000204792d3b40_0 .net *"_ivl_47", 0 0, L_00000204792d9740;  1 drivers
v00000204792d4900_0 .net *"_ivl_49", 0 0, L_00000204792d8840;  1 drivers
v00000204792d47c0_0 .net *"_ivl_50", 0 0, L_0000020478f1ced0;  1 drivers
v00000204792d5440_0 .net *"_ivl_53", 0 0, L_00000204792d8ca0;  1 drivers
v00000204792d4c20_0 .net *"_ivl_55", 0 0, L_00000204792d9920;  1 drivers
v00000204792d4cc0_0 .net *"_ivl_56", 0 0, L_0000020478f1ce60;  1 drivers
v00000204792d5300_0 .net *"_ivl_59", 0 0, L_0000020478f1c760;  1 drivers
L_00000204792da1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792d4e00_0 .net/2u *"_ivl_60", 0 0, L_00000204792da1a8;  1 drivers
L_00000204792da1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792d3f00_0 .net/2u *"_ivl_62", 0 0, L_00000204792da1f0;  1 drivers
v00000204792d4ea0_0 .net *"_ivl_67", 0 0, L_00000204792d9880;  1 drivers
v00000204792d42c0_0 .net *"_ivl_69", 0 0, L_00000204792d99c0;  1 drivers
v00000204792d5120_0 .net *"_ivl_70", 0 0, L_0000020478f1c140;  1 drivers
v00000204792d3d20_0 .net *"_ivl_73", 0 0, L_00000204792d8d40;  1 drivers
v00000204792d4fe0_0 .net *"_ivl_75", 0 0, L_0000020479328250;  1 drivers
v00000204792d3c80_0 .net *"_ivl_76", 0 0, L_0000020478ef7d00;  1 drivers
v00000204792d3dc0_0 .net *"_ivl_79", 0 0, L_0000020478ef7de0;  1 drivers
L_00000204792d9fb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204792d5080_0 .net/2u *"_ivl_8", 1 0, L_00000204792d9fb0;  1 drivers
L_00000204792da238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000204792d51c0_0 .net/2u *"_ivl_80", 0 0, L_00000204792da238;  1 drivers
L_00000204792da280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000204792d54e0_0 .net/2u *"_ivl_82", 0 0, L_00000204792da280;  1 drivers
v00000204792d3e60_0 .net "almost_empty", 0 0, L_00000204792d80c0;  alias, 1 drivers
v00000204792d5580_0 .net "almost_full", 0 0, L_0000020479328cf0;  1 drivers
v00000204792d36e0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792d3820_0 .net "din", 7 0, L_0000020479329fe0;  alias, 1 drivers
v00000204792d38c0_0 .net "dout", 7 0, L_00000204792d8020;  alias, 1 drivers
v00000204792d3960_0 .net "empty", 0 0, L_00000204792d8160;  alias, 1 drivers
v00000204792d3a00_0 .net "full", 0 0, L_00000204792d97e0;  alias, 1 drivers
v00000204792d45e0 .array "mem", 1 0, 7 0;
v00000204792d3aa0_0 .net "raddr", 0 0, L_00000204792d92e0;  1 drivers
v00000204792d3fa0_0 .net "rd_en", 0 0, v00000204792d6620_0;  alias, 1 drivers
v00000204792d40e0_0 .net "rptr", 1 0, v00000204792b5b20_0;  1 drivers
v00000204792d69e0_0 .net "rptr_almost_empty", 1 0, L_00000204792d8b60;  1 drivers
v00000204792d5900_0 .net "rptr_ld", 0 0, L_0000020478f1c680;  1 drivers
v00000204792d6120_0 .net "rptr_nxt", 1 0, L_00000204792d8ac0;  1 drivers
v00000204792d70c0_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
v00000204792d59a0_0 .net "waddr", 0 0, L_00000204792d7c60;  1 drivers
v00000204792d6bc0_0 .net "wptr", 1 0, v00000204792d4680_0;  1 drivers
v00000204792d6da0_0 .net "wptr_almost_full", 1 0, L_00000204792d9420;  1 drivers
v00000204792d6c60_0 .net "wptr_ld", 0 0, L_0000020478f1cdf0;  1 drivers
v00000204792d6080_0 .net "wptr_nxt", 1 0, L_00000204792d9380;  1 drivers
v00000204792d6e40_0 .net "wr_en", 0 0, L_0000020478ec9bb0;  alias, 1 drivers
L_00000204792d8ac0 .arith/sum 2, v00000204792b5b20_0, L_00000204792d9f68;
L_00000204792d9380 .arith/sum 2, v00000204792d4680_0, L_00000204792d9fb0;
L_00000204792d92e0 .part v00000204792b5b20_0, 0, 1;
L_00000204792d7c60 .part v00000204792d4680_0, 0, 1;
L_00000204792d8b60 .arith/sum 2, v00000204792b5b20_0, L_00000204792d9ff8;
L_00000204792d9420 .arith/sum 2, v00000204792d4680_0, L_00000204792da040;
L_00000204792d9600 .cmp/eq 2, v00000204792b5b20_0, v00000204792d4680_0;
L_00000204792d8160 .functor MUXZ 1, L_00000204792da0d0, L_00000204792da088, L_00000204792d9600, C4<>;
L_00000204792d96a0 .cmp/eq 2, L_00000204792d8b60, v00000204792d4680_0;
L_00000204792d80c0 .functor MUXZ 1, L_00000204792da160, L_00000204792da118, L_0000020478f1cb50, C4<>;
L_00000204792d9740 .part v00000204792d4680_0, 1, 1;
L_00000204792d8840 .part v00000204792b5b20_0, 1, 1;
L_00000204792d8ca0 .part v00000204792d4680_0, 0, 1;
L_00000204792d9920 .part v00000204792b5b20_0, 0, 1;
L_00000204792d97e0 .functor MUXZ 1, L_00000204792da1f0, L_00000204792da1a8, L_0000020478f1c760, C4<>;
L_00000204792d9880 .part L_00000204792d9420, 1, 1;
L_00000204792d99c0 .part v00000204792b5b20_0, 1, 1;
L_00000204792d8d40 .part L_00000204792d9420, 0, 1;
L_0000020479328250 .part v00000204792b5b20_0, 0, 1;
L_0000020479328cf0 .functor MUXZ 1, L_00000204792da280, L_00000204792da238, L_0000020478ef7de0, C4<>;
S_00000204792d0b10 .scope generate, "genblk1" "genblk1" 7 138, 7 138 0, S_00000204792b2b50;
 .timescale 0 0;
L_0000020478f1cc30 .functor NOT 1, L_00000204792d8160, C4<0>, C4<0>, C4<0>;
L_0000020478f1ca00 .functor AND 1, v00000204792d6620_0, L_0000020478f1cc30, C4<1>, C4<1>;
L_0000020478f1c220 .functor NOT 1, L_00000204792d8160, C4<0>, C4<0>, C4<0>;
v00000204792b6b60_0 .net *"_ivl_0", 0 0, L_0000020478f1cc30;  1 drivers
v00000204792b5940_0 .net *"_ivl_10", 0 0, L_0000020478f1c220;  1 drivers
v00000204792b65c0_0 .net *"_ivl_12", 7 0, L_00000204792d91a0;  1 drivers
v00000204792b5760_0 .net *"_ivl_14", 2 0, L_00000204792d87a0;  1 drivers
L_00000204792d9f20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204792b54e0_0 .net *"_ivl_17", 1 0, L_00000204792d9f20;  1 drivers
v00000204792b5580_0 .net *"_ivl_6", 2 0, L_00000204792d8980;  1 drivers
L_00000204792d9ed8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204792b6660_0 .net *"_ivl_9", 1 0, L_00000204792d9ed8;  1 drivers
v00000204792b6700_0 .net "dout_old", 7 0, v00000204792b6ac0_0;  1 drivers
v00000204792b5620_0 .net "dout_old_ld", 0 0, L_0000020478f1ca00;  1 drivers
L_00000204792d8c00 .array/port v00000204792d45e0, L_00000204792d8980;
L_00000204792d8980 .concat [ 1 2 0 0], L_00000204792d92e0, L_00000204792d9ed8;
L_00000204792d91a0 .array/port v00000204792d45e0, L_00000204792d87a0;
L_00000204792d87a0 .concat [ 1 2 0 0], L_00000204792d92e0, L_00000204792d9f20;
L_00000204792d8020 .functor MUXZ 8, v00000204792b6ac0_0, L_00000204792d91a0, L_0000020478f1c220, C4<>;
S_00000204792cfb70 .scope module, "gnrl_dfflr_old" "gnrl_dfflr" 7 150, 5 36 0, S_00000204792d0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 8 "dnxt";
    .port_info 2 /OUTPUT 8 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f01a70 .param/l "DW" 0 5 37, +C4<00000000000000000000000000001000>;
v00000204792b60c0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b53a0_0 .net "dnxt", 7 0, L_00000204792d8c00;  1 drivers
v00000204792b6a20_0 .net "lden", 0 0, L_0000020478f1ca00;  alias, 1 drivers
v00000204792b5440_0 .net "qout", 7 0, v00000204792b6ac0_0;  alias, 1 drivers
v00000204792b6ac0_0 .var "qout_r", 7 0;
v00000204792b63e0_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792d0020 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792cfb70;
 .timescale 0 0;
S_00000204792d0660 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792cfb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f021f0 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v00000204792b5800_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b6de0_0 .net "i_dat", 0 0, L_0000020478f1ca00;  alias, 1 drivers
S_00000204792cfe90 .scope module, "gnrl_dfflr_rptr" "gnrl_dfflr" 7 44, 5 36 0, S_00000204792b2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 2 "dnxt";
    .port_info 2 /OUTPUT 2 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f01ab0 .param/l "DW" 0 5 37, +C4<000000000000000000000000000000010>;
v00000204792b6ca0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b6f20_0 .net "dnxt", 1 0, L_00000204792d8ac0;  alias, 1 drivers
v00000204792b58a0_0 .net "lden", 0 0, L_0000020478f1c680;  alias, 1 drivers
v00000204792b5a80_0 .net "qout", 1 0, v00000204792b5b20_0;  alias, 1 drivers
v00000204792b5b20_0 .var "qout_r", 1 0;
v00000204792b5bc0_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792d0fc0 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792cfe90;
 .timescale 0 0;
S_00000204792d0ca0 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792cfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f01b30 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v00000204792b56c0_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792b6c00_0 .net "i_dat", 0 0, L_0000020478f1c680;  alias, 1 drivers
S_00000204792cf850 .scope module, "gnrl_dfflr_wptr" "gnrl_dfflr" 7 51, 5 36 0, S_00000204792b2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lden";
    .port_info 1 /INPUT 2 "dnxt";
    .port_info 2 /OUTPUT 2 "qout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
P_0000020478f01b70 .param/l "DW" 0 5 37, +C4<000000000000000000000000000000010>;
v00000204792d4400_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792d4f40_0 .net "dnxt", 1 0, L_00000204792d9380;  alias, 1 drivers
v00000204792d53a0_0 .net "lden", 0 0, L_0000020478f1cdf0;  alias, 1 drivers
v00000204792d49a0_0 .net "qout", 1 0, v00000204792d4680_0;  alias, 1 drivers
v00000204792d4680_0 .var "qout_r", 1 0;
v00000204792d4a40_0 .net "rst_n", 0 0, v00000204792d66c0_0;  alias, 1 drivers
S_00000204792cf6c0 .scope begin, "DFFLR_PROC" "DFFLR_PROC" 5 50, 5 50 0, S_00000204792cf850;
 .timescale 0 0;
S_00000204792d0980 .scope module, "sirv_gnrl_xchecker" "gnrl_xchecker" 5 64, 6 28 0, S_00000204792cf850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_dat";
    .port_info 1 /INPUT 1 "clk";
P_0000020478f01670 .param/l "DW" 0 6 29, +C4<00000000000000000000000000000001>;
v00000204792d4860_0 .net "clk", 0 0, v00000204792d7660_0;  alias, 1 drivers
v00000204792d4180_0 .net "i_dat", 0 0, L_0000020478f1cdf0;  alias, 1 drivers
    .scope S_00000204792b29c0;
T_0 ;
    %wait E_0000020478f037f0;
    %fork t_1, S_00000204792b2060;
    %jmp t_0;
    .scope S_00000204792b2060;
t_1 ;
    %load/vec4 v0000020478efc700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020478efd2e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020478efc340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000020478efcde0_0;
    %assign/vec4 v0000020478efd2e0_0, 0;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_00000204792b29c0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_00000204792b21f0;
T_1 ;
    %wait E_0000020478f037f0;
    %fork t_3, S_00000204792b2e70;
    %jmp t_2;
    .scope S_00000204792b2e70;
t_3 ;
    %load/vec4 v00000204792b37f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000204792b3750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000204792b48d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000204792b46f0_0;
    %assign/vec4 v00000204792b3750_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_00000204792b21f0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000204792b2510;
T_2 ;
    %wait E_0000020478f037f0;
    %fork t_5, S_00000204792b2380;
    %jmp t_4;
    .scope S_00000204792b2380;
t_5 ;
    %load/vec4 v00000204792b4c90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000204792b3b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000204792b43d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000204792b39d0_0;
    %assign/vec4 v00000204792b3b10_0, 0;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_00000204792b2510;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020478f5e9a0;
T_3 ;
    %wait E_0000020478f03530;
    %load/vec4 v00000204792b67a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v00000204792b6520_0;
    %inv;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000204792b5e40_0;
    %load/vec4 v00000204792b6020_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204792b51c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204792cfb70;
T_4 ;
    %wait E_0000020478f037f0;
    %fork t_7, S_00000204792d0020;
    %jmp t_6;
    .scope S_00000204792d0020;
t_7 ;
    %load/vec4 v00000204792b63e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000204792b6ac0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000204792b6a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000204792b53a0_0;
    %assign/vec4 v00000204792b6ac0_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_00000204792cfb70;
t_6 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000204792cfe90;
T_5 ;
    %wait E_0000020478f037f0;
    %fork t_9, S_00000204792d0fc0;
    %jmp t_8;
    .scope S_00000204792d0fc0;
t_9 ;
    %load/vec4 v00000204792b5bc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000204792b5b20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000204792b58a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000204792b6f20_0;
    %assign/vec4 v00000204792b5b20_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_00000204792cfe90;
t_8 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_00000204792cf850;
T_6 ;
    %wait E_0000020478f037f0;
    %fork t_11, S_00000204792cf6c0;
    %jmp t_10;
    .scope S_00000204792cf6c0;
t_11 ;
    %load/vec4 v00000204792d4a40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000204792d4680_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000204792d53a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v00000204792d4f40_0;
    %assign/vec4 v00000204792d4680_0, 0;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_00000204792cf850;
t_10 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_00000204792b2b50;
T_7 ;
    %wait E_0000020478f03530;
    %load/vec4 v00000204792d6e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000204792d3a00_0;
    %inv;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000204792d3820_0;
    %load/vec4 v00000204792d59a0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204792d45e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020478f5e4f0;
T_8 ;
    %wait E_0000020478f037f0;
    %fork t_13, S_0000020478f5e680;
    %jmp t_12;
    .scope S_0000020478f5e680;
t_13 ;
    %load/vec4 v0000020478f0f630_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020478f0f130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020478f0f590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020478f0f9f0_0;
    %assign/vec4 v0000020478f0f130_0, 0;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0000020478f5e4f0;
t_12 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020478ec7270;
T_9 ;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v00000204792d6260_0;
    %end;
    .thread T_9, $init;
    .scope S_0000020478ec7270;
T_10 ;
    %fork t_15, S_0000020478eb5a80;
    %jmp t_14;
    .scope S_0000020478eb5a80;
t_15 ;
    %load/real v00000204792d6260_0;
    %store/real v0000020478f0fd10_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %store/real v0000020478f0fc70_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %load/real v0000020478f0fd10_0;
    %div/wr;
    %store/real v0000020478f108f0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000020478f0f3b0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204792d7660_0, 0, 1;
    %load/real v0000020478f0f3b0_0;
    %cvt/vr 32;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
T_10.0 ;
    %load/real v0000020478f108f0_0;
    %vpi_func 3 62 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %cvt/rv;
    %add/wr;
    %store/real v0000020478f10990_0;
    %load/real v0000020478f10990_0;
    %load/real v0000020478f0fc70_0;
    %mul/wr;
    %store/real v0000020478f10850_0;
    %load/real v0000020478f10990_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %load/real v0000020478f0fc70_0;
    %sub/wr;
    %mul/wr;
    %store/real v0000020478f100d0_0;
    %load/real v0000020478f10850_0;
    %cvt/vr 32;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000204792d7660_0;
    %inv;
    %store/vec4 v00000204792d7660_0, 0, 1;
    %load/real v0000020478f100d0_0;
    %cvt/vr 32;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000204792d7660_0;
    %inv;
    %store/vec4 v00000204792d7660_0, 0, 1;
    %jmp T_10.0;
    %end;
    .scope S_0000020478ec7270;
t_14 %join;
    %end;
    .thread T_10;
    .scope S_0000020478ec7270;
T_11 ;
    %fork t_17, S_0000020478eb43e0;
    %jmp t_16;
    .scope S_0000020478eb43e0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020478f10a30_0, 0, 32;
    %vpi_func 3 54 "$urandom_range" 32, 32'sb00000000000000000000000001100100, 32'sb00000000000000000000000100101100 {0 0 0};
    %cast2;
    %store/vec4 v0000020478f0ec30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v00000204792d66c0_0;
    %load/vec4 v0000020478f10a30_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %force/vec4 v00000204792d66c0_0;
    %load/vec4 v0000020478f0ec30_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v00000204792d66c0_0;
    %end;
    .scope S_0000020478ec7270;
t_16 %join;
    %end;
    .thread T_11;
    .scope S_0000020478ec7270;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000204792d5f40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204792d6760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204792d6620_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000020478ec7270;
T_13 ;
    %wait E_0000020478f03530;
T_13.0 ;
    %load/vec4 v00000204792d66c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.1, 6;
    %wait E_0000020478f040f0;
    %jmp T_13.0;
T_13.1 ;
    %wait E_0000020478f03530;
    %fork t_19, S_0000020478ec7560;
    %jmp t_18;
    .scope S_0000020478ec7560;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020478f0eb90_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000020478f0eb90_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204792d6760_0, 0;
    %load/vec4 v0000020478f0eb90_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %assign/vec4 v00000204792d5f40_0, 0;
    %wait E_0000020478f03530;
    %load/vec4 v0000020478f0eb90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020478f0eb90_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0000020478ec7270;
t_18 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204792d6760_0, 0;
    %pushi/vec4 5, 0, 32;
T_13.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020478f03530;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %fork t_21, S_0000020478eb58f0;
    %jmp t_20;
    .scope S_0000020478eb58f0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020478f0f450_0, 0, 32;
T_13.6 ;
    %load/vec4 v0000020478f0f450_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_13.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204792d6620_0, 0;
    %wait E_0000020478f03530;
    %load/vec4 v0000020478f0f450_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020478f0f450_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %end;
    .scope S_0000020478ec7270;
t_20 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204792d6620_0, 0;
    %pushi/vec4 100, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020478f03530;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000020478ec7270;
T_14 ;
    %vpi_call/w 3 80 "$dumpfile", "syncfifo_diffw.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020478ec7270 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_syncfifo_diffw.sv";
    "../../common_cells/syncfifo_diffw.v";
    "../../e203_cbb/gnrl_dff/gnrl_dfflr.v";
    "../../e203_cbb/gnrl_dff/gnrl_xchecker.sv";
    "../../common_cells/syncfifo.v";
