****************************************
Report : constraint
	-all_violators
	-verbose
Design : risc8
Version: O-2018.06-SP4
Date   : Mon May 30 16:23:59 2022
****************************************


  Startpoint: U_regb_biu/address_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[12]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_12_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_12_/QN (dfcrb2)                 0.33 &     1.05 r
  U_regb_biu/U418/ZN (invbd2)                            0.15 &     1.21 f
  U28/ZN (invbd7)                                        0.10 &     1.30 r
  U29/ZN (invbdk)                                        0.22 &     1.53 f
  address[12] (out)                                      0.00 &     1.53 f
  data arrival time                                                 1.53

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.53
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.73


  Startpoint: U_regb_biu/address_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[13]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_13_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_13_/QN (dfcrb2)                 0.38 &     1.11 f
  U_regb_biu/U447/ZN (invbd2)                            0.10 &     1.20 r
  U_regb_biu/U95/ZN (invbd7)                             0.08 &     1.29 f
  U_regb_biu/U368/ZN (invbdk)                            0.17 &     1.45 r
  address[13] (out)                                      0.03 &     1.48 r
  data arrival time                                                 1.48

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.48
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.68


  Startpoint: U_regb_biu/address_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[15]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.73       0.73
  U_regb_biu/address_reg_15_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/address_reg_15_/QN (dfcrb2)                 0.39 &     1.12 f
  U_regb_biu/U51/ZN (invbd2)                             0.09 &     1.21 r
  U_regb_biu/U383/ZN (invbd7)                            0.08 &     1.29 f
  U_regb_biu/U387/ZN (invbdk)                            0.16 &     1.45 r
  address[15] (out)                                      0.03 &     1.48 r
  data arrival time                                                 1.48

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.48
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.68


  Startpoint: U_regb_biu/address_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[14]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_14_/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/address_reg_14_/Q (dfcrq4)                  0.45 &     1.17 f
  U_regb_biu/U366/ZN (invbd7)                            0.08 &     1.25 r
  U_regb_biu/U367/ZN (invbdk)                            0.22 &     1.47 f
  address[14] (out)                                      0.00 &     1.47 f
  data arrival time                                                 1.47

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.47
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.67


  Startpoint: U_regb_biu/psw_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ie (output port)
  Path Group: **default**
  Path Type: max

  Point                                             Incr       Path
  ------------------------------------------------------------------------
  clock network delay (propagated)                  0.73       0.73
  U_regb_biu/psw_reg_4_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/psw_reg_4_/QN (dfcrb2)                 0.32 &     1.05 r
  U_regb_biu/U780/ZN (invbd2)                       0.11 &     1.16 f
  U9/ZN (invbd7)                                    0.08 &     1.24 r
  U36/ZN (invbdk)                                   0.22 &     1.46 f
  ie (out)                                          0.01 &     1.47 f
  data arrival time                                            1.47

  max_delay                                         0.80       0.80
  output external delay                             0.00       0.80
  data required time                                           0.80
  ------------------------------------------------------------------------
  data required time                                           0.80
  data arrival time                                           -1.47
  ------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.67


  Startpoint: U_regb_biu/address_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[0] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_0_/CP (dfcrq4)                 0.00       0.73 r
  U_regb_biu/address_reg_0_/Q (dfcrq4)                  0.44 &     1.16 f
  U33/ZN (invbd7)                                       0.06 &     1.23 r
  U34/ZN (invbdk)                                       0.22 &     1.45 f
  address[0] (out)                                      0.00 &     1.45 f
  data arrival time                                                1.45

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.45
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.65


  Startpoint: U_regb_biu/data_out_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_7_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_7_/Q (decrq4)                  0.44 &     1.16 f
  U7/ZN (invbd7)                                         0.06 &     1.22 r
  U35/ZN (invbdk)                                        0.22 &     1.44 f
  data_out[7] (out)                                      0.00 &     1.44 f
  data arrival time                                                 1.44

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.44
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.64


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle (output port)
  Path Group: **default**
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.43 &     1.16 f
  U_regb_biu/U775/ZN (invbd7)                      0.06 &     1.22 r
  U_regb_biu/U802/ZN (invbdk)                      0.21 &     1.43 f
  cycle (out)                                      0.01 &     1.44 f
  data arrival time                                           1.44

  max_delay                                        0.80       0.80
  output external delay                            0.00       0.80
  data required time                                          0.80
  -----------------------------------------------------------------------
  data required time                                          0.80
  data arrival time                                          -1.44
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.64


  Startpoint: U_regb_biu/ifetch_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch (output port)
  Path Group: **default**
  Path Type: max

  Point                                             Incr       Path
  ------------------------------------------------------------------------
  clock network delay (propagated)                  0.72       0.72
  U_regb_biu/ifetch_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/ifetch_reg/Q (dfcrq4)                  0.42 &     1.15 f
  U_regb_biu/U48/ZN (invbd7)                        0.06 &     1.21 r
  U_regb_biu/U123/ZN (invbdk)                       0.22 &     1.42 f
  ifetch (out)                                      0.00 &     1.43 f
  data arrival time                                            1.43

  max_delay                                         0.80       0.80
  output external delay                             0.00       0.80
  data required time                                           0.80
  ------------------------------------------------------------------------
  data required time                                           0.80
  data arrival time                                           -1.43
  ------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.63


  Startpoint: U_regb_biu/write_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write (output port)
  Path Group: **default**
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/write_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/write_reg/Q (dfcrq4)                  0.43 &     1.15 f
  U31/ZN (invbd7)                                  0.06 &     1.20 r
  U30/ZN (invbdk)                                  0.21 &     1.41 f
  write (out)                                      0.01 &     1.42 f
  data arrival time                                           1.42

  max_delay                                        0.80       0.80
  output external delay                            0.00       0.80
  data required time                                          0.80
  -----------------------------------------------------------------------
  data required time                                          0.80
  data arrival time                                          -1.42
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.62


  Startpoint: U_regb_biu/address_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[2] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_2_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/address_reg_2_/QN (dfcrb2)                 0.36 &     1.09 f
  U_regb_biu/U793/ZN (invbd2)                           0.08 &     1.17 r
  U1/ZN (invbd7)                                        0.07 &     1.24 f
  U51/ZN (invbdk)                                       0.18 &     1.42 r
  address[2] (out)                                      0.00 &     1.42 r
  data arrival time                                                1.42

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.42
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.62


  Startpoint: U_regb_biu/data_out_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_1_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_1_/Q (decrq4)                  0.43 &     1.15 f
  U49/ZN (invbd7)                                        0.06 &     1.20 r
  U50/ZN (invbdk)                                        0.22 &     1.42 f
  data_out[1] (out)                                      0.00 &     1.42 f
  data arrival time                                                 1.42

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.42
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.62


  Startpoint: U_regb_biu/data_out_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_0_/Q (decrq4)                  0.43 &     1.15 f
  U10/ZN (invbd7)                                        0.06 &     1.20 r
  U52/ZN (invbdk)                                        0.22 &     1.42 f
  data_out[0] (out)                                      0.00 &     1.42 f
  data arrival time                                                 1.42

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.42
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.62


  Startpoint: U_regb_biu/address_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[6] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_6_/CP (dfcrq4)                 0.00       0.73 r
  U_regb_biu/address_reg_6_/Q (dfcrq4)                  0.42 &     1.14 f
  U_regb_biu/U50/ZN (invbd7)                            0.05 &     1.20 r
  U_regb_biu/U93/ZN (invbdk)                            0.22 &     1.41 f
  address[6] (out)                                      0.01 &     1.42 f
  data arrival time                                                1.42

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.42
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.62


  Startpoint: U_regb_biu/address_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[3] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_3_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/address_reg_3_/QN (dfcrb2)                 0.32 &     1.05 r
  U_regb_biu/U792/ZN (invbd2)                           0.08 &     1.13 f
  U2/ZN (invbd7)                                        0.06 &     1.19 r
  U47/ZN (invbdk)                                       0.22 &     1.41 f
  address[3] (out)                                      0.00 &     1.42 f
  data arrival time                                                1.42

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.42
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.62


  Startpoint: U_regb_biu/address_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[8] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_8_/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/address_reg_8_/Q (dfcrq4)                  0.42 &     1.14 f
  U_regb_biu/U362/ZN (invbd7)                           0.05 &     1.19 r
  U_regb_biu/U363/ZN (invbdk)                           0.21 &     1.41 f
  address[8] (out)                                      0.01 &     1.42 f
  data arrival time                                                1.42

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.42
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.62


  Startpoint: U_regb_biu/data_out_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_6_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_6_/Q (decrq4)                  0.43 &     1.14 f
  U5/ZN (invbd7)                                         0.06 &     1.20 r
  U53/ZN (invbdk)                                        0.22 &     1.41 f
  data_out[6] (out)                                      0.00 &     1.42 f
  data arrival time                                                 1.42

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.42
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.62


  Startpoint: U_regb_biu/data_out_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_5_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_5_/Q (decrq4)                  0.42 &     1.14 f
  U6/ZN (invbd7)                                         0.05 &     1.20 r
  U55/ZN (invbdk)                                        0.21 &     1.41 f
  data_out[5] (out)                                      0.00 &     1.41 f
  data arrival time                                                 1.41

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.41
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.61


  Startpoint: U_regb_biu/data_out_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_2_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_2_/Q (decrq4)                  0.42 &     1.14 f
  U4/ZN (invbd7)                                         0.05 &     1.19 r
  U54/ZN (invbdk)                                        0.21 &     1.41 f
  data_out[2] (out)                                      0.00 &     1.41 f
  data arrival time                                                 1.41

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.41
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.61


  Startpoint: U_regb_biu/address_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[4] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_4_/CP (dfcrn2)                 0.00       0.73 r
  U_regb_biu/address_reg_4_/QN (dfcrn2)                 0.32 &     1.05 r
  U_regb_biu/U797/ZN (invbd2)                           0.07 &     1.12 f
  U_regb_biu/U359/ZN (invbd7)                           0.06 &     1.18 r
  U_regb_biu/U360/ZN (invbdk)                           0.20 &     1.38 f
  address[4] (out)                                      0.03 &     1.41 f
  data arrival time                                                1.41

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.41
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.61


  Startpoint: U_regb_biu/address_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[1] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_1_/CP (dfcrn2)                 0.00       0.73 r
  U_regb_biu/address_reg_1_/QN (dfcrn2)                 0.32 &     1.05 r
  U_regb_biu/U58/ZN (invbd2)                            0.07 &     1.12 f
  U_regb_biu/U59/ZN (invbd7)                            0.06 &     1.18 r
  U_regb_biu/U785/ZN (invbdk)                           0.21 &     1.39 f
  address[1] (out)                                      0.02 &     1.41 f
  data arrival time                                                1.41

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.41
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.61


  Startpoint: U_regb_biu/data_out_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_3_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_3_/Q (decrq4)                  0.42 &     1.14 f
  U8/ZN (invbd7)                                         0.05 &     1.19 r
  U48/ZN (invbdk)                                        0.21 &     1.41 f
  data_out[3] (out)                                      0.00 &     1.41 f
  data arrival time                                                 1.41

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.41
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.61


  Startpoint: U_regb_biu/address_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[10]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_10_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_10_/QN (dfcrb2)                 0.33 &     1.05 r
  U_regb_biu/U97/ZN (invbd2)                             0.08 &     1.13 f
  U26/ZN (invbd7)                                        0.06 &     1.19 r
  U27/ZN (invbdk)                                        0.22 &     1.40 f
  address[10] (out)                                      0.00 &     1.41 f
  data arrival time                                                 1.41

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.41
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.61


  Startpoint: U_regb_biu/iack_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iack (output port)
  Path Group: **default**
  Path Type: max

  Point                                           Incr       Path
  ----------------------------------------------------------------------
  clock network delay (propagated)                0.72       0.72
  U_regb_biu/iack_reg/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/iack_reg/QN (dfcrb2)                 0.32 &     1.05 r
  U_regb_biu/U429/ZN (invbd2)                     0.08 &     1.12 f
  U_regb_biu/U49/ZN (invbd7)                      0.06 &     1.18 r
  U_regb_biu/U96/ZN (invbdk)                      0.20 &     1.37 f
  iack (out)                                      0.03 &     1.41 f
  data arrival time                                          1.41

  max_delay                                       0.80       0.80
  output external delay                           0.00       0.80
  data required time                                         0.80
  ----------------------------------------------------------------------
  data required time                                         0.80
  data arrival time                                         -1.41
  ----------------------------------------------------------------------
  slack (VIOLATED)                                          -0.61


  Startpoint: U_regb_biu/data_out_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_4_/CP (decrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_4_/Q (decrq4)                  0.42 &     1.14 f
  U3/ZN (invbd7)                                         0.05 &     1.19 r
  U32/ZN (invbdk)                                        0.21 &     1.40 f
  data_out[4] (out)                                      0.00 &     1.40 f
  data arrival time                                                 1.40

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.40
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.60


  Startpoint: U_regb_biu/address_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[11]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_11_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_11_/QN (dfcrn2)                 0.32 &     1.04 r
  U_regb_biu/U806/ZN (invbd2)                            0.07 &     1.11 f
  U_regb_biu/U364/ZN (invbd7)                            0.06 &     1.17 r
  U_regb_biu/U781/ZN (invbdk)                            0.21 &     1.38 f
  address[11] (out)                                      0.02 &     1.40 f
  data arrival time                                                 1.40

  max_delay                                              0.80       0.80
  output external delay                                  0.00       0.80
  data required time                                                0.80
  -----------------------------------------------------------------------------
  data required time                                                0.80
  data arrival time                                                -1.40
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.60


  Startpoint: U_regb_biu/address_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[5] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_5_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/address_reg_5_/QN (dfcrb2)                 0.32 &     1.05 r
  U_regb_biu/U404/ZN (invbd2)                           0.08 &     1.12 f
  U22/ZN (invbd7)                                       0.06 &     1.18 r
  U23/ZN (invbdk)                                       0.22 &     1.39 f
  address[5] (out)                                      0.00 &     1.39 f
  data arrival time                                                1.39

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.39
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.59


  Startpoint: U_regb_biu/address_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[9] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_9_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_9_/QN (dfcrb2)                 0.32 &     1.04 r
  U_regb_biu/U94/ZN (invbd2)                            0.07 &     1.12 f
  U24/ZN (invbd7)                                       0.06 &     1.17 r
  U25/ZN (invbdk)                                       0.21 &     1.39 f
  address[9] (out)                                      0.00 &     1.39 f
  data arrival time                                                1.39

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.39
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.59


  Startpoint: U_regb_biu/address_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[7] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.73       0.73
  U_regb_biu/address_reg_7_/CP (dfcrb2)                 0.00       0.73 r
  U_regb_biu/address_reg_7_/QN (dfcrb2)                 0.32 &     1.04 r
  U_regb_biu/U365/ZN (invbd2)                           0.07 &     1.11 f
  U_regb_biu/U592/ZN (invbd7)                           0.05 &     1.17 r
  U_regb_biu/U774/ZN (invbdk)                           0.21 &     1.38 f
  address[7] (out)                                      0.01 &     1.39 f
  data arrival time                                                1.39

  max_delay                                             0.80       0.80
  output external delay                                 0.00       0.80
  data required time                                               0.80
  ----------------------------------------------------------------------------
  data required time                                               0.80
  data arrival time                                               -1.39
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.59


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                      0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                         0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                         0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                          0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                         0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                             0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                              0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                               0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                              0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                              0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                              0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                              0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                              0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                              0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                         0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                         0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                         0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                         0.26 &     4.83 f
  U_regb_biu/U666/Z (aor222d1)                        0.46 &     5.29 f
  U_regb_biu/pc_reg_13_/D (dfcrq1)                    0.00 &     5.29 f
  data arrival time                                              5.29

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_13_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.89


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                              0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                              0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                             0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                              0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                               0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                               0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                         0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                          0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                          0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                         0.29 &     4.81 f
  U_regb_biu/U653/Z (aor222d1)                        0.45 &     5.27 f
  U_regb_biu/pc_reg_11_/D (dfcrq1)                    0.00 &     5.27 f
  data arrival time                                              5.27

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_11_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.86


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                      0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                         0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                         0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                        0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                               0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                              0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                              0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                               0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                             0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                              0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                              0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                         0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                         0.35 &     4.97 f
  U_regb_biu/U661/Z (aor21d1)                         0.29 &     5.26 f
  U_regb_biu/pc_reg_12_/D (dfcrq1)                    0.00 &     5.26 f
  data arrival time                                              5.26

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_12_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.86


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                      0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                         0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                         0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                        0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                               0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                              0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                              0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                               0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                             0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                              0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                              0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                         0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                         0.35 &     4.97 f
  U_regb_biu/U655/Z (mx02d0)                          0.25 &     5.22 f
  U_regb_biu/psw_reg_4_/D (dfcrb2)                    0.00 &     5.22 f
  data arrival time                                              5.22

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.73       4.73
  clock reconvergence pessimism                       0.00       4.73
  clock uncertainty                                  -0.30       4.43
  U_regb_biu/psw_reg_4_/CP (dfcrb2)                              4.43 r
  library setup time                                 -0.03       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.82


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                         0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                         0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                        0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                         0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                           0.19 &     4.43 f
  U_regb_biu/U6/ZN (nd02d1)                          0.06 &     4.50 r
  U_regb_biu/U238/ZN (mi02d0)                        0.30 &     4.80 f
  U_regb_biu/U494/ZN (nd02d2)                        0.08 &     4.88 r
  U_regb_biu/U493/ZN (nd02d2)                        0.09 &     4.97 f
  U_regb_biu/U541/Z (aor22d1)                        0.25 &     5.22 f
  U_regb_biu/cycle_reg/D (dfcrq4)                    0.00 &     5.22 f
  data arrival time                                             5.22

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_regb_biu/cycle_reg/CP (dfcrq4)                              4.42 r
  library setup time                                -0.01       4.41
  data required time                                            4.41
  -------------------------------------------------------------------------
  data required time                                            4.41
  data arrival time                                            -5.22
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                              0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                              0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                             0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                              0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                               0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                               0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                         0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                          0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                          0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                         0.29 &     4.81 f
  U_regb_biu/U610/Z (aor221d1)                        0.37 &     5.18 f
  U_regb_biu/pc_reg_3_/D (dfcrq1)                     0.00 &     5.18 f
  data arrival time                                              5.18

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_3_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.78


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/write_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                         0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                         0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                        0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                         0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                           0.19 &     4.43 f
  U_regb_biu/U6/ZN (nd02d1)                          0.06 &     4.50 r
  U_regb_biu/U238/ZN (mi02d0)                        0.30 &     4.80 f
  U_regb_biu/U494/ZN (nd02d2)                        0.08 &     4.88 r
  U_regb_biu/U493/ZN (nd02d2)                        0.09 &     4.97 f
  U_regb_biu/U555/Z (aor22d1)                        0.22 &     5.19 f
  U_regb_biu/write_reg/D (dfcrq4)                    0.00 &     5.19 f
  data arrival time                                             5.19

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_regb_biu/write_reg/CP (dfcrq4)                              4.42 r
  library setup time                                -0.01       4.41
  data required time                                            4.41
  -------------------------------------------------------------------------
  data required time                                            4.41
  data arrival time                                            -5.19
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.78


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/ifetch_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                         0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                         0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                        0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                         0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                           0.19 &     4.43 f
  U_regb_biu/U6/ZN (nd02d1)                          0.06 &     4.50 r
  U_regb_biu/U238/ZN (mi02d0)                        0.30 &     4.80 f
  U_regb_biu/U494/ZN (nd02d2)                        0.08 &     4.88 r
  U_regb_biu/U493/ZN (nd02d2)                        0.09 &     4.97 f
  U_regb_biu/U210/ZN (nd02d0)                        0.12 &     5.09 r
  U_regb_biu/U211/ZN (nd02d1)                        0.09 &     5.17 f
  U_regb_biu/ifetch_reg/D (dfcrq4)                   0.00 &     5.17 f
  data arrival time                                             5.17

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_regb_biu/ifetch_reg/CP (dfcrq4)                             4.42 r
  library setup time                                -0.01       4.41
  data required time                                            4.41
  -------------------------------------------------------------------------
  data required time                                            4.41
  data arrival time                                            -5.17
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.76


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                         0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                         0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                          0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                              0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                               0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                               0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                               0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                              0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                          0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                             0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                               0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                              0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                         0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                         0.26 &     4.92 f
  U_regb_biu/U32/ZN (nd02d0)                          0.16 &     5.08 r
  U_regb_biu/U30/ZN (nd02d1)                          0.09 &     5.17 f
  U_regb_biu/pc_reg_15_/D (dfcrq4)                    0.00 &     5.17 f
  data arrival time                                              5.17

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_15_/CP (dfcrq4)                              4.42 r
  library setup time                                 -0.01       4.41
  data required time                                             4.41
  --------------------------------------------------------------------------
  data required time                                             4.41
  data arrival time                                             -5.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.76


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/bus_state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock clk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                       0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                     0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                      0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                               0.21 &     1.40 r
  U_control/U221/Z (an02d4)                              0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                             0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                              0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                             0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                              0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                           0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                             0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                             0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                             0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                             0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                            0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                             0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                               0.19 &     4.43 f
  U_regb_biu/U6/ZN (nd02d1)                              0.06 &     4.50 r
  U_regb_biu/U238/ZN (mi02d0)                            0.30 &     4.80 f
  U_regb_biu/U167/ZN (nd02d2)                            0.09 &     4.89 r
  U_regb_biu/U212/ZN (nd02d2)                            0.07 &     4.95 f
  U_regb_biu/U538/Z (aor22d1)                            0.22 &     5.17 f
  U_regb_biu/bus_state_reg_0_/D (dfcrq4)                 0.00 &     5.17 f
  data arrival time                                                 5.17

  clock clk (rise edge)                                  4.00       4.00
  clock network delay (propagated)                       0.72       4.72
  clock reconvergence pessimism                          0.00       4.72
  clock uncertainty                                     -0.30       4.42
  U_regb_biu/bus_state_reg_0_/CP (dfcrq4)                           4.42 r
  library setup time                                    -0.01       4.41
  data required time                                                4.41
  -----------------------------------------------------------------------------
  data required time                                                4.41
  data arrival time                                                -5.17
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.76


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                         0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                         0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                          0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                              0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                               0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                               0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                               0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                              0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                          0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                             0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                               0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                              0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                         0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                         0.26 &     4.92 f
  U_regb_biu/U308/Z (mx02d1)                          0.23 &     5.15 f
  U_regb_biu/psw_reg_7_/D (dfcrq1)                    0.00 &     5.15 f
  data arrival time                                              5.15

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/psw_reg_7_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.75


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                         0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                         0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                           0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                           0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                         0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                           0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                         0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                               0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                              0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                          0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                            0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                              0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                              0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                              0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                             0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                              0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                               0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                          0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                         0.30 &     4.71 f
  U_regb_biu/U596/Z (aor222d1)                        0.44 &     5.15 f
  U_regb_biu/pc_reg_0_/D (dfcrq1)                     0.00 &     5.15 f
  data arrival time                                              5.15

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_0_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.74


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/lu_op_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                         0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                         0.37 &     3.84 f
  U_control/U265/ZN (inv0d0)                         0.27 &     4.11 r
  U_control/U1036/ZN (nd02d1)                        0.16 &     4.27 f
  U_control/U81/Z (aor221d1)                         0.36 &     4.64 f
  U_control/U102/Z (aor22d1)                         0.27 &     4.90 f
  U_control/U162/ZN (inv0d1)                         0.05 &     4.95 r
  U_control/U1054/ZN (nd04d0)                        0.17 &     5.13 f
  U_control/lu_op_reg/D (dfprb1)                     0.00 &     5.13 f
  data arrival time                                             5.13

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/lu_op_reg/CP (dfprb1)                               4.42 r
  library setup time                                -0.03       4.39
  data required time                                            4.39
  -------------------------------------------------------------------------
  data required time                                            4.39
  data arrival time                                            -5.13
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.74


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/bus_state_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock clk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                       0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                     0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                      0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                               0.21 &     1.40 r
  U_control/U221/Z (an02d4)                              0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                             0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                              0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                             0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                              0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                           0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                             0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                             0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                             0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                             0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                            0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                             0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                               0.19 &     4.43 f
  U_regb_biu/U6/ZN (nd02d1)                              0.06 &     4.50 r
  U_regb_biu/U238/ZN (mi02d0)                            0.30 &     4.80 f
  U_regb_biu/U167/ZN (nd02d2)                            0.09 &     4.89 r
  U_regb_biu/U212/ZN (nd02d2)                            0.07 &     4.95 f
  U_regb_biu/U295/ZN (nd02d1)                            0.05 &     5.01 r
  U_regb_biu/U521/ZN (nd04d0)                            0.13 &     5.14 f
  U_regb_biu/bus_state_reg_1_/D (dfcrb1)                 0.00 &     5.14 f
  data arrival time                                                 5.14

  clock clk (rise edge)                                  4.00       4.00
  clock network delay (propagated)                       0.72       4.72
  clock reconvergence pessimism                          0.00       4.72
  clock uncertainty                                     -0.30       4.42
  U_regb_biu/bus_state_reg_1_/CP (dfcrb1)                           4.42 r
  library setup time                                    -0.03       4.40
  data required time                                                4.40
  -----------------------------------------------------------------------------
  data required time                                                4.40
  data arrival time                                                -5.14
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.74


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                         0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                         0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                          0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                              0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                               0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                               0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                               0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                              0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                          0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                             0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                               0.09 &     4.23 r
  U_alu/U217/ZN (nd02d1)                              0.20 &     4.43 f
  U_alu/U73/Z (mx02d0)                                0.34 &     4.77 r
  U_alu/U194/Z (mx02d1)                               0.21 &     4.98 r
  U_regb_biu/U317/ZN (nd02d2)                         0.07 &     5.05 f
  U_regb_biu/U318/ZN (nd02d2)                         0.06 &     5.11 r
  U_regb_biu/psw_reg_3_/D (dfcrq1)                    0.00 &     5.11 r
  data arrival time                                              5.11

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/psw_reg_3_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.05       4.38
  data required time                                             4.38
  --------------------------------------------------------------------------
  data required time                                             4.38
  data arrival time                                             -5.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.73


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                              0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                              0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                         0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                         0.20 &     4.67 f
  U_regb_biu/U176/ZN (inv0d2)                         0.09 &     4.77 r
  U_regb_biu/U680/ZN (oai2222d1)                      0.34 &     5.11 f
  U_regb_biu/sp_reg_14_/D (dfprb1)                    0.00 &     5.11 f
  data arrival time                                              5.11

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/sp_reg_14_/CP (dfprb1)                              4.42 r
  library setup time                                 -0.04       4.39
  data required time                                             4.39
  --------------------------------------------------------------------------
  data required time                                             4.39
  data arrival time                                             -5.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.72


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U386/Z (an03d1)                       0.31 &     2.91 f
  U_regb_biu/U424/ZN (nd02d1)                      0.19 &     3.10 r
  U_regb_biu/U131/Z (an02d1)                       0.18 &     3.28 r
  U_regb_biu/U65/ZN (nd04d4)                       0.35 &     3.63 f
  U_regb_biu/U119/ZN (inv0d1)                      0.26 &     3.89 r
  U_regb_biu/U390/ZN (aoi211d1)                    0.29 &     4.18 f
  U_regb_biu/U385/Z (an02d1)                       0.18 &     4.36 f
  U_regb_biu/U613/Z (aor21d1)                      0.20 &     4.56 f
  U_regb_biu/U144/ZN (mi02d0)                      0.22 &     4.78 r
  U_regb_biu/U143/ZN (oai221d1)                    0.35 &     5.12 f
  U_regb_biu/pc_reg_4_/D (dfcrq4)                  0.00 &     5.12 f
  data arrival time                                           5.12

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/pc_reg_4_/CP (dfcrq4)                            4.42 r
  library setup time                              -0.01       4.41
  data required time                                          4.41
  -----------------------------------------------------------------------
  data required time                                          4.41
  data arrival time                                          -5.12
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.71


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                      0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                         0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                         0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                          0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                          0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                              0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                              0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                             0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                               0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                              0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                              0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                              0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                             0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                               0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                          0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                         0.29 &     4.74 f
  U_regb_biu/U605/Z (aor211d1)                        0.38 &     5.12 f
  U_regb_biu/pc_reg_2_/D (dfcrq4)                     0.00 &     5.12 f
  data arrival time                                              5.12

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.73       4.73
  clock reconvergence pessimism                       0.00       4.73
  clock uncertainty                                  -0.30       4.43
  U_regb_biu/pc_reg_2_/CP (dfcrq4)                               4.43 r
  library setup time                                 -0.01       4.41
  data required time                                             4.41
  --------------------------------------------------------------------------
  data required time                                             4.41
  data arrival time                                             -5.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.71


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                              0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                              0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                         0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                         0.20 &     4.67 f
  U_regb_biu/U176/ZN (inv0d2)                         0.09 &     4.77 r
  U_regb_biu/U695/ZN (oai2222d1)                      0.34 &     5.10 f
  U_regb_biu/sp_reg_6_/D (dfcrb1)                     0.00 &     5.10 f
  data arrival time                                              5.10

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.73       4.73
  clock reconvergence pessimism                       0.00       4.73
  clock uncertainty                                  -0.30       4.43
  U_regb_biu/sp_reg_6_/CP (dfcrb1)                               4.43 r
  library setup time                                 -0.03       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.70


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/iack_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U249/ZN (nd03d0)                         0.17 &     3.42 r
  U_control/U231/ZN (inv0d1)                         0.24 &     3.65 f
  U_control/U918/Z (aor221d1)                        0.40 &     4.05 f
  U_regb_biu/U340/Z (or02d1)                         0.20 &     4.25 f
  U_regb_biu/U5/Z (or02d1)                           0.19 &     4.43 f
  U_regb_biu/U274/Z (aor221d1)                       0.32 &     4.76 f
  U_regb_biu/U551/Z (aor221d1)                       0.33 &     5.09 f
  U_regb_biu/iack_reg/D (dfcrb2)                     0.00 &     5.09 f
  data arrival time                                             5.09

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_regb_biu/iack_reg/CP (dfcrb2)                               4.42 r
  library setup time                                -0.03       4.40
  data required time                                            4.40
  -------------------------------------------------------------------------
  data required time                                            4.40
  data arrival time                                            -5.09
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.69


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                         0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                         0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                           0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                           0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                         0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                           0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                         0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                               0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                              0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                          0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                            0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                              0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                              0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                              0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                             0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                              0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                               0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                          0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                         0.30 &     4.71 f
  U_regb_biu/U635/Z (aor221d1)                        0.38 &     5.09 f
  U_regb_biu/pc_reg_8_/D (dfcrq1)                     0.00 &     5.09 f
  data arrival time                                              5.09

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_8_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.69


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                      0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                         0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                         0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                          0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                         0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                             0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                              0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                               0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                              0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                              0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                              0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                              0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                              0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                              0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                         0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                         0.09 &     4.51 f
  U_regb_biu/U172/ZN (nd02d0)                         0.17 &     4.68 r
  U_regb_biu/U702/ZN (oai2222d1)                      0.38 &     5.07 f
  U_regb_biu/sp_reg_13_/D (dfprb1)                    0.00 &     5.07 f
  data arrival time                                              5.07

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/sp_reg_13_/CP (dfprb1)                              4.42 r
  library setup time                                 -0.04       4.39
  data required time                                             4.39
  --------------------------------------------------------------------------
  data required time                                             4.39
  data arrival time                                             -5.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.68


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                      0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                         0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                         0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                          0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                         0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                             0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                              0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                               0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                              0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                              0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                              0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                              0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                              0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                              0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                         0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                         0.09 &     4.51 f
  U_regb_biu/U172/ZN (nd02d0)                         0.17 &     4.68 r
  U_regb_biu/U619/ZN (oai2222d1)                      0.40 &     5.08 f
  U_regb_biu/pc_reg_5_/D (dfcrq1)                     0.00 &     5.08 f
  data arrival time                                              5.08

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_5_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.68


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                   0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                   0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                            0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                            0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                           0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                            0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                        0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                           0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                           0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                            0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                           0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                               0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                  0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                 0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                0.14 &     4.30 f
  U_regb_biu/U707/ZN (aoi222d1)                         0.49 &     4.79 r
  U_regb_biu/U709/ZN (nd02d1)                           0.07 &     4.85 f
  U_regb_biu/U710/Z (aor22d1)                           0.22 &     5.07 f
  U_regb_biu/address_reg_13_/D (dfcrb2)                 0.00 &     5.07 f
  data arrival time                                                5.07

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_regb_biu/address_reg_13_/CP (dfcrb2)                           4.42 r
  library setup time                                   -0.03       4.40
  data required time                                               4.40
  ----------------------------------------------------------------------------
  data required time                                               4.40
  data arrival time                                               -5.07
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.67


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                      0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                         0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                         0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                          0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                         0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                             0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                              0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                               0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                              0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                              0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                              0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                              0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                              0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                              0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                         0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                         0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                         0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                         0.26 &     4.83 f
  U_regb_biu/U663/Z (mx02d0)                          0.23 &     5.06 f
  U_regb_biu/psw_reg_5_/D (dfcrq1)                    0.00 &     5.06 f
  data arrival time                                              5.06

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/psw_reg_5_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.66


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_5__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.66


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_7__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.66


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U192/ZN (inv0d1)                              0.05 &     4.28 r
  U_alu/U372/ZN (nd04d0)                              0.13 &     4.41 f
  U_alu/U179/ZN (nd02d1)                              0.08 &     4.49 r
  U_alu/U181/ZN (nd02d1)                              0.14 &     4.63 f
  U_alu/U223/ZN (nr02d0)                              0.10 &     4.73 r
  U_alu/U373/Z (aor21d1)                              0.15 &     4.87 r
  U_regb_biu/U104/Z (mx02d0)                          0.18 &     5.05 r
  U_regb_biu/psw_reg_0_/D (dfcrn4)                    0.00 &     5.06 r
  data arrival time                                              5.06

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.74       4.74
  clock reconvergence pessimism                       0.00       4.74
  clock uncertainty                                  -0.30       4.44
  U_regb_biu/psw_reg_0_/CP (dfcrn4)                              4.44 r
  library setup time                                 -0.04       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.66


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/queue_count_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U166/ZN (nd02d2)                               0.19 &     1.62 r
  U_control/U59/ZN (invbd2)                                0.25 &     1.87 f
  U_control/U411/ZN (nd02d2)                               0.12 &     1.99 r
  U_control/U90/ZN (inv0d0)                                0.36 &     2.34 f
  U_control/U71/ZN (nd02d0)                                0.36 &     2.70 r
  U_control/U120/ZN (inv0d0)                               0.41 &     3.11 f
  U_control/U4/Z (an02d1)                                  0.20 &     3.32 f
  U_control/U5/Z (or02d1)                                  0.15 &     3.46 f
  U_control/U907/ZN (nr02d0)                               0.07 &     3.54 r
  U_control/U95/Z (an04d1)                                 0.22 &     3.76 r
  U_control/U238/ZN (nd04d0)                               0.16 &     3.91 f
  U_control/U914/Z (aor221d1)                              0.28 &     4.19 f
  U_control/U335/ZN (nd12d1)                               0.07 &     4.27 r
  U_control/U286/ZN (nd02d2)                               0.08 &     4.35 f
  U_regb_biu/U334/Z (or02d2)                               0.17 &     4.52 f
  U_regb_biu/U267/Z (an03d2)                               0.16 &     4.68 f
  U_regb_biu/U254/ZN (nd12d1)                              0.14 &     4.82 f
  U_regb_biu/U524/ZN (inv0d1)                              0.06 &     4.87 r
  U_regb_biu/U525/Z (mx02d0)                               0.18 &     5.05 r
  U_regb_biu/queue_count_reg_0_/D (dfcrq4)                 0.00 &     5.06 r
  data arrival time                                                   5.06

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/queue_count_reg_0_/CP (dfcrq4)                           4.44 r
  library setup time                                      -0.04       4.40
  data required time                                                  4.40
  -------------------------------------------------------------------------------
  data required time                                                  4.40
  data arrival time                                                  -5.06
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.66


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_1__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.66


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_3__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_6__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/queue_count_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U166/ZN (nd02d2)                               0.19 &     1.62 r
  U_control/U59/ZN (invbd2)                                0.25 &     1.87 f
  U_control/U411/ZN (nd02d2)                               0.12 &     1.99 r
  U_control/U90/ZN (inv0d0)                                0.36 &     2.34 f
  U_control/U71/ZN (nd02d0)                                0.36 &     2.70 r
  U_control/U120/ZN (inv0d0)                               0.41 &     3.11 f
  U_control/U4/Z (an02d1)                                  0.20 &     3.32 f
  U_control/U5/Z (or02d1)                                  0.15 &     3.46 f
  U_control/U907/ZN (nr02d0)                               0.07 &     3.54 r
  U_control/U95/Z (an04d1)                                 0.22 &     3.76 r
  U_control/U238/ZN (nd04d0)                               0.16 &     3.91 f
  U_control/U914/Z (aor221d1)                              0.28 &     4.19 f
  U_control/U335/ZN (nd12d1)                               0.07 &     4.27 r
  U_control/U286/ZN (nd02d2)                               0.08 &     4.35 f
  U_regb_biu/U334/Z (or02d2)                               0.17 &     4.52 f
  U_regb_biu/U147/ZN (inv0d2)                              0.05 &     4.57 r
  U_regb_biu/U256/Z (mx02d1)                               0.16 &     4.72 r
  U_regb_biu/U313/Z (aor21d2)                              0.15 &     4.87 r
  U_regb_biu/U290/ZN (invbd2)                              0.04 &     4.92 f
  U_regb_biu/U291/ZN (nd02d2)                              0.04 &     4.96 r
  U_regb_biu/U303/ZN (nd02d2)                              0.05 &     5.01 f
  U_regb_biu/U103/ZN (nd02d1)                              0.05 &     5.05 r
  U_regb_biu/queue_count_reg_2_/D (dfcrn4)                 0.00 &     5.05 r
  data arrival time                                                   5.05

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/queue_count_reg_2_/CP (dfcrn4)                           4.44 r
  library setup time                                      -0.04       4.40
  data required time                                                  4.40
  -------------------------------------------------------------------------------
  data required time                                                  4.40
  data arrival time                                                  -5.05
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_4__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_2__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__4_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/queue_count_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U166/ZN (nd02d2)                               0.19 &     1.62 r
  U_control/U59/ZN (invbd2)                                0.25 &     1.87 f
  U_control/U411/ZN (nd02d2)                               0.12 &     1.99 r
  U_control/U90/ZN (inv0d0)                                0.36 &     2.34 f
  U_control/U71/ZN (nd02d0)                                0.36 &     2.70 r
  U_control/U120/ZN (inv0d0)                               0.41 &     3.11 f
  U_control/U4/Z (an02d1)                                  0.20 &     3.32 f
  U_control/U5/Z (or02d1)                                  0.15 &     3.46 f
  U_control/U907/ZN (nr02d0)                               0.07 &     3.54 r
  U_control/U95/Z (an04d1)                                 0.22 &     3.76 r
  U_control/U238/ZN (nd04d0)                               0.16 &     3.91 f
  U_control/U914/Z (aor221d1)                              0.28 &     4.19 f
  U_control/U335/ZN (nd12d1)                               0.07 &     4.27 r
  U_control/U286/ZN (nd02d2)                               0.08 &     4.35 f
  U_regb_biu/U341/ZN (nd02d1)                              0.07 &     4.42 r
  U_regb_biu/U391/ZN (invbd2)                              0.07 &     4.49 f
  U_regb_biu/U299/ZN (inv0d2)                              0.04 &     4.52 r
  U_regb_biu/U260/ZN (mi02d2)                              0.22 &     4.74 f
  U_regb_biu/U259/ZN (nd02d2)                              0.04 &     4.78 r
  U_regb_biu/U526/ZN (nr02d0)                              0.11 &     4.89 f
  U_regb_biu/U527/Z (mx02d0)                               0.18 &     5.08 f
  U_regb_biu/queue_count_reg_1_/D (dfcrq1)                 0.00 &     5.08 f
  data arrival time                                                   5.08

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/queue_count_reg_1_/CP (dfcrq1)                           4.44 r
  library setup time                                      -0.02       4.42
  data required time                                                  4.42
  -------------------------------------------------------------------------------
  data required time                                                  4.42
  data arrival time                                                  -5.08
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.65


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                  0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                   0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                           0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                          0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                           0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                       0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                          0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                          0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                         0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                               0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                             0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                             0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                             0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                             0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                             0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                           0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                             0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                              0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                               0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                               0.12 &     4.41 f
  U_regb_biu/U337/Z (aor222d1)                         0.33 &     4.73 f
  U_regb_biu/U336/ZN (nd12d1)                          0.12 &     4.85 f
  U_regb_biu/U148/ZN (nd12d1)                          0.05 &     4.90 r
  U_regb_biu/U491/ZN (nd03d0)                          0.16 &     5.06 f
  U_regb_biu/address_reg_6_/D (dfcrq4)                 0.00 &     5.06 f
  data arrival time                                               5.06

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_6_/CP (dfcrq4)                           4.43 r
  library setup time                                  -0.01       4.41
  data required time                                              4.41
  ---------------------------------------------------------------------------
  data required time                                              4.41
  data arrival time                                              -5.06
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.65


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                              0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                              0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                         0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                         0.20 &     4.67 f
  U_regb_biu/U624/Z (aor221d1)                        0.37 &     5.05 f
  U_regb_biu/pc_reg_6_/D (dfcrq1)                     0.00 &     5.05 f
  data arrival time                                              5.05

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_6_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.64


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U716/ZN (oai2222d1)                   0.46 &     5.04 f
  U_regb_biu/sp_reg_4_/D (dfcrb1)                  0.00 &     5.04 f
  data arrival time                                           5.04

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.73       4.73
  clock reconvergence pessimism                    0.00       4.73
  clock uncertainty                               -0.30       4.43
  U_regb_biu/sp_reg_4_/CP (dfcrb1)                            4.43 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -5.04
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.64


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U752/ZN (oai2222d1)                   0.45 &     5.04 f
  U_regb_biu/sp_reg_7_/D (dfcrb1)                  0.00 &     5.04 f
  data arrival time                                           5.04

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/sp_reg_7_/CP (dfcrb1)                            4.42 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -5.04
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.64


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U736/ZN (oai2222d1)                   0.45 &     5.04 f
  U_regb_biu/sp_reg_2_/D (dfcrb1)                  0.00 &     5.04 f
  data arrival time                                           5.04

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.73       4.73
  clock reconvergence pessimism                    0.00       4.73
  clock uncertainty                               -0.30       4.43
  U_regb_biu/sp_reg_2_/CP (dfcrb1)                            4.43 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -5.04
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.63


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                           0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                              0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                              0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                             0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                    0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                   0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                   0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                    0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                                  0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                   0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                   0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                     0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                              0.32 &     4.62 r
  U_regb_biu/U162/ZN (inv0d1)                              0.35 &     4.97 f
  U_regb_biu/reg_file_reg_0__4_/D (denrq1)                 0.00 &     4.97 f
  data arrival time                                                   4.97

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_0__4_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.97
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.63


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U746/ZN (oai2222d1)                   0.45 &     5.03 f
  U_regb_biu/sp_reg_1_/D (dfcrb1)                  0.00 &     5.03 f
  data arrival time                                           5.03

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.73       4.73
  clock reconvergence pessimism                    0.00       4.73
  clock uncertainty                               -0.30       4.43
  U_regb_biu/sp_reg_1_/CP (dfcrb1)                            4.43 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -5.03
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.63


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                         0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                         0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                          0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                              0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                               0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                               0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                               0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                              0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                          0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                             0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                               0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                              0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                         0.29 &     4.66 r
  U_regb_biu/U630/ZN (oai2222d1)                      0.37 &     5.03 f
  U_regb_biu/pc_reg_7_/D (dfcrq1)                     0.00 &     5.03 f
  data arrival time                                              5.03

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_7_/CP (dfcrq1)                               4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.63


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                  0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                   0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                           0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                          0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                           0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                       0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                          0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                          0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                           0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                               0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                               0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                           0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                 0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                              0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                               0.14 &     4.37 f
  U_regb_biu/U315/ZN (nd02d1)                          0.07 &     4.44 r
  U_regb_biu/U38/ZN (nd02d1)                           0.06 &     4.51 f
  U_regb_biu/U40/ZN (nd12d0)                           0.13 &     4.64 f
  U_regb_biu/U754/Z (aor222d1)                         0.39 &     5.03 f
  U_regb_biu/address_reg_7_/D (dfcrb2)                 0.00 &     5.03 f
  data arrival time                                               5.03

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_7_/CP (dfcrb2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -5.03
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.63


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                         0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                         0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                          0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                              0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                               0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                               0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                               0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                              0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                          0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                             0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                               0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                              0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                         0.29 &     4.66 r
  U_regb_biu/U762/ZN (oai2222d1)                      0.35 &     5.02 f
  U_regb_biu/sp_reg_15_/D (dfprb1)                    0.00 &     5.02 f
  data arrival time                                              5.02

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/sp_reg_15_/CP (dfprb1)                              4.42 r
  library setup time                                 -0.04       4.39
  data required time                                             4.39
  --------------------------------------------------------------------------
  data required time                                             4.39
  data arrival time                                             -5.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.63


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U726/ZN (oai2222d1)                   0.44 &     5.03 f
  U_regb_biu/sp_reg_3_/D (dfcrb1)                  0.00 &     5.03 f
  data arrival time                                           5.03

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.73       4.73
  clock reconvergence pessimism                    0.00       4.73
  clock uncertainty                               -0.30       4.43
  U_regb_biu/sp_reg_3_/CP (dfcrb1)                            4.43 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -5.03
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.63


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                      0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                         0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                         0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                          0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                         0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                             0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                              0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                               0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                              0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                              0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                              0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                              0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                              0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                              0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                         0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                         0.09 &     4.51 f
  U_regb_biu/U173/ZN (nd02d0)                         0.16 &     4.67 r
  U_regb_biu/U706/ZN (oai2222d1)                      0.36 &     5.03 f
  U_regb_biu/sp_reg_5_/D (dfcrb1)                     0.00 &     5.03 f
  data arrival time                                              5.03

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.73       4.73
  clock reconvergence pessimism                       0.00       4.73
  clock uncertainty                                  -0.30       4.43
  U_regb_biu/sp_reg_5_/CP (dfcrb1)                               4.43 r
  library setup time                                 -0.03       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.63


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_1__7_/D (denrq1)                 0.00 &     4.92 f
  data arrival time                                                   4.92

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.31
  data required time                                                  4.31
  -------------------------------------------------------------------------------
  data required time                                                  4.31
  data arrival time                                                  -4.92
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_5__7_/D (denrq1)                 0.00 &     4.92 f
  data arrival time                                                   4.92

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.31
  data required time                                                  4.31
  -------------------------------------------------------------------------------
  data required time                                                  4.31
  data arrival time                                                  -4.92
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_3__7_/D (denrq1)                 0.00 &     4.93 f
  data arrival time                                                   4.93

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.93
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_6__7_/D (denrq1)                 0.00 &     4.93 f
  data arrival time                                                   4.93

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.93
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_2__7_/D (denrq1)                 0.00 &     4.93 f
  data arrival time                                                   4.93

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.93
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_4__7_/D (denrq1)                 0.00 &     4.92 f
  data arrival time                                                   4.92

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.92
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                       0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                          0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                          0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                           0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                          0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                              0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                               0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                 0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                               0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                               0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                               0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                               0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                               0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                               0.14 &     4.30 f
  U_regb_biu/U321/ZN (nd02d0)                          0.09 &     4.39 r
  U_regb_biu/U71/Z (an03d1)                            0.16 &     4.56 r
  U_regb_biu/U70/ZN (nd02d1)                           0.06 &     4.61 f
  U_regb_biu/U704/Z (aor222d1)                         0.39 &     5.01 f
  U_regb_biu/address_reg_5_/D (dfcrb2)                 0.00 &     5.01 f
  data arrival time                                               5.01

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_5_/CP (dfcrb2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -5.01
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_7__7_/D (denrq1)                 0.00 &     4.93 f
  data arrival time                                                   4.93

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.93
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                              0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                              0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                               0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                   0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                    0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                    0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                    0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                   0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                               0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                     0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                                  0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                    0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                   0.14 &     4.37 f
  U_regb_biu/U170/ZN (mi02d2)                              0.29 &     4.66 r
  U_regb_biu/U166/ZN (inv0d1)                              0.26 &     4.92 f
  U_regb_biu/reg_file_reg_0__7_/D (denrq1)                 0.00 &     4.93 f
  data arrival time                                                   4.93

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_0__7_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.93
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.61


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                              0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                              0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                         0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                         0.20 &     4.67 f
  U_regb_biu/U674/Z (aor21d4)                         0.33 &     5.01 f
  U_regb_biu/pc_reg_14_/D (dfcrq1)                    0.00 &     5.01 f
  data arrival time                                              5.01

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_14_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.61


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/alu_cmd_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                          0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                          0.37 &     3.84 f
  U_control/U265/ZN (inv0d0)                          0.27 &     4.11 r
  U_control/U1036/ZN (nd02d1)                         0.16 &     4.27 f
  U_control/U81/Z (aor221d1)                          0.36 &     4.64 f
  U_control/U1039/Z (aor22d1)                         0.27 &     4.91 f
  U_control/alu_cmd_reg_0_/D (decrq1)                 0.00 &     4.91 f
  data arrival time                                              4.91

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/alu_cmd_reg_0_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.31
  data required time                                             4.31
  --------------------------------------------------------------------------
  data required time                                             4.31
  data arrival time                                             -4.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.60


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                  0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                   0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                           0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                          0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                           0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                       0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                          0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                          0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                         0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                               0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                               0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                              0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                               0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                               0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                 0.25 &     4.30 f
  U_regb_biu/U713/ZN (aoi222d1)                        0.45 &     4.75 r
  U_regb_biu/U179/ZN (nd02d2)                          0.05 &     4.80 f
  U_regb_biu/U151/ZN (nd12d1)                          0.04 &     4.84 r
  U_regb_biu/U488/ZN (nd03d0)                          0.17 &     5.00 f
  U_regb_biu/address_reg_4_/D (dfcrn2)                 0.00 &     5.00 f
  data arrival time                                               5.00

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_4_/CP (dfcrn2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -5.00
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.60


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                      0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                         0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                         0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                        0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                               0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                              0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                              0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                               0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                             0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                              0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                              0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                0.25 &     4.30 f
  U_regb_biu/U164/ZN (mi02d2)                         0.32 &     4.62 r
  U_regb_biu/U712/ZN (oai2222d1)                      0.37 &     4.99 f
  U_regb_biu/sp_reg_12_/D (dfprb1)                    0.00 &     4.99 f
  data arrival time                                              4.99

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/sp_reg_12_/CP (dfprb1)                              4.42 r
  library setup time                                 -0.04       4.39
  data required time                                             4.39
  --------------------------------------------------------------------------
  data required time                                             4.39
  data arrival time                                             -4.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.60


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/alu_cmd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                          0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                          0.37 &     3.84 f
  U_control/U265/ZN (inv0d0)                          0.27 &     4.11 r
  U_control/U1036/ZN (nd02d1)                         0.16 &     4.27 f
  U_control/U81/Z (aor221d1)                          0.36 &     4.64 f
  U_control/U102/Z (aor22d1)                          0.27 &     4.90 f
  U_control/alu_cmd_reg_1_/D (decrq1)                 0.00 &     4.90 f
  data arrival time                                              4.90

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/alu_cmd_reg_1_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.31
  data required time                                             4.31
  --------------------------------------------------------------------------
  data required time                                             4.31
  data arrival time                                             -4.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.60


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                      0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                         0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                         0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                          0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                          0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                              0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                              0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                             0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                               0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                              0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                              0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                              0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                             0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                               0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                          0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                         0.29 &     4.74 f
  U_regb_biu/U649/Z (aor21d1)                         0.26 &     5.00 f
  U_regb_biu/pc_reg_10_/D (dfcrq1)                    0.00 &     5.00 f
  data arrival time                                              5.00

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/pc_reg_10_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -5.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.59


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/alu_cmd_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                          0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                          0.37 &     3.84 f
  U_control/U265/ZN (inv0d0)                          0.27 &     4.11 r
  U_control/U1036/ZN (nd02d1)                         0.16 &     4.27 f
  U_control/U81/Z (aor221d1)                          0.36 &     4.64 f
  U_control/U103/Z (aor22d1)                          0.26 &     4.90 f
  U_control/alu_cmd_reg_2_/D (decrq1)                 0.00 &     4.90 f
  data arrival time                                              4.90

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/alu_cmd_reg_2_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.59


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                   0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                    0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                            0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                           0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                            0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                        0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                           0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                           0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                          0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                 0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                               0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                 0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                 0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                  0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                  0.21 &     4.25 f
  U_regb_biu/U727/ZN (aoi222d1)                         0.50 &     4.76 r
  U_regb_biu/U101/ZN (nd02d1)                           0.06 &     4.82 f
  U_regb_biu/U191/ZN (nd02d1)                           0.06 &     4.88 r
  U_regb_biu/U100/ZN (nd02d1)                           0.11 &     4.99 f
  U_regb_biu/address_reg_11_/D (dfcrn2)                 0.00 &     4.99 f
  data arrival time                                                4.99

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_regb_biu/address_reg_11_/CP (dfcrn2)                           4.42 r
  library setup time                                   -0.03       4.40
  data required time                                               4.40
  ----------------------------------------------------------------------------
  data required time                                               4.40
  data arrival time                                               -4.99
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.59


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                         0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                         0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                           0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                           0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                         0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                           0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                         0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                               0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                              0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                          0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                              0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                             0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                            0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                              0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                               0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                         0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                         0.19 &     4.59 f
  U_regb_biu/U598/Z (aor222d1)                        0.41 &     5.00 f
  U_regb_biu/pc_reg_1_/D (dfcrq1)                     0.00 &     5.00 f
  data arrival time                                              5.00

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.74       4.74
  clock reconvergence pessimism                       0.00       4.74
  clock uncertainty                                  -0.30       4.44
  U_regb_biu/pc_reg_1_/CP (dfcrq1)                               4.44 r
  library setup time                                 -0.02       4.42
  data required time                                             4.42
  --------------------------------------------------------------------------
  data required time                                             4.42
  data arrival time                                             -5.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.58


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U61/ZN (nd03d1)                       0.45 &     4.52 r
  U_regb_biu/U740/ZN (oai2222d1)                   0.45 &     4.98 f
  U_regb_biu/sp_reg_9_/D (dfcrb1)                  0.00 &     4.98 f
  data arrival time                                           4.98

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/sp_reg_9_/CP (dfcrb1)                            4.42 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.98
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.58


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U61/ZN (nd03d1)                       0.45 &     4.52 r
  U_regb_biu/U769/ZN (oai2222d1)                   0.45 &     4.97 f
  U_regb_biu/sp_reg_8_/D (dfcrb1)                  0.00 &     4.97 f
  data arrival time                                           4.97

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/sp_reg_8_/CP (dfcrb1)                            4.42 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.97
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.58


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U61/ZN (nd03d1)                       0.45 &     4.52 r
  U_regb_biu/U730/ZN (oai2222d1)                   0.45 &     4.97 f
  U_regb_biu/sp_reg_10_/D (dfcrb1)                 0.00 &     4.97 f
  data arrival time                                           4.97

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/sp_reg_10_/CP (dfcrb1)                           4.42 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.97
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.57


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U61/ZN (nd03d1)                       0.45 &     4.52 r
  U_regb_biu/U720/ZN (oai2222d1)                   0.45 &     4.97 f
  U_regb_biu/sp_reg_11_/D (dfcrb1)                 0.00 &     4.97 f
  data arrival time                                           4.97

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/sp_reg_11_/CP (dfcrb1)                           4.42 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.97
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.57


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                   0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                    0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                            0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                           0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                            0.23 &     1.56 f
  U_regb_biu/U471/ZN (aoi2222d1)                        0.27 &     1.82 r
  U_regb_biu/U109/ZN (mi02d0)                           0.32 &     2.14 f
  U_regb_biu/U662/Z (aor22d1)                           0.22 &     2.36 f
  U_regb_biu/U108/Z (aor221d1)                          0.46 &     2.82 f
  U_alu/U339/Z (mx02d0)                                 0.30 &     3.12 r
  U_alu/U340/ZN (nd02d1)                                0.12 &     3.24 f
  U_alu/U277/ZN (inv0d2)                                0.09 &     3.33 r
  U_alu/U341/Z (xr02d1)                                 0.26 &     3.59 f
  U_alu/U151/Z (aor222d1)                               0.34 &     3.93 f
  U_alu/U110/ZN (inv0d1)                                0.06 &     4.00 r
  U_alu/U109/ZN (nd02d2)                                0.06 &     4.05 f
  U_alu/U38/Z (mx02d2)                                  0.25 &     4.30 f
  U_regb_biu/U717/ZN (aoi222d1)                         0.49 &     4.79 r
  U_regb_biu/U358/ZN (nd02d2)                           0.06 &     4.85 f
  U_regb_biu/U185/ZN (nd02d2)                           0.06 &     4.90 r
  U_regb_biu/U187/ZN (nd02d2)                           0.06 &     4.96 f
  U_regb_biu/address_reg_12_/D (dfcrb2)                 0.00 &     4.96 f
  data arrival time                                                4.96

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_regb_biu/address_reg_12_/CP (dfcrb2)                           4.42 r
  library setup time                                   -0.03       4.40
  data required time                                               4.40
  ----------------------------------------------------------------------------
  data required time                                               4.40
  data arrival time                                               -4.96
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.57


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U166/ZN (nd02d2)                               0.19 &     1.62 r
  U_control/U59/ZN (invbd2)                                0.25 &     1.87 f
  U_control/U411/ZN (nd02d2)                               0.12 &     1.99 r
  U_control/U90/ZN (inv0d0)                                0.36 &     2.34 f
  U_control/U71/ZN (nd02d0)                                0.36 &     2.70 r
  U_control/U120/ZN (inv0d0)                               0.41 &     3.11 f
  U_control/U4/Z (an02d1)                                  0.20 &     3.32 f
  U_control/U5/Z (or02d1)                                  0.15 &     3.46 f
  U_control/U907/ZN (nr02d0)                               0.07 &     3.54 r
  U_control/U95/Z (an04d1)                                 0.22 &     3.76 r
  U_control/U238/ZN (nd04d0)                               0.16 &     3.91 f
  U_control/U914/Z (aor221d1)                              0.28 &     4.19 f
  U_control/U335/ZN (nd12d1)                               0.07 &     4.27 r
  U_control/U286/ZN (nd02d2)                               0.08 &     4.35 f
  U_regb_biu/U305/Z (aor21d4)                              0.27 &     4.62 f
  U_regb_biu/U571/ZN (inv0d1)                              0.08 &     4.70 r
  U_regb_biu/U572/ZN (nr02d0)                              0.10 &     4.80 f
  U_regb_biu/U484/Z (mx02d0)                               0.18 &     4.98 f
  U_regb_biu/out_pointer_reg_0_/D (dfcrb1)                 0.00 &     4.98 f
  data arrival time                                                   4.98

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                           4.44 r
  library setup time                                      -0.02       4.42
  data required time                                                  4.42
  -------------------------------------------------------------------------------
  data required time                                                  4.42
  data arrival time                                                  -4.98
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.56


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                 0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                 0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                          0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                          0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                         0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                          0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                      0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                         0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                         0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                          0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                          0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                              0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                              0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                             0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                               0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                              0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                              0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                              0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                             0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                               0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                          0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                         0.29 &     4.74 f
  U_regb_biu/U644/Z (mx02d0)                          0.24 &     4.98 f
  U_regb_biu/psw_reg_2_/D (dfcrq1)                    0.00 &     4.98 f
  data arrival time                                              4.98

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.74       4.74
  clock reconvergence pessimism                       0.00       4.74
  clock uncertainty                                  -0.30       4.44
  U_regb_biu/psw_reg_2_/CP (dfcrq1)                              4.44 r
  library setup time                                 -0.02       4.42
  data required time                                             4.42
  --------------------------------------------------------------------------
  data required time                                             4.42
  data arrival time                                             -4.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.55


  Startpoint: U_regb_biu/out_pointer_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/state_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_1_/CP (dfcrb2)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_1_/Q (dfcrb2)                  0.48 &     1.22 f
  U_regb_biu/U190/ZN (nd02d2)                               0.08 &     1.30 r
  U_regb_biu/U261/ZN (invbd4)                               0.07 &     1.37 f
  U_regb_biu/U583/Z (aor22d1)                               0.22 &     1.59 f
  U_regb_biu/U139/Z (aor221d1)                              0.48 &     2.06 f
  U_control/U93/ZN (nd02d1)                                 0.13 &     2.19 r
  U_control/U390/ZN (nd02d2)                                0.16 &     2.35 f
  U_control/U153/ZN (inv0d0)                                0.22 &     2.58 r
  U_control/U208/Z (an02d1)                                 0.15 &     2.73 r
  U_control/U412/Z (an12d2)                                 0.12 &     2.85 r
  U_control/U675/ZN (nd02d2)                                0.05 &     2.90 f
  U_control/U181/ZN (inv0d1)                                0.20 &     3.11 r
  U_control/U405/ZN (nd02d1)                                0.17 &     3.28 f
  U_control/U427/CN (clk2d2)                                0.53 &     3.80 r
  U_control/U723/Z (aor22d1)                                0.20 &     4.00 r
  U_control/U724/Z (aor21d1)                                0.16 &     4.16 r
  U_control/U725/Z (aor211d1)                               0.19 &     4.36 r
  U_control/U770/ZN (nr04d0)                                0.13 &     4.49 f
  U_control/U771/ZN (nd04d0)                                0.15 &     4.64 r
  U_control/U774/Z (aor221d1)                               0.19 &     4.83 r
  U_control/state_reg_1_/D (decrq4)                         0.00 &     4.83 r
  data arrival time                                                    4.83

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.72       4.72
  clock reconvergence pessimism                             0.00       4.72
  clock uncertainty                                        -0.30       4.42
  U_control/state_reg_1_/CP (decrq4)                                   4.42 r
  library setup time                                       -0.13       4.28
  data required time                                                   4.28
  --------------------------------------------------------------------------------
  data required time                                                   4.28
  data arrival time                                                   -4.83
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.55


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/out_pointer_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U166/ZN (nd02d2)                               0.19 &     1.62 r
  U_control/U59/ZN (invbd2)                                0.25 &     1.87 f
  U_control/U411/ZN (nd02d2)                               0.12 &     1.99 r
  U_control/U90/ZN (inv0d0)                                0.36 &     2.34 f
  U_control/U71/ZN (nd02d0)                                0.36 &     2.70 r
  U_control/U120/ZN (inv0d0)                               0.41 &     3.11 f
  U_control/U4/Z (an02d1)                                  0.20 &     3.32 f
  U_control/U5/Z (or02d1)                                  0.15 &     3.46 f
  U_control/U907/ZN (nr02d0)                               0.07 &     3.54 r
  U_control/U95/Z (an04d1)                                 0.22 &     3.76 r
  U_control/U238/ZN (nd04d0)                               0.16 &     3.91 f
  U_control/U914/Z (aor221d1)                              0.28 &     4.19 f
  U_control/U335/ZN (nd12d1)                               0.07 &     4.27 r
  U_control/U286/ZN (nd02d2)                               0.08 &     4.35 f
  U_regb_biu/U305/Z (aor21d4)                              0.27 &     4.62 f
  U_regb_biu/U206/Z (aor21d1)                              0.18 &     4.80 f
  U_regb_biu/U573/Z (aor22d1)                              0.16 &     4.96 f
  U_regb_biu/out_pointer_reg_1_/D (dfcrb2)                 0.00 &     4.96 f
  data arrival time                                                   4.96

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/out_pointer_reg_1_/CP (dfcrb2)                           4.44 r
  library setup time                                      -0.02       4.42
  data required time                                                  4.42
  -------------------------------------------------------------------------------
  data required time                                                  4.42
  data arrival time                                                  -4.96
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.55


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                   0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                    0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                            0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                           0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                            0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                        0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                           0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                           0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                          0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                 0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                 0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                              0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                              0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                              0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                              0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                              0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                            0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                              0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                               0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                0.12 &     4.41 f
  U_regb_biu/U330/ZN (nd02d0)                           0.09 &     4.49 r
  U_regb_biu/U331/ZN (nd03d0)                           0.13 &     4.62 f
  U_regb_biu/U102/ZN (nd12d0)                           0.15 &     4.77 f
  U_regb_biu/U700/Z (aor22d1)                           0.18 &     4.95 f
  U_regb_biu/address_reg_14_/D (dfcrq4)                 0.00 &     4.95 f
  data arrival time                                                4.95

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_regb_biu/address_reg_14_/CP (dfcrq4)                           4.42 r
  library setup time                                   -0.01       4.41
  data required time                                               4.41
  ----------------------------------------------------------------------------
  data required time                                               4.41
  data arrival time                                               -4.95
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.54


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 r
  U_alu/U80/ZN (invbd4)                               0.06 &     3.32 f
  U_alu/U0/U61/ZN (inv0d1)                            0.06 &     3.38 r
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 f
  U_alu/U0/U63/ZN (nd03d0)                            0.09 &     3.52 r
  U_alu/U0/U18/ZN (nd02d1)                            0.11 &     3.64 f
  U_alu/U0/U2/ZN (nd02d1)                             0.06 &     3.70 r
  U_alu/U0/U3/ZN (nd02d1)                             0.08 &     3.78 f
  U_alu/U0/U22/Z (an02d1)                             0.12 &     3.90 f
  U_alu/U0/U64/Z (aor21d1)                            0.15 &     4.05 f
  U_alu/U0/U14/CO (cg01d1)                            0.22 &     4.27 f
  U_alu/U376/Z (aor21d1)                              0.22 &     4.49 f
  U_alu/U377/Z (aor22d1)                              0.27 &     4.77 f
  U_regb_biu/U636/Z (mx02d0)                          0.19 &     4.96 f
  U_regb_biu/psw_reg_1_/D (dfcrq1)                    0.00 &     4.96 f
  data arrival time                                              4.96

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.74       4.74
  clock reconvergence pessimism                       0.00       4.74
  clock uncertainty                                  -0.30       4.44
  U_regb_biu/psw_reg_1_/CP (dfcrq1)                              4.44 r
  library setup time                                 -0.02       4.42
  data required time                                             4.42
  --------------------------------------------------------------------------
  data required time                                             4.42
  data arrival time                                             -4.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.54


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                  0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                   0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                           0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                          0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                           0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                       0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                          0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                          0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                         0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                               0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                               0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                              0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                               0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                 0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                 0.21 &     4.25 f
  U_regb_biu/U721/ZN (aoi2222d1)                       0.25 &     4.51 r
  U_regb_biu/U723/ZN (nd02d1)                          0.06 &     4.57 f
  U_regb_biu/U724/Z (aor222d1)                         0.37 &     4.94 f
  U_regb_biu/address_reg_3_/D (dfcrb2)                 0.00 &     4.94 f
  data arrival time                                               4.94

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_3_/CP (dfcrb2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -4.94
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.54


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U386/Z (an03d1)                       0.31 &     2.91 f
  U_regb_biu/U424/ZN (nd02d1)                      0.19 &     3.10 r
  U_regb_biu/U131/Z (an02d1)                       0.18 &     3.28 r
  U_regb_biu/U65/ZN (nd04d4)                       0.35 &     3.63 f
  U_regb_biu/U119/ZN (inv0d1)                      0.26 &     3.89 r
  U_regb_biu/U390/ZN (aoi211d1)                    0.29 &     4.18 f
  U_regb_biu/U393/Z (an02d1)                       0.17 &     4.35 f
  U_regb_biu/U633/Z (aor21d1)                      0.19 &     4.54 f
  U_regb_biu/U637/ZN (inv0d1)                      0.05 &     4.59 r
  U_regb_biu/U642/ZN (oai2222d1)                   0.34 &     4.94 f
  U_regb_biu/pc_reg_9_/D (dfcrq1)                  0.00 &     4.94 f
  data arrival time                                           4.94

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.72       4.72
  clock reconvergence pessimism                    0.00       4.72
  clock uncertainty                               -0.30       4.42
  U_regb_biu/pc_reg_9_/CP (dfcrq1)                            4.42 r
  library setup time                              -0.02       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.94
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.53


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/w_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U863/Z (aor211d1)                               0.29 &     3.90 f
  U_control/U229/Z (aor311d1)                               0.27 &     4.16 f
  U_control/U246/ZN (nd12d1)                                0.06 &     4.22 r
  U_control/U213/Z (an02d1)                                 0.10 &     4.33 r
  U_control/U370/ZN (nd03d0)                                0.17 &     4.50 f
  U_control/U247/Z (aor221d1)                               0.35 &     4.85 f
  U_control/w_addr_reg_1_/D (decrq2)                        0.00 &     4.85 f
  data arrival time                                                    4.85

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/w_addr_reg_1_/CP (decrq2)                                  4.44 r
  library setup time                                       -0.11       4.33
  data required time                                                   4.33
  --------------------------------------------------------------------------------
  data required time                                                   4.33
  data arrival time                                                   -4.85
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_4__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_3__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_6__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_0__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_0__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_2__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_7__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_1__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U456/ZN (aoi2222d1)                           0.26 &     1.91 r
  U_regb_biu/U198/ZN (mi02d0)                              0.29 &     2.20 f
  U_regb_biu/U195/ZN (nd02d1)                              0.10 &     2.30 r
  U_regb_biu/U196/Z (an03d1)                               0.17 &     2.46 r
  U_regb_biu/U199/ZN (nd02d1)                              0.16 &     2.63 f
  U_alu/U316/Z (aor222d1)                                  0.29 &     2.91 f
  U_alu/U144/ZN (inv0d1)                                   0.05 &     2.96 r
  U_alu/U85/Z (an03d1)                                     0.24 &     3.20 r
  U_alu/U95/ZN (inv0d0)                                    0.30 &     3.50 f
  U_alu/U230/ZN (nd02d0)                                   0.13 &     3.63 r
  U_alu/U264/ZN (nd03d0)                                   0.10 &     3.73 f
  U_alu/U242/ZN (nd12d0)                                   0.08 &     3.82 r
  U_alu/U184/ZN (nd04d0)                                   0.19 &     4.01 f
  U_alu/U213/ZN (nd02d0)                                   0.15 &     4.17 r
  U_alu/U214/ZN (nd02d2)                                   0.14 &     4.30 f
  U_regb_biu/U325/ZN (inv0d0)                              0.12 &     4.42 r
  U_regb_biu/U174/ZN (nd02d2)                              0.09 &     4.51 f
  U_regb_biu/U382/ZN (nd02d2)                              0.06 &     4.57 r
  U_regb_biu/U175/ZN (inv0d1)                              0.26 &     4.83 f
  U_regb_biu/reg_file_reg_5__5_/D (denrq1)                 0.00 &     4.83 f
  data arrival time                                                   4.83

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__5_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.83
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.51


  Startpoint: U_regb_biu/out_pointer_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_op_d_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_1_/CP (dfcrb2)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_1_/Q (dfcrb2)                  0.48 &     1.22 f
  U_regb_biu/U190/ZN (nd02d2)                               0.08 &     1.30 r
  U_regb_biu/U261/ZN (invbd4)                               0.07 &     1.37 f
  U_regb_biu/U583/Z (aor22d1)                               0.22 &     1.59 f
  U_regb_biu/U139/Z (aor221d1)                              0.48 &     2.06 f
  U_control/U93/ZN (nd02d1)                                 0.13 &     2.19 r
  U_control/U390/ZN (nd02d2)                                0.16 &     2.35 f
  U_control/U153/ZN (inv0d0)                                0.22 &     2.58 r
  U_control/U208/Z (an02d1)                                 0.15 &     2.73 r
  U_control/U412/Z (an12d2)                                 0.12 &     2.85 r
  U_control/U675/ZN (nd02d2)                                0.05 &     2.90 f
  U_control/U181/ZN (inv0d1)                                0.20 &     3.11 r
  U_control/U405/ZN (nd02d1)                                0.17 &     3.28 f
  U_control/U427/CN (clk2d2)                                0.53 &     3.80 r
  U_control/U723/Z (aor22d1)                                0.20 &     4.00 r
  U_control/U724/Z (aor21d1)                                0.16 &     4.16 r
  U_control/U725/Z (aor211d1)                               0.19 &     4.36 r
  U_control/U726/ZN (nr04d0)                                0.15 &     4.51 f
  U_control/U739/ZN (oai221d1)                              0.29 &     4.80 r
  U_control/opcode_op_d_reg_2_/D (decrq1)                   0.00 &     4.80 r
  data arrival time                                                    4.80

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/opcode_op_d_reg_2_/CP (decrq1)                             4.44 r
  library setup time                                       -0.14       4.30
  data required time                                                   4.30
  --------------------------------------------------------------------------------
  data required time                                                   4.30
  data arrival time                                                   -4.80
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_1__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_3__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_4__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_2__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_5__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_6__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_7__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 f
  U_alu/U342/ZN (nd02d1)                                   0.08 &     3.27 r
  U_alu/U138/ZN (nd02d0)                                   0.09 &     3.36 f
  U_alu/U139/Z (aor222d1)                                  0.33 &     3.69 f
  U_alu/U166/ZN (nd02d1)                                   0.06 &     3.74 r
  U_alu/U168/Z (an03d1)                                    0.16 &     3.91 r
  U_alu/U65/ZN (nd02d1)                                    0.08 &     3.99 f
  U_alu/U3/ZN (nd02d1)                                     0.06 &     4.05 r
  U_alu/U5/ZN (nd02d1)                                     0.21 &     4.25 f
  U_regb_biu/U155/ZN (inv0d1)                              0.10 &     4.36 r
  U_regb_biu/U83/ZN (nd02d1)                               0.09 &     4.44 f
  U_regb_biu/U82/ZN (nd02d1)                               0.08 &     4.52 r
  U_regb_biu/U165/ZN (inv0d1)                              0.29 &     4.81 f
  U_regb_biu/reg_file_reg_0__3_/D (denrq1)                 0.00 &     4.82 f
  data arrival time                                                   4.82

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_0__3_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.82
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.50


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/state_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U198/Z (an02d2)                          0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                          0.40 &     4.01 f
  U_control/U372/ZN (nd02d0)                         0.22 &     4.23 r
  U_control/U744/ZN (inv0d1)                         0.11 &     4.34 f
  U_control/U750/Z (aor22d1)                         0.21 &     4.55 f
  U_control/U752/Z (aor211d1)                        0.25 &     4.80 f
  U_control/state_reg_3_/D (decrq1)                  0.00 &     4.80 f
  data arrival time                                             4.80

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/state_reg_3_/CP (decrq1)                            4.42 r
  library setup time                                -0.11       4.30
  data required time                                            4.30
  -------------------------------------------------------------------------
  data required time                                            4.30
  data arrival time                                            -4.80
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.50


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/a_reg_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 r
  U_alu/U80/ZN (invbd4)                               0.06 &     3.32 f
  U_alu/U0/U61/ZN (inv0d1)                            0.06 &     3.38 r
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 f
  U_alu/U0/U63/ZN (nd03d0)                            0.09 &     3.52 r
  U_alu/U0/U18/ZN (nd02d1)                            0.11 &     3.64 f
  U_alu/U0/U2/ZN (nd02d1)                             0.06 &     3.70 r
  U_alu/U0/U3/ZN (nd02d1)                             0.08 &     3.78 f
  U_alu/U0/U22/Z (an02d1)                             0.12 &     3.90 f
  U_alu/U0/U64/Z (aor21d1)                            0.15 &     4.05 f
  U_alu/U0/U14/CO (cg01d1)                            0.22 &     4.27 f
  U_alu/U77/Z (xr03d1)                                0.25 &     4.53 r
  U_alu/U298/ZN (oai2222d1)                           0.36 &     4.88 f
  U_alu/a_reg_reg_0_/D (dfcrq1)                       0.00 &     4.88 f
  data arrival time                                              4.88

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_alu/a_reg_reg_0_/CP (dfcrq1)                                 4.41 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.49


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (propagated)                 0.72       0.72
  U_regb_biu/cycle_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/cycle_reg/Q (dfcrq4)                  0.44 &     1.17 r
  U_regb_biu/U775/ZN (invbd7)                      0.07 &     1.24 f
  U_regb_biu/U779/ZN (inv0d0)                      0.06 &     1.31 r
  U_regb_biu/U805/ZN (inv0d0)                      0.07 &     1.37 f
  U_regb_biu/U804/ZN (inv0d0)                      0.13 &     1.50 r
  U_regb_biu/U425/ZN (nd02d0)                      0.48 &     1.99 f
  U_regb_biu/U395/Z (aor31d1)                      0.62 &     2.61 f
  U_regb_biu/U62/ZN (nd04d1)                       0.58 &     3.19 r
  U_regb_biu/U396/Z (an02d1)                       0.18 &     3.37 r
  U_regb_biu/U86/ZN (nd04d1)                       0.70 &     4.08 f
  U_regb_biu/U693/ZN (nd03d0)                      0.22 &     4.30 r
  U_regb_biu/U55/Z (bufbd1)                        0.28 &     4.58 r
  U_regb_biu/U755/ZN (nr02d0)                      0.13 &     4.72 f
  U_regb_biu/U756/ZN (nr02d0)                      0.09 &     4.80 r
  U_regb_biu/U443/ZN (nd02d1)                      0.08 &     4.88 f
  U_regb_biu/sp_reg_0_/D (dfcrb1)                  0.00 &     4.88 f
  data arrival time                                           4.88

  clock clk (rise edge)                            4.00       4.00
  clock network delay (propagated)                 0.73       4.73
  clock reconvergence pessimism                    0.00       4.73
  clock uncertainty                               -0.30       4.43
  U_regb_biu/sp_reg_0_/CP (dfcrb1)                            4.43 r
  library setup time                              -0.03       4.40
  data required time                                          4.40
  -----------------------------------------------------------------------
  data required time                                          4.40
  data arrival time                                          -4.88
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.48


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                              0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                              0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                         0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                         0.20 &     4.67 f
  U_regb_biu/U668/Z (mx02d0)                          0.21 &     4.88 f
  U_regb_biu/psw_reg_6_/D (dfcrq1)                    0.00 &     4.88 f
  data arrival time                                              4.88

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_regb_biu/psw_reg_6_/CP (dfcrq1)                              4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.48


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/p_reg_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 r
  U_alu/U80/ZN (invbd4)                               0.06 &     3.32 f
  U_alu/U0/U61/ZN (inv0d1)                            0.06 &     3.38 r
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 f
  U_alu/U0/U63/ZN (nd03d0)                            0.09 &     3.52 r
  U_alu/U0/U18/ZN (nd02d1)                            0.11 &     3.64 f
  U_alu/U0/U2/ZN (nd02d1)                             0.06 &     3.70 r
  U_alu/U0/U3/ZN (nd02d1)                             0.08 &     3.78 f
  U_alu/U0/U22/Z (an02d1)                             0.12 &     3.90 f
  U_alu/U0/U64/Z (aor21d1)                            0.15 &     4.05 f
  U_alu/U0/U14/CO (cg01d1)                            0.22 &     4.27 f
  U_alu/U78/Z (bufbd1)                                0.16 &     4.43 f
  U_alu/U189/Z (xr03d1)                               0.25 &     4.68 f
  U_alu/U295/Z (aor22d1)                              0.19 &     4.88 f
  U_alu/p_reg_reg_8_/D (dfcrq1)                       0.00 &     4.88 f
  data arrival time                                              4.88

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_alu/p_reg_reg_8_/CP (dfcrq1)                                 4.41 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.48


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                   0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                    0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                            0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                           0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                            0.23 &     1.56 f
  U_regb_biu/U479/ZN (aoi2222d1)                        0.27 &     1.83 r
  U_regb_biu/U477/ZN (mi02d0)                           0.31 &     2.13 f
  U_regb_biu/U678/Z (aor22d1)                           0.21 &     2.34 f
  U_regb_biu/U110/Z (or03d1)                            0.41 &     2.75 f
  U_alu/U154/Z (aor21d1)                                0.30 &     3.05 f
  U_alu/U23/ZN (inv0d1)                                 0.06 &     3.11 r
  U_alu/U20/ZN (nd02d1)                                 0.07 &     3.17 f
  U_alu/U21/ZN (nd02d1)                                 0.10 &     3.28 r
  U_alu/U100/ZN (nd02d0)                                0.12 &     3.40 f
  U_alu/U158/ZN (oaim2m11d1)                            0.32 &     3.72 f
  U_alu/U54/Z (mx02d0)                                  0.18 &     3.90 f
  U_alu/U269/Z (aor211d1)                               0.24 &     4.14 f
  U_alu/U53/ZN (nd02d1)                                 0.09 &     4.23 r
  U_alu/U225/ZN (nd02d2)                                0.14 &     4.37 f
  U_regb_biu/U349/ZN (nd02d0)                           0.09 &     4.46 r
  U_regb_biu/U350/Z (an03d1)                            0.17 &     4.63 r
  U_regb_biu/U351/ZN (nd02d1)                           0.06 &     4.69 f
  U_regb_biu/U764/Z (aor22d1)                           0.17 &     4.86 f
  U_regb_biu/address_reg_15_/D (dfcrb2)                 0.00 &     4.86 f
  data arrival time                                                4.86

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.73       4.73
  clock reconvergence pessimism                         0.00       4.73
  clock uncertainty                                    -0.30       4.43
  U_regb_biu/address_reg_15_/CP (dfcrb2)                           4.43 r
  library setup time                                   -0.03       4.40
  data required time                                               4.40
  ----------------------------------------------------------------------------
  data required time                                               4.40
  data arrival time                                               -4.86
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.47


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/w_addr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U84/ZN (inv0d1)                                 0.09 &     3.69 r
  U_control/U252/ZN (inv0d1)                                0.06 &     3.75 f
  U_control/U383/Z (aor21d4)                                0.26 &     4.01 f
  U_control/U572/ZN (nd02d1)                                0.05 &     4.06 r
  U_control/U233/ZN (nd03d0)                                0.11 &     4.18 f
  U_control/U542/Z (or02d1)                                 0.14 &     4.31 f
  U_control/U151/ZN (nd12d0)                                0.07 &     4.38 r
  U_control/U598/ZN (nd04d0)                                0.15 &     4.53 f
  U_control/U217/ZN (nd02d0)                                0.11 &     4.64 r
  U_control/U219/ZN (nd03d0)                                0.15 &     4.79 f
  U_control/w_addr_reg_0_/D (decrq1)                        0.00 &     4.79 f
  data arrival time                                                    4.79

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/w_addr_reg_0_/CP (decrq1)                                  4.44 r
  library setup time                                       -0.11       4.33
  data required time                                                   4.33
  --------------------------------------------------------------------------------
  data required time                                                   4.33
  data arrival time                                                   -4.79
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.46


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/carry_src_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                            0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                            0.37 &     3.84 f
  U_control/U1012/Z (aor211d1)                          0.34 &     4.18 f
  U_control/U1013/ZN (nd02d1)                           0.13 &     4.31 r
  U_control/U1014/ZN (inv0d1)                           0.12 &     4.43 f
  U_control/U1022/ZN (oai21d1)                          0.19 &     4.62 r
  U_control/U1025/Z (aor22d1)                           0.19 &     4.81 r
  U_control/carry_src_reg_1_/D (dfcrq1)                 0.00 &     4.81 r
  data arrival time                                                4.81

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_control/carry_src_reg_1_/CP (dfcrq1)                           4.42 r
  library setup time                                   -0.04       4.37
  data required time                                               4.37
  ----------------------------------------------------------------------------
  data required time                                               4.37
  data arrival time                                               -4.81
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.43


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/data_op_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U198/Z (an02d2)                           0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                           0.40 &     4.01 f
  U_control/U185/ZN (aoi221d1)                        0.46 &     4.47 r
  U_control/U957/ZN (aon211d1)                        0.26 &     4.73 f
  U_control/data_op_reg_0_/D (decrq1)                 0.00 &     4.73 f
  data arrival time                                              4.73

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_control/data_op_reg_0_/CP (decrq1)                           4.41 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.43


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/carry_src_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                            0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                            0.37 &     3.84 f
  U_control/U1012/Z (aor211d1)                          0.34 &     4.18 f
  U_control/U1013/ZN (nd02d1)                           0.13 &     4.31 r
  U_control/U1014/ZN (inv0d1)                           0.12 &     4.43 f
  U_control/U1022/ZN (oai21d1)                          0.19 &     4.62 r
  U_control/U1023/Z (aor22d1)                           0.18 &     4.80 r
  U_control/carry_src_reg_0_/D (dfcrq1)                 0.00 &     4.80 r
  data arrival time                                                4.80

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_control/carry_src_reg_0_/CP (dfcrq1)                           4.42 r
  library setup time                                   -0.04       4.37
  data required time                                               4.37
  ----------------------------------------------------------------------------
  data required time                                               4.37
  data arrival time                                               -4.80
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.43


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/data_op_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U198/Z (an02d2)                           0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                           0.40 &     4.01 f
  U_control/U185/ZN (aoi221d1)                        0.46 &     4.47 r
  U_control/U961/ZN (oai21d1)                         0.26 &     4.73 f
  U_control/data_op_reg_1_/D (decrq1)                 0.00 &     4.73 f
  data arrival time                                              4.73

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/data_op_reg_1_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.43


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_2__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_0__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_0__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_3__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_5__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_4__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_6__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_7__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                           0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                              0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                              0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                               0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                               0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                   0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                   0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                                  0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                    0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                   0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                   0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                   0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                                  0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                    0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                     0.25 &     4.17 f
  U_regb_biu/U63/ZN (mi02d2)                               0.28 &     4.45 r
  U_regb_biu/U140/ZN (inv0d1)                              0.29 &     4.74 f
  U_regb_biu/reg_file_reg_1__2_/D (denrq1)                 0.00 &     4.74 f
  data arrival time                                                   4.74

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__2_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.74
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                       0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                          0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                          0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                           0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                           0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                               0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                               0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                              0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                               0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                               0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                               0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                              0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                 0.25 &     4.17 f
  U_regb_biu/U731/ZN (aoi2222d1)                       0.23 &     4.40 r
  U_regb_biu/U733/ZN (nd02d1)                          0.06 &     4.46 f
  U_regb_biu/U734/Z (aor222d1)                         0.36 &     4.82 f
  U_regb_biu/address_reg_2_/D (dfcrb2)                 0.00 &     4.82 f
  data arrival time                                               4.82

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_2_/CP (dfcrb2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -4.82
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.42


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/alu_cmd_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U166/ZN (nd02d2)                          0.17 &     1.57 f
  U_control/U59/ZN (invbd2)                           0.22 &     1.79 r
  U_control/U411/ZN (nd02d2)                          0.12 &     1.91 f
  U_control/U90/ZN (inv0d0)                           0.32 &     2.23 r
  U_control/U70/ZN (nd02d2)                           0.09 &     2.32 f
  U_control/U190/Z (an03d1)                           0.17 &     2.49 f
  U_control/U430/ZN (nd02d2)                          0.07 &     2.55 r
  U_control/U459/ZN (invbd2)                          0.05 &     2.61 f
  U_control/U400/Z (an02d2)                           0.13 &     2.74 f
  U_control/U399/ZN (nd02d2)                          0.06 &     2.80 r
  U_control/U114/ZN (inv0d1)                          0.10 &     2.90 f
  U_control/U68/ZN (nd02d2)                           0.10 &     3.00 r
  U_control/U66/ZN (invbd2)                           0.06 &     3.06 f
  U_control/U131/Z (aor22d1)                          0.20 &     3.26 f
  U_control/U927/Z (aor221d1)                         0.24 &     3.50 f
  U_control/U326/ZN (inv0d1)                          0.06 &     3.56 r
  U_control/U51/ZN (nd02d1)                           0.08 &     3.64 f
  U_control/U494/ZN (aoi211d1)                        0.29 &     3.93 r
  U_control/U1044/ZN (nd03d0)                         0.10 &     4.03 f
  U_control/U1046/Z (aor221d1)                        0.32 &     4.35 f
  U_control/U354/ZN (nr02d0)                          0.08 &     4.44 r
  U_control/U1051/Z (aoim22d1)                        0.20 &     4.64 r
  U_control/U353/ZN (nd02d2)                          0.09 &     4.72 f
  U_control/alu_cmd_reg_3_/D (decrq1)                 0.00 &     4.72 f
  data arrival time                                              4.72

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/alu_cmd_reg_3_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.42


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/state_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U198/Z (an02d2)                          0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                          0.40 &     4.01 f
  U_control/U424/Z (aor31d1)                         0.26 &     4.27 f
  U_control/U156/Z (aor31d1)                         0.17 &     4.44 f
  U_control/U778/Z (aor211d1)                        0.28 &     4.72 f
  U_control/state_reg_2_/D (decrq1)                  0.00 &     4.72 f
  data arrival time                                             4.72

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/state_reg_2_/CP (decrq1)                            4.42 r
  library setup time                                -0.11       4.30
  data required time                                            4.30
  -------------------------------------------------------------------------
  data required time                                            4.30
  data arrival time                                            -4.72
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.42


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                          0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                          0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                            0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                            0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                          0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                            0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                          0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                               0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                           0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                             0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                               0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                               0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                               0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                              0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                               0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                0.18 &     4.11 f
  U_regb_biu/U757/ZN (aoi222d1)                        0.45 &     4.56 r
  U_regb_biu/U759/ZN (nd02d1)                          0.06 &     4.62 f
  U_regb_biu/U760/Z (aor22d1)                          0.21 &     4.82 f
  U_regb_biu/address_reg_0_/D (dfcrq4)                 0.00 &     4.82 f
  data arrival time                                               4.82

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_0_/CP (dfcrq4)                           4.43 r
  library setup time                                  -0.01       4.41
  data required time                                              4.41
  ---------------------------------------------------------------------------
  data required time                                              4.41
  data arrival time                                              -4.82
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.41


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/p_reg_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 f
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 r
  U_alu/U80/ZN (invbd4)                               0.06 &     3.32 f
  U_alu/U0/U61/ZN (inv0d1)                            0.06 &     3.38 r
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 f
  U_alu/U0/U63/ZN (nd03d0)                            0.09 &     3.52 r
  U_alu/U0/U18/ZN (nd02d1)                            0.11 &     3.64 f
  U_alu/U0/U2/ZN (nd02d1)                             0.06 &     3.70 r
  U_alu/U0/U3/ZN (nd02d1)                             0.08 &     3.78 f
  U_alu/U0/U22/Z (an02d1)                             0.12 &     3.90 f
  U_alu/U0/U64/Z (aor21d1)                            0.15 &     4.05 f
  U_alu/U0/U14/CO (cg01d1)                            0.22 &     4.27 f
  U_alu/U78/Z (bufbd1)                                0.16 &     4.43 f
  U_alu/U283/Z (aor222d1)                             0.38 &     4.81 f
  U_alu/p_reg_reg_7_/D (dfcrq1)                       0.00 &     4.81 f
  data arrival time                                              4.81

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_alu/p_reg_reg_7_/CP (dfcrq1)                                 4.41 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.41


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/a_src_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U166/ZN (nd02d2)                         0.17 &     1.57 f
  U_control/U59/ZN (invbd2)                          0.22 &     1.79 r
  U_control/U411/ZN (nd02d2)                         0.12 &     1.91 f
  U_control/U90/ZN (inv0d0)                          0.32 &     2.23 r
  U_control/U70/ZN (nd02d2)                          0.09 &     2.32 f
  U_control/U190/Z (an03d1)                          0.17 &     2.49 f
  U_control/U430/ZN (nd02d2)                         0.07 &     2.55 r
  U_control/U459/ZN (invbd2)                         0.05 &     2.61 f
  U_control/U400/Z (an02d2)                          0.13 &     2.74 f
  U_control/U399/ZN (nd02d2)                         0.06 &     2.80 r
  U_control/U114/ZN (inv0d1)                         0.10 &     2.90 f
  U_control/U68/ZN (nd02d2)                          0.10 &     3.00 r
  U_control/U66/ZN (invbd2)                          0.06 &     3.06 f
  U_control/U131/Z (aor22d1)                         0.20 &     3.26 f
  U_control/U927/Z (aor221d1)                        0.24 &     3.50 f
  U_control/U326/ZN (inv0d1)                         0.06 &     3.56 r
  U_control/U51/ZN (nd02d1)                          0.08 &     3.64 f
  U_control/U339/ZN (inv0d0)                         0.07 &     3.71 r
  U_control/U928/ZN (nd04d0)                         0.17 &     3.88 f
  U_control/U973/ZN (oan211d1)                       0.30 &     4.18 r
  U_control/U974/ZN (nd04d0)                         0.17 &     4.35 f
  U_control/U976/Z (aor221d1)                        0.36 &     4.71 f
  U_control/a_src_reg_0_/D (decrq1)                  0.00 &     4.71 f
  data arrival time                                             4.71

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/a_src_reg_0_/CP (decrq1)                            4.42 r
  library setup time                                -0.11       4.30
  data required time                                            4.30
  -------------------------------------------------------------------------
  data required time                                            4.30
  data arrival time                                            -4.71
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.40


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_7__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__0_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.40


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_6__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__0_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.40


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_3__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__0_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.40


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_5__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__0_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.39


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_1__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__0_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.39


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/p_reg_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     3.72 f
  U_alu/U0/U3/ZN (nd02d1)                             0.07 &     3.79 r
  U_alu/U0/U4/ZN (inv0d1)                             0.05 &     3.84 f
  U_alu/U0/U59/ZN (oaim3m11d2)                        0.32 &     4.17 f
  U_alu/U207/C (clk2d2)                               0.25 &     4.42 f
  U_alu/U199/Z (aor222d1)                             0.37 &     4.78 f
  U_alu/p_reg_reg_6_/D (dfcrq1)                       0.00 &     4.78 f
  data arrival time                                              4.78

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_alu/p_reg_reg_6_/CP (dfcrq1)                                 4.41 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.39


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                          0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                          0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                            0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                            0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                          0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                            0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                          0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                               0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                           0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                               0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                              0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                             0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                               0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                0.25 &     4.06 f
  U_regb_biu/U741/ZN (aoi222d1)                        0.44 &     4.50 r
  U_regb_biu/U743/ZN (nd02d1)                          0.06 &     4.56 f
  U_regb_biu/U744/Z (aor22d1)                          0.22 &     4.78 f
  U_regb_biu/address_reg_1_/D (dfcrn2)                 0.00 &     4.78 f
  data arrival time                                               4.78

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.73       4.73
  clock reconvergence pessimism                        0.00       4.73
  clock uncertainty                                   -0.30       4.43
  U_regb_biu/address_reg_1_/CP (dfcrn2)                           4.43 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -4.78
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.38


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_2__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_2__0_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.38


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_0__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_0__0_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.37


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                                 0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                                   0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                                   0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                                   0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                                  0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                                   0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                    0.18 &     4.11 f
  U_regb_biu/U68/ZN (mi02d1)                               0.31 &     4.41 r
  U_regb_biu/U150/ZN (inv0d1)                              0.30 &     4.71 f
  U_regb_biu/reg_file_reg_4__0_/D (denrq1)                 0.00 &     4.71 f
  data arrival time                                                   4.71

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_4__0_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.71
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.37


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U198/Z (an02d2)                          0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                          0.40 &     4.01 f
  U_control/U1005/Z (aor211d1)                       0.35 &     4.36 f
  U_control/U230/Z (aor221d1)                        0.26 &     4.62 f
  U_control/U307/Z (mx02d0)                          0.18 &     4.80 f
  U_control/b_addr_reg_1_/D (dfcrq4)                 0.00 &     4.80 f
  data arrival time                                             4.80

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.74       4.74
  clock reconvergence pessimism                      0.00       4.74
  clock uncertainty                                 -0.30       4.44
  U_control/b_addr_reg_1_/CP (dfcrq4)                           4.44 r
  library setup time                                -0.01       4.43
  data required time                                            4.43
  -------------------------------------------------------------------------
  data required time                                            4.43
  data arrival time                                            -4.80
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.37


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/w_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U84/ZN (inv0d1)                                 0.09 &     3.69 r
  U_control/U862/ZN (nr02d0)                                0.10 &     3.79 f
  U_control/U248/Z (aor222d1)                               0.27 &     4.06 f
  U_control/U141/ZN (nd12d0)                                0.14 &     4.20 f
  U_control/U610/Z (aor22d1)                                0.22 &     4.42 f
  U_control/U22/ZN (inv0d1)                                 0.04 &     4.45 r
  U_control/U23/ZN (nd03d0)                                 0.13 &     4.59 f
  U_control/U802/Z (aor22d1)                                0.20 &     4.79 f
  U_control/w_addr_reg_2_/D (dfcrq1)                        0.00 &     4.79 f
  data arrival time                                                    4.79

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/w_addr_reg_2_/CP (dfcrq1)                                  4.44 r
  library setup time                                       -0.02       4.42
  data required time                                                   4.42
  --------------------------------------------------------------------------------
  data required time                                                   4.42
  data arrival time                                                   -4.79
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.37


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_3__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.31
  data required time                                                  4.31
  -------------------------------------------------------------------------------
  data required time                                                  4.31
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_4__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_4__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.31
  data required time                                                  4.31
  -------------------------------------------------------------------------------
  data required time                                                  4.31
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_7__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_5__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_1__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_1__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_6__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_2__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_2__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                      0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                       0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                               0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                              0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                               0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                           0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                              0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                              0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                             0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                                    0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                                   0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                                    0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                                 0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                                 0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                                 0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                                 0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                                 0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                               0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                                 0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                                  0.29 &     4.23 f
  U_alu/U209/ZN (nd02d2)                                   0.06 &     4.29 r
  U_alu/U219/ZN (nd02d2)                                   0.12 &     4.41 f
  U_regb_biu/U246/ZN (nd02d2)                              0.07 &     4.47 r
  U_regb_biu/U145/ZN (nd02d2)                              0.20 &     4.67 f
  U_regb_biu/reg_file_reg_0__6_/D (denrq1)                 0.00 &     4.68 f
  data arrival time                                                   4.68

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_0__6_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.68
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.36


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/b_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U338/Z (aor221d1)                               0.32 &     3.93 f
  U_control/U258/ZN (nr03d0)                                0.14 &     4.07 r
  U_control/U1006/ZN (oai2222d1)                            0.37 &     4.44 f
  U_control/U1007/Z (aor22d1)                               0.21 &     4.66 f
  U_control/b_addr_reg_2_/D (decrq4)                        0.00 &     4.66 f
  data arrival time                                                    4.66

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.72       4.72
  clock reconvergence pessimism                             0.00       4.72
  clock uncertainty                                        -0.30       4.42
  U_control/b_addr_reg_2_/CP (decrq4)                                  4.42 r
  library setup time                                       -0.11       4.31
  data required time                                                   4.31
  --------------------------------------------------------------------------------
  data required time                                                   4.31
  data arrival time                                                   -4.66
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.35


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                          0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                          0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                            0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                            0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                          0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                            0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                          0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                               0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                           0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                               0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                              0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                             0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                               0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                0.25 &     4.06 f
  U_regb_biu/U747/ZN (aoi2222d1)                       0.21 &     4.27 r
  U_regb_biu/U749/ZN (nd02d1)                          0.06 &     4.33 f
  U_regb_biu/U750/Z (aor222d1)                         0.41 &     4.74 f
  U_regb_biu/address_reg_9_/D (dfcrb2)                 0.00 &     4.74 f
  data arrival time                                               4.74

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.72       4.72
  clock reconvergence pessimism                        0.00       4.72
  clock uncertainty                                   -0.30       4.42
  U_regb_biu/address_reg_9_/CP (dfcrb2)                           4.42 r
  library setup time                                  -0.03       4.40
  data required time                                              4.40
  ---------------------------------------------------------------------------
  data required time                                              4.40
  data arrival time                                              -4.74
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.34


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                   0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                   0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                            0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                            0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                           0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                            0.21 &     1.64 f
  U_regb_biu/U453/ZN (aoi2222d1)                        0.26 &     1.90 r
  U_regb_biu/U216/ZN (mi02d1)                           0.25 &     2.15 f
  U_regb_biu/U215/ZN (nd02d1)                           0.08 &     2.24 r
  U_regb_biu/U132/Z (an03d1)                            0.17 &     2.41 r
  U_regb_biu/U89/ZN (nd02d1)                            0.16 &     2.57 f
  U_alu/U140/ZN (nd02d1)                                0.08 &     2.64 r
  U_alu/U164/ZN (nd03d0)                                0.10 &     2.75 f
  U_alu/U276/Z (aor221d2)                               0.36 &     3.11 f
  U_alu/U82/ZN (inv0d2)                                 0.08 &     3.19 r
  U_alu/U101/ZN (nd02d0)                                0.10 &     3.29 f
  U_alu/U216/ZN (nd02d1)                                0.06 &     3.35 r
  U_alu/U105/ZN (nd03d0)                                0.11 &     3.45 f
  U_alu/U104/Z (aor222d1)                               0.32 &     3.78 f
  U_alu/U39/ZN (nd12d1)                                 0.14 &     3.91 f
  U_alu/U42/Z (mx02d2)                                  0.25 &     4.17 f
  U_regb_biu/U230/ZN (nd02d0)                           0.12 &     4.29 r
  U_regb_biu/U231/Z (an03d1)                            0.17 &     4.46 r
  U_regb_biu/U233/ZN (nd02d1)                           0.06 &     4.52 f
  U_regb_biu/U738/Z (aor22d1)                           0.21 &     4.73 f
  U_regb_biu/address_reg_10_/D (dfcrb2)                 0.00 &     4.73 f
  data arrival time                                                4.73

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.72       4.72
  clock reconvergence pessimism                         0.00       4.72
  clock uncertainty                                    -0.30       4.42
  U_regb_biu/address_reg_10_/CP (dfcrb2)                           4.42 r
  library setup time                                   -0.03       4.40
  data required time                                               4.40
  ----------------------------------------------------------------------------
  data required time                                               4.40
  data arrival time                                               -4.73
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.34


  Startpoint: U_control/opcode_op_d_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/a_addr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/opcode_op_d_reg_2_/CP (decrq1)                 0.00       0.74 r
  U_control/opcode_op_d_reg_2_/Q (decrq1)                  0.57 &     1.31 f
  U_control/U19/ZN (inv0d1)                                0.30 &     1.61 r
  U_control/U434/ZN (nd02d2)                               0.09 &     1.70 f
  U_control/U435/ZN (nd02d2)                               0.11 &     1.82 r
  U_control/U267/ZN (inv0d0)                               0.10 &     1.92 f
  U_control/U266/ZN (inv0d1)                               0.21 &     2.12 r
  U_control/U375/ZN (nd02d0)                               0.26 &     2.39 f
  U_control/U878/ZN (nd02d1)                               0.18 &     2.56 r
  U_control/U879/ZN (inv0d1)                               0.11 &     2.68 f
  U_control/U880/ZN (nd03d0)                               0.18 &     2.86 r
  U_control/U881/ZN (nd02d1)                               0.18 &     3.05 f
  U_control/U885/Z (aor211d1)                              0.33 &     3.38 f
  U_control/U630/Z (aor222d1)                              0.33 &     3.70 f
  U_control/U629/Z (aor221d1)                              0.23 &     3.94 f
  U_control/U628/ZN (aoi22d1)                              0.29 &     4.23 r
  U_control/U626/ZN (nd04d0)                               0.15 &     4.38 f
  U_control/U270/ZN (nd02d1)                               0.08 &     4.45 r
  U_control/U273/ZN (nd03d0)                               0.10 &     4.56 f
  U_control/a_addr_reg_0__U4/Z (mx02d0)                    0.21 &     4.77 f
  U_control/a_addr_reg_0_/D (dfcrq4)                       0.00 &     4.77 f
  data arrival time                                                   4.77

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/a_addr_reg_0_/CP (dfcrq4)                                 4.44 r
  library setup time                                      -0.01       4.43
  data required time                                                  4.43
  -------------------------------------------------------------------------------
  data required time                                                  4.43
  data arrival time                                                  -4.77
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.34


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U257/Z (an02d1)                                 0.11 &     3.72 f
  U_control/U12/ZN (nd02d1)                                 0.04 &     3.76 r
  U_control/U15/ZN (nd03d0)                                 0.13 &     3.89 f
  U_control/U652/Z (aor221d1)                               0.24 &     4.13 f
  U_control/U648/ZN (aoi222d1)                              0.37 &     4.50 r
  U_control/U644/ZN (nd02d1)                                0.06 &     4.56 f
  U_control/U813/Z (aor22d1)                                0.19 &     4.75 f
  U_control/a_addr_reg_2_/D (dfcrb1)                        0.00 &     4.75 f
  data arrival time                                                    4.75

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/a_addr_reg_2_/CP (dfcrb1)                                  4.44 r
  library setup time                                       -0.02       4.42
  data required time                                                   4.42
  --------------------------------------------------------------------------------
  data required time                                                   4.42
  data arrival time                                                   -4.75
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.33


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/b_addr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U221/Z (an02d4)                          0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                         0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                          0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                         0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                          0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                       0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                         0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                         0.24 &     3.24 f
  U_control/U198/Z (an02d2)                          0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                          0.40 &     4.01 f
  U_control/U27/Z (aor21d1)                          0.26 &     4.27 f
  U_control/U999/ZN (inv0d1)                         0.05 &     4.32 r
  U_control/U1001/Z (aoim22d1)                       0.21 &     4.53 r
  U_control/U1002/ZN (nd03d0)                        0.13 &     4.66 f
  U_control/b_addr_reg_0_/D (decrq4)                 0.00 &     4.66 f
  data arrival time                                             4.66

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.74       4.74
  clock reconvergence pessimism                      0.00       4.74
  clock uncertainty                                 -0.30       4.44
  U_control/b_addr_reg_0_/CP (decrq4)                           4.44 r
  library setup time                                -0.10       4.34
  data required time                                            4.34
  -------------------------------------------------------------------------
  data required time                                            4.34
  data arrival time                                            -4.66
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.33


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                  0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                  0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                           0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                           0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                          0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                           0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                          0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                          0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                            0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                            0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                          0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                            0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                          0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                               0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                           0.27 &     2.95 r
  U_alu/U255/ZN (oan211d1)                             0.24 &     3.20 f
  U_alu/U254/Z (aor22d1)                               0.19 &     3.38 f
  U_alu/U145/ZN (nd02d1)                               0.06 &     3.44 r
  U_alu/U147/ZN (nd03d0)                               0.11 &     3.56 f
  U_alu/U253/Z (aor221d1)                              0.30 &     3.85 f
  U_alu/U211/ZN (nd02d1)                               0.07 &     3.92 r
  U_alu/U71/ZN (nd02d1)                                0.18 &     4.11 f
  U_regb_biu/U765/ZN (aoi2222d1)                       0.22 &     4.33 r
  U_regb_biu/U766/ZN (nd02d1)                          0.06 &     4.39 f
  U_regb_biu/U767/Z (aor222d1)                         0.35 &     4.74 f
  U_regb_biu/address_reg_8_/D (dfcrq4)                 0.00 &     4.74 f
  data arrival time                                               4.74

  clock clk (rise edge)                                4.00       4.00
  clock network delay (propagated)                     0.72       4.72
  clock reconvergence pessimism                        0.00       4.72
  clock uncertainty                                   -0.30       4.42
  U_regb_biu/address_reg_8_/CP (dfcrq4)                           4.42 r
  library setup time                                  -0.01       4.41
  data required time                                              4.41
  ---------------------------------------------------------------------------
  data required time                                              4.41
  data arrival time                                              -4.74
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.33


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/b_addr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U207/ZN (nd03d2)                                0.30 &     2.95 f
  U_control/U283/ZN (nd02d1)                                0.09 &     3.04 r
  U_control/U284/ZN (nd02d2)                                0.08 &     3.12 f
  U_control/U85/ZN (nd02d1)                                 0.09 &     3.20 r
  U_control/U235/ZN (invbd2)                                0.04 &     3.24 f
  U_control/U234/ZN (nd03d0)                                0.08 &     3.32 r
  U_control/U418/ZN (nd04d4)                                0.29 &     3.61 f
  U_control/U7/ZN (nd02d1)                                  0.05 &     3.66 r
  U_control/U9/ZN (nd03d0)                                  0.16 &     3.82 f
  U_control/U214/Z (or04d1)                                 0.23 &     4.05 f
  U_control/U1009/Z (aor221d1)                              0.29 &     4.34 f
  U_control/U1011/Z (aor211d1)                              0.31 &     4.65 f
  U_control/b_addr_reg_3_/D (decrq2)                        0.00 &     4.65 f
  data arrival time                                                    4.65

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/b_addr_reg_3_/CP (decrq2)                                  4.44 r
  library setup time                                       -0.11       4.33
  data required time                                                   4.33
  --------------------------------------------------------------------------------
  data required time                                                   4.33
  data arrival time                                                   -4.65
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.32


  Startpoint: U_regb_biu/out_pointer_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_1_/CP (dfcrb2)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_1_/Q (dfcrb2)                  0.50 &     1.24 r
  U_regb_biu/U190/ZN (nd02d2)                               0.08 &     1.32 f
  U_regb_biu/U261/ZN (invbd4)                               0.06 &     1.38 r
  U_regb_biu/U583/Z (aor22d1)                               0.16 &     1.54 r
  U_regb_biu/U139/Z (aor221d1)                              0.32 &     1.87 r
  U_control/U93/ZN (nd02d1)                                 0.13 &     2.00 f
  U_control/U390/ZN (nd02d2)                                0.14 &     2.14 r
  U_control/U153/ZN (inv0d0)                                0.24 &     2.38 f
  U_control/U208/Z (an02d1)                                 0.15 &     2.53 f
  U_control/U412/Z (an12d2)                                 0.11 &     2.64 f
  U_control/U675/ZN (nd02d2)                                0.05 &     2.69 r
  U_control/U181/ZN (inv0d1)                                0.26 &     2.95 f
  U_control/U205/ZN (nd02d1)                                0.12 &     3.07 r
  U_control/U87/ZN (nd02d1)                                 0.11 &     3.18 f
  U_control/U404/C (clk2d2)                                 0.28 &     3.46 f
  U_control/U510/ZN (nd12d0)                                0.18 &     3.64 f
  U_control/U785/Z (aor22d1)                                0.21 &     3.85 f
  U_control/U786/Z (aor211d1)                               0.25 &     4.10 f
  U_control/U793/ZN (nr04d0)                                0.13 &     4.23 r
  U_control/U794/Z (ora211d1)                               0.24 &     4.47 r
  U_control/U795/ZN (nd03d0)                                0.14 &     4.61 f
  U_control/state_reg_0_/D (decrq4)                         0.00 &     4.61 f
  data arrival time                                                    4.61

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.72       4.72
  clock reconvergence pessimism                             0.00       4.72
  clock uncertainty                                        -0.30       4.42
  U_control/state_reg_0_/CP (decrq4)                                   4.42 r
  library setup time                                       -0.11       4.31
  data required time                                                   4.31
  --------------------------------------------------------------------------------
  data required time                                                   4.31
  data arrival time                                                   -4.61
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.29


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_3__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_3__1_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.28


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_7__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_7__1_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.28


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_5__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_5__1_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.28


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_6__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.72       4.72
  clock reconvergence pessimism                            0.00       4.72
  clock uncertainty                                       -0.30       4.42
  U_regb_biu/reg_file_reg_6__1_/CP (denrq1)                           4.42 r
  library setup time                                      -0.10       4.32
  data required time                                                  4.32
  -------------------------------------------------------------------------------
  data required time                                                  4.32
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.28


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_1__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_1__1_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.26


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_4__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_4__1_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.26


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_2__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_2__1_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.26


  Startpoint: U_control/a_addr_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/a_addr_reg_2_/CP (dfcrb1)                      0.00       0.74 r
  U_control/a_addr_reg_2_/QN (dfcrb1)                      0.38 &     1.12 r
  U_regb_biu/U234/Z (bufbd1)                               0.13 &     1.24 r
  U_regb_biu/U44/ZN (invbd2)                               0.11 &     1.35 f
  U_regb_biu/U301/ZN (nd02d1)                              0.08 &     1.44 r
  U_regb_biu/U46/ZN (invbd2)                               0.21 &     1.64 f
  U_regb_biu/U282/ZN (nd02d0)                              0.13 &     1.77 r
  U_regb_biu/U158/ZN (nd04d0)                              0.14 &     1.91 f
  U_regb_biu/U7/ZN (nd02d0)                                0.10 &     2.01 r
  U_regb_biu/U9/ZN (nd02d1)                                0.11 &     2.12 f
  U_regb_biu/U149/ZN (nd02d1)                              0.10 &     2.22 r
  U_regb_biu/U91/Z (an03d1)                                0.18 &     2.41 r
  U_regb_biu/U184/ZN (nd02d2)                              0.10 &     2.51 f
  U_alu/U50/ZN (nd02d1)                                    0.06 &     2.57 r
  U_alu/U149/ZN (nd03d0)                                   0.11 &     2.68 f
  U_alu/U106/ZN (aoim3m11d4)                               0.27 &     2.95 r
  U_alu/U129/ZN (nd02d2)                                   0.05 &     3.01 f
  U_alu/U260/Z (aor222d1)                                  0.30 &     3.31 f
  U_alu/U259/ZN (aoi222d1)                                 0.44 &     3.75 r
  U_alu/U188/ZN (nd02d2)                                   0.06 &     3.81 f
  U_alu/U200/Z (mx02d2)                                    0.25 &     4.06 f
  U_regb_biu/U235/ZN (mi02d1)                              0.35 &     4.41 r
  U_regb_biu/U146/ZN (invbd2)                              0.19 &     4.59 f
  U_regb_biu/reg_file_reg_0__1_/D (denrq1)                 0.00 &     4.60 f
  data arrival time                                                   4.60

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_regb_biu/reg_file_reg_0__1_/CP (denrq1)                           4.44 r
  library setup time                                      -0.10       4.34
  data required time                                                  4.34
  -------------------------------------------------------------------------------
  data required time                                                  4.34
  data arrival time                                                  -4.60
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.26


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/muldiv_op_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U198/Z (an02d2)                             0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                             0.40 &     4.01 f
  U_control/U372/ZN (nd02d0)                            0.22 &     4.23 r
  U_control/U744/ZN (inv0d1)                            0.11 &     4.34 f
  U_control/U750/Z (aor22d1)                            0.21 &     4.55 f
  U_control/muldiv_op_reg_3_/D (decrq1)                 0.00 &     4.55 f
  data arrival time                                                4.55

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.71       4.71
  clock reconvergence pessimism                         0.00       4.71
  clock uncertainty                                    -0.30       4.41
  U_control/muldiv_op_reg_3_/CP (decrq1)                           4.41 r
  library setup time                                   -0.11       4.30
  data required time                                               4.30
  ----------------------------------------------------------------------------
  data required time                                               4.30
  data arrival time                                               -4.55
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.25


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/invert_b_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U166/ZN (nd02d2)                         0.17 &     1.57 f
  U_control/U59/ZN (invbd2)                          0.22 &     1.79 r
  U_control/U411/ZN (nd02d2)                         0.12 &     1.91 f
  U_control/U90/ZN (inv0d0)                          0.32 &     2.23 r
  U_control/U70/ZN (nd02d2)                          0.09 &     2.32 f
  U_control/U190/Z (an03d1)                          0.17 &     2.49 f
  U_control/U430/ZN (nd02d2)                         0.07 &     2.55 r
  U_control/U459/ZN (invbd2)                         0.05 &     2.61 f
  U_control/U400/Z (an02d2)                          0.13 &     2.74 f
  U_control/U399/ZN (nd02d2)                         0.06 &     2.80 r
  U_control/U114/ZN (inv0d1)                         0.10 &     2.90 f
  U_control/U68/ZN (nd02d2)                          0.10 &     3.00 r
  U_control/U66/ZN (invbd2)                          0.06 &     3.06 f
  U_control/U131/Z (aor22d1)                         0.20 &     3.26 f
  U_control/U927/Z (aor221d1)                        0.24 &     3.50 f
  U_control/U326/ZN (inv0d1)                         0.06 &     3.56 r
  U_control/U51/ZN (nd02d1)                          0.08 &     3.64 f
  U_control/U339/ZN (inv0d0)                         0.07 &     3.71 r
  U_control/U928/ZN (nd04d0)                         0.17 &     3.88 f
  U_control/U929/ZN (inv0d1)                         0.07 &     3.95 r
  U_control/U933/Z (aor31d1)                         0.17 &     4.13 r
  U_control/U935/ZN (nd04d0)                         0.15 &     4.28 f
  U_control/U936/Z (aor22d1)                         0.26 &     4.54 f
  U_control/invert_b_reg/D (decrq1)                  0.00 &     4.54 f
  data arrival time                                             4.54

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/invert_b_reg/CP (decrq1)                            4.42 r
  library setup time                                -0.11       4.30
  data required time                                            4.30
  -------------------------------------------------------------------------
  data required time                                            4.30
  data arrival time                                            -4.54
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/p_reg_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U44/ZN (nd12d1)                            0.07 &     3.71 f
  U_alu/U0/U54/ZN (oaim21d2)                          0.17 &     3.88 r
  U_alu/U0/U53/ZN (nd02d1)                            0.05 &     3.93 f
  U_alu/U0/U55/Z (xr03d2)                             0.29 &     4.23 f
  U_alu/U314/Z (aor222d1)                             0.39 &     4.61 f
  U_alu/p_reg_reg_5_/D (dfcrq1)                       0.00 &     4.61 f
  data arrival time                                              4.61

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_alu/p_reg_reg_5_/CP (dfcrq1)                                 4.42 r
  library setup time                                 -0.02       4.40
  data required time                                             4.40
  --------------------------------------------------------------------------
  data required time                                             4.40
  data arrival time                                             -4.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.21


  Startpoint: U_control/opcode_op_d_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/opcode_op_d_reg_2_/CP (decrq1)                 0.00       0.74 r
  U_control/opcode_op_d_reg_2_/Q (decrq1)                  0.57 &     1.31 f
  U_control/U19/ZN (inv0d1)                                0.30 &     1.61 r
  U_control/U434/ZN (nd02d2)                               0.09 &     1.70 f
  U_control/U435/ZN (nd02d2)                               0.11 &     1.82 r
  U_control/U267/ZN (inv0d0)                               0.10 &     1.92 f
  U_control/U266/ZN (inv0d1)                               0.21 &     2.12 r
  U_control/U375/ZN (nd02d0)                               0.26 &     2.39 f
  U_control/U878/ZN (nd02d1)                               0.18 &     2.56 r
  U_control/U879/ZN (inv0d1)                               0.11 &     2.68 f
  U_control/U880/ZN (nd03d0)                               0.18 &     2.86 r
  U_control/U881/ZN (nd02d1)                               0.18 &     3.05 f
  U_control/U884/Z (aor22d1)                               0.22 &     3.27 f
  U_control/U639/Z (aor222d1)                              0.32 &     3.59 f
  U_control/U638/Z (aor221d1)                              0.23 &     3.82 f
  U_control/U637/ZN (aoi22d1)                              0.30 &     4.12 r
  U_control/U635/ZN (nd04d0)                               0.14 &     4.26 f
  U_control/U448/Z (aor222d1)                              0.37 &     4.63 f
  U_control/a_addr_reg_1_/D (dfcrb2)                       0.00 &     4.63 f
  data arrival time                                                   4.63

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/a_addr_reg_1_/CP (dfcrb2)                                 4.44 r
  library setup time                                      -0.02       4.42
  data required time                                                  4.42
  -------------------------------------------------------------------------------
  data required time                                                  4.42
  data arrival time                                                  -4.63
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.21


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/muldiv_op_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U198/Z (an02d2)                             0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                             0.40 &     4.01 f
  U_control/U479/Z (an02d1)                             0.22 &     4.23 f
  U_control/U355/ZN (nd02d0)                            0.15 &     4.37 r
  U_control/U968/ZN (inv0d1)                            0.12 &     4.49 f
  U_control/muldiv_op_reg_2_/D (decrq1)                 0.00 &     4.49 f
  data arrival time                                                4.49

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.71       4.71
  clock reconvergence pessimism                         0.00       4.71
  clock uncertainty                                    -0.30       4.41
  U_control/muldiv_op_reg_2_/CP (decrq1)                           4.41 r
  library setup time                                   -0.11       4.30
  data required time                                               4.30
  ----------------------------------------------------------------------------
  data required time                                               4.30
  data arrival time                                               -4.49
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.19


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/muldiv_op_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U198/Z (an02d2)                             0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                             0.40 &     4.01 f
  U_control/U372/ZN (nd02d0)                            0.22 &     4.23 r
  U_control/U744/ZN (inv0d1)                            0.11 &     4.34 f
  U_control/U171/Z (an02d1)                             0.15 &     4.49 f
  U_control/muldiv_op_reg_5_/D (decrq1)                 0.00 &     4.49 f
  data arrival time                                                4.49

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.71       4.71
  clock reconvergence pessimism                         0.00       4.71
  clock uncertainty                                    -0.30       4.41
  U_control/muldiv_op_reg_5_/CP (decrq1)                           4.41 r
  library setup time                                   -0.11       4.30
  data required time                                               4.30
  ----------------------------------------------------------------------------
  data required time                                               4.30
  data arrival time                                               -4.49
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.19


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/w_addr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                           0.21 &     1.40 r
  U_control/U166/ZN (nd02d2)                         0.17 &     1.57 f
  U_control/U59/ZN (invbd2)                          0.22 &     1.79 r
  U_control/U411/ZN (nd02d2)                         0.12 &     1.91 f
  U_control/U90/ZN (inv0d0)                          0.32 &     2.23 r
  U_control/U70/ZN (nd02d2)                          0.09 &     2.32 f
  U_control/U190/Z (an03d1)                          0.17 &     2.49 f
  U_control/U430/ZN (nd02d2)                         0.07 &     2.55 r
  U_control/U459/ZN (invbd2)                         0.05 &     2.61 f
  U_control/U400/Z (an02d2)                          0.13 &     2.74 f
  U_control/U399/ZN (nd02d2)                         0.06 &     2.80 r
  U_control/U352/ZN (nr02d0)                         0.11 &     2.91 f
  U_control/U351/ZN (inv0d1)                         0.12 &     3.03 r
  U_control/U386/ZN (nd02d0)                         0.26 &     3.29 f
  U_control/U565/Z (an12d1)                          0.17 &     3.46 f
  U_control/U625/Z (aor222d1)                        0.34 &     3.81 f
  U_control/U622/Z (mx02d0)                          0.18 &     3.99 f
  U_control/U618/Z (aor22d1)                         0.23 &     4.22 f
  U_control/U796/Z (aor221d1)                        0.29 &     4.51 f
  U_control/w_addr_reg_3_/D (decrq1)                 0.00 &     4.51 f
  data arrival time                                             4.51

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.74       4.74
  clock reconvergence pessimism                      0.00       4.74
  clock uncertainty                                 -0.30       4.44
  U_control/w_addr_reg_3_/CP (decrq1)                           4.44 r
  library setup time                                -0.11       4.33
  data required time                                            4.33
  -------------------------------------------------------------------------
  data required time                                            4.33
  data arrival time                                            -4.51
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: U_regb_biu/out_pointer_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/b_src_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_0_/CP (dfcrb1)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_0_/QN (dfcrb1)                 0.33 &     1.07 r
  U_regb_biu/U236/ZN (inv0d2)                               0.08 &     1.15 f
  U_regb_biu/U177/ZN (invbd2)                               0.04 &     1.19 r
  U_regb_biu/U333/ZN (inv0d1)                               0.07 &     1.26 f
  U_regb_biu/U577/Z (aor22d1)                               0.19 &     1.45 f
  U_regb_biu/U249/ZN (nd02d1)                               0.07 &     1.52 r
  U_regb_biu/U251/ZN (nd02d2)                               0.13 &     1.64 f
  U_control/U439/ZN (nd02d2)                                0.07 &     1.72 r
  U_control/U440/ZN (nd02d2)                                0.11 &     1.82 f
  U_control/U145/ZN (inv0d4)                                0.05 &     1.88 r
  U_control/U253/ZN (nr02d0)                                0.13 &     2.00 f
  U_control/U276/ZN (nd02d1)                                0.07 &     2.07 r
  U_control/U264/ZN (nd02d1)                                0.08 &     2.15 f
  U_control/U236/ZN (invbd2)                                0.03 &     2.19 r
  U_control/U82/ZN (nd02d1)                                 0.07 &     2.26 f
  U_control/U237/ZN (invbd2)                                0.04 &     2.30 r
  U_control/U442/ZN (nd02d2)                                0.14 &     2.44 f
  U_control/U250/ZN (inv0d0)                                0.21 &     2.65 r
  U_control/U317/ZN (nd02d1)                                0.14 &     2.79 f
  U_control/U706/ZN (nd03d0)                                0.16 &     2.95 r
  U_control/U206/ZN (inv0d1)                                0.11 &     3.06 f
  U_control/U260/ZN (nd04d0)                                0.18 &     3.24 r
  U_control/U848/ZN (inv0d1)                                0.13 &     3.37 f
  U_control/U849/Z (aor21d1)                                0.18 &     3.55 f
  U_control/U592/ZN (aoi222d1)                              0.46 &     4.01 r
  U_control/U588/ZN (oan211d1)                              0.22 &     4.23 f
  U_control/U587/Z (aor221d1)                               0.27 &     4.50 f
  U_control/b_src_reg_1_/D (decrq1)                         0.00 &     4.50 f
  data arrival time                                                    4.50

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.74       4.74
  clock reconvergence pessimism                             0.00       4.74
  clock uncertainty                                        -0.30       4.44
  U_control/b_src_reg_1_/CP (decrq1)                                   4.44 r
  library setup time                                       -0.11       4.33
  data required time                                                   4.33
  --------------------------------------------------------------------------------
  data required time                                                   4.33
  data arrival time                                                   -4.50
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.18


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/addr_op_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U198/Z (an02d2)                           0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                           0.40 &     4.01 f
  U_control/U424/Z (aor31d1)                          0.26 &     4.27 f
  U_control/U495/ZN (nd12d0)                          0.20 &     4.47 f
  U_control/addr_op_reg_3_/D (decrq1)                 0.00 &     4.47 f
  data arrival time                                              4.47

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/addr_op_reg_3_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.17


  Startpoint: U_regb_biu/out_pointer_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/addr_op_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                     Incr       Path
  --------------------------------------------------------------------------------
  clock clk (rise edge)                                     0.00       0.00
  clock network delay (propagated)                          0.74       0.74
  U_regb_biu/out_pointer_reg_1_/CP (dfcrb2)                 0.00       0.74 r
  U_regb_biu/out_pointer_reg_1_/Q (dfcrb2)                  0.48 &     1.22 f
  U_regb_biu/U190/ZN (nd02d2)                               0.08 &     1.30 r
  U_regb_biu/U261/ZN (invbd4)                               0.07 &     1.37 f
  U_regb_biu/U583/Z (aor22d1)                               0.22 &     1.59 f
  U_regb_biu/U139/Z (aor221d1)                              0.48 &     2.06 f
  U_control/U93/ZN (nd02d1)                                 0.13 &     2.19 r
  U_control/U390/ZN (nd02d2)                                0.16 &     2.35 f
  U_control/U153/ZN (inv0d0)                                0.22 &     2.58 r
  U_control/U208/Z (an02d1)                                 0.15 &     2.73 r
  U_control/U412/Z (an12d2)                                 0.12 &     2.85 r
  U_control/U675/ZN (nd02d2)                                0.05 &     2.90 f
  U_control/U181/ZN (inv0d1)                                0.20 &     3.11 r
  U_control/U405/ZN (nd02d1)                                0.17 &     3.28 f
  U_control/U427/CN (clk2d2)                                0.53 &     3.80 r
  U_control/U723/Z (aor22d1)                                0.20 &     4.00 r
  U_control/U157/ZN (nr04d0)                                0.16 &     4.16 f
  U_control/U948/ZN (aon211d1)                              0.28 &     4.44 r
  U_control/addr_op_reg_1_/D (decrq1)                       0.00 &     4.44 r
  data arrival time                                                    4.44

  clock clk (rise edge)                                     4.00       4.00
  clock network delay (propagated)                          0.72       4.72
  clock reconvergence pessimism                             0.00       4.72
  clock uncertainty                                        -0.30       4.42
  U_control/addr_op_reg_1_/CP (decrq1)                                 4.42 r
  library setup time                                       -0.14       4.27
  data required time                                                   4.27
  --------------------------------------------------------------------------------
  data required time                                                   4.27
  data arrival time                                                   -4.44
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.16


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/muldiv_op_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U198/Z (an02d2)                             0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                             0.40 &     4.01 f
  U_control/U372/ZN (nd02d0)                            0.22 &     4.23 r
  U_control/U967/ZN (nr02d0)                            0.19 &     4.43 f
  U_control/muldiv_op_reg_1_/D (decrq1)                 0.00 &     4.43 f
  data arrival time                                                4.43

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.71       4.71
  clock reconvergence pessimism                         0.00       4.71
  clock uncertainty                                    -0.30       4.41
  U_control/muldiv_op_reg_1_/CP (decrq1)                           4.41 r
  library setup time                                   -0.11       4.30
  data required time                                               4.30
  ----------------------------------------------------------------------------
  data required time                                               4.30
  data arrival time                                               -4.43
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.13


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/addr_op_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                  0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                   0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                            0.21 &     1.40 r
  U_control/U221/Z (an02d4)                           0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                          0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                           0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                          0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                           0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                        0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                          0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                          0.24 &     3.24 f
  U_control/U198/Z (an02d2)                           0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                           0.40 &     4.01 f
  U_control/U944/Z (aor221d1)                         0.41 &     4.42 f
  U_control/addr_op_reg_0_/D (decrq1)                 0.00 &     4.42 f
  data arrival time                                              4.42

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.72       4.72
  clock reconvergence pessimism                       0.00       4.72
  clock uncertainty                                  -0.30       4.42
  U_control/addr_op_reg_0_/CP (decrq1)                           4.42 r
  library setup time                                 -0.11       4.30
  data required time                                             4.30
  --------------------------------------------------------------------------
  data required time                                             4.30
  data arrival time                                             -4.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.12


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_1_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_1_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_5_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_5_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_7_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_7_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_4_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_4_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_2_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_2_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_6_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_6_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_3_/ENN (decrq1)                 0.01 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_3_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.08


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/opcode_tmp_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                       0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                        0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                                 0.25 &     1.43 f
  U_control/U221/Z (an02d4)                                0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                               0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                                0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                               0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                                0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                             0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                               0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                               0.22 &     3.18 r
  U_control/U198/Z (an02d2)                                0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                               0.35 &     3.87 f
  U_control/U506/Z (aor31d1)                               0.47 &     4.34 f
  U_control/opcode_tmp_reg_0_/ENN (decrq1)                 0.00 &     4.34 f
  data arrival time                                                   4.34

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/opcode_tmp_reg_0_/CP (decrq1)                             4.44 r
  library setup time                                      -0.17       4.27
  data required time                                                  4.27
  -------------------------------------------------------------------------------
  data required time                                                  4.27
  data arrival time                                                  -4.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.07


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/carry_src_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                      0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                       0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                                0.21 &     1.40 r
  U_control/U221/Z (an02d4)                               0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                              0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                               0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                              0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                               0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                            0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                              0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                              0.24 &     3.24 f
  U_control/U528/ZN (nd12d0)                              0.22 &     3.47 r
  U_control/U274/ZN (nd02d1)                              0.37 &     3.84 f
  U_control/U1012/Z (aor211d1)                            0.34 &     4.18 f
  U_control/U1013/ZN (nd02d1)                             0.13 &     4.31 r
  U_control/carry_src_reg_2_/ENN (decrq1)                 0.00 &     4.31 r
  data arrival time                                                  4.31

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (propagated)                        0.72       4.72
  clock reconvergence pessimism                           0.00       4.72
  clock uncertainty                                      -0.30       4.42
  U_control/carry_src_reg_2_/CP (decrq1)                             4.42 r
  library setup time                                     -0.17       4.25
  data required time                                                 4.25
  ------------------------------------------------------------------------------
  data required time                                                 4.25
  data arrival time                                                 -4.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/save_carry_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     3.72 f
  U_alu/U0/U3/ZN (nd02d1)                             0.07 &     3.79 r
  U_alu/U0/U22/Z (an02d1)                             0.11 &     3.90 r
  U_alu/U0/U64/Z (aor21d1)                            0.12 &     4.03 r
  U_alu/U0/U14/CO (cg01d1)                            0.24 &     4.27 r
  U_alu/U78/Z (bufbd1)                                0.16 &     4.42 r
  U_alu/save_carry_reg/D (dfcrq1)                     0.00 &     4.42 r
  data arrival time                                              4.42

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.71       4.71
  clock reconvergence pessimism                       0.00       4.71
  clock uncertainty                                  -0.30       4.41
  U_alu/save_carry_reg/CP (dfcrq1)                               4.41 r
  library setup time                                 -0.04       4.37
  data required time                                             4.37
  --------------------------------------------------------------------------
  data required time                                             4.37
  data arrival time                                             -4.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.05


  Startpoint: U_regb_biu/address_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_save_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                      Incr       Path
  ---------------------------------------------------------------------------------
  clock clk (rise edge)                                      0.00       0.00
  clock network delay (propagated)                           0.73       0.73
  U_regb_biu/address_reg_0_/CP (dfcrq4)                      0.00       0.73 r
  U_regb_biu/address_reg_0_/Q (dfcrq4)                       0.45 &     1.18 r
  U_regb_biu/U512/ZN (inv0d0)                                0.16 &     1.34 f
  U_regb_biu/U56/ZN (invbd2)                                 0.11 &     1.45 r
  U_regb_biu/add_548/U1_1_1/CO (ah01d1)                      0.18 &     1.63 r
  U_regb_biu/add_548/U1_1_2/CO (ah01d0)                      0.19 &     1.81 r
  U_regb_biu/add_548/U1_1_3/CO (ah01d0)                      0.19 &     2.01 r
  U_regb_biu/add_548/U1_1_4/CO (ah01d0)                      0.18 &     2.19 r
  U_regb_biu/add_548/U1_1_5/CO (ah01d0)                      0.24 &     2.43 r
  U_regb_biu/add_548/U1_1_6/CO (ah01d1)                      0.22 &     2.65 r
  U_regb_biu/add_548/U1_1_7/CO (ah01d0)                      0.22 &     2.87 r
  U_regb_biu/add_548/U1_1_8/CO (ah01d1)                      0.20 &     3.07 r
  U_regb_biu/add_548/U2/Z (an02d1)                           0.14 &     3.21 r
  U_regb_biu/add_548/U3/Z (an02d1)                           0.12 &     3.33 r
  U_regb_biu/add_548/U1_1_11/CO (ah01d0)                     0.18 &     3.51 r
  U_regb_biu/add_548/U1_1_12/CO (ah01d1)                     0.17 &     3.69 r
  U_regb_biu/add_548/U1_1_13/CO (ah01d0)                     0.21 &     3.90 r
  U_regb_biu/add_548/U1_1_14/CO (ah01d1)                     0.18 &     4.08 r
  U_regb_biu/add_548/U1/Z (xr02d2)                           0.26 &     4.33 r
  U_regb_biu/address_save_reg_15_/D (decrq1)                 0.00 &     4.33 r
  data arrival time                                                     4.33

  clock clk (rise edge)                                      4.00       4.00
  clock network delay (propagated)                           0.72       4.72
  clock reconvergence pessimism                              0.00       4.72
  clock uncertainty                                         -0.30       4.42
  U_regb_biu/address_save_reg_15_/CP (decrq1)                           4.42 r
  library setup time                                        -0.14       4.28
  data required time                                                    4.28
  ---------------------------------------------------------------------------------
  data required time                                                    4.28
  data arrival time                                                    -4.33
  ---------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.05


  Startpoint: U_control/b_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/p_reg_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.74       0.74
  U_control/b_addr_reg_1_/CP (dfcrq4)                 0.00       0.74 r
  U_control/b_addr_reg_1_/Q (dfcrq4)                  0.49 &     1.23 r
  U_regb_biu/U54/ZN (invbd7)                          0.06 &     1.28 f
  U_regb_biu/U343/ZN (nd02d2)                         0.05 &     1.33 r
  U_regb_biu/U74/ZN (invbd2)                          0.23 &     1.56 f
  U_regb_biu/U469/ZN (aoi2222d1)                      0.27 &     1.83 r
  U_regb_biu/U467/ZN (mi02d0)                         0.34 &     2.17 f
  U_regb_biu/U654/Z (aor22d1)                         0.22 &     2.39 f
  U_regb_biu/U107/Z (aor221d1)                        0.47 &     2.85 f
  U_alu/U152/Z (mx02d1)                               0.33 &     3.18 r
  U_alu/U108/ZN (nd02d2)                              0.08 &     3.26 f
  U_alu/U80/ZN (invbd4)                               0.05 &     3.32 r
  U_alu/U0/U61/ZN (inv0d1)                            0.07 &     3.39 f
  U_alu/U0/U43/ZN (nd02d2)                            0.04 &     3.43 r
  U_alu/U0/U63/ZN (nd03d0)                            0.12 &     3.55 f
  U_alu/U0/U18/ZN (nd02d1)                            0.10 &     3.65 r
  U_alu/U0/U45/ZN (nd12d0)                            0.08 &     3.73 f
  U_alu/U0/U29/Z (xr03d1)                             0.33 &     4.05 f
  U_alu/U315/Z (aor222d1)                             0.40 &     4.45 f
  U_alu/p_reg_reg_4_/D (dfcrq1)                       0.00 &     4.45 f
  data arrival time                                              4.45

  clock clk (rise edge)                               4.00       4.00
  clock network delay (propagated)                    0.73       4.73
  clock reconvergence pessimism                       0.00       4.73
  clock uncertainty                                  -0.30       4.43
  U_alu/p_reg_reg_4_/CP (dfcrq1)                                 4.43 r
  library setup time                                 -0.02       4.41
  data required time                                             4.41
  --------------------------------------------------------------------------
  data required time                                             4.41
  data arrival time                                             -4.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.05


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/muldiv_op_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                    0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                     0.48 &     1.19 f
  U_control/U1/ZN (inv0d1)                              0.21 &     1.40 r
  U_control/U221/Z (an02d4)                             0.27 &     1.67 r
  U_control/U693/ZN (nd02d2)                            0.15 &     1.81 f
  U_control/U65/ZN (inv0d0)                             0.18 &     1.99 r
  U_control/U121/ZN (nd02d1)                            0.25 &     2.24 f
  U_control/U94/ZN (inv0d0)                             0.30 &     2.54 r
  U_control/U730/ZN (aon211d1)                          0.32 &     2.86 f
  U_control/U556/ZN (nd02d2)                            0.15 &     3.01 r
  U_control/U139/ZN (inv0d0)                            0.24 &     3.24 f
  U_control/U198/Z (an02d2)                             0.37 &     3.61 f
  U_control/U371/Z (bufbd1)                             0.40 &     4.01 f
  U_control/U746/ZN (nd02d1)                            0.16 &     4.17 r
  U_control/U966/ZN (nr02d0)                            0.17 &     4.34 f
  U_control/muldiv_op_reg_0_/D (decrq1)                 0.00 &     4.34 f
  data arrival time                                                4.34

  clock clk (rise edge)                                 4.00       4.00
  clock network delay (propagated)                      0.71       4.71
  clock reconvergence pessimism                         0.00       4.71
  clock uncertainty                                    -0.30       4.41
  U_control/muldiv_op_reg_0_/CP (decrq1)                           4.41 r
  library setup time                                   -0.11       4.30
  data required time                                               4.30
  ----------------------------------------------------------------------------
  data required time                                               4.30
  data arrival time                                               -4.34
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.04


  Startpoint: U_control/state_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/inc_pc_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                              Incr       Path
  -------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (propagated)                   0.72       0.72
  U_control/state_reg_0_/CP (decrq4)                 0.00       0.72 r
  U_control/state_reg_0_/Q (decrq4)                  0.46 &     1.18 r
  U_control/U1/ZN (inv0d1)                           0.25 &     1.43 f
  U_control/U221/Z (an02d4)                          0.29 &     1.72 f
  U_control/U693/ZN (nd02d2)                         0.13 &     1.86 r
  U_control/U65/ZN (inv0d0)                          0.19 &     2.05 f
  U_control/U121/ZN (nd02d1)                         0.21 &     2.26 r
  U_control/U94/ZN (inv0d0)                          0.30 &     2.56 f
  U_control/U730/ZN (aon211d1)                       0.24 &     2.80 r
  U_control/U556/ZN (nd02d2)                         0.16 &     2.96 f
  U_control/U139/ZN (inv0d0)                         0.22 &     3.18 r
  U_control/U198/Z (an02d2)                          0.34 &     3.52 r
  U_control/U241/ZN (inv0d1)                         0.35 &     3.87 f
  U_control/U920/Z (aor211d1)                        0.34 &     4.21 f
  U_control/U921/ZN (nd02d1)                         0.09 &     4.30 r
  U_control/inc_pc_reg_1_/D (decrq1)                 0.00 &     4.30 r
  data arrival time                                             4.30

  clock clk (rise edge)                              4.00       4.00
  clock network delay (propagated)                   0.72       4.72
  clock reconvergence pessimism                      0.00       4.72
  clock uncertainty                                 -0.30       4.42
  U_control/inc_pc_reg_1_/CP (decrq1)                           4.42 r
  library setup time                                -0.14       4.28
  data required time                                            4.28
  -------------------------------------------------------------------------
  data required time                                            4.28
  data arrival time                                            -4.30
  -------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.02


  Startpoint: U_control/opcode_op_d_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/a_addr_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.74       0.74
  U_control/opcode_op_d_reg_2_/CP (decrq1)                 0.00       0.74 r
  U_control/opcode_op_d_reg_2_/Q (decrq1)                  0.57 &     1.31 f
  U_control/U19/ZN (inv0d1)                                0.30 &     1.61 r
  U_control/U434/ZN (nd02d2)                               0.09 &     1.70 f
  U_control/U435/ZN (nd02d2)                               0.11 &     1.82 r
  U_control/U267/ZN (inv0d0)                               0.10 &     1.92 f
  U_control/U266/ZN (inv0d1)                               0.21 &     2.12 r
  U_control/U681/ZN (nd02d0)                               0.22 &     2.34 f
  U_control/U709/ZN (nd02d1)                               0.15 &     2.49 r
  U_control/U710/Z (aor21d1)                               0.18 &     2.67 r
  U_control/U886/ZN (inv0d1)                               0.07 &     2.74 f
  U_control/U887/ZN (nd03d0)                               0.15 &     2.89 r
  U_control/U888/ZN (nd02d1)                               0.13 &     3.02 f
  U_control/U488/ZN (nd12d0)                               0.26 &     3.29 f
  U_control/U532/Z (an12d1)                                0.16 &     3.45 f
  U_control/U662/Z (aor221d1)                              0.29 &     3.74 f
  U_control/U653/Z (aor221d1)                              0.33 &     4.06 f
  U_control/U808/Z (aor221d1)                              0.29 &     4.35 f
  U_control/a_addr_reg_3_/D (decrq4)                       0.00 &     4.35 f
  data arrival time                                                   4.35

  clock clk (rise edge)                                    4.00       4.00
  clock network delay (propagated)                         0.74       4.74
  clock reconvergence pessimism                            0.00       4.74
  clock uncertainty                                       -0.30       4.44
  U_control/a_addr_reg_3_/CP (decrq4)                                 4.44 r
  library setup time                                      -0.10       4.33
  data required time                                                  4.33
  -------------------------------------------------------------------------------
  data required time                                                  4.33
  data arrival time                                                  -4.35
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.02


    Pin: bufbda_G1B1I1/Z

    max_fanout            20.00
  - Fanout                79.00
  ------------------------------
    Slack                -59.00  (VIOLATED)


    Pin: U_regb_biu/bufbda_G1B1I4/Z

    max_fanout            20.00
  - Fanout                72.00
  ------------------------------
    Slack                -52.00  (VIOLATED)


    Pin: bufbda_G1B1I3/Z

    max_fanout            20.00
  - Fanout                67.00
  ------------------------------
    Slack                -47.00  (VIOLATED)


    Pin: buffd7_G1B1I2/Z

    max_fanout            20.00
  - Fanout                54.00
  ------------------------------
    Slack                -34.00  (VIOLATED)


    Pin: U57/Z

    max_fanout            20.00
  - Fanout                30.00
  ------------------------------
    Slack                -10.00  (VIOLATED)


    Pin: U13/Z

    max_fanout            20.00
  - Fanout                23.00
  ------------------------------
    Slack                 -3.00  (VIOLATED)


1
