#ifndef __SC_CFG_X_REG_REG_OFFSET_H__
#define __SC_CFG_X_REG_REG_OFFSET_H__ 
#define SOC_SC_CFG_X_REG_BASE (0xfe300000)
#define SOC_SC_CFG_X_REG_GLB_RTL_VER_REG (SOC_SC_CFG_X_REG_BASE + 0x0)
#define SOC_SC_CFG_X_REG_GLB_RTL_INFO_REG (SOC_SC_CFG_X_REG_BASE + 0x4)
#define SOC_SC_CFG_X_REG_GLB_RTL_INF1_REG (SOC_SC_CFG_X_REG_BASE + 0x8)
#define SOC_SC_CFG_X_REG_GLB_RTL_INF2_REG (SOC_SC_CFG_X_REG_BASE + 0xC)
#define SOC_SC_CFG_X_REG_GLB_WAY_EN_REG (SOC_SC_CFG_X_REG_BASE + 0x80)
#define SOC_SC_CFG_X_REG_GLB_QOS_CTRL_URGT_REG (SOC_SC_CFG_X_REG_BASE + 0x100)
#define SOC_SC_CFG_X_REG_GLB_QOS_CTRL_EV_REG (SOC_SC_CFG_X_REG_BASE + 0x104)
#define SOC_SC_CFG_X_REG_GLB_QOS_CTRL_SCH_REG (SOC_SC_CFG_X_REG_BASE + 0x108)
#define SOC_SC_CFG_X_REG_GLB_SCQ_CTRL0_REG (SOC_SC_CFG_X_REG_BASE + 0x140)
#define SOC_SC_CFG_X_REG_GLB_SCQ_CTRL1_REG (SOC_SC_CFG_X_REG_BASE + 0x144)
#define SOC_SC_CFG_X_REG_GLB_CFC0_REG (SOC_SC_CFG_X_REG_BASE + 0x180)
#define SOC_SC_CFG_X_REG_GLB_CFC1_REG (SOC_SC_CFG_X_REG_BASE + 0x184)
#define SOC_SC_CFG_X_REG_GLB_CKG_BYP_REG (SOC_SC_CFG_X_REG_BASE + 0x800)
#define SOC_SC_CFG_X_REG_GLB_CKG_EXT_REG (SOC_SC_CFG_X_REG_BASE + 0x804)
#define SOC_SC_CFG_X_REG_GLB_FUNC_BYP_REG (SOC_SC_CFG_X_REG_BASE + 0x808)
#define SOC_SC_CFG_X_REG_GLB_PARAM_OVRD_REG (SOC_SC_CFG_X_REG_BASE + 0x80C)
#define SOC_SC_CFG_X_REG_GLB_PMU_CTRL_REG (SOC_SC_CFG_X_REG_BASE + 0x820)
#define SOC_SC_CFG_X_REG_GLB_PMU_CNT8_11_MODE_SEL_REG (SOC_SC_CFG_X_REG_BASE + 0x824)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x1000)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0x1004)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0x1008)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0x100C)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_4_REG (SOC_SC_CFG_X_REG_BASE + 0x1010)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_5_REG (SOC_SC_CFG_X_REG_BASE + 0x1014)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_6_REG (SOC_SC_CFG_X_REG_BASE + 0x1018)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_7_REG (SOC_SC_CFG_X_REG_BASE + 0x101C)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_8_REG (SOC_SC_CFG_X_REG_BASE + 0x1020)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_9_REG (SOC_SC_CFG_X_REG_BASE + 0x1024)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_10_REG (SOC_SC_CFG_X_REG_BASE + 0x1028)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_11_REG (SOC_SC_CFG_X_REG_BASE + 0x102C)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_12_REG (SOC_SC_CFG_X_REG_BASE + 0x1030)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_13_REG (SOC_SC_CFG_X_REG_BASE + 0x1034)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_14_REG (SOC_SC_CFG_X_REG_BASE + 0x1038)
#define SOC_SC_CFG_X_REG_CFG_GID_SEC_ATTR_S_15_REG (SOC_SC_CFG_X_REG_BASE + 0x103C)
#define SOC_SC_CFG_X_REG_GLB_ALLC_PLC_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1100)
#define SOC_SC_CFG_X_REG_GLB_SCB_EN_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1104)
#define SOC_SC_CFG_X_REG_GLB_MEM_LP_SLP_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1200)
#define SOC_SC_CFG_X_REG_GLB_MEM_LP_STA0_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1210)
#define SOC_SC_CFG_X_REG_GLB_MEM_LP_STA1_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1214)
#define SOC_SC_CFG_X_REG_GLB_MEM_LP_STA2_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1218)
#define SOC_SC_CFG_X_REG_GLB_MEM_LP_PARAM_S_REG (SOC_SC_CFG_X_REG_BASE + 0x121C)
#define SOC_SC_CFG_X_REG_GLB_FUNC_BYP_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1280)
#define SOC_SC_CFG_X_REG_GLB_DUMMY_RW0_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1284)
#define SOC_SC_CFG_X_REG_GLB_DUMMY_RW1_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1288)
#define SOC_SC_CFG_X_REG_GLB_DUMMY_RO0_S_REG (SOC_SC_CFG_X_REG_BASE + 0x128C)
#define SOC_SC_CFG_X_REG_GLB_DUMMY_RO1_S_REG (SOC_SC_CFG_X_REG_BASE + 0x1290)
#define SOC_SC_CFG_X_REG_CFG_INT_STATUS_REG (SOC_SC_CFG_X_REG_BASE + 0x2000)
#define SOC_SC_CFG_X_REG_CMO_CFG_INT_INI_REG (SOC_SC_CFG_X_REG_BASE + 0x2004)
#define SOC_SC_CFG_X_REG_CMO_CFG_INT_EN_REG (SOC_SC_CFG_X_REG_BASE + 0x2008)
#define SOC_SC_CFG_X_REG_CMO_CFG_INT_CLR_REG (SOC_SC_CFG_X_REG_BASE + 0x200C)
#define SOC_SC_CFG_X_REG_CFG_CMO_QUEUE_CNT_REG (SOC_SC_CFG_X_REG_BASE + 0x2018)
#define SOC_SC_CFG_X_REG_CFG_CMO_REGULAR_EVT_TIME_REG (SOC_SC_CFG_X_REG_BASE + 0x2020)
#define SOC_SC_CFG_X_REG_CFG_READY_WAIT_TIME_REG (SOC_SC_CFG_X_REG_BASE + 0x2030)
#define SOC_SC_CFG_X_REG_CFG_CMO_ERR_CMD_L_REG (SOC_SC_CFG_X_REG_BASE + 0x2058)
#define SOC_SC_CFG_X_REG_CFG_CMO_ERR_CMD_H_REG (SOC_SC_CFG_X_REG_BASE + 0x205C)
#define SOC_SC_CFG_X_REG_CFG_DFX_DISTR_REG (SOC_SC_CFG_X_REG_BASE + 0x2078)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_0_REG (SOC_SC_CFG_X_REG_BASE + 0x2100)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_1_REG (SOC_SC_CFG_X_REG_BASE + 0x2104)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_2_REG (SOC_SC_CFG_X_REG_BASE + 0x2108)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_3_REG (SOC_SC_CFG_X_REG_BASE + 0x210C)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_4_REG (SOC_SC_CFG_X_REG_BASE + 0x2110)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_5_REG (SOC_SC_CFG_X_REG_BASE + 0x2114)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_6_REG (SOC_SC_CFG_X_REG_BASE + 0x2118)
#define SOC_SC_CFG_X_REG_CFG_CMO_STATUS_7_REG (SOC_SC_CFG_X_REG_BASE + 0x211C)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_0_REG (SOC_SC_CFG_X_REG_BASE + 0x2200)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_1_REG (SOC_SC_CFG_X_REG_BASE + 0x2204)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_2_REG (SOC_SC_CFG_X_REG_BASE + 0x2208)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_3_REG (SOC_SC_CFG_X_REG_BASE + 0x220C)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_4_REG (SOC_SC_CFG_X_REG_BASE + 0x2210)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_5_REG (SOC_SC_CFG_X_REG_BASE + 0x2214)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_6_REG (SOC_SC_CFG_X_REG_BASE + 0x2218)
#define SOC_SC_CFG_X_REG_CFG_CMO_CLEAR_7_REG (SOC_SC_CFG_X_REG_BASE + 0x221C)
#define SOC_SC_CFG_X_REG_CFG_NON_SECURITY_CFG_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3000)
#define SOC_SC_CFG_X_REG_CFG_ALLOW_MID_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3010)
#define SOC_SC_CFG_X_REG_CFG_CMO_SET_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3100)
#define SOC_SC_CFG_X_REG_CFG_CMO_EN_ADDR_HOLE_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3014)
#define SOC_SC_CFG_X_REG_CFG_CMO_STR_ADDR_HOLE_0_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3018)
#define SOC_SC_CFG_X_REG_CFG_CMO_END_ADDR_HOLE_0_S_REG (SOC_SC_CFG_X_REG_BASE + 0x301C)
#define SOC_SC_CFG_X_REG_CFG_CMO_STR_ADDR_HOLE_1_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3020)
#define SOC_SC_CFG_X_REG_CFG_CMO_END_ADDR_HOLE_1_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3024)
#define SOC_SC_CFG_X_REG_CFG_CMO_STR_ADDR_HOLE_2_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3028)
#define SOC_SC_CFG_X_REG_CFG_CMO_END_ADDR_HOLE_2_S_REG (SOC_SC_CFG_X_REG_BASE + 0x302C)
#define SOC_SC_CFG_X_REG_CFG_CMO_STR_ADDR_HOLE_3_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3030)
#define SOC_SC_CFG_X_REG_CFG_CMO_END_ADDR_HOLE_3_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3034)
#define SOC_SC_CFG_X_REG_CFG_CMO_TPMEM_CTRL_S_REG (SOC_SC_CFG_X_REG_BASE + 0x3038)
#define SOC_SC_CFG_X_REG_CFG_JTAG_SUPER_ACCESS_REG (SOC_SC_CFG_X_REG_BASE + 0x3FFC)
#define SOC_SC_CFG_X_REG_GID_QUOTA_0_REG (SOC_SC_CFG_X_REG_BASE + 0x4000)
#define SOC_SC_CFG_X_REG_GID_QUOTA_1_REG (SOC_SC_CFG_X_REG_BASE + 0x4100)
#define SOC_SC_CFG_X_REG_GID_QUOTA_2_REG (SOC_SC_CFG_X_REG_BASE + 0x4200)
#define SOC_SC_CFG_X_REG_GID_QUOTA_3_REG (SOC_SC_CFG_X_REG_BASE + 0x4300)
#define SOC_SC_CFG_X_REG_GID_QUOTA_4_REG (SOC_SC_CFG_X_REG_BASE + 0x4400)
#define SOC_SC_CFG_X_REG_GID_QUOTA_5_REG (SOC_SC_CFG_X_REG_BASE + 0x4500)
#define SOC_SC_CFG_X_REG_GID_QUOTA_6_REG (SOC_SC_CFG_X_REG_BASE + 0x4600)
#define SOC_SC_CFG_X_REG_GID_QUOTA_7_REG (SOC_SC_CFG_X_REG_BASE + 0x4700)
#define SOC_SC_CFG_X_REG_GID_QUOTA_8_REG (SOC_SC_CFG_X_REG_BASE + 0x4800)
#define SOC_SC_CFG_X_REG_GID_QUOTA_9_REG (SOC_SC_CFG_X_REG_BASE + 0x4900)
#define SOC_SC_CFG_X_REG_GID_QUOTA_10_REG (SOC_SC_CFG_X_REG_BASE + 0x4A00)
#define SOC_SC_CFG_X_REG_GID_QUOTA_11_REG (SOC_SC_CFG_X_REG_BASE + 0x4B00)
#define SOC_SC_CFG_X_REG_GID_QUOTA_12_REG (SOC_SC_CFG_X_REG_BASE + 0x4C00)
#define SOC_SC_CFG_X_REG_GID_QUOTA_13_REG (SOC_SC_CFG_X_REG_BASE + 0x4D00)
#define SOC_SC_CFG_X_REG_GID_QUOTA_14_REG (SOC_SC_CFG_X_REG_BASE + 0x4E00)
#define SOC_SC_CFG_X_REG_GID_QUOTA_15_REG (SOC_SC_CFG_X_REG_BASE + 0x4F00)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_0_REG (SOC_SC_CFG_X_REG_BASE + 0x4004)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_1_REG (SOC_SC_CFG_X_REG_BASE + 0x4104)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_2_REG (SOC_SC_CFG_X_REG_BASE + 0x4204)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_3_REG (SOC_SC_CFG_X_REG_BASE + 0x4304)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_4_REG (SOC_SC_CFG_X_REG_BASE + 0x4404)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_5_REG (SOC_SC_CFG_X_REG_BASE + 0x4504)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_6_REG (SOC_SC_CFG_X_REG_BASE + 0x4604)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_7_REG (SOC_SC_CFG_X_REG_BASE + 0x4704)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_8_REG (SOC_SC_CFG_X_REG_BASE + 0x4804)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_9_REG (SOC_SC_CFG_X_REG_BASE + 0x4904)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_10_REG (SOC_SC_CFG_X_REG_BASE + 0x4A04)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_11_REG (SOC_SC_CFG_X_REG_BASE + 0x4B04)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_12_REG (SOC_SC_CFG_X_REG_BASE + 0x4C04)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_13_REG (SOC_SC_CFG_X_REG_BASE + 0x4D04)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_14_REG (SOC_SC_CFG_X_REG_BASE + 0x4E04)
#define SOC_SC_CFG_X_REG_GID_WAY_ALLC_15_REG (SOC_SC_CFG_X_REG_BASE + 0x4F04)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_0_REG (SOC_SC_CFG_X_REG_BASE + 0x4008)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_1_REG (SOC_SC_CFG_X_REG_BASE + 0x4108)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_2_REG (SOC_SC_CFG_X_REG_BASE + 0x4208)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_3_REG (SOC_SC_CFG_X_REG_BASE + 0x4308)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_4_REG (SOC_SC_CFG_X_REG_BASE + 0x4408)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_5_REG (SOC_SC_CFG_X_REG_BASE + 0x4508)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_6_REG (SOC_SC_CFG_X_REG_BASE + 0x4608)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_7_REG (SOC_SC_CFG_X_REG_BASE + 0x4708)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_8_REG (SOC_SC_CFG_X_REG_BASE + 0x4808)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_9_REG (SOC_SC_CFG_X_REG_BASE + 0x4908)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_10_REG (SOC_SC_CFG_X_REG_BASE + 0x4A08)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_11_REG (SOC_SC_CFG_X_REG_BASE + 0x4B08)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_12_REG (SOC_SC_CFG_X_REG_BASE + 0x4C08)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_13_REG (SOC_SC_CFG_X_REG_BASE + 0x4D08)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_14_REG (SOC_SC_CFG_X_REG_BASE + 0x4E08)
#define SOC_SC_CFG_X_REG_GID_ALLC_PLC_15_REG (SOC_SC_CFG_X_REG_BASE + 0x4F08)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x400C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x410C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_2_REG (SOC_SC_CFG_X_REG_BASE + 0x420C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_3_REG (SOC_SC_CFG_X_REG_BASE + 0x430C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_4_REG (SOC_SC_CFG_X_REG_BASE + 0x440C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_5_REG (SOC_SC_CFG_X_REG_BASE + 0x450C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_6_REG (SOC_SC_CFG_X_REG_BASE + 0x460C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_7_REG (SOC_SC_CFG_X_REG_BASE + 0x470C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_8_REG (SOC_SC_CFG_X_REG_BASE + 0x480C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_9_REG (SOC_SC_CFG_X_REG_BASE + 0x490C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_10_REG (SOC_SC_CFG_X_REG_BASE + 0x4A0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_11_REG (SOC_SC_CFG_X_REG_BASE + 0x4B0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_12_REG (SOC_SC_CFG_X_REG_BASE + 0x4C0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_13_REG (SOC_SC_CFG_X_REG_BASE + 0x4D0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_14_REG (SOC_SC_CFG_X_REG_BASE + 0x4E0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT0_15_REG (SOC_SC_CFG_X_REG_BASE + 0x4F0C)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x4010)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x4110)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_2_REG (SOC_SC_CFG_X_REG_BASE + 0x4210)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_3_REG (SOC_SC_CFG_X_REG_BASE + 0x4310)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_4_REG (SOC_SC_CFG_X_REG_BASE + 0x4410)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_5_REG (SOC_SC_CFG_X_REG_BASE + 0x4510)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_6_REG (SOC_SC_CFG_X_REG_BASE + 0x4610)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_7_REG (SOC_SC_CFG_X_REG_BASE + 0x4710)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_8_REG (SOC_SC_CFG_X_REG_BASE + 0x4810)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_9_REG (SOC_SC_CFG_X_REG_BASE + 0x4910)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_10_REG (SOC_SC_CFG_X_REG_BASE + 0x4A10)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_11_REG (SOC_SC_CFG_X_REG_BASE + 0x4B10)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_12_REG (SOC_SC_CFG_X_REG_BASE + 0x4C10)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_13_REG (SOC_SC_CFG_X_REG_BASE + 0x4D10)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_14_REG (SOC_SC_CFG_X_REG_BASE + 0x4E10)
#define SOC_SC_CFG_X_REG_GID_MID_FLT1_15_REG (SOC_SC_CFG_X_REG_BASE + 0x4F10)
#define SOC_SC_CFG_X_REG_CMO_CMD_L_REG (SOC_SC_CFG_X_REG_BASE + 0x5000)
#define SOC_SC_CFG_X_REG_CMO_CMD_H_REG (SOC_SC_CFG_X_REG_BASE + 0x5004)
#define SOC_SC_CFG_X_REG_SLC_PERF_MUX_MODE_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6000)
#define SOC_SC_CFG_X_REG_SLC_PERF_MUX_MODE_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6400)
#define SOC_SC_CFG_X_REG_SLC_PERF_MUX_MODE_2_REG (SOC_SC_CFG_X_REG_BASE + 0x6800)
#define SOC_SC_CFG_X_REG_SLC_PERF_MUX_MODE_3_REG (SOC_SC_CFG_X_REG_BASE + 0x6C00)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_EN_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6004)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_EN_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6804)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6008)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6808)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x600C)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x680C)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6010)
#define SOC_SC_CFG_X_REG_SLC_CM_CNT_MUX2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6810)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6014)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6814)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6018)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6818)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x601C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x681C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6020)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6820)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6024)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6824)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6028)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6828)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x602C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x682C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6030)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6830)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6034)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6834)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6038)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6838)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x603C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x683C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6040)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6840)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6044)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6844)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6048)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6848)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x604C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x684C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6050)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6850)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6054)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6854)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6058)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6858)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x605C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x685C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6060)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6860)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6064)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6864)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6068)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6868)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_TH_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x606C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_TH_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x686C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_TH_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6070)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_TH_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6870)
#define SOC_SC_CFG_X_REG_SLC_BP2_CFG_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6094)
#define SOC_SC_CFG_X_REG_SLC_BP2_CFG_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6494)
#define SOC_SC_CFG_X_REG_SLC_BP2_CFG_2_REG (SOC_SC_CFG_X_REG_BASE + 0x6894)
#define SOC_SC_CFG_X_REG_SLC_BP2_CFG_3_REG (SOC_SC_CFG_X_REG_BASE + 0x6C94)
#define SOC_SC_CFG_X_REG_SLC_BP5_CFG_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6098)
#define SOC_SC_CFG_X_REG_SLC_BP5_CFG_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6898)
#define SOC_SC_CFG_X_REG_SLC_BP6_CFG_0_REG (SOC_SC_CFG_X_REG_BASE + 0x609C)
#define SOC_SC_CFG_X_REG_SLC_BP6_CFG_1_REG (SOC_SC_CFG_X_REG_BASE + 0x689C)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60A0)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68A0)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60A4)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68A4)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60A8)
#define SOC_SC_CFG_X_REG_SLC_BP7_CFG_2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68A8)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60AC)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68AC)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60B0)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68B0)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_3_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60B4)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_3_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68B4)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_4_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60B8)
#define SOC_SC_CFG_X_REG_SLC_BP8_CFG_4_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68B8)
#define SOC_SC_CFG_X_REG_SLC_BP9_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60BC)
#define SOC_SC_CFG_X_REG_SLC_BP9_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68BC)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60C8)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68C8)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60CC)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68CC)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60D0)
#define SOC_SC_CFG_X_REG_SLC_BP10_CFG_2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68D0)
#define SOC_SC_CFG_X_REG_SLC_BP11_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60D4)
#define SOC_SC_CFG_X_REG_SLC_BP11_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68D4)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60DC)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68DC)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60E0)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68E0)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60E4)
#define SOC_SC_CFG_X_REG_SLC_BP12_CFG_2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68E4)
#define SOC_SC_CFG_X_REG_SLC_BP14A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60E8)
#define SOC_SC_CFG_X_REG_SLC_BP14A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68E8)
#define SOC_SC_CFG_X_REG_SLC_BP14A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60EC)
#define SOC_SC_CFG_X_REG_SLC_BP14A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68EC)
#define SOC_SC_CFG_X_REG_SLC_BP14B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60F0)
#define SOC_SC_CFG_X_REG_SLC_BP14B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68F0)
#define SOC_SC_CFG_X_REG_SLC_BP14B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60F4)
#define SOC_SC_CFG_X_REG_SLC_BP14B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68F4)
#define SOC_SC_CFG_X_REG_SLC_BP15_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60F8)
#define SOC_SC_CFG_X_REG_SLC_BP15_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68F8)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x60FC)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x68FC)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6100)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6900)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6104)
#define SOC_SC_CFG_X_REG_SLC_TCP0_CFG_2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6904)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6108)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6908)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x610C)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x690C)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6110)
#define SOC_SC_CFG_X_REG_SLC_TCP1_CFG_2_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6910)
#define SOC_SC_CFG_X_REG_SLC_TCP2A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6114)
#define SOC_SC_CFG_X_REG_SLC_TCP2A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6914)
#define SOC_SC_CFG_X_REG_SLC_TCP2A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6118)
#define SOC_SC_CFG_X_REG_SLC_TCP2A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6918)
#define SOC_SC_CFG_X_REG_SLC_TCP2B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x611C)
#define SOC_SC_CFG_X_REG_SLC_TCP2B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x691C)
#define SOC_SC_CFG_X_REG_SLC_TCP2B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6120)
#define SOC_SC_CFG_X_REG_SLC_TCP2B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6920)
#define SOC_SC_CFG_X_REG_SLC_TCP3A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6124)
#define SOC_SC_CFG_X_REG_SLC_TCP3A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6924)
#define SOC_SC_CFG_X_REG_SLC_TCP3A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6128)
#define SOC_SC_CFG_X_REG_SLC_TCP3A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6928)
#define SOC_SC_CFG_X_REG_SLC_TCP3B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x612C)
#define SOC_SC_CFG_X_REG_SLC_TCP3B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x692C)
#define SOC_SC_CFG_X_REG_SLC_TCP3B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6130)
#define SOC_SC_CFG_X_REG_SLC_TCP3B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6930)
#define SOC_SC_CFG_X_REG_SLC_TCP4_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6134)
#define SOC_SC_CFG_X_REG_SLC_TCP4_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6934)
#define SOC_SC_CFG_X_REG_SLC_TCP5_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6138)
#define SOC_SC_CFG_X_REG_SLC_TCP5_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6938)
#define SOC_SC_CFG_X_REG_SLC_TCP5_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x613C)
#define SOC_SC_CFG_X_REG_SLC_TCP5_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x693C)
#define SOC_SC_CFG_X_REG_SLC_TCP6A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6140)
#define SOC_SC_CFG_X_REG_SLC_TCP6A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6940)
#define SOC_SC_CFG_X_REG_SLC_TCP6A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6144)
#define SOC_SC_CFG_X_REG_SLC_TCP6A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6944)
#define SOC_SC_CFG_X_REG_SLC_TCP6B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6148)
#define SOC_SC_CFG_X_REG_SLC_TCP6B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6948)
#define SOC_SC_CFG_X_REG_SLC_TCP6B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x614C)
#define SOC_SC_CFG_X_REG_SLC_TCP6B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x694C)
#define SOC_SC_CFG_X_REG_SLC_TCP7A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6150)
#define SOC_SC_CFG_X_REG_SLC_TCP7A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6950)
#define SOC_SC_CFG_X_REG_SLC_TCP7A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6154)
#define SOC_SC_CFG_X_REG_SLC_TCP7A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6954)
#define SOC_SC_CFG_X_REG_SLC_TCP7B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6158)
#define SOC_SC_CFG_X_REG_SLC_TCP7B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6958)
#define SOC_SC_CFG_X_REG_SLC_TCP7B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x615C)
#define SOC_SC_CFG_X_REG_SLC_TCP7B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x695C)
#define SOC_SC_CFG_X_REG_SLC_TCP8A_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6160)
#define SOC_SC_CFG_X_REG_SLC_TCP8A_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6960)
#define SOC_SC_CFG_X_REG_SLC_TCP8A_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6164)
#define SOC_SC_CFG_X_REG_SLC_TCP8A_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6964)
#define SOC_SC_CFG_X_REG_SLC_TCP8B_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6168)
#define SOC_SC_CFG_X_REG_SLC_TCP8B_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6968)
#define SOC_SC_CFG_X_REG_SLC_TCP8B_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x616C)
#define SOC_SC_CFG_X_REG_SLC_TCP8B_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x696C)
#define SOC_SC_CFG_X_REG_SLC_TCP9_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6170)
#define SOC_SC_CFG_X_REG_SLC_TCP9_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6970)
#define SOC_SC_CFG_X_REG_SLC_TCP9_CFG_1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6174)
#define SOC_SC_CFG_X_REG_SLC_TCP9_CFG_1_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6974)
#define SOC_SC_CFG_X_REG_SLC_TCP10_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6178)
#define SOC_SC_CFG_X_REG_SLC_TCP10_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6978)
#define SOC_SC_CFG_X_REG_SLC_DCP03_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x617C)
#define SOC_SC_CFG_X_REG_SLC_DCP03_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x697C)
#define SOC_SC_CFG_X_REG_SLC_DCP6_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6180)
#define SOC_SC_CFG_X_REG_SLC_DCP6_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6980)
#define SOC_SC_CFG_X_REG_SLC_DCP7_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6184)
#define SOC_SC_CFG_X_REG_SLC_DCP7_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6984)
#define SOC_SC_CFG_X_REG_SLC_DCP8_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6188)
#define SOC_SC_CFG_X_REG_SLC_DCP8_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6988)
#define SOC_SC_CFG_X_REG_SLC_DCP9_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x618C)
#define SOC_SC_CFG_X_REG_SLC_DCP9_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x698C)
#define SOC_SC_CFG_X_REG_SLC_PMP_CFG_0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6190)
#define SOC_SC_CFG_X_REG_SLC_PMP_CFG_0_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6990)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6194)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6994)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6198)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT0_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6998)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x619C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x699C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61A0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT1_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69A0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61A4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69A4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61A8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT2_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69A8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61AC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69AC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61B0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT3_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69B0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61B4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69B4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61B8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT4_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69B8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61BC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69BC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61C0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT5_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69C0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61C4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69C4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61C8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT6_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69C8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61CC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69CC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61D0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT7_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69D0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61D4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69D4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61D8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT8_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69D8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61DC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69DC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61E0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT9_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69E0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61E4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69E4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61E8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT10_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69E8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61EC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69EC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61F0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT11_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69F0)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT12_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61F4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT12_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69F4)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT12_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61F8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT12_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69F8)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT13_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x61FC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT13_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x69FC)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT13_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6200)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT13_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A00)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT14_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6204)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT14_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A04)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT14_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6208)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT14_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A08)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT15_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x620C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT15_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A0C)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT15_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6210)
#define SOC_SC_CFG_X_REG_SLC_PMU_CNT15_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A10)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_CYCLE_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6214)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_CYCLE_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A14)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_CYCLE_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6218)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_CYCLE_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A18)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_BUSY_L_0_REG (SOC_SC_CFG_X_REG_BASE + 0x621C)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_BUSY_L_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A1C)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_BUSY_H_0_REG (SOC_SC_CFG_X_REG_BASE + 0x6220)
#define SOC_SC_CFG_X_REG_SLC_PMU_STAT_BUSY_H_1_REG (SOC_SC_CFG_X_REG_BASE + 0x6A20)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_STAT_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_STAT_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_STAT_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_STAT_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE000)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8010)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_1_REG (SOC_SC_CFG_X_REG_BASE + 0x8014)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_2_REG (SOC_SC_CFG_X_REG_BASE + 0x8018)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_3_REG (SOC_SC_CFG_X_REG_BASE + 0x801C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_4_REG (SOC_SC_CFG_X_REG_BASE + 0x8020)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_5_REG (SOC_SC_CFG_X_REG_BASE + 0x8024)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_6_REG (SOC_SC_CFG_X_REG_BASE + 0x8028)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_7_REG (SOC_SC_CFG_X_REG_BASE + 0x802C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_8_REG (SOC_SC_CFG_X_REG_BASE + 0x8030)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_9_REG (SOC_SC_CFG_X_REG_BASE + 0x8034)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_10_REG (SOC_SC_CFG_X_REG_BASE + 0x8038)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_11_REG (SOC_SC_CFG_X_REG_BASE + 0x803C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_12_REG (SOC_SC_CFG_X_REG_BASE + 0x8040)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_13_REG (SOC_SC_CFG_X_REG_BASE + 0x8044)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_14_REG (SOC_SC_CFG_X_REG_BASE + 0x8048)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_15_REG (SOC_SC_CFG_X_REG_BASE + 0x804C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_16_REG (SOC_SC_CFG_X_REG_BASE + 0xA010)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_17_REG (SOC_SC_CFG_X_REG_BASE + 0xA014)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_18_REG (SOC_SC_CFG_X_REG_BASE + 0xA018)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_19_REG (SOC_SC_CFG_X_REG_BASE + 0xA01C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_20_REG (SOC_SC_CFG_X_REG_BASE + 0xA020)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_21_REG (SOC_SC_CFG_X_REG_BASE + 0xA024)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_22_REG (SOC_SC_CFG_X_REG_BASE + 0xA028)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_23_REG (SOC_SC_CFG_X_REG_BASE + 0xA02C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_24_REG (SOC_SC_CFG_X_REG_BASE + 0xA030)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_25_REG (SOC_SC_CFG_X_REG_BASE + 0xA034)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_26_REG (SOC_SC_CFG_X_REG_BASE + 0xA038)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_27_REG (SOC_SC_CFG_X_REG_BASE + 0xA03C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_28_REG (SOC_SC_CFG_X_REG_BASE + 0xA040)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_29_REG (SOC_SC_CFG_X_REG_BASE + 0xA044)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_30_REG (SOC_SC_CFG_X_REG_BASE + 0xA048)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_31_REG (SOC_SC_CFG_X_REG_BASE + 0xA04C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_32_REG (SOC_SC_CFG_X_REG_BASE + 0xC010)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_33_REG (SOC_SC_CFG_X_REG_BASE + 0xC014)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_34_REG (SOC_SC_CFG_X_REG_BASE + 0xC018)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_35_REG (SOC_SC_CFG_X_REG_BASE + 0xC01C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_36_REG (SOC_SC_CFG_X_REG_BASE + 0xC020)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_37_REG (SOC_SC_CFG_X_REG_BASE + 0xC024)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_38_REG (SOC_SC_CFG_X_REG_BASE + 0xC028)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_39_REG (SOC_SC_CFG_X_REG_BASE + 0xC02C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_40_REG (SOC_SC_CFG_X_REG_BASE + 0xC030)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_41_REG (SOC_SC_CFG_X_REG_BASE + 0xC034)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_42_REG (SOC_SC_CFG_X_REG_BASE + 0xC038)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_43_REG (SOC_SC_CFG_X_REG_BASE + 0xC03C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_44_REG (SOC_SC_CFG_X_REG_BASE + 0xC040)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_45_REG (SOC_SC_CFG_X_REG_BASE + 0xC044)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_46_REG (SOC_SC_CFG_X_REG_BASE + 0xC048)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_47_REG (SOC_SC_CFG_X_REG_BASE + 0xC04C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_48_REG (SOC_SC_CFG_X_REG_BASE + 0xE010)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_49_REG (SOC_SC_CFG_X_REG_BASE + 0xE014)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_50_REG (SOC_SC_CFG_X_REG_BASE + 0xE018)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_51_REG (SOC_SC_CFG_X_REG_BASE + 0xE01C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_52_REG (SOC_SC_CFG_X_REG_BASE + 0xE020)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_53_REG (SOC_SC_CFG_X_REG_BASE + 0xE024)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_54_REG (SOC_SC_CFG_X_REG_BASE + 0xE028)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_55_REG (SOC_SC_CFG_X_REG_BASE + 0xE02C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_56_REG (SOC_SC_CFG_X_REG_BASE + 0xE030)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_57_REG (SOC_SC_CFG_X_REG_BASE + 0xE034)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_58_REG (SOC_SC_CFG_X_REG_BASE + 0xE038)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_59_REG (SOC_SC_CFG_X_REG_BASE + 0xE03C)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_60_REG (SOC_SC_CFG_X_REG_BASE + 0xE040)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_61_REG (SOC_SC_CFG_X_REG_BASE + 0xE044)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_62_REG (SOC_SC_CFG_X_REG_BASE + 0xE048)
#define SOC_SC_CFG_X_REG_SLC_GID_COUNT_63_REG (SOC_SC_CFG_X_REG_BASE + 0xE04C)
#define SOC_SC_CFG_X_REG_SLC02_INT_ST_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8080)
#define SOC_SC_CFG_X_REG_SLC02_INT_ST_1_REG (SOC_SC_CFG_X_REG_BASE + 0xC080)
#define SOC_SC_CFG_X_REG_SLC02_INT_INI_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8084)
#define SOC_SC_CFG_X_REG_SLC02_INT_INI_1_REG (SOC_SC_CFG_X_REG_BASE + 0xC084)
#define SOC_SC_CFG_X_REG_SLC02_INT_CLEAR_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8088)
#define SOC_SC_CFG_X_REG_SLC02_INT_CLEAR_1_REG (SOC_SC_CFG_X_REG_BASE + 0xC088)
#define SOC_SC_CFG_X_REG_SLC02_INT_EN_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8090)
#define SOC_SC_CFG_X_REG_SLC02_INT_EN_1_REG (SOC_SC_CFG_X_REG_BASE + 0xC090)
#define SOC_SC_CFG_X_REG_SLC13_INT_ST_0_REG (SOC_SC_CFG_X_REG_BASE + 0xA080)
#define SOC_SC_CFG_X_REG_SLC13_INT_ST_1_REG (SOC_SC_CFG_X_REG_BASE + 0xE080)
#define SOC_SC_CFG_X_REG_SLC13_INT_INI_0_REG (SOC_SC_CFG_X_REG_BASE + 0xA084)
#define SOC_SC_CFG_X_REG_SLC13_INT_INI_1_REG (SOC_SC_CFG_X_REG_BASE + 0xE084)
#define SOC_SC_CFG_X_REG_SLC13_INT_CLEAR_0_REG (SOC_SC_CFG_X_REG_BASE + 0xA088)
#define SOC_SC_CFG_X_REG_SLC13_INT_CLEAR_1_REG (SOC_SC_CFG_X_REG_BASE + 0xE088)
#define SOC_SC_CFG_X_REG_SLC13_INT_EN_0_REG (SOC_SC_CFG_X_REG_BASE + 0xA090)
#define SOC_SC_CFG_X_REG_SLC13_INT_EN_1_REG (SOC_SC_CFG_X_REG_BASE + 0xE090)
#define SOC_SC_CFG_X_REG_SLC_DFX_MODULE_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8400)
#define SOC_SC_CFG_X_REG_SLC_DFX_MODULE_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA400)
#define SOC_SC_CFG_X_REG_SLC_DFX_MODULE_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC400)
#define SOC_SC_CFG_X_REG_SLC_DFX_MODULE_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE400)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCQ_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8404)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCQ_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA404)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCQ_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC404)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCQ_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE404)
#define SOC_SC_CFG_X_REG_SLC_DFX_SQUE0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8410)
#define SOC_SC_CFG_X_REG_SLC_DFX_SQUE0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA410)
#define SOC_SC_CFG_X_REG_SLC_DFX_SQUE0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC410)
#define SOC_SC_CFG_X_REG_SLC_DFX_SQUE0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE410)
#define SOC_SC_CFG_X_REG_SLC_DFX_REQ0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8418)
#define SOC_SC_CFG_X_REG_SLC_DFX_REQ0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA418)
#define SOC_SC_CFG_X_REG_SLC_DFX_REQ0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC418)
#define SOC_SC_CFG_X_REG_SLC_DFX_REQ0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE418)
#define SOC_SC_CFG_X_REG_SLC_DFX_BUF_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8420)
#define SOC_SC_CFG_X_REG_SLC_DFX_BUF_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA420)
#define SOC_SC_CFG_X_REG_SLC_DFX_BUF_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC420)
#define SOC_SC_CFG_X_REG_SLC_DFX_BUF_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE420)
#define SOC_SC_CFG_X_REG_SLC_DFX_OT_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8424)
#define SOC_SC_CFG_X_REG_SLC_DFX_OT_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA424)
#define SOC_SC_CFG_X_REG_SLC_DFX_OT_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC424)
#define SOC_SC_CFG_X_REG_SLC_DFX_OT_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE424)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8430)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA430)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC430)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE430)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8434)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO1_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA434)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO1_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC434)
#define SOC_SC_CFG_X_REG_SLC_DFX_FIFO1_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE434)
#define SOC_SC_CFG_X_REG_SLC_DFX_BP_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8440)
#define SOC_SC_CFG_X_REG_SLC_DFX_BP_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA440)
#define SOC_SC_CFG_X_REG_SLC_DFX_BP_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC440)
#define SOC_SC_CFG_X_REG_SLC_DFX_BP_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE440)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8454)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF1_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA454)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF1_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC454)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF1_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE454)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8458)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF2_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA458)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF2_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC458)
#define SOC_SC_CFG_X_REG_SLC_DFX_ERR_INF2_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE458)
#define SOC_SC_CFG_X_REG_SLC_DFX_ECCERR_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8460)
#define SOC_SC_CFG_X_REG_SLC_DFX_ECCERR_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA460)
#define SOC_SC_CFG_X_REG_SLC_DFX_ECCERR_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC460)
#define SOC_SC_CFG_X_REG_SLC_DFX_ECCERR_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE460)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8470)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA470)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC470)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE470)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8474)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM1_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA474)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM1_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC474)
#define SOC_SC_CFG_X_REG_SLC_DFX_MEM1_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE474)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_CTRL_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8480)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_CTRL_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA480)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_CTRL_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC480)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_CTRL_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE480)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8484)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA484)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC484)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE484)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8488)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO1_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA488)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO1_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC488)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO1_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE488)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO2_0_REG (SOC_SC_CFG_X_REG_BASE + 0x848C)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO2_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA48C)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO2_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC48C)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO2_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE48C)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO3_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8490)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO3_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA490)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO3_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC490)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO3_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE490)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO4_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8494)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO4_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA494)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO4_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC494)
#define SOC_SC_CFG_X_REG_SLC_DFX_SCH_INFO4_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE494)
#define SOC_SC_CFG_X_REG_SLC_DFX_CMOGEN_0_REG (SOC_SC_CFG_X_REG_BASE + 0x84E0)
#define SOC_SC_CFG_X_REG_SLC_DFX_CMOGEN_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA4E0)
#define SOC_SC_CFG_X_REG_SLC_DFX_CMOGEN_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC4E0)
#define SOC_SC_CFG_X_REG_SLC_DFX_CMOGEN_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE4E0)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY0_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8500)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY0_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA500)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY0_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC500)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY0_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE500)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY1_0_REG (SOC_SC_CFG_X_REG_BASE + 0x8504)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY1_1_REG (SOC_SC_CFG_X_REG_BASE + 0xA504)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY1_2_REG (SOC_SC_CFG_X_REG_BASE + 0xC504)
#define SOC_SC_CFG_X_REG_SLC_DFX_DUMMY1_3_REG (SOC_SC_CFG_X_REG_BASE + 0xE504)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD000)
#define SOC_SC_CFG_X_REG_SLC_WAY_PWRUP_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF000)
#define SOC_SC_CFG_X_REG_SLC_SPMEM_CTRL_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9020)
#define SOC_SC_CFG_X_REG_SLC_SPMEM_CTRL_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB020)
#define SOC_SC_CFG_X_REG_SLC_SPMEM_CTRL_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD020)
#define SOC_SC_CFG_X_REG_SLC_SPMEM_CTRL_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF020)
#define SOC_SC_CFG_X_REG_SLC_TPMEM_CTRL_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9024)
#define SOC_SC_CFG_X_REG_SLC_TPMEM_CTRL_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB024)
#define SOC_SC_CFG_X_REG_SLC_TPMEM_CTRL_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD024)
#define SOC_SC_CFG_X_REG_SLC_TPMEM_CTRL_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF024)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_EN_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9100)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_EN_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB100)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_EN_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD100)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_EN_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF100)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_EN_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9104)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_EN_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB104)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_EN_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD104)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_EN_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF104)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_ADDR_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9108)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_ADDR_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB108)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_ADDR_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD108)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_RD_ADDR_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF108)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_ADDR_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x910C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_ADDR_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB10C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_ADDR_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD10C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_RD_ADDR_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF10C)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_VLD_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9110)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_VLD_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB110)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_VLD_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD110)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_VLD_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF110)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA_VLD_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9114)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA_VLD_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB114)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA_VLD_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD114)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA_VLD_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF114)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x911C)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB11C)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD11C)
#define SOC_SC_CFG_X_REG_SLC_TAG_MEM_DATA_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF11C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA1_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9120)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA1_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB120)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA1_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD120)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA1_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF120)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA2_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9124)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA2_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB124)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA2_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD124)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA2_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF124)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA3_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9128)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA3_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB128)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA3_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD128)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA3_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF128)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA4_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x912C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA4_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB12C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA4_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD12C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA4_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF12C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA5_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9130)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA5_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB130)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA5_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD130)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA5_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF130)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA6_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9134)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA6_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB134)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA6_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD134)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA6_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF134)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA7_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9138)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA7_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB138)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA7_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD138)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA7_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF138)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA8_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x913C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA8_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB13C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA8_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD13C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA8_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF13C)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA9_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9140)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA9_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB140)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA9_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD140)
#define SOC_SC_CFG_X_REG_SLC_DATA_MEM_DATA9_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF140)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW0_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9180)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW0_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB180)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW0_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD180)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW0_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF180)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW1_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9184)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW1_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB184)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW1_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD184)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RW1_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF184)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO0_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x9188)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO0_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB188)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO0_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD188)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO0_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF188)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO1_S_0_REG (SOC_SC_CFG_X_REG_BASE + 0x918C)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO1_S_1_REG (SOC_SC_CFG_X_REG_BASE + 0xB18C)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO1_S_2_REG (SOC_SC_CFG_X_REG_BASE + 0xD18C)
#define SOC_SC_CFG_X_REG_SLC_DUMMY_RO1_S_3_REG (SOC_SC_CFG_X_REG_BASE + 0xF18C)
#endif
