{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673305112279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673305112279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 19:58:32 2023 " "Processing started: Mon Jan 09 19:58:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673305112279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305112279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO_MIC -c PROJETO_MIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_MIC -c PROJETO_MIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305112279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673305112522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673305112522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mic_banck_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_mic_banck_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_MIC_Banck_Registers-Type_0 " "Found design unit 1: Testbench_MIC_Banck_Registers-Type_0" {  } { { "Testbench_MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Testbench_MIC_Banck_Registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_MIC_Banck_Registers " "Found entity 1: Testbench_MIC_Banck_Registers" {  } { { "Testbench_MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Testbench_MIC_Banck_Registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_projeto_mic-tbench " "Found design unit 1: tb_projeto_mic-tbench" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118510 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_projeto_mic " "Found entity 1: tb_projeto_mic" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mbr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_mbr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_MBR-behavioral " "Found design unit 1: REG_MBR-behavioral" {  } { { "REG_MBR.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/REG_MBR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118511 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_MBR " "Found entity 1: REG_MBR" {  } { { "REG_MBR.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/REG_MBR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO_MIC-comportamental " "Found design unit 1: PROJETO_MIC-comportamental" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118512 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO_MIC " "Found entity 1: PROJETO_MIC" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_banck_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_banck_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_Banck_Registers-behavioral " "Found design unit 1: MIC_Banck_Registers-behavioral" {  } { { "MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118513 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_Banck_Registers " "Found entity 1: MIC_Banck_Registers" {  } { { "MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_amux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_amux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_amux_alu-behavioral " "Found design unit 1: MIC_amux_alu-behavioral" {  } { { "MIC_amux_alu.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_amux_alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118514 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_amux_alu " "Found entity 1: MIC_amux_alu" {  } { { "MIC_amux_alu.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_amux_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ok_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_ok_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_OK_Gen-behavioral " "Found design unit 1: Data_OK_Gen-behavioral" {  } { { "Data_OK_Gen.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Data_OK_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_OK_Gen " "Found entity 1: Data_OK_Gen" {  } { { "Data_OK_Gen.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Data_OK_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673305118515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO_MIC " "Elaborating entity \"PROJETO_MIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673305118534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z PROJETO_MIC.vhd(25) " "VHDL Signal Declaration warning at PROJETO_MIC.vhd(25): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "N PROJETO_MIC.vhd(26) " "VHDL Signal Declaration warning at PROJETO_MIC.vhd(26): used implicit default value for signal \"N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_BUS PROJETO_MIC.vhd(30) " "Verilog HDL or VHDL warning at PROJETO_MIC.vhd(30): object \"A_BUS\" assigned a value but never read" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_BUS PROJETO_MIC.vhd(32) " "VHDL Signal Declaration warning at PROJETO_MIC.vhd(32): used implicit default value for signal \"C_BUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MAR PROJETO_MIC.vhd(94) " "VHDL Process Statement warning at PROJETO_MIC.vhd(94): signal \"REG_MAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_OUT PROJETO_MIC.vhd(106) " "VHDL Process Statement warning at PROJETO_MIC.vhd(106): signal \"REG_MBR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_MBR_OUT PROJETO_MIC.vhd(99) " "VHDL Process Statement warning at PROJETO_MIC.vhd(99): inferring latch(es) for signal or variable \"REG_MBR_OUT\", which holds its previous value in one or more paths through the process" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673305118535 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_IN PROJETO_MIC.vhd(118) " "VHDL Process Statement warning at PROJETO_MIC.vhd(118): signal \"REG_MBR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD_OUT PROJETO_MIC.vhd(130) " "VHDL Process Statement warning at PROJETO_MIC.vhd(130): signal \"RD_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR_OUT PROJETO_MIC.vhd(142) " "VHDL Process Statement warning at PROJETO_MIC.vhd(142): signal \"WR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[0\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[0\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[1\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[1\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[2\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[2\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[3\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[3\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[4\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[4\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[5\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[5\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[6\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[6\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[7\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[7\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[8\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[8\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[9\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[9\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[10\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[10\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[11\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[11\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[12\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[12\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[13\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[13\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[14\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[14\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_MBR_OUT\[15\] PROJETO_MIC.vhd(99) " "Inferred latch for \"REG_MBR_OUT\[15\]\" at PROJETO_MIC.vhd(99)" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 "|PROJETO_MIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_Banck_Registers MIC_Banck_Registers:Registers " "Elaborating entity \"MIC_Banck_Registers\" for hierarchy \"MIC_Banck_Registers:Registers\"" {  } { { "PROJETO_MIC.vhd" "Registers" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673305118536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[0\] GND " "Pin \"MBR_TO_MEM\[0\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[1\] GND " "Pin \"MBR_TO_MEM\[1\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[2\] GND " "Pin \"MBR_TO_MEM\[2\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[3\] GND " "Pin \"MBR_TO_MEM\[3\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[4\] GND " "Pin \"MBR_TO_MEM\[4\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[5\] GND " "Pin \"MBR_TO_MEM\[5\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[6\] GND " "Pin \"MBR_TO_MEM\[6\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[7\] GND " "Pin \"MBR_TO_MEM\[7\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[8\] GND " "Pin \"MBR_TO_MEM\[8\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[9\] GND " "Pin \"MBR_TO_MEM\[9\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[10\] GND " "Pin \"MBR_TO_MEM\[10\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[11\] GND " "Pin \"MBR_TO_MEM\[11\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[12\] GND " "Pin \"MBR_TO_MEM\[12\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[13\] GND " "Pin \"MBR_TO_MEM\[13\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[14\] GND " "Pin \"MBR_TO_MEM\[14\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MBR_TO_MEM\[15\] GND " "Pin \"MBR_TO_MEM\[15\]\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|MBR_TO_MEM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|Z"} { "Warning" "WMLS_MLS_STUCK_PIN" "N GND " "Pin \"N\" is stuck at GND" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673305118899 "|PROJETO_MIC|N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673305118899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673305118949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673305119152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673305119152 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMUX " "No output dependent on input pin \"AMUX\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|AMUX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU\[0\] " "No output dependent on input pin \"ALU\[0\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|ALU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU\[1\] " "No output dependent on input pin \"ALU\[1\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|ALU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MBR " "No output dependent on input pin \"MBR\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MBR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SH\[0\] " "No output dependent on input pin \"SH\[0\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|SH[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SH\[1\] " "No output dependent on input pin \"SH\[1\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|SH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[0\] " "No output dependent on input pin \"MEM_TO_MBR\[0\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[1\] " "No output dependent on input pin \"MEM_TO_MBR\[1\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[2\] " "No output dependent on input pin \"MEM_TO_MBR\[2\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[3\] " "No output dependent on input pin \"MEM_TO_MBR\[3\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[4\] " "No output dependent on input pin \"MEM_TO_MBR\[4\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[5\] " "No output dependent on input pin \"MEM_TO_MBR\[5\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[6\] " "No output dependent on input pin \"MEM_TO_MBR\[6\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[7\] " "No output dependent on input pin \"MEM_TO_MBR\[7\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[8\] " "No output dependent on input pin \"MEM_TO_MBR\[8\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[9\] " "No output dependent on input pin \"MEM_TO_MBR\[9\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[10\] " "No output dependent on input pin \"MEM_TO_MBR\[10\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[11\] " "No output dependent on input pin \"MEM_TO_MBR\[11\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[12\] " "No output dependent on input pin \"MEM_TO_MBR\[12\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[13\] " "No output dependent on input pin \"MEM_TO_MBR\[13\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[14\] " "No output dependent on input pin \"MEM_TO_MBR\[14\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEM_TO_MBR\[15\] " "No output dependent on input pin \"MEM_TO_MBR\[15\]\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|MEM_TO_MBR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_OK " "No output dependent on input pin \"DATA_OK\"" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673305119174 "|PROJETO_MIC|DATA_OK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673305119174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673305119175 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673305119175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673305119175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673305119175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673305119183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 19:58:39 2023 " "Processing ended: Mon Jan 09 19:58:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673305119183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673305119183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673305119183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673305119183 ""}
