---
layout: clean
title: rtl/
permalink: /EduController/SoC_DesignKit_by_ChatGPT/rtl/
---

# ğŸ—ï¸ rtl/
[![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/EduController/tree/main/SoC_DesignKit_by_ChatGPT/rtl)

ã“ã®ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã¯ã€**Câ†’HDL å¤‰æ›ã«ã‚ˆã£ã¦ç”Ÿæˆã•ã‚ŒãŸRTLï¼ˆVerilog HDLï¼‰**ã‚’æ ¼ç´ã—ã¾ã™ã€‚  
*This directory stores **RTL (Verilog HDL)** generated by Câ†’HDL conversion.*

## ä½¿ã„æ–¹ / How to Use
1. `c_to_hdl/` ã§Cã‚³ãƒ¼ãƒ‰ã‹ã‚‰ç”Ÿæˆã—ãŸRTLã‚’é…ç½®  
   *Place RTL generated from C code in `c_to_hdl/`*
2. `testbench/` ã«å«ã¾ã‚Œã‚‹ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§æ¤œè¨¼  
   *Verify RTL using testbenches in `testbench/`*
3. æ³¢å½¢å‡ºåŠ›ã‚„ãƒ­ã‚°ã§æ­£ã—ã•ã‚’ç¢ºèª  
   *Check correctness using waveform and logs*

## æ§‹æˆ / Layout
- `rtl/` â€¦ ç”Ÿæˆã—ãŸVerilog RTL / *generated Verilog RTL*  
- `tb/` â€¦ æ¤œè¨¼ç”¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / *verification testbenches*  
- `docs/` â€¦ RTLä»•æ§˜ã‚„è¨­è¨ˆè³‡æ–™ / *RTL specifications & docs*

## é–¢é€£ / Related
- [`c_to_hdl/`](/SoC_DesignKit_by_ChatGPT/c_to_hdl/)  
- [`testbench/`](/SoC_DesignKit_by_ChatGPT/testbench/)  
