# Logic Gates 

There are pictures from the initial design using logic gates.

- ALU:

![Github Image](ALU.png)

- Binary Counter/ Program Counter:

![Github Image](Binary_Counter.png)

- RAM Module Iterations:

![Github Image](RAM_First_Iteration.png)
![Github Image](RAM_MAR_MDR.png)

- Register Iterations:

![Github Image](Register_V1.png)
![Github Image](Register_V2.png)

- The essential Tri-State Buffer:

![Github Image](Tri_State_Buffer.png)
