[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 8754
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 20.11 um.
[INFO GPL-0001] ---- Initialize GPL Main Data Structures
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0036] Movable instances area:         72.352 um^2
[INFO GPL-0037] Total instances area:           72.352 um^2
[INFO GPL-0035] Pin density area adjust:         0.000 um^2
[INFO GPL-0032] ---- Initialize Region: Top-level
[INFO GPL-0006] Number of instances:                16
[INFO GPL-0007] Movable instances:                  16
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                      1
[INFO GPL-0011] Number of pins:                     17
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                 47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         72.352 um^2
[INFO GPL-0019] Utilization:                     0.151 %
[INFO GPL-0020] Standard cells area:            72.352 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0005] ---- Execute Conjugate Gradient Initial Placement.
[INFO GPL-0051] Source of initial instance position counters:
	Odb location = 0	Core center = 16	Region center = 0
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000000 HPWL: 1206750
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000010 HPWL: 9260
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000010 HPWL: 9260
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000010 HPWL: 9260
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000010 HPWL: 9260
Placement Analysis
---------------------------------
total displacement         92.5 u
average displacement        5.8 u
max displacement            8.9 u
original HPWL               0.0 u
legalized HPWL             20.5 u
delta HPWL                    0 %

[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 16 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(3230, 1185970), (16150, 1210830)].
[INFO CTS-0024]  Normalized sink region: [(0.230714, 84.7121), (1.15357, 86.4879)].
[INFO CTS-0025]     Width:  0.9229.
[INFO CTS-0026]     Height: 1.7757.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9229 X 0.8879
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 17
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
No differences found.
