{
  "module_name": "lpc18xx-ccu.h",
  "hash_id": "0204aa339bda4f58ead81118c0be34abc561b24fd66dc73888acd28157517cb4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/lpc18xx-ccu.h",
  "human_readable_source": " \n\n \n#define CLK_APB3_BUS\t\t0x100\n#define CLK_APB3_I2C1\t\t0x108\n#define CLK_APB3_DAC\t\t0x110\n#define CLK_APB3_ADC0\t\t0x118\n#define CLK_APB3_ADC1\t\t0x120\n#define CLK_APB3_CAN0\t\t0x128\n#define CLK_APB1_BUS\t\t0x200\n#define CLK_APB1_MOTOCON_PWM\t0x208\n#define CLK_APB1_I2C0\t\t0x210\n#define CLK_APB1_I2S\t\t0x218\n#define CLK_APB1_CAN1\t\t0x220\n#define CLK_SPIFI\t\t0x300\n#define CLK_CPU_BUS\t\t0x400\n#define CLK_CPU_SPIFI\t\t0x408\n#define CLK_CPU_GPIO\t\t0x410\n#define CLK_CPU_LCD\t\t0x418\n#define CLK_CPU_ETHERNET\t0x420\n#define CLK_CPU_USB0\t\t0x428\n#define CLK_CPU_EMC\t\t0x430\n#define CLK_CPU_SDIO\t\t0x438\n#define CLK_CPU_DMA\t\t0x440\n#define CLK_CPU_CORE\t\t0x448\n#define CLK_CPU_SCT\t\t0x468\n#define CLK_CPU_USB1\t\t0x470\n#define CLK_CPU_EMCDIV\t\t0x478\n#define CLK_CPU_FLASHA\t\t0x480\n#define CLK_CPU_FLASHB\t\t0x488\n#define CLK_CPU_M0APP\t\t0x490\n#define CLK_CPU_ADCHS\t\t0x498\n#define CLK_CPU_EEPROM\t\t0x4a0\n#define CLK_CPU_WWDT\t\t0x500\n#define CLK_CPU_UART0\t\t0x508\n#define CLK_CPU_UART1\t\t0x510\n#define CLK_CPU_SSP0\t\t0x518\n#define CLK_CPU_TIMER0\t\t0x520\n#define CLK_CPU_TIMER1\t\t0x528\n#define CLK_CPU_SCU\t\t0x530\n#define CLK_CPU_CREG\t\t0x538\n#define CLK_CPU_RITIMER\t\t0x600\n#define CLK_CPU_UART2\t\t0x608\n#define CLK_CPU_UART3\t\t0x610\n#define CLK_CPU_TIMER2\t\t0x618\n#define CLK_CPU_TIMER3\t\t0x620\n#define CLK_CPU_SSP1\t\t0x628\n#define CLK_CPU_QEI\t\t0x630\n#define CLK_PERIPH_BUS\t\t0x700\n#define CLK_PERIPH_CORE\t\t0x710\n#define CLK_PERIPH_SGPIO\t0x718\n#define CLK_USB0\t\t0x800\n#define CLK_USB1\t\t0x900\n#define CLK_SPI\t\t\t0xA00\n#define CLK_ADCHS\t\t0xB00\n\n \n#define CLK_AUDIO\t\t0x100\n#define CLK_APB2_UART3\t\t0x200\n#define CLK_APB2_UART2\t\t0x300\n#define CLK_APB0_UART1\t\t0x400\n#define CLK_APB0_UART0\t\t0x500\n#define CLK_APB2_SSP1\t\t0x600\n#define CLK_APB0_SSP0\t\t0x700\n#define CLK_SDIO\t\t0x800\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}