<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Mips16InstrInfo.h source code [llvm/llvm/lib/Target/Mips/Mips16InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::Mips16InstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/Mips16InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='Mips16InstrInfo.h.html'>Mips16InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Mips16InstrInfo.h - Mips16 Instruction Information -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips16 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="Mips16RegisterInfo.h.html">"Mips16RegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget" id="llvm::MipsSubtarget">MipsSubtarget</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</dfn> : <b>public</b> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> {</td></tr>
<tr><th id="28">28</th><td>  <em>const</em> <a class="type" href="Mips16RegisterInfo.h.html#llvm::Mips16RegisterInfo" title='llvm::Mips16RegisterInfo' data-ref="llvm::Mips16RegisterInfo" data-ref-filename="llvm..Mips16RegisterInfo">Mips16RegisterInfo</a> <dfn class="decl field" id="llvm::Mips16InstrInfo::RI" title='llvm::Mips16InstrInfo::RI' data-ref="llvm::Mips16InstrInfo::RI" data-ref-filename="llvm..Mips16InstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>public</b>:</td></tr>
<tr><th id="31">31</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::Mips16InstrInfo::Mips16InstrInfo' data-ref="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE">Mips16InstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="32STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="32STI" data-ref-filename="32STI">STI</dfn>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv" title='llvm::Mips16InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  /// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  /// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>,</td></tr>
<tr><th id="41">41</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="34FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="34FrameIndex" data-ref-filename="34FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  /// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                              <em>int</em> &amp;<dfn class="local col6 decl" id="36FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="36FrameIndex" data-ref-filename="36FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB" data-ref-filename="37MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="38MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="38MI" data-ref-filename="38MI">MI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL" data-ref-filename="39DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="40DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="40DestReg" data-ref-filename="40DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="41SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="53">53</th><td>                   <em>bool</em> <dfn class="local col2 decl" id="42KillSrc" title='KillSrc' data-type='bool' data-ref="42KillSrc" data-ref-filename="42KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522" title='llvm::Mips16InstrInfo::storeRegToStack' data-ref="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB" data-ref-filename="43MBB">MBB</dfn>,</td></tr>
<tr><th id="56">56</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="44MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="44MBBI" data-ref-filename="44MBBI">MBBI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="45SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="45SrcReg" data-ref-filename="45SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="46isKill" title='isKill' data-type='bool' data-ref="46isKill" data-ref-filename="46isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="47FrameIndex" title='FrameIndex' data-type='int' data-ref="47FrameIndex" data-ref-filename="47FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="58">58</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="48RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="48RC" data-ref-filename="48RC">RC</dfn>,</td></tr>
<tr><th id="59">59</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="49TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="49TRI" data-ref-filename="49TRI">TRI</dfn>,</td></tr>
<tr><th id="60">60</th><td>                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="50Offset" title='Offset' data-type='int64_t' data-ref="50Offset" data-ref-filename="50Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733" title='llvm::Mips16InstrInfo::loadRegFromStack' data-ref="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733" data-ref-filename="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB" data-ref-filename="51MBB">MBB</dfn>,</td></tr>
<tr><th id="63">63</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="52MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="52MBBI" data-ref-filename="52MBBI">MBBI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="53DestReg" title='DestReg' data-type='llvm::Register' data-ref="53DestReg" data-ref-filename="53DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="54FrameIndex" title='FrameIndex' data-type='int' data-ref="54FrameIndex" data-ref-filename="54FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="65">65</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="55RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="55RC" data-ref-filename="55RC">RC</dfn>,</td></tr>
<tr><th id="66">66</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="56TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="56TRI" data-ref-filename="56TRI">TRI</dfn>,</td></tr>
<tr><th id="67">67</th><td>                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="57Offset" title='Offset' data-type='int64_t' data-ref="57Offset" data-ref-filename="57Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::Mips16InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj" title='llvm::Mips16InstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59Opc" title='Opc' data-type='unsigned int' data-ref="59Opc" data-ref-filename="59Opc">Opc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// Adjust SP by FrameSize bytes. Save RA, S0, S1</i></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::makeFrame' data-ref="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">makeFrame</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60SP" title='SP' data-type='unsigned int' data-ref="60SP" data-ref-filename="60SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="61FrameSize" title='FrameSize' data-type='int64_t' data-ref="61FrameSize" data-ref-filename="61FrameSize">FrameSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn>,</td></tr>
<tr><th id="75">75</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="63I" title='I' data-type='MachineBasicBlock::iterator' data-ref="63I" data-ref-filename="63I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// Adjust SP by FrameSize bytes. Restore RA, S0, S1</i></td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::restoreFrame' data-ref="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreFrame</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="64SP" title='SP' data-type='unsigned int' data-ref="64SP" data-ref-filename="64SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="65FrameSize" title='FrameSize' data-type='int64_t' data-ref="65FrameSize" data-ref-filename="65FrameSize">FrameSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB" data-ref-filename="66MBB">MBB</dfn>,</td></tr>
<tr><th id="79">79</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="67I" title='I' data-type='MachineBasicBlock::iterator' data-ref="67I" data-ref-filename="67I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc">/// Adjust SP by Amount bytes.</i></td></tr>
<tr><th id="82">82</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68SP" title='SP' data-type='unsigned int' data-ref="68SP" data-ref-filename="68SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="69Amount" title='Amount' data-type='int64_t' data-ref="69Amount" data-ref-filename="69Amount">Amount</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB" data-ref-filename="70MBB">MBB</dfn>,</td></tr>
<tr><th id="83">83</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="71I" title='I' data-type='MachineBasicBlock::iterator' data-ref="71I" data-ref-filename="71I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Emit a series of instructions to load an immediate.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  // This is to adjust some FrameReg. We return the new register to be used</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  // in place of FrameReg and the adjusted immediate field (&amp;NewImm)</i></td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj" title='llvm::Mips16InstrInfo::loadImmediate' data-ref="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj">loadImmediate</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="72FrameReg" title='FrameReg' data-type='unsigned int' data-ref="72FrameReg" data-ref-filename="72FrameReg">FrameReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="73Imm" title='Imm' data-type='int64_t' data-ref="73Imm" data-ref-filename="73Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="74MBB" data-ref-filename="74MBB">MBB</dfn>,</td></tr>
<tr><th id="89">89</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="75II" title='II' data-type='MachineBasicBlock::iterator' data-ref="75II" data-ref-filename="75II">II</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="76DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="76DL" data-ref-filename="76DL">DL</dfn>,</td></tr>
<tr><th id="90">90</th><td>                         <em>unsigned</em> &amp;<dfn class="local col7 decl" id="77NewImm" title='NewImm' data-type='unsigned int &amp;' data-ref="77NewImm" data-ref-filename="77NewImm">NewImm</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl" title='llvm::Mips16InstrInfo::validImmediate' data-ref="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl" data-ref-filename="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl">validImmediate</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="78Opcode" title='Opcode' data-type='unsigned int' data-ref="78Opcode" data-ref-filename="78Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg" data-ref-filename="79Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="80Amount" title='Amount' data-type='int64_t' data-ref="80Amount" data-ref-filename="80Amount">Amount</dfn>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm15Mips16InstrInfo11validSpImm8Ei" title='llvm::Mips16InstrInfo::validSpImm8' data-ref="_ZN4llvm15Mips16InstrInfo11validSpImm8Ei" data-ref-filename="_ZN4llvm15Mips16InstrInfo11validSpImm8Ei">validSpImm8</dfn>(<em>int</em> <dfn class="local col1 decl" id="81offset" title='offset' data-type='int' data-ref="81offset" data-ref-filename="81offset">offset</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> ((<a class="local col1 ref" href="#81offset" title='offset' data-ref="81offset" data-ref-filename="81offset">offset</a> &amp; <var>7</var>) == <var>0</var>) &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col1 ref" href="#81offset" title='offset' data-ref="81offset" data-ref-filename="81offset">offset</a>);</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// build the proper one based on the Imm field</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" title='llvm::Mips16InstrInfo::AddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl">AddiuSpImm</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="82Imm" title='Imm' data-type='int64_t' data-ref="82Imm" data-ref-filename="82Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</dfn></td></tr>
<tr><th id="103">103</th><td>    (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="83MBB" data-ref-filename="83MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="84I" title='I' data-type='MachineBasicBlock::iterator' data-ref="84I" data-ref-filename="84I">I</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="85Imm" title='Imm' data-type='int64_t' data-ref="85Imm" data-ref-filename="85Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><b>protected</b>:</td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// value from one register to another register return destination and source</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// registers as machine operands.</i></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::Mips16InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="86MI" data-ref-filename="86MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>private</b>:</td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj" title='llvm::Mips16InstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87Opc" title='Opc' data-type='unsigned int' data-ref="87Opc" data-ref-filename="87Opc">Opc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::Mips16InstrInfo::ExpandRetRA16' data-ref="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">ExpandRetRA16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB" data-ref-filename="88MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='MachineBasicBlock::iterator' data-ref="89I" data-ref-filename="89I">I</dfn>,</td></tr>
<tr><th id="115">115</th><td>                   <em>unsigned</em> <dfn class="local col0 decl" id="90Opc" title='Opc' data-type='unsigned int' data-ref="90Opc" data-ref-filename="90Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// Adjust SP by Amount bytes where bytes can be up to 32bit number.</i></td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::Mips16InstrInfo::adjustStackPtrBig' data-ref="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">adjustStackPtrBig</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91SP" title='SP' data-type='unsigned int' data-ref="91SP" data-ref-filename="91SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="92Amount" title='Amount' data-type='int64_t' data-ref="92Amount" data-ref-filename="92Amount">Amount</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="93MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="93MBB" data-ref-filename="93MBB">MBB</dfn>,</td></tr>
<tr><th id="119">119</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="94I" title='I' data-type='MachineBasicBlock::iterator' data-ref="94I" data-ref-filename="94I">I</dfn>,</td></tr>
<tr><th id="120">120</th><td>                         <em>unsigned</em> <dfn class="local col5 decl" id="95Reg1" title='Reg1' data-type='unsigned int' data-ref="95Reg1" data-ref-filename="95Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96Reg2" title='Reg2' data-type='unsigned int' data-ref="96Reg2" data-ref-filename="96Reg2">Reg2</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i>// Adjust SP by Amount bytes where bytes can be up to 32bit number.</i></td></tr>
<tr><th id="123">123</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtrBigUnrestricted' data-ref="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtrBigUnrestricted</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="97SP" title='SP' data-type='unsigned int' data-ref="97SP" data-ref-filename="97SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="98Amount" title='Amount' data-type='int64_t' data-ref="98Amount" data-ref-filename="98Amount">Amount</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="99MBB" data-ref-filename="99MBB">MBB</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="100I" title='I' data-type='MachineBasicBlock::iterator' data-ref="100I" data-ref-filename="100I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_MIPS_MIPS16INSTRINFO_H</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='Mips16FrameLowering.cpp.html'>llvm/llvm/lib/Target/Mips/Mips16FrameLowering.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>