$date
	Tue Aug 03 17:12:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_tx_gate $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var reg 1 # sel $end
$scope module uut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$var wire 1 # sel $end
$var wire 1 $ sel_bar $end
$scope module inv $end
$var wire 1 % GND $end
$var wire 1 & PWR $end
$var wire 1 # inv_in $end
$var wire 1 $ inv_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
0#
1"
0!
$end
#1
0"
#2
1"
1!
0$
1#
#3
0!
0"
#4
1"
0!
1$
0#
#5
0"
#6
1"
1!
0$
1#
#7
0!
0"
#8
1"
0!
1$
0#
#9
0"
#10
1"
1!
0$
1#
#11
0!
0"
#12
1"
0!
1$
0#
#13
0"
#14
1"
1!
0$
1#
#15
0!
0"
#16
1"
0!
1$
0#
#17
0"
#18
1"
1!
0$
1#
#19
0!
0"
#20
1"
0!
1$
0#
