// Seed: 1269877512
module module_0 (
    input supply0 id_0,
    output supply1 id_1
    , id_4,
    output tri0 id_2
);
  tri id_5;
  assign id_2 = id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    output wire id_16,
    input tri0 id_17,
    input wor id_18,
    output tri0 id_19,
    input wire id_20,
    output wire id_21
);
  id_23(
      .id_0(id_2), .id_1(1'b0)
  );
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_15
  );
  assign modCall_1.type_40 = 0;
  wire id_25;
endmodule
