--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml coreneander.twx coreneander.ncd -o coreneander.twr
coreneander.pcf

Design file:              coreneander.ncd
Physical constraint file: coreneander.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rstmem      |    0.990(R)|    0.225(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
outACC<0>    |    7.901(R)|clk_BUFGP         |   0.000|
outACC<1>    |    8.477(R)|clk_BUFGP         |   0.000|
outACC<2>    |    7.953(R)|clk_BUFGP         |   0.000|
outACC<3>    |    7.601(R)|clk_BUFGP         |   0.000|
outACC<4>    |    7.558(R)|clk_BUFGP         |   0.000|
outACC<5>    |    8.392(R)|clk_BUFGP         |   0.000|
outACC<6>    |    8.403(R)|clk_BUFGP         |   0.000|
outACC<7>    |    8.384(R)|clk_BUFGP         |   0.000|
outIR<0>     |    7.932(R)|clk_BUFGP         |   0.000|
outIR<1>     |    7.776(R)|clk_BUFGP         |   0.000|
outIR<2>     |    8.002(R)|clk_BUFGP         |   0.000|
outIR<3>     |    8.049(R)|clk_BUFGP         |   0.000|
outN         |    8.096(R)|clk_BUFGP         |   0.000|
outPC<0>     |    7.764(R)|clk_BUFGP         |   0.000|
outPC<1>     |    7.292(R)|clk_BUFGP         |   0.000|
outPC<2>     |    7.655(R)|clk_BUFGP         |   0.000|
outPC<3>     |    7.367(R)|clk_BUFGP         |   0.000|
outPC<4>     |    7.432(R)|clk_BUFGP         |   0.000|
outPC<5>     |    7.564(R)|clk_BUFGP         |   0.000|
outPC<6>     |    7.215(R)|clk_BUFGP         |   0.000|
outPC<7>     |    7.433(R)|clk_BUFGP         |   0.000|
outRIcarga   |    8.951(R)|clk_BUFGP         |   0.000|
outSinalRI   |    9.163(R)|clk_BUFGP         |   0.000|
outZ         |    7.750(R)|clk_BUFGP         |   0.000|
outmemoria<0>|    9.715(R)|clk_BUFGP         |   0.000|
outmemoria<1>|    9.031(R)|clk_BUFGP         |   0.000|
outmemoria<2>|    9.786(R)|clk_BUFGP         |   0.000|
outmemoria<3>|    9.775(R)|clk_BUFGP         |   0.000|
outmemoria<4>|    9.459(R)|clk_BUFGP         |   0.000|
outmemoria<5>|    9.232(R)|clk_BUFGP         |   0.000|
outmemoria<6>|   10.279(R)|clk_BUFGP         |   0.000|
outmemoria<7>|   10.436(R)|clk_BUFGP         |   0.000|
outpccarga   |    8.158(R)|clk_BUFGP         |   0.000|
outsinalREM  |    9.542(R)|clk_BUFGP         |   0.000|
outsinalread |    8.574(R)|clk_BUFGP         |   0.000|
saidaRDM<0>  |    9.339(R)|clk_BUFGP         |   0.000|
saidaRDM<1>  |    6.946(R)|clk_BUFGP         |   0.000|
saidaRDM<2>  |    9.787(R)|clk_BUFGP         |   0.000|
saidaRDM<3>  |    8.887(R)|clk_BUFGP         |   0.000|
saidaRDM<4>  |    8.219(R)|clk_BUFGP         |   0.000|
saidaRDM<5>  |    7.774(R)|clk_BUFGP         |   0.000|
saidaRDM<6>  |    7.839(R)|clk_BUFGP         |   0.000|
saidaRDM<7>  |    7.939(R)|clk_BUFGP         |   0.000|
selmuxrdm    |    7.851(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.778|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 21:54:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



