<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>寄存器(Registers) &mdash; SpinalHDL_Chinese 1.0.0 文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/translations.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="RAM/ROM" href="RAM_ROM.html" />
    <link rel="prev" title="时序逻辑(Sequential logic)" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> SpinalHDL_Chinese
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../%E5%85%B3%E4%BA%8ESpinalHDL/index.html">关于SpinalHDL(About SpinalHDL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BC%80%E5%A7%8B%E5%85%A5%E9%97%A8/index.html">开始入门(Getting Started)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B/index.html">数据类型(Data Types)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E7%BB%93%E6%9E%84/index.html">结构(Structuring)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AF%AD%E4%B9%89/index.html">语义(Semantic)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">时序逻辑(Sequential logic)</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">寄存器(Registers)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#introduction">一、简介(Introduction)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#instantiation">二、例化(Instantiation)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#reset-value">三、复位值(Reset value)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#initialization-value-for-simulation">四、仿真下的例化(Initialization value for simulation)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#register-vectors">五、寄存器向量(Register vectors)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#transforming-a-wire-into-a-register">六、把线类型转化为寄存器(Transforming a wire into a register)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="RAM_ROM.html">RAM/ROM</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AE%BE%E8%AE%A1%E9%94%99%E8%AF%AF/index.html">设计错误(Design Errors)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%85%B6%E5%AE%83%E8%AF%AD%E8%A8%80%E7%89%B9%E5%BE%81/index.html">其他语言特征(Other language features)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BA%93/index.html">Libraries(库)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BB%BF%E7%9C%9F/index.html">仿真(Simulation)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/index.html">形式验证(Formal verification)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BE%8B%E5%AD%90/index.html">例子(Examples)</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL_Chinese</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="index.html">时序逻辑(Sequential logic)</a> &raquo;</li>
      <li>寄存器(Registers)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/doc/时序逻辑/寄存器.md.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="registers">
<h1>寄存器(Registers)<a class="headerlink" href="#registers" title="此标题的永久链接"></a></h1>
<section id="introduction">
<h2>一、简介(Introduction)<a class="headerlink" href="#introduction" title="此标题的永久链接"></a></h2>
<p>在SpinalHDL中创建寄存器与VHDL和Verilog中区别很大。</p>
<p>在SpinalHDL中, 没有process/always块, 寄存器在声明的时候就清晰地定义出来。这种和传统事件驱动HDL的不同带来了巨大的影响：</p>
<ul class="simple">
<li><p>你可以在同一区域对寄存器和wire赋值, 意味着代码不需要再分成process/always块</p></li>
<li><p>这让很多事情变得灵活多变, 参考Functions</p></li>
</ul>
<p>时钟和复位是分别处理的, 参考时钟域章节。</p>
</section>
<section id="instantiation">
<h2>二、例化(Instantiation)<a class="headerlink" href="#instantiation" title="此标题的永久链接"></a></h2>
<p>有四种方式例化寄存器：</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">语句</th>
<th style="text-align: center;">描述</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">Reg(type: Data)</td>
<td style="text-align: center;">给定类型的寄存器</td>
</tr>
<tr>
<td style="text-align: center;">RegInit(resetValue: Data)</td>
<td style="text-align: center;">当复位信号有效, 复位值是<code>resetValue</code>的寄存器</td>
</tr>
<tr>
<td style="text-align: center;">RegNext(nextValue: Data)</td>
<td style="text-align: center;">每周期采样给定<code>nextValue</code>的寄存器</td>
</tr>
<tr>
<td style="text-align: center;">RegNextWhen(nextValue: Data, cond: Bool)</td>
<td style="text-align: center;">当条件触发时采样给定<code>nextValue</code>的寄存器</td>
</tr>
</tbody>
</table><p>以下是一些寄存器声明的例子：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//4 bits UInt寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"></span>

<span class="c1">//每周期采样reg1的寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">RegNext</span><span class="p">(</span><span class="n">reg1</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span><span class="w"></span>

<span class="c1">//当复位信号有效初始化为0的4 bits寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">RegInit</span><span class="p">(</span><span class="nc">U</span><span class="s">&quot;0000&quot;</span><span class="p">)</span><span class="w"></span>
<span class="n">reg3</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">reg2</span><span class="w"></span>
<span class="n">when</span><span class="p">(</span><span class="n">reg2</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="mi">5</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">reg3</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mh">0xF</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="c1">//当条件真时采样reg3的寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">RegNextWhen</span><span class="p">(</span><span class="n">reg3</span><span class="p">,</span><span class="w"> </span><span class="n">cond</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>以上代码会产生如下电路图：</p>
<p><img alt="register" src="../../_images/register.svg" /></p>
<blockquote>
<div><p>备注：上述的<code class="docutils literal notranslate"><span class="pre">reg3</span></code>例子展示了如何给<code class="docutils literal notranslate"><span class="pre">RegInit</span></code>赋值。同样的方法也适用于给其他寄存器类型赋值(<code class="docutils literal notranslate"><span class="pre">Reg</span></code>, <code class="docutils literal notranslate"><span class="pre">RegNext</span></code>, <code class="docutils literal notranslate"><span class="pre">RegNextWhen</span></code>)。正如在组合逻辑赋值中, 最后被赋值的语句有效, 但是如果没有赋值语句, 寄存器会保留原值。</p>
</div></blockquote>
<p>同样的, <code class="docutils literal notranslate"><span class="pre">RegNext</span></code>是在<code class="docutils literal notranslate"><span class="pre">Reg</span></code>语句上建立的抽象层次, 以下两种时序代码是完全等价的：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//标准方式</span>
<span class="kd">val</span><span class="w"> </span><span class="n">something</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span><span class="w"></span>
<span class="n">value</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">something</span><span class="w"></span>

<span class="c1">//简短方式</span>
<span class="kd">val</span><span class="w"> </span><span class="n">something</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">value</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">RegNext</span><span class="p">(</span><span class="n">something</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="reset-value">
<h2>三、复位值(Reset value)<a class="headerlink" href="#reset-value" title="此标题的永久链接"></a></h2>
<p>除了<code class="docutils literal notranslate"><span class="pre">RegInit(value:</span> <span class="pre">Data)</span></code>语句可以直接创建带有复位值的寄存器, 也可以通过在寄存器上调用<code class="docutils literal notranslate"><span class="pre">init(value:</span> <span class="pre">Data)</span></code>函数设置复位值。</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//当reset发生被初始化为0的UInt 4bits寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>如果你有一个包含包(Bundle)的寄存器, 你可以对包的每一个元素用<code class="docutils literal notranslate"><span class="pre">init</span></code>函数。</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">ValidRGB</span><span class="p">()</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">valid</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">r</span><span class="p">,</span><span class="w"> </span><span class="n">g</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="kd">val</span><span class="w"> </span><span class="n">reg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">ValidRGB</span><span class="p">())</span><span class="w"></span>
<span class="n">reg</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="nc">False</span><span class="p">)</span><span class="w">       </span><span class="c1">//只有寄存器包有效, 才会有复位值</span>
</pre></div>
</div>
</section>
<section id="initialization-value-for-simulation">
<h2>四、仿真下的例化(Initialization value for simulation)<a class="headerlink" href="#initialization-value-for-simulation" title="此标题的永久链接"></a></h2>
<p>对于在RTL中不需要复位值但是在仿真时需要初始值的寄存器(避免传递x值), 你可以通过调用<code class="docutils literal notranslate"><span class="pre">randBoot()</span></code>函数产生随机初始值。</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//随机初始化的UInt寄存器</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"> </span><span class="n">randBoot</span><span class="p">()</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="register-vectors">
<h2>五、寄存器向量(Register vectors)<a class="headerlink" href="#register-vectors" title="此标题的永久链接"></a></h2>
<p>对于wire, 可以用<code class="docutils literal notranslate"><span class="pre">Vec</span></code>定义寄存器向量。</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">vecReg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bits</span><span class="p">)),</span><span class="w"> </span><span class="mi">4</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">vecReg2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Vec</span><span class="p">.</span><span class="n">fill</span><span class="p">(</span><span class="mi">8</span><span class="p">)(</span><span class="nc">Reg</span><span class="p">(</span><span class="nc">Bool</span><span class="p">()))</span><span class="w"></span>
</pre></div>
</div>
<p>像往常一样可以用<code class="docutils literal notranslate"><span class="pre">init</span></code>方法初始化, 该方法可以和<code class="docutils literal notranslate"><span class="pre">foreach</span></code>迭代结合作用在寄存器上。</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">vecReg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span><span class="w"> </span><span class="mi">4</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">vecReg2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Vec</span><span class="p">.</span><span class="n">fill</span><span class="p">(</span><span class="mi">8</span><span class="p">)(</span><span class="nc">Reg</span><span class="p">(</span><span class="nc">Bool</span><span class="p">()))</span><span class="w"></span>
<span class="n">vecReg2</span><span class="p">.</span><span class="n">foreach</span><span class="p">(</span><span class="n">_</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="nc">False</span><span class="p">))</span><span class="w"></span>
</pre></div>
</div>
<p>对于当<code class="docutils literal notranslate"><span class="pre">init</span></code>值未知时初始化必须被推迟的情况, 可以用以下函数：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">case</span><span class="w"> </span><span class="k">class</span><span class="w"> </span><span class="nc">ShiftRegister</span><span class="p">[</span><span class="nc">T</span><span class="w"> </span><span class="o">&lt;:</span><span class="w"> </span><span class="nc">Data</span><span class="p">](</span><span class="n">dataType</span><span class="p">:</span><span class="w"> </span><span class="n">hardType</span><span class="p">[</span><span class="nc">T</span><span class="p">],</span><span class="w"> </span><span class="n">depth</span><span class="p">:</span><span class="w"> </span><span class="nc">Int</span><span class="p">,</span><span class="w"> </span><span class="n">initFunc</span><span class="p">:</span><span class="w"> </span><span class="nc">T</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="nc">Unit</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">input</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">(</span><span class="n">dataType</span><span class="p">())</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">output</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="p">(</span><span class="n">dataType</span><span class="p">())</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>

<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">regs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Vec</span><span class="p">.</span><span class="n">fill</span><span class="p">(</span><span class="n">depth</span><span class="p">)(</span><span class="nc">Reg</span><span class="p">(</span><span class="n">dataType</span><span class="p">()))</span><span class="w"></span>
<span class="w">    </span><span class="n">regs</span><span class="p">.</span><span class="n">foreach</span><span class="p">(</span><span class="n">initFunc</span><span class="p">)</span><span class="w"></span>

<span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">&lt;-</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="p">(</span><span class="n">depth</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="n">regs</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">regs</span><span class="p">(</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>

<span class="w">    </span><span class="n">regs</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">input</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">ouutput</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">regs</span><span class="p">(</span><span class="n">depth</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="k">object</span><span class="w"> </span><span class="nc">SRConsumer</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="k">def</span><span class="w"> </span><span class="nf">initIdleFlow</span><span class="p">[</span><span class="nc">T</span><span class="w"> </span><span class="o">&lt;:</span><span class="w"> </span><span class="nc">Data</span><span class="p">](</span><span class="n">flow</span><span class="p">:</span><span class="w"> </span><span class="nc">Flow</span><span class="p">[</span><span class="nc">T</span><span class="p">]):</span><span class="w"> </span><span class="nc">Unit</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="n">flow</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="nc">False</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="k">class</span><span class="w"> </span><span class="nc">SRConsumer</span><span class="p">()</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="c1">//...</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">sr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">ShiftRegister</span><span class="p">(</span><span class="nc">Flow</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bits</span><span class="p">)),</span><span class="w"> </span><span class="mi">4</span><span class="p">,</span><span class="w"> </span><span class="nc">SRConsumer</span><span class="p">.</span><span class="n">initIdleFlow</span><span class="p">[</span><span class="nc">UInt</span><span class="p">])</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="transforming-a-wire-into-a-register">
<h2>六、把线类型转化为寄存器(Transforming a wire into a register)<a class="headerlink" href="#transforming-a-wire-into-a-register" title="此标题的永久链接"></a></h2>
<p>有时把wire转换为register很有用。例如当你用包(Bundle), 如果你想让产生一些寄存器类型输出, 你可能更倾向于写成<code class="docutils literal notranslate"><span class="pre">io.myBundle.PORT</span> <span class="pre">:=</span> <span class="pre">newValue</span></code>而不是用<code class="docutils literal notranslate"><span class="pre">val</span> <span class="pre">PORT</span> <span class="pre">=</span> <span class="pre">Reg(...)</span></code>来声明寄存器, 并把他们的输出与<code class="docutils literal notranslate"><span class="pre">io.myBundle.PORT</span> <span class="pre">:=</span> <span class="pre">PORT</span></code>端口连接起来。为了实现这个, 你只需要在你想要转换为寄存器的端口使用<code class="docutils literal notranslate"><span class="pre">.setAsReg()</span></code>：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">master</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="n">apb3Config</span><span class="p">))</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">.</span><span class="nc">PADDR</span><span class="p">.</span><span class="n">setAsReg</span><span class="p">()</span><span class="w"></span>
<span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">.</span><span class="nc">PWRITE</span><span class="p">.</span><span class="n">setAsReg</span><span class="p">()</span><span class="w"> </span><span class="n">init</span><span class="w"> </span><span class="p">(</span><span class="nc">False</span><span class="p">)</span><span class="w"></span>

<span class="n">when</span><span class="p">(</span><span class="n">someCondition</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">.</span><span class="nc">PWRITE</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">True</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<blockquote>
<div><p>在上述代码你需要注意的是, 你也可以给定一个初始值</p>
</div></blockquote>
<blockquote>
<div><p>备注：寄存器的时钟域用的是wire的时钟域, 并不取决于<code class="docutils literal notranslate"><span class="pre">.setAsReg()</span></code>在哪里调用。
在上述例子中, wire定义在<code class="docutils literal notranslate"><span class="pre">io</span></code>包中, 和模块有着相同的时钟域。即便<code class="docutils literal notranslate"><span class="pre">io.apb.PADDR.setAsReg()</span></code>在有着不同时钟域的<code class="docutils literal notranslate"><span class="pre">ClockingArea</span></code>中书写, 寄存器还是会采用模块的时钟而非<code class="docutils literal notranslate"><span class="pre">ClockingArea</span></code>的时钟。</p>
</div></blockquote>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="时序逻辑(Sequential logic)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="RAM_ROM.html" class="btn btn-neutral float-right" title="RAM/ROM" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022, THU-CGRA.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>