

================================================================
== Vitis HLS Report for 'convolution_1'
================================================================
* Date:           Fri Jan 24 15:13:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19843|    19843|  0.198 ms|  0.198 ms|  19843|  19843|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                           |                                                                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                          Instance                                         |                                     Module                                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_convolution_1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780  |convolution_1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |    19841|    19841|  0.198 ms|  0.198 ms|  19841|  19841|       no|
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  10|   5966|   5058|    -|
|Memory           |        0|   -|   1600|    100|    -|
|Multiplexer      |        -|   -|      -|     29|    -|
|Register         |        -|   -|   1604|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   9170|   5187|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  12|     26|     29|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                          Instance                                         |                                     Module                                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_convolution_1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780  |convolution_1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |        0|  10|  5966|  5058|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                      |                                                                                |        0|  10|  5966|  5058|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_biases_U       |convolution_1_conv_biases_ROM_AUTO_1R       |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_0_U  |convolution_1_conv_weights_0_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_1_U  |convolution_1_conv_weights_0_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_2_U  |convolution_1_conv_weights_0_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_3_U  |convolution_1_conv_weights_0_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_4_U  |convolution_1_conv_weights_0_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_5_U  |convolution_1_conv_weights_0_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_0_6_U  |convolution_1_conv_weights_0_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_0_U  |convolution_1_conv_weights_1_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_1_U  |convolution_1_conv_weights_1_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_2_U  |convolution_1_conv_weights_1_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_3_U  |convolution_1_conv_weights_1_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_4_U  |convolution_1_conv_weights_1_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_5_U  |convolution_1_conv_weights_1_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_1_6_U  |convolution_1_conv_weights_1_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_0_U  |convolution_1_conv_weights_2_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_1_U  |convolution_1_conv_weights_2_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_2_U  |convolution_1_conv_weights_2_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_3_U  |convolution_1_conv_weights_2_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_4_U  |convolution_1_conv_weights_2_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_5_U  |convolution_1_conv_weights_2_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_2_6_U  |convolution_1_conv_weights_2_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_0_U  |convolution_1_conv_weights_3_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_1_U  |convolution_1_conv_weights_3_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_2_U  |convolution_1_conv_weights_3_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_3_U  |convolution_1_conv_weights_3_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_4_U  |convolution_1_conv_weights_3_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_5_U  |convolution_1_conv_weights_3_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_3_6_U  |convolution_1_conv_weights_3_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_0_U  |convolution_1_conv_weights_4_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_1_U  |convolution_1_conv_weights_4_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_2_U  |convolution_1_conv_weights_4_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_3_U  |convolution_1_conv_weights_4_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_4_U  |convolution_1_conv_weights_4_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_5_U  |convolution_1_conv_weights_4_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_4_6_U  |convolution_1_conv_weights_4_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_0_U  |convolution_1_conv_weights_5_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_1_U  |convolution_1_conv_weights_5_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_2_U  |convolution_1_conv_weights_5_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_3_U  |convolution_1_conv_weights_5_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_4_U  |convolution_1_conv_weights_5_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_5_U  |convolution_1_conv_weights_5_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_5_6_U  |convolution_1_conv_weights_5_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_0_U  |convolution_1_conv_weights_6_0_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_1_U  |convolution_1_conv_weights_6_1_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_2_U  |convolution_1_conv_weights_6_2_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_3_U  |convolution_1_conv_weights_6_3_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_4_U  |convolution_1_conv_weights_6_4_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_5_U  |convolution_1_conv_weights_6_5_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    |conv_weights_6_6_U  |convolution_1_conv_weights_6_6_ROM_AUTO_1R  |        0|  32|   2|    0|     4|   32|     1|          128|
    +--------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                            |        0|1600| 100|    0|   200| 1600|    50|         6400|
    +--------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |conv_to_pool_streams_1_write  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  29|          6|    2|          6|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                  Name                                                  | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                               |   3|   0|    3|          0|
    |conv_biases_load_reg_1192                                                                               |  32|   0|   32|          0|
    |conv_weights_0_0_load_reg_1197                                                                          |  32|   0|   32|          0|
    |conv_weights_0_1_load_reg_1202                                                                          |  32|   0|   32|          0|
    |conv_weights_0_2_load_reg_1207                                                                          |  32|   0|   32|          0|
    |conv_weights_0_3_load_reg_1212                                                                          |  32|   0|   32|          0|
    |conv_weights_0_4_load_reg_1217                                                                          |  32|   0|   32|          0|
    |conv_weights_0_5_load_reg_1222                                                                          |  32|   0|   32|          0|
    |conv_weights_0_6_load_reg_1227                                                                          |  32|   0|   32|          0|
    |conv_weights_1_0_load_reg_1232                                                                          |  32|   0|   32|          0|
    |conv_weights_1_1_load_reg_1237                                                                          |  32|   0|   32|          0|
    |conv_weights_1_2_load_reg_1242                                                                          |  32|   0|   32|          0|
    |conv_weights_1_3_load_reg_1247                                                                          |  32|   0|   32|          0|
    |conv_weights_1_4_load_reg_1252                                                                          |  32|   0|   32|          0|
    |conv_weights_1_5_load_reg_1257                                                                          |  32|   0|   32|          0|
    |conv_weights_1_6_load_reg_1262                                                                          |  32|   0|   32|          0|
    |conv_weights_2_0_load_reg_1267                                                                          |  32|   0|   32|          0|
    |conv_weights_2_1_load_reg_1272                                                                          |  32|   0|   32|          0|
    |conv_weights_2_2_load_reg_1277                                                                          |  32|   0|   32|          0|
    |conv_weights_2_3_load_reg_1282                                                                          |  32|   0|   32|          0|
    |conv_weights_2_4_load_reg_1287                                                                          |  32|   0|   32|          0|
    |conv_weights_2_5_load_reg_1292                                                                          |  32|   0|   32|          0|
    |conv_weights_2_6_load_reg_1297                                                                          |  32|   0|   32|          0|
    |conv_weights_3_0_load_reg_1302                                                                          |  32|   0|   32|          0|
    |conv_weights_3_1_load_reg_1307                                                                          |  32|   0|   32|          0|
    |conv_weights_3_2_load_reg_1312                                                                          |  32|   0|   32|          0|
    |conv_weights_3_3_load_reg_1317                                                                          |  32|   0|   32|          0|
    |conv_weights_3_4_load_reg_1322                                                                          |  32|   0|   32|          0|
    |conv_weights_3_5_load_reg_1327                                                                          |  32|   0|   32|          0|
    |conv_weights_3_6_load_reg_1332                                                                          |  32|   0|   32|          0|
    |conv_weights_4_0_load_reg_1337                                                                          |  32|   0|   32|          0|
    |conv_weights_4_1_load_reg_1342                                                                          |  32|   0|   32|          0|
    |conv_weights_4_2_load_reg_1347                                                                          |  32|   0|   32|          0|
    |conv_weights_4_3_load_reg_1352                                                                          |  32|   0|   32|          0|
    |conv_weights_4_4_load_reg_1357                                                                          |  32|   0|   32|          0|
    |conv_weights_4_5_load_reg_1362                                                                          |  32|   0|   32|          0|
    |conv_weights_4_6_load_reg_1367                                                                          |  32|   0|   32|          0|
    |conv_weights_5_0_load_reg_1372                                                                          |  32|   0|   32|          0|
    |conv_weights_5_1_load_reg_1377                                                                          |  32|   0|   32|          0|
    |conv_weights_5_2_load_reg_1382                                                                          |  32|   0|   32|          0|
    |conv_weights_5_3_load_reg_1387                                                                          |  32|   0|   32|          0|
    |conv_weights_5_4_load_reg_1392                                                                          |  32|   0|   32|          0|
    |conv_weights_5_5_load_reg_1397                                                                          |  32|   0|   32|          0|
    |conv_weights_5_6_load_reg_1402                                                                          |  32|   0|   32|          0|
    |conv_weights_6_0_load_reg_1407                                                                          |  32|   0|   32|          0|
    |conv_weights_6_1_load_reg_1412                                                                          |  32|   0|   32|          0|
    |conv_weights_6_2_load_reg_1417                                                                          |  32|   0|   32|          0|
    |conv_weights_6_3_load_reg_1422                                                                          |  32|   0|   32|          0|
    |conv_weights_6_4_load_reg_1427                                                                          |  32|   0|   32|          0|
    |conv_weights_6_5_load_reg_1432                                                                          |  32|   0|   32|          0|
    |conv_weights_6_6_load_reg_1437                                                                          |  32|   0|   32|          0|
    |grp_convolution_1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_fu_780_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                   |1604|   0| 1604|          0|
    +--------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|           convolution.1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|           convolution.1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|           convolution.1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|           convolution.1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|           convolution.1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|           convolution.1|  return value|
|pad_img_address0                       |  out|   11|   ap_memory|                 pad_img|         array|
|pad_img_ce0                            |  out|    1|   ap_memory|                 pad_img|         array|
|pad_img_q0                             |   in|   32|   ap_memory|                 pad_img|         array|
|pad_img_address1                       |  out|   11|   ap_memory|                 pad_img|         array|
|pad_img_ce1                            |  out|    1|   ap_memory|                 pad_img|         array|
|pad_img_q1                             |   in|   32|   ap_memory|                 pad_img|         array|
|filter                                 |   in|    2|     ap_none|                  filter|        scalar|
|conv_to_pool_streams_1_din             |  out|   32|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_full_n          |   in|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_write           |  out|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

