

================================================================
== Vitis HLS Report for 'doty_Pipeline_VITIS_LOOP_263_2'
================================================================
* Date:           Tue Apr  4 19:45:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  0.823 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_2  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      17|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|      100|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      100|      58|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U1449  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  14|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln263_fu_111_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln263_fu_105_p2  |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  17|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_31  |   9|          2|    2|          4|
    |i_fu_42                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    5|         10|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |b_int_1_fu_50  |  32|   0|   32|          0|
    |b_int_2_fu_54  |  32|   0|   32|          0|
    |b_int_fu_46    |  32|   0|   32|          0|
    |i_fu_42        |   2|   0|    2|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 100|   0|  100|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  doty_Pipeline_VITIS_LOOP_263_2|  return value|
|p_read              |   in|   32|     ap_none|                          p_read|        scalar|
|p_read1             |   in|   32|     ap_none|                         p_read1|        scalar|
|p_read2             |   in|   32|     ap_none|                         p_read2|        scalar|
|b_int_2_out         |  out|   32|      ap_vld|                     b_int_2_out|       pointer|
|b_int_2_out_ap_vld  |  out|    1|      ap_vld|                     b_int_2_out|       pointer|
|b_int_1_out         |  out|   32|      ap_vld|                     b_int_1_out|       pointer|
|b_int_1_out_ap_vld  |  out|    1|      ap_vld|                     b_int_1_out|       pointer|
|b_int_out           |  out|   32|      ap_vld|                       b_int_out|       pointer|
|b_int_out_ap_vld    |  out|    1|      ap_vld|                       b_int_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------+--------------+

