
*** Running vivado
    with args -log SCurve_Data_FIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCurve_Data_FIFO.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SCurve_Data_FIFO.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 352.707 ; gain = 143.230
INFO: [Synth 8-638] synthesizing module 'SCurve_Data_FIFO' [d:/Vivado_workspace/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/synth/SCurve_Data_FIFO.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SCurve_Data_FIFO' (25#1) [d:/Vivado_workspace/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/synth/SCurve_Data_FIFO.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 565.008 ; gain = 355.531
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 565.008 ; gain = 355.531
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 650.063 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 650.063 ; gain = 440.586
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 650.063 ; gain = 440.586
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 650.063 ; gain = 440.586
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 650.063 ; gain = 440.586
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 650.063 ; gain = 440.586
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 654.816 ; gain = 445.340
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 664.609 ; gain = 455.133
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     8|
|3     |LUT3     |     3|
|4     |LUT4     |     5|
|5     |LUT5     |     2|
|6     |LUT6     |     3|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    14|
|9     |FDPE     |    21|
|10    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:35 . Memory (MB): peak = 674.270 ; gain = 464.793
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 690.848 ; gain = 420.410
