Timing Report Min Delay Analysis

SmartTime Version v11.9 SP6
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)
Date: Fri Jan 22 17:10:14 2021


Design: top
Family: ProASIC3
Die: A3P1000
Package: 208 PQFP
Temperature Range: -55 - 125 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - -55 C
Max Operating Conditions: WORST - 1.425 V - 125 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               clk100MHz
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      2.691

Clock Domain:               pll_clk_0/Core:GLA
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      1.984

                            Input to Output
Min Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain clk100MHz

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin clk100MHz_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  pll_clk_0/Core:CLKA
  To:                    clk5MHz
  Delay (ns):            2.393
  Slack (ns):
  Arrival (ns):          2.691
  Required (ns):
  Clock to Out (ns):     2.691


Expanded Path 1
  From: pll_clk_0/Core:CLKA
  To: clk5MHz
  data arrival time                              2.691
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clk100MHz
               +     0.000          Clock source
  0.000                        clk100MHz (r)
               +     0.000          net: clk100MHz
  0.000                        clk100MHz_pad/U0/U0:PAD (r)
               +     0.298          cell: ADLIB:IOPAD_IN
  0.298                        clk100MHz_pad/U0/U0:Y (r)
               +     0.000          net: clk100MHz_c
  0.298                        pll_clk_0/Core:CLKA (r)
               +     1.065          cell: ADLIB:PLL
  1.363                        pll_clk_0/Core:GLA (r)
               +     0.358          net: GLA
  1.721                        clk5MHz_pad/U0/U1:D (r)
               +     0.211          cell: ADLIB:IOTRI_OB_EB
  1.932                        clk5MHz_pad/U0/U1:DOUT (r)
               +     0.000          net: clk5MHz_pad/U0/NET1
  1.932                        clk5MHz_pad/U0/U0:D (r)
               +     0.759          cell: ADLIB:IOPAD_TRI
  2.691                        clk5MHz_pad/U0/U0:PAD (r)
               +     0.000          net: clk5MHz
  2.691                        clk5MHz (r)
                                    
  2.691                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clk100MHz
               +     0.000          Clock source
  N/C                          clk100MHz (r)
                                    
  N/C                          clk5MHz (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

No Path

END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pll_clk_0/Core:GLA

SET Register to Register

Path 1
  From:                  div_fre_0/clk_5k:CLK
  To:                    div_fre_0/clk_5k:D
  Delay (ns):            0.548
  Slack (ns):
  Arrival (ns):          0.886
  Required (ns):
  Hold (ns):             0.000

Path 2
  From:                  div_fre_0/count[0]:CLK
  To:                    div_fre_0/count[0]:D
  Delay (ns):            0.823
  Slack (ns):
  Arrival (ns):          1.157
  Required (ns):
  Hold (ns):             0.000

Path 3
  From:                  div_fre_0/count[1]:CLK
  To:                    div_fre_0/count[1]:D
  Delay (ns):            0.869
  Slack (ns):
  Arrival (ns):          1.207
  Required (ns):
  Hold (ns):             0.000

Path 4
  From:                  div_fre_0/count[8]:CLK
  To:                    div_fre_0/count[8]:D
  Delay (ns):            0.878
  Slack (ns):
  Arrival (ns):          1.216
  Required (ns):
  Hold (ns):             0.000

Path 5
  From:                  div_fre_0/count[7]:CLK
  To:                    div_fre_0/count[7]:D
  Delay (ns):            0.901
  Slack (ns):
  Arrival (ns):          1.239
  Required (ns):
  Hold (ns):             0.000


Expanded Path 1
  From: div_fre_0/clk_5k:CLK
  To: div_fre_0/clk_5k:D
  data arrival time                              0.886
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_clk_0/Core:GLA
               +     0.000          Clock source
  0.000                        pll_clk_0/Core:GLA (r)
               +     0.338          net: GLA
  0.338                        div_fre_0/clk_5k:CLK (r)
               +     0.188          cell: ADLIB:DFN1
  0.526                        div_fre_0/clk_5k:Q (r)
               +     0.107          net: clk1k_c
  0.633                        div_fre_0/clk_5k_RNO:C (r)
               +     0.144          cell: ADLIB:AX1B
  0.777                        div_fre_0/clk_5k_RNO:Y (f)
               +     0.109          net: div_fre_0/clk_5k_RNO
  0.886                        div_fre_0/clk_5k:D (f)
                                    
  0.886                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_clk_0/Core:GLA
               +     0.000          Clock source
  N/C                          pll_clk_0/Core:GLA (r)
               +     0.338          net: GLA
  N/C                          div_fre_0/clk_5k:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1
  N/C                          div_fre_0/clk_5k:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  div_fre_0/clk_5k:CLK
  To:                    clk1k
  Delay (ns):            1.646
  Slack (ns):
  Arrival (ns):          1.984
  Required (ns):
  Clock to Out (ns):     1.984


Expanded Path 1
  From: div_fre_0/clk_5k:CLK
  To: clk1k
  data arrival time                              1.984
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_clk_0/Core:GLA
               +     0.000          Clock source
  0.000                        pll_clk_0/Core:GLA (r)
               +     0.338          net: GLA
  0.338                        div_fre_0/clk_5k:CLK (r)
               +     0.188          cell: ADLIB:DFN1
  0.526                        div_fre_0/clk_5k:Q (r)
               +     0.505          net: clk1k_c
  1.031                        clk1k_pad/U0/U1:D (r)
               +     0.194          cell: ADLIB:IOTRI_OB_EB
  1.225                        clk1k_pad/U0/U1:DOUT (r)
               +     0.000          net: clk1k_pad/U0/NET1
  1.225                        clk1k_pad/U0/U0:D (r)
               +     0.759          cell: ADLIB:IOPAD_TRI
  1.984                        clk1k_pad/U0/U0:PAD (r)
               +     0.000          net: clk1k
  1.984                        clk1k (r)
                                    
  1.984                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_clk_0/Core:GLA
               +     0.000          Clock source
  N/C                          pll_clk_0/Core:GLA (r)
                                    
  N/C                          clk1k (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

No Path

END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

