#include "glitch.h"
#include "hardware/pio.h"
#include "hardware/clocks.h"
#include "hardware/gpio.h"
#include "hardware/sync.h"
#include "hardware/irq.h"
#include "hardware/structs/padsbank0.h"  // For direct PADS register access (ISO bit)
#include "pico/stdlib.h"
#include "glitch.pio.h"
#include <string.h>
#include <stdio.h>

// PIO and state machine allocations
static PIO glitch_pio = pio0;
static PIO clock_pio = pio1;     // Separate PIO for clock to avoid instruction memory overflow
static uint sm_edge_detect = 0;
static uint sm_pulse_gen = 1;
static uint sm_flag_output = 2;  // Can reuse for UART trigger since not used simultaneously
static uint sm_clock_gen = 0;    // Clock uses PIO1 SM0
static uint sm_uart_trigger = 2;  // Use SM2 instead of invalid SM4!
static uint sm_crowbar = 3;      // Crowbar gate pulse: PIO0 SM3 (2nd pulse_generator copy driving GP11)

// PIO IRQ flag used for triggering (using IRQ 0 - shared between all SMs)
#define GLITCH_IRQ_NUM 0

// Trigger latency compensation (~18 ticks / ~120ns from trigger detection to glitch output)
// This is automatically subtracted from PAUSE values to account for trigger processing overhead
#define TRIGGER_LATENCY_TICKS 18

// Configuration and state
static glitch_config_t config;
static system_flags_t flags;
static clock_config_t clock_config;
static uint32_t glitch_count = 0;
static volatile bool clock_boost_enabled = false;  // Whether clock boost is active


// Pre-calculated cycle values for fast glitch execution
static uint32_t precalc_pause_cycles = 0;
static uint32_t precalc_width_cycles = 0;
static uint32_t precalc_gap_cycles = 0;

// PIO program offsets
static uint offset_edge_detect_rising;   // Rising edge detect program
static uint offset_edge_detect_falling;  // Falling edge detect program
static uint offset_pulse_gen;
static uint offset_clock_gen_delay;  // Clock generator with delay
static uint offset_clock_gen;        // Simple clock generator
static uint offset_clock_gen_boost;  // Clock generator with glitch boost
static uint offset_uart_match;
static uint offset_irq_trigger;

// Crowbar gate pulse state (EXTERNAL power mode only)
static bool crowbar_pulse_active = false;

// Track which trigger programs are loaded (avoid removing unloaded programs)
static bool trigger_programs_loaded = false;
static bool edge_rising_loaded = false;
static bool edge_falling_loaded = false;
static bool uart_decoder_loaded = false;
// Track if core programs (pulse_gen, irq_trigger) were removed by ARM TRACE
static bool core_programs_removed = false;
// Track if irq_trigger was removed to make room for UART decoder
static bool irq_trigger_removed = false;


void glitch_init(void) {
    // Initialize configuration with defaults
    memset(&config, 0, sizeof(config));
    config.pause_cycles = 0;     // No pause by default for minimum latency
    config.width_cycles = 100;   // 100 cycles = 0.67us at 150MHz
    config.gap_cycles = 100;     // 100 cycles = 0.67us at 150MHz
    config.vmin_mv = 0;          // 0 = WIDTH-only PIO pulse mode
    config.count = 1;
    config.trigger = TRIGGER_NONE;
    config.trigger_pin = 3;  // Default trigger pin
    config.trigger_edge = EDGE_RISING;
    config.trigger_byte = 0x00;
    config.trigger_uart_pin = 5;  // Default: GP5 (target RX = STM32 TX)
    // Glitch output pins are hardwired: PIN_GLITCH_OUT (GP2) and PIN_GLITCH_OUT_INV (GP7)

    // Initialize flags
    memset(&flags, 0, sizeof(flags));

    // Initialize clock configuration
    memset(&clock_config, 0, sizeof(clock_config));
    clock_config.pin = PIN_CLOCK;  // GP6
    clock_config.frequency = 0;
    clock_config.enabled = false;

    // Initialize semaphore pins for clock boost coordination
    // GP16 (ARMED): CPU-controlled, HIGH when armed, LOW when disarmed
    gpio_init(PIN_ARMED);
    gpio_set_dir(PIN_ARMED, GPIO_OUT);
    gpio_put(PIN_ARMED, 0);  // Start disarmed

    // GLITCH_FIRED (GP22): PIO0 sets HIGH when glitch fires, CPU clears LOW on next ARM
    gpio_init(PIN_GLITCH_FIRED);
    gpio_set_dir(PIN_GLITCH_FIRED, GPIO_OUT);
    gpio_put(PIN_GLITCH_FIRED, 0);  // Start LOW

    // Reset glitch count
    glitch_count = 0;

    // Load PIO programs for glitching (PIO0 - must fit in 32 instruction words!)
    // Core programs always loaded
    offset_pulse_gen = pio_add_program(glitch_pio, &pulse_generator_program);
    offset_irq_trigger = pio_add_program(glitch_pio, &irq_trigger_program);
    // Total: pulse_gen(12) + irq_trigger(1) = 13 instructions
    // Trigger programs (GPIO/UART) loaded dynamically in glitch_arm() based on trigger type

    printf("PIO0 init: pulse_gen@%u, irq_trigger@%u\n", offset_pulse_gen, offset_irq_trigger);

    // Load clock generator programs into PIO1 (separate instruction memory)
    offset_clock_gen_delay = pio_add_program(clock_pio, &clock_generator_delay_program);
    offset_clock_gen = pio_add_program(clock_pio, &clock_generator_program);
    offset_clock_gen_boost = pio_add_program(clock_pio, &clock_generator_with_boost_program);
    // Total PIO1: clock_delay(6) + clock(2) + clock_boost(19) = 27 instructions
    // (The crowbar gate is driven by a 2nd pulse_generator SM on PIO0, not PIO1 —
    //  PIO1 cannot read GP2's input on this RP2350B, so the old follower was dropped.)

    // PIO state machines are configured and started in glitch_arm() based on trigger type
    // Output pin is configured for PIO control in glitch_arm()
}


glitch_config_t* glitch_get_config(void) {
    return &config;
}

system_flags_t* glitch_get_flags(void) {
    return &flags;
}

void glitch_set_pause(uint32_t pause_cycles) {
    config.pause_cycles = pause_cycles;
}

void glitch_set_width(uint32_t width_cycles) {
    config.width_cycles = width_cycles;
}

void glitch_set_gap(uint32_t gap_cycles) {
    config.gap_cycles = gap_cycles;
}

void glitch_set_vmin(uint32_t vmin_mv) {
    config.vmin_mv = vmin_mv;
}

void glitch_set_count(uint32_t count) {
    config.count = count;
}

void glitch_set_trigger_type(trigger_type_t type) {
    config.trigger = type;
}

void glitch_set_trigger_pin(uint8_t pin, edge_type_t edge) {
    config.trigger_pin = pin;
    config.trigger_edge = edge;
}

void glitch_set_trigger_byte(uint8_t byte) {
    config.trigger_byte = byte;
}

// Output pins are hardwired - no need for setter function

// ---- Crowbar gate pulse (EXTERNAL power mode) ----
// Drives the crowbar gate (GP11) with the SAME WIDTH/GAP/COUNT waveform as the
// GP2 glitch output, using a SECOND copy of the pulse_generator program on a
// free PIO0 state machine (SM3). Both SMs wait on IRQ0, so they fire together
// on any trigger (GPIO/UART/manual). This avoids reading GP2 across PIO blocks
// (PIO1 cannot read GP2's input on this RP2350B). Polarity is applied via pad
// outover, exactly like the inverted output GP7. No-op outside EXTERNAL mode.
// Must be called from glitch_arm() AFTER precalc_* and the GP2 SM are set up.
static void crowbar_pulse_start(void) {
    extern power_mode_t target_get_power_mode(void);
    extern bool target_crowbar_gate_active_high(void);

    if (target_get_power_mode() != POWER_MODE_EXTERNAL) {
        return;
    }

    // Reuse the existing pulse_generator program (no extra instruction memory).
    // The program needs both a SET pin and a SIDE-SET pin; point both at GP11 —
    // they always carry the same value here, so GP11 cleanly follows the pulse.
    pio_sm_config c = pulse_generator_program_get_default_config(offset_pulse_gen);
    sm_config_set_set_pins(&c, PIN_CROWBAR_GATE, 1);
    sm_config_set_sideset_pins(&c, PIN_CROWBAR_GATE);
    sm_config_set_clkdiv(&c, 1.0);

    // Hand GP11 to PIO0 and apply polarity: active-high gate = normal pad (idle
    // LOW / assert HIGH), active-low = inverted pad (idle HIGH / assert LOW) —
    // the same pad-inversion trick the inverted output (GP7) uses.
    pio_gpio_init(glitch_pio, PIN_CROWBAR_GATE);
    hw_clear_bits(&padsbank0_hw->io[PIN_CROWBAR_GATE], PADS_BANK0_GPIO0_ISO_BITS);
    pio_sm_set_consecutive_pindirs(glitch_pio, sm_crowbar, PIN_CROWBAR_GATE, 1, true);
    gpio_set_outover(PIN_CROWBAR_GATE,
                     target_crowbar_gate_active_high() ? GPIO_OVERRIDE_NORMAL
                                                       : GPIO_OVERRIDE_INVERT);

    pio_sm_clear_fifos(glitch_pio, sm_crowbar);
    pio_sm_restart(glitch_pio, sm_crowbar);
    pio_sm_init(glitch_pio, sm_crowbar, offset_pulse_gen, &c);

    // Same FIFO params as sm_pulse_gen (PAUSE, COUNT-1, WIDTH, GAP) so the GP11
    // pulse is identical to the GP2 pulse. precalc_* were computed in glitch_arm.
    pio_sm_put_blocking(glitch_pio, sm_crowbar, precalc_pause_cycles);
    pio_sm_put_blocking(glitch_pio, sm_crowbar, config.count > 0 ? config.count - 1 : 0);
    pio_sm_put_blocking(glitch_pio, sm_crowbar, precalc_width_cycles);
    pio_sm_put_blocking(glitch_pio, sm_crowbar, precalc_gap_cycles);

    // Enable — now waits on IRQ0 alongside sm_pulse_gen; both fire together.
    pio_sm_set_enabled(glitch_pio, sm_crowbar, true);
    crowbar_pulse_active = true;
}

// Stops the crowbar pulse SM and returns GP11 to a GPIO-driven, polarity-aware
// safe idle.
static void crowbar_pulse_stop(void) {
    extern void target_crowbar_gate_idle(void);
    if (!crowbar_pulse_active) {
        return;
    }
    pio_sm_set_enabled(glitch_pio, sm_crowbar, false);
    crowbar_pulse_active = false;
    target_crowbar_gate_idle();  // de-assert via SIO before next arm
}

bool glitch_arm(void) {
    if (flags.armed) {
        return false;  // Already armed
    }

    // Clear GLITCH_FIRED from previous trigger (if any).
    // Reclaim GP22 from PIO to SIO first: after the previous arm the pin is
    // PIO-muxed, and a bare gpio_put() on a PIO-muxed pin is a no-op, so GP22
    // stayed HIGH and a rising-edge consumer missed every trigger after the first.
    gpio_init(PIN_GLITCH_FIRED);
    gpio_set_dir(PIN_GLITCH_FIRED, GPIO_OUT);
    gpio_put(PIN_GLITCH_FIRED, 0);

    // Disable all trigger state machines first to ensure clean state
    pio_sm_set_enabled(glitch_pio, sm_edge_detect, false);
    pio_sm_set_enabled(glitch_pio, sm_uart_trigger, false);
    // Soft-disarm leaves the pulse / crowbar SMs running (idle at 'wait irq 0')
    // so a train can never be truncated; stop them now before we re-init them.
    pio_sm_set_enabled(glitch_pio, sm_pulse_gen, false);
    pio_sm_set_enabled(glitch_pio, sm_crowbar, false);

    // Clear their FIFOs
    pio_sm_clear_fifos(glitch_pio, sm_edge_detect);
    pio_sm_clear_fifos(glitch_pio, sm_uart_trigger);

    // Remove only the trigger programs that were actually loaded
    if (edge_rising_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_rising_program, offset_edge_detect_rising);
        edge_rising_loaded = false;
    }
    if (edge_falling_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_falling_program, offset_edge_detect_falling);
        edge_falling_loaded = false;
    }
    if (uart_decoder_loaded) {
        pio_remove_program(glitch_pio, &uart_rx_decoder_program, offset_uart_match);
        uart_decoder_loaded = false;
    }
    trigger_programs_loaded = false;

    // Reload core programs if ARM TRACE removed them
    if (core_programs_removed) {
        offset_pulse_gen = pio_add_program(glitch_pio, &pulse_generator_program);
        offset_irq_trigger = pio_add_program(glitch_pio, &irq_trigger_program);
        core_programs_removed = false;
        irq_trigger_removed = false;
    }

    // Reload irq_trigger if previous UART arm removed it
    if (irq_trigger_removed) {
        offset_irq_trigger = pio_add_program(glitch_pio, &irq_trigger_program);
        irq_trigger_removed = false;
    }

    // Configure trigger based on type
    if (config.trigger == TRIGGER_GPIO) {

        // Initialize GPIO trigger pin
        gpio_init(config.trigger_pin);
        gpio_set_dir(config.trigger_pin, GPIO_IN);
        gpio_pull_up(config.trigger_pin);  // Pull HIGH (typical for reset signals)

        // Load the appropriate edge detect program dynamically to save PIO space
        const pio_program_t *program = (config.trigger_edge == EDGE_RISING) ?
                                       &gpio_edge_detect_rising_program : &gpio_edge_detect_falling_program;

        // Check if program can be added
        if (!pio_can_add_program(glitch_pio, program)) {
            printf("ERROR: PIO0 is full, cannot load GPIO edge detect program!\n");
            return false;
        }

        uint program_offset = pio_add_program(glitch_pio, program);

        // Save offset for later reference
        if (config.trigger_edge == EDGE_RISING) {
            offset_edge_detect_rising = program_offset;
        } else {
            offset_edge_detect_falling = program_offset;
        }

        printf("GPIO edge detect: %s with debouncing (program offset=%u)\n",
               (config.trigger_edge == EDGE_RISING) ? "RISING" : "FALLING", program_offset);

        // Configure edge detect state machine (uses IRQ, no fire pin)
        // Use the program's get_default_config which has correct wrap settings + debounce
        pio_sm_config c_edge = (config.trigger_edge == EDGE_RISING) ?
                                gpio_edge_detect_rising_program_get_default_config(program_offset) :
                                gpio_edge_detect_falling_program_get_default_config(program_offset);
        sm_config_set_in_pins(&c_edge, config.trigger_pin);   // IN pins for 'wait' instruction
        sm_config_set_set_pins(&c_edge, PIN_GLITCH_FIRED, 1);  // SET pins for GLITCH_FIRED

        // Initialize GLITCH_FIRED (GP22) as output for PIO0 (will set HIGH when trigger fires)
        pio_gpio_init(glitch_pio, PIN_GLITCH_FIRED);
        hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);
        pio_sm_set_consecutive_pindirs(glitch_pio, sm_edge_detect, PIN_GLITCH_FIRED, 1, true);

        // Clear and initialize edge detect SM
        pio_sm_clear_fifos(glitch_pio, sm_edge_detect);
        pio_sm_restart(glitch_pio, sm_edge_detect);
        pio_sm_init(glitch_pio, sm_edge_detect, program_offset, &c_edge);
        pio_sm_set_enabled(glitch_pio, sm_edge_detect, true);

        // Save offset for disarm cleanup
        if (config.trigger_edge == EDGE_RISING) {
            offset_edge_detect_rising = program_offset;
            edge_rising_loaded = true;
        } else {
            offset_edge_detect_falling = program_offset;
            edge_falling_loaded = true;
        }
    }

    // Clear any pending IRQs before starting configuration
    pio_interrupt_clear(glitch_pio, GLITCH_IRQ_NUM);

    // Configure pulse generator FIRST (for all trigger types) - must be ready before trigger!
    pio_sm_config c_pulse = pulse_generator_program_get_default_config(offset_pulse_gen);
    // Set up normal glitch output (SET pins)
    sm_config_set_set_pins(&c_pulse, PIN_GLITCH_OUT, 1);
    // Set up inverted glitch output (SIDE pins)
    sm_config_set_sideset_pins(&c_pulse, PIN_GLITCH_OUT_INV);
    sm_config_set_clkdiv(&c_pulse, 1.0);  // Run at full system clock speed for precise timing

    // Initialize normal output pin (PIO control)
    pio_gpio_init(glitch_pio, PIN_GLITCH_OUT);
    pio_sm_set_consecutive_pindirs(glitch_pio, sm_pulse_gen, PIN_GLITCH_OUT, 1, true);

    // Initialize inverted output pin with hardware inversion (PIO control)
    pio_gpio_init(glitch_pio, PIN_GLITCH_OUT_INV);
    pio_sm_set_consecutive_pindirs(glitch_pio, sm_pulse_gen, PIN_GLITCH_OUT_INV, 1, true);
    gpio_set_outover(PIN_GLITCH_OUT_INV, GPIO_OVERRIDE_INVERT);  // Hardware inversion

    // Clear and initialize pulse generator - MUST be done every ARM for clean state
    pio_sm_clear_fifos(glitch_pio, sm_pulse_gen);
    pio_sm_restart(glitch_pio, sm_pulse_gen);
    pio_sm_init(glitch_pio, sm_pulse_gen, offset_pulse_gen, &c_pulse);

    // Use cycle values directly - no conversion needed
    // System runs at 150MHz, so 1 cycle = 6.67ns
    // Compensate PAUSE for trigger latency (~18 ticks / ~120ns)
    if (config.pause_cycles >= TRIGGER_LATENCY_TICKS) {
        precalc_pause_cycles = config.pause_cycles - TRIGGER_LATENCY_TICKS;
    } else {
        precalc_pause_cycles = 0;
    }
    precalc_width_cycles = config.width_cycles;
    precalc_gap_cycles = config.gap_cycles;

    // Account for PIO instruction overhead (optional, can be tuned)
    if (precalc_width_cycles > 5) precalc_width_cycles -= 5;
    if (precalc_gap_cycles > 5) precalc_gap_cycles -= 5;

    // Pre-load PIO FIFO with timing values so they're ready when IRQ fires
    // For PIO-based UART trigger, this enables hardware-only triggering with no CPU involvement
    // FIFO order: PAUSE, COUNT, WIDTH, GAP (4 values total - fits in FIFO)
    // Note: Load COUNT-1 because the PIO loop executes (COUNT-1)+1 times
    pio_sm_put_blocking(glitch_pio, sm_pulse_gen, precalc_pause_cycles);
    pio_sm_put_blocking(glitch_pio, sm_pulse_gen, config.count > 0 ? config.count - 1 : 0);
    pio_sm_put_blocking(glitch_pio, sm_pulse_gen, precalc_width_cycles);
    pio_sm_put_blocking(glitch_pio, sm_pulse_gen, precalc_gap_cycles);

    // Enable PIO state machine - it will wait for IRQ 0 before executing
    pio_sm_set_enabled(glitch_pio, sm_pulse_gen, true);

    // NOW set up and enable the UART decoder if using UART trigger
    // It must be started AFTER pulse generator is ready to receive IRQ 5
    if (config.trigger == TRIGGER_UART) {
        // UART decoder (15 words) + pulse_gen (16) = 31, fits in 32.
        // Remove irq_trigger (6 words, only needed for manual GLITCH cmd) to make room.
        if (!irq_trigger_removed) {
            pio_remove_program(glitch_pio, &irq_trigger_program, offset_irq_trigger);
            irq_trigger_removed = true;
        }

        // Load UART decoder program dynamically
        offset_uart_match = pio_add_program(glitch_pio, &uart_rx_decoder_program);
        uart_decoder_loaded = true;

        // Configure UART RX decoder state machine
        pio_sm_config c_uart = uart_rx_decoder_program_get_default_config(offset_uart_match);

        uint8_t uart_pin = config.trigger_uart_pin;

        // Clear ISO bit so PIO can read the pin while UART hardware also uses it
        hw_clear_bits(&padsbank0_hw->io[uart_pin], PADS_BANK0_GPIO0_ISO_BITS);

        sm_config_set_in_pins(&c_uart, uart_pin);
        sm_config_set_jmp_pin(&c_uart, uart_pin);
        sm_config_set_in_shift(&c_uart, true, false, 32);
        sm_config_set_set_pins(&c_uart, PIN_GLITCH_FIRED, 1);

        pio_gpio_init(glitch_pio, PIN_GLITCH_FIRED);
        hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);
        pio_sm_set_consecutive_pindirs(glitch_pio, sm_uart_trigger, PIN_GLITCH_FIRED, 1, true);

        float clkdiv = 150000000.0f / (8.0f * 115200.0f);
        sm_config_set_clkdiv(&c_uart, clkdiv);

        pio_sm_clear_fifos(glitch_pio, sm_uart_trigger);
        pio_sm_restart(glitch_pio, sm_uart_trigger);
        pio_sm_init(glitch_pio, sm_uart_trigger, offset_uart_match, &c_uart);

        uint32_t trigger_word = ((uint32_t)config.trigger_byte) << 24;
        pio_sm_put_blocking(glitch_pio, sm_uart_trigger, trigger_word);

        pio_interrupt_clear(glitch_pio, GLITCH_IRQ_NUM);
        pio_sm_set_enabled(glitch_pio, sm_uart_trigger, true);
    }

    // Load clock boost FIFO parameters during ARM transition (DISARM→ARM)
    // This prevents boost from triggering immediately on clock enable
    if (clock_boost_enabled && clock_config.enabled) {
        // Calculate normal half-period from clock frequency
        uint32_t system_clock = clock_get_hz(clk_sys);
        uint32_t target_half_period = (system_clock / 2) / clock_config.frequency;

        // Load FIFO with boost parameters (pulled when GLITCH_FIRED goes HIGH)
        // First push: boost count (pulled at boost_entry)
        // Second push: normal period (pulled after boost completes to restore Y)
        pio_sm_put_blocking(clock_pio, sm_clock_gen, config.count);
        pio_sm_put_blocking(clock_pio, sm_clock_gen, target_half_period - 1);
    }

    trigger_programs_loaded = true;

    // In EXTERNAL power mode, start the crowbar gate pulse SM so GP11 emits the
    // same glitch waveform as GP2. No-op in INTERNAL mode.
    crowbar_pulse_start();

    // Set ARMED status HIGH (GP16)
    gpio_put(PIN_ARMED, 1);

    flags.armed = true;
    return true;
}

// ARM TRACE: trigger detection only, no pulse generator.
// GLITCH_FIRED goes HIGH on trigger — trace uses GPIO ISR.
bool glitch_arm_trace(void) {
    if (flags.armed) {
        return false;
    }

    // Clear GLITCH_FIRED. Reclaim GP22 from PIO to SIO first: after the previous
    // ARM TRACE the pin is PIO-muxed, and a bare gpio_put() on a PIO-muxed pin is
    // a no-op, so GP22 stayed HIGH and the trace's rising-edge GP22 ISR missed
    // every trigger after the first (single-shot trace worked, repeats did not).
    gpio_init(PIN_GLITCH_FIRED);
    gpio_set_dir(PIN_GLITCH_FIRED, GPIO_OUT);
    gpio_put(PIN_GLITCH_FIRED, 0);

    // Disable all trigger state machines
    pio_sm_set_enabled(glitch_pio, sm_edge_detect, false);
    pio_sm_set_enabled(glitch_pio, sm_uart_trigger, false);

    // Clear FIFOs
    pio_sm_clear_fifos(glitch_pio, sm_edge_detect);
    pio_sm_clear_fifos(glitch_pio, sm_uart_trigger);

    // Remove only the trigger programs that were actually loaded
    if (edge_rising_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_rising_program, offset_edge_detect_rising);
        edge_rising_loaded = false;
    }
    if (edge_falling_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_falling_program, offset_edge_detect_falling);
        edge_falling_loaded = false;
    }
    if (uart_decoder_loaded) {
        pio_remove_program(glitch_pio, &uart_rx_decoder_program, offset_uart_match);
        uart_decoder_loaded = false;
    }
    trigger_programs_loaded = false;

    // ARM TRACE doesn't need pulse generator or irq_trigger — remove to free PIO space
    if (!core_programs_removed) {
        pio_sm_set_enabled(glitch_pio, sm_pulse_gen, false);
        pio_remove_program(glitch_pio, &pulse_generator_program, offset_pulse_gen);
        pio_remove_program(glitch_pio, &irq_trigger_program, offset_irq_trigger);
        core_programs_removed = true;
    }

    if (config.trigger == TRIGGER_GPIO) {
        gpio_init(config.trigger_pin);
        gpio_set_dir(config.trigger_pin, GPIO_IN);
        gpio_pull_up(config.trigger_pin);

        const pio_program_t *program = (config.trigger_edge == EDGE_RISING) ?
                                       &gpio_edge_detect_rising_program : &gpio_edge_detect_falling_program;
        if (!pio_can_add_program(glitch_pio, program)) {
            printf("ERROR: PIO0 full, cannot load edge detect\n");
            return false;
        }
        uint program_offset = pio_add_program(glitch_pio, program);
        if (config.trigger_edge == EDGE_RISING) {
            offset_edge_detect_rising = program_offset;
            edge_rising_loaded = true;
        } else {
            offset_edge_detect_falling = program_offset;
            edge_falling_loaded = true;
        }

        pio_sm_config c_edge = (config.trigger_edge == EDGE_RISING) ?
                                gpio_edge_detect_rising_program_get_default_config(program_offset) :
                                gpio_edge_detect_falling_program_get_default_config(program_offset);
        sm_config_set_in_pins(&c_edge, config.trigger_pin);
        sm_config_set_set_pins(&c_edge, PIN_GLITCH_FIRED, 1);

        pio_gpio_init(glitch_pio, PIN_GLITCH_FIRED);
        hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);
        pio_sm_set_consecutive_pindirs(glitch_pio, sm_edge_detect, PIN_GLITCH_FIRED, 1, true);

        pio_sm_clear_fifos(glitch_pio, sm_edge_detect);
        pio_sm_restart(glitch_pio, sm_edge_detect);
        pio_sm_init(glitch_pio, sm_edge_detect, program_offset, &c_edge);
        pio_sm_set_enabled(glitch_pio, sm_edge_detect, true);

    } else if (config.trigger == TRIGGER_UART) {
        if (!pio_can_add_program(glitch_pio, &uart_rx_decoder_program)) {
            printf("ERROR: PIO0 full, cannot load UART decoder\n");
            return false;
        }
        offset_uart_match = pio_add_program(glitch_pio, &uart_rx_decoder_program);
        uart_decoder_loaded = true;
        pio_sm_config c_uart = uart_rx_decoder_program_get_default_config(offset_uart_match);
        uint8_t uart_pin = config.trigger_uart_pin;
        hw_clear_bits(&padsbank0_hw->io[uart_pin], PADS_BANK0_GPIO0_ISO_BITS);
        sm_config_set_in_pins(&c_uart, uart_pin);
        sm_config_set_jmp_pin(&c_uart, uart_pin);
        sm_config_set_in_shift(&c_uart, true, false, 32);
        sm_config_set_set_pins(&c_uart, PIN_GLITCH_FIRED, 1);
        pio_gpio_init(glitch_pio, PIN_GLITCH_FIRED);
        hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);
        pio_sm_set_consecutive_pindirs(glitch_pio, sm_uart_trigger, PIN_GLITCH_FIRED, 1, true);
        float clkdiv = 150000000.0f / (8.0f * 115200.0f);
        sm_config_set_clkdiv(&c_uart, clkdiv);

        pio_sm_clear_fifos(glitch_pio, sm_uart_trigger);
        pio_sm_restart(glitch_pio, sm_uart_trigger);
        pio_sm_init(glitch_pio, sm_uart_trigger, offset_uart_match, &c_uart);

        uint32_t trigger_word = ((uint32_t)config.trigger_byte) << 24;
        pio_sm_put_blocking(glitch_pio, sm_uart_trigger, trigger_word);

        pio_interrupt_clear(glitch_pio, GLITCH_IRQ_NUM);
        pio_sm_set_enabled(glitch_pio, sm_uart_trigger, true);

    } else {
        printf("ERROR: No trigger configured\n");
        return false;
    }

    trigger_programs_loaded = true;

    // NO pulse generator started — GLITCH_FIRED (GP22) goes HIGH on trigger, that's it
    gpio_put(PIN_ARMED, 1);
    flags.armed = true;
    return true;
}

void glitch_disarm(void) {
    if (!flags.armed) {
        return;
    }

    // Clear ARMED status LOW (GP16)
    gpio_put(PIN_ARMED, 0);

    // Stop the crowbar pulse SM (if running) and return GP11 to safe idle
    crowbar_pulse_stop();

    // Disable PIO state machines
    pio_sm_set_enabled(glitch_pio, sm_edge_detect, false);
    pio_sm_set_enabled(glitch_pio, sm_pulse_gen, false);
    pio_sm_set_enabled(glitch_pio, sm_uart_trigger, false);

    // Note: We don't remove programs here - they'll be removed on next arm
    // This keeps disarm simple and fast

    // Clear any pending IRQs to prevent false triggers on next arm
    pio_interrupt_clear(glitch_pio, GLITCH_IRQ_NUM);

    // Clear FIFOs to ensure clean state for next arm
    pio_sm_clear_fifos(glitch_pio, sm_edge_detect);
    pio_sm_clear_fifos(glitch_pio, sm_pulse_gen);
    pio_sm_clear_fifos(glitch_pio, sm_uart_trigger);

    // No need to restore GP5 - PIO was just snooping, UART function never changed
    // Output pins are controlled by PIO, will return to idle state automatically

    // Free trigger programs so PIO space is available for next arm with different trigger type
    if (edge_rising_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_rising_program, offset_edge_detect_rising);
        edge_rising_loaded = false;
    }
    if (edge_falling_loaded) {
        pio_remove_program(glitch_pio, &gpio_edge_detect_falling_program, offset_edge_detect_falling);
        edge_falling_loaded = false;
    }
    if (uart_decoder_loaded) {
        pio_remove_program(glitch_pio, &uart_rx_decoder_program, offset_uart_match);
        uart_decoder_loaded = false;
    }
    trigger_programs_loaded = false;

    // Reload core programs if ARM TRACE removed them
    if (core_programs_removed) {
        offset_pulse_gen = pio_add_program(glitch_pio, &pulse_generator_program);
        offset_irq_trigger = pio_add_program(glitch_pio, &irq_trigger_program);
        core_programs_removed = false;
        irq_trigger_removed = false;
    }

    // Reload irq_trigger if UART arm removed it
    if (irq_trigger_removed) {
        offset_irq_trigger = pio_add_program(glitch_pio, &irq_trigger_program);
        irq_trigger_removed = false;
    }

    flags.armed = false;
}

bool glitch_execute(void) {
    // Manual glitch execution (for TRIGGER_NONE mode or manual testing)
    if (!flags.armed) {
        return false;
    }

    // Trigger IRQ 0 (glitch) via irq_trigger program, pulse GP22 (GLITCH_FIRED) for clock boost
    // Use sm_flag_output (SM2) to trigger
    // SM2 is free when TRIGGER_NONE is used (UART trigger uses SM2 only for TRIGGER_UART)
    pio_sm_config c_irq = irq_trigger_program_get_default_config(offset_irq_trigger);
    sm_config_set_set_pins(&c_irq, PIN_GLITCH_FIRED, 1);  // SET pins for GLITCH_FIRED

    // Initialize GLITCH_FIRED as output for PIO0 (will set HIGH when GLITCH command fires)
    pio_gpio_init(glitch_pio, PIN_GLITCH_FIRED);
    hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);
    pio_sm_set_consecutive_pindirs(glitch_pio, sm_flag_output, PIN_GLITCH_FIRED, 1, true);

    pio_sm_init(glitch_pio, sm_flag_output, offset_irq_trigger, &c_irq);
    pio_sm_set_enabled(glitch_pio, sm_flag_output, true);

    // Give the pulse SMs a moment to latch IRQ0 and start their trains.
    busy_wait_us(1);

    // Soft disarm: stop poking the trigger, clear IRQ0, and mark disarmed — but
    // DO NOT disable the pulse / crowbar SMs. They run their full train to
    // completion on their own and then idle harmlessly at 'wait irq 0' (FIFO
    // empty). Disabling them here (the old glitch_disarm() path) tore them down
    // mid-train, truncating the pulse count and leaving pins stuck. The next ARM
    // re-inits them. (Explicit ARM OFF still does a full glitch_disarm.)
    pio_sm_set_enabled(glitch_pio, sm_flag_output, false);
    pio_interrupt_clear(glitch_pio, GLITCH_IRQ_NUM);

    glitch_count++;
    flags.armed = false;
    gpio_put(PIN_ARMED, 0);

    return true;
}

void glitch_reset(void) {
    // Disarm if armed
    if (flags.armed) {
        glitch_disarm();
    }

    // Reset configuration to defaults
    config.pause_cycles = 0;     // No pause by default for minimum latency
    config.width_cycles = 100;   // 100 cycles = 0.67us at 150MHz
    config.gap_cycles = 100;     // 100 cycles = 0.67us at 150MHz
    config.vmin_mv = 0;          // 0 = WIDTH-only PIO pulse mode
    config.count = 1;
    config.trigger = TRIGGER_NONE;

    // Reset flags
    memset(&flags, 0, sizeof(flags));

    // Reset glitch count
    glitch_count = 0;

    // Output pins controlled by PIO, no GPIO reset needed
}

uint32_t glitch_get_count(void) {
    // Check if PIO-triggered glitch has fired (for UART/GPIO triggers)
    // When pulse generator fires, it consumes all FIFO data
    // If FIFO is empty and we were armed, a glitch fired
    if (flags.armed && !core_programs_removed &&
        (config.trigger == TRIGGER_UART || config.trigger == TRIGGER_GPIO)) {
        // Check if pulse generator FIFO is empty (means it fired)
        // Skip when core_programs_removed (ARM TRACE mode — no pulse generator loaded)
        if (pio_sm_is_tx_fifo_empty(glitch_pio, sm_pulse_gen)) {
            // Glitch fired (pulse SM consumed its FIFO). Mark disarmed and stop
            // accepting NEW triggers — but do NOT disable the pulse / crowbar SMs.
            // The FIFO empties at the START of the train (params pulled up front),
            // so disabling the pulse SM here could truncate a still-running train
            // mid-pulse. Left alone, it finishes and idles at 'wait irq 0' (FIFO
            // empty); the next ARM re-inits it.
            glitch_count++;
            flags.armed = false;
            gpio_put(PIN_ARMED, 0);

            // Disable the trigger state machine since we fired
            if (config.trigger == TRIGGER_UART) {
                pio_sm_set_enabled(glitch_pio, sm_uart_trigger, false);
            } else if (config.trigger == TRIGGER_GPIO) {
                pio_sm_set_enabled(glitch_pio, sm_edge_detect, false);
            }
        }
    }
    return glitch_count;
}


void glitch_update_flags(void) {
    // Update flag outputs if configured
    // This can be called periodically from main loop

    // Check if glitch fired and auto-disarm if needed
    // This calls glitch_get_count() which checks FIFO empty and disarms
    glitch_get_count();

    // Note: UART trigger is now handled in target_uart_process()
    // where hardware UART data is already being read

    // Update LED or other status indicators based on flags
    if (flags.armed) {
        // Blink LED or set status pin
    }
}

// Clock generator control functions
void clock_set_frequency(uint32_t freq_hz) {
    bool was_enabled = clock_config.enabled;

    // Disable clock if it was running
    if (was_enabled) {
        clock_disable();
    }

    // Update frequency
    clock_config.frequency = freq_hz;

    // Re-enable if it was running
    if (was_enabled) {
        clock_enable();
    }
}

void clock_enable(void) {
    if (clock_config.enabled) {
        return;  // Already enabled
    }

    if (clock_config.frequency == 0) {
        return;  // No frequency set
    }

    // Disable first to ensure clean state
    pio_sm_set_enabled(clock_pio, sm_clock_gen, false);
    pio_sm_clear_fifos(clock_pio, sm_clock_gen);

    // Initialize GPIO for clock output
    pio_gpio_init(clock_pio, clock_config.pin);
    pio_sm_set_consecutive_pindirs(clock_pio, sm_clock_gen, clock_config.pin, 1, true);

    // System clock is 150MHz (6.67ns per cycle)
    // Target frequency determines cycles per half-period
    uint32_t system_clock = clock_get_hz(clk_sys);
    uint32_t target_half_period = (system_clock / 2) / clock_config.frequency;

    // Configure boost-capable clock generator
    pio_sm_config c = clock_generator_with_boost_program_get_default_config(offset_clock_gen_boost);
    sm_config_set_set_pins(&c, clock_config.pin, 1);  // SET pins for clock output
    sm_config_set_jmp_pin(&c, PIN_GLITCH_FIRED);      // JMP pin = GLITCH_FIRED signal
    sm_config_set_in_pins(&c, PIN_GLITCH_FIRED);      // IN pins for WAIT on GLITCH_FIRED
    sm_config_set_clkdiv(&c, 1.0);  // Full speed

    // Clear ISO bit so PIO1 can read GP22 (set by PIO0, but readable by PIO1)
    hw_clear_bits(&padsbank0_hw->io[PIN_GLITCH_FIRED], PADS_BANK0_GPIO0_ISO_BITS);

    pio_sm_init(clock_pio, sm_clock_gen, offset_clock_gen_boost, &c);

    // Initialize Y (normal period) and ISR (fast period) registers manually
    uint32_t fast_half_period = (target_half_period / 2);  // 2x frequency
    pio_sm_put_blocking(clock_pio, sm_clock_gen, target_half_period - 1);
    pio_sm_exec(clock_pio, sm_clock_gen, pio_encode_pull(false, false));
    pio_sm_exec(clock_pio, sm_clock_gen, pio_encode_mov(pio_y, pio_osr));

    pio_sm_put_blocking(clock_pio, sm_clock_gen, fast_half_period - 1);
    pio_sm_exec(clock_pio, sm_clock_gen, pio_encode_pull(false, false));
    pio_sm_exec(clock_pio, sm_clock_gen, pio_encode_mov(pio_isr, pio_osr));

    // FIFO loading moved to glitch_arm() to ensure it only loads during DISARM→ARM transition

    // Enable the state machine
    pio_sm_set_enabled(clock_pio, sm_clock_gen, true);

    // Enable clock boost feature
    clock_boost_enabled = true;
    clock_config.enabled = true;
}

void clock_disable(void) {
    if (!clock_config.enabled) {
        return;
    }

    // Disable clock boost
    clock_boost_enabled = false;

    // Disable state machine
    pio_sm_set_enabled(clock_pio, sm_clock_gen, false);
    pio_sm_clear_fifos(clock_pio, sm_clock_gen);

    // Set clock pin LOW
    gpio_put(clock_config.pin, 0);

    clock_config.enabled = false;
}

bool clock_is_enabled(void) {
    return clock_config.enabled;
}

uint32_t clock_get_frequency(void) {
    return clock_config.frequency;
}
