Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: imm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "imm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "imm"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-csg324

---- Source Options
Top Module Name                    : imm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/muninja/muninja/imm.v" into library work
Parsing verilog file "mask.v" included at line 3.
WARNING:HDLCompiler:1591 - "mask.v" Line 12: Root scope declaration is not allowed in verilog 95/2K mode
Parsing verilog file "vga_util.v" included at line 4.
WARNING:HDLCompiler:1591 - "vga_util.v" Line 8: Root scope declaration is not allowed in verilog 95/2K mode
Parsing verilog file "utils.v" included at line 5.
Parsing module <imm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <imm>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:413 - "/home/bluelabuser/muninja/muninja/imm.v" Line 21: Result of 32-bit expression is truncated to fit in 17-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <imm>.
    Related source file is "/home/bluelabuser/muninja/muninja/imm.v".
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
    Set property "BLOCKING = 1" for signal <vga_buffer>.
WARNING:Xst:2999 - Signal 'mask', unconnected in block 'imm', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mask>, simulation mismatch.
    Found 25x12-bit single-port Read Only RAM <Mram_mask> for signal <mask>.
    Found 12-bit register for signal <pixel_result>.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT> created at line 21.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 21.
    Found 32-bit adder for signal <n0030> created at line 21.
    Found 10-bit adder for signal <n0045> created at line 23.
    Found 9-bit adder for signal <n0047> created at line 25.
    Found 32x3-bit multiplier for signal <n0028> created at line 21.
    Found 9-bit comparator greater for signal <i_offset[8]_i_p[8]_LessThan_6_o> created at line 22
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0002_LessThan_8_o> created at line 23
    Found 8-bit comparator greater for signal <j_offset[7]_j_p[7]_LessThan_9_o> created at line 24
    Found 9-bit comparator greater for signal <GND_1_o_BUS_0003_LessThan_11_o> created at line 25
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <imm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 25x12-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 32-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 1
 12-bit register                                       : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1
 12-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <imm>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mask> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 25-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0030>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <imm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 25x12-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1
 12-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 12-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <imm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block imm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : imm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 81
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 9
#      LUT3                        : 3
#      LUT4                        : 19
#      LUT5                        : 13
#      LUT6                        : 14
#      MUXCY                       : 13
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 12
#      FD                          : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 46
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2l 


Slice Logic Utilization: 
 Number of Slice LUTs:                   59  out of  63400     0%  
    Number used as Logic:                59  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     59
   Number with an unused Flip Flop:      59  out of     59   100%  
   Number with an unused LUT:             0  out of     59     0%  
   Number of fully used LUT-FF pairs:     0  out of     59     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    210    28%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Tx                                 | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 4.929ns
   Maximum output required time after clock: 0.737ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Tx'
  Total number of paths / destination ports: 2046 / 12
-------------------------------------------------------------------------
Offset:              4.929ns (Levels of Logic = 11)
  Source:            i_p<0> (PAD)
  Destination:       pixel_result_1 (FF)
  Destination Clock: Tx rising

  Data Path: i_p<0> to pixel_result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.474  i_p_0_IBUF (i_p_0_IBUF)
     LUT2:I0->O            1   0.105   0.000  Msub_GND_1_o_GND_1_o_sub_2_OUT_lut<0> (Msub_GND_1_o_GND_1_o_sub_2_OUT_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<1>)
     XORCY:CI->O           2   0.417   0.456  Msub_GND_1_o_GND_1_o_sub_2_OUT_xor<2> (GND_1_o_GND_1_o_sub_2_OUT<2>)
     LUT2:I0->O            1   0.105   0.000  Mmult_n0028_Madd_lut<3> (Mmult_n0028_Madd_lut<3>)
     MUXCY:S->O            0   0.392   0.000  Mmult_n0028_Madd_cy<3> (Mmult_n0028_Madd_cy<3>)
     XORCY:CI->O           1   0.417   0.780  Mmult_n0028_Madd_xor<4> (n0028<4>)
     LUT6:I1->O            1   0.105   0.649  Mram_mask14_SW0 (N8)
     LUT6:I2->O            6   0.105   0.385  Mram_mask14 (Mram_mask1)
     LUT5:I4->O            1   0.105   0.000  Mmux_pixel[11]_pixel[11]_mux_13_OUT121 (pixel[11]_pixel[11]_mux_13_OUT<9>)
     FD:D                      0.015          pixel_result_9
    ----------------------------------------
    Total                      4.929ns (2.184ns logic, 2.745ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Tx'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            pixel_result_11 (FF)
  Destination:       pixel_result<11> (PAD)
  Source Clock:      Tx rising

  Data Path: pixel_result_11 to pixel_result<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.398   0.339  pixel_result_11 (pixel_result_11)
     OBUF:I->O                 0.000          pixel_result_11_OBUF (pixel_result<11>)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.19 secs
 
--> 


Total memory usage is 505268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

