
lab5_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000717c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007290  08007290  00017290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076d4  080076d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080076d4  080076d4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076d4  080076d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076d4  080076d4  000176d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076d8  080076d8  000176d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080076dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  200001dc  080078b8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  080078b8  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011384  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002804  00000000  00000000  00031589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00033d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00034c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001975a  00000000  00000000  000359d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011078  00000000  00000000  0004f132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eddb  00000000  00000000  000601aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eef85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dcc  00000000  00000000  000eefd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007274 	.word	0x08007274

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007274 	.word	0x08007274

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <init_button_state>:
/*Initial button state
 * input: none
 * output: none
 * */
void init_button_state()
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_BUTTON; i++)
 8000a8e:	2300      	movs	r3, #0
 8000a90:	71fb      	strb	r3, [r7, #7]
 8000a92:	e01f      	b.n	8000ad4 <init_button_state+0x4c>
	{
		button[i].bState[0] = GPIO_PIN_SET;
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	4a14      	ldr	r2, [pc, #80]	; (8000ae8 <init_button_state+0x60>)
 8000a98:	2101      	movs	r1, #1
 8000a9a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		button[i].bState[1] = GPIO_PIN_SET;
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4a11      	ldr	r2, [pc, #68]	; (8000ae8 <init_button_state+0x60>)
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	4413      	add	r3, r2
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	705a      	strb	r2, [r3, #1]
		button[i].bState[2] = GPIO_PIN_SET;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4a0e      	ldr	r2, [pc, #56]	; (8000ae8 <init_button_state+0x60>)
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	4413      	add	r3, r2
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	709a      	strb	r2, [r3, #2]
		button[i].bState[3] = GPIO_PIN_SET;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <init_button_state+0x60>)
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	4413      	add	r3, r2
 8000abe:	2201      	movs	r2, #1
 8000ac0:	70da      	strb	r2, [r3, #3]

		counter[i] = PRESS_TIME;
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4a09      	ldr	r2, [pc, #36]	; (8000aec <init_button_state+0x64>)
 8000ac6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000aca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint8_t i = 0; i < MAX_BUTTON; i++)
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d0dc      	beq.n	8000a94 <init_button_state+0xc>
	}
}
 8000ada:	bf00      	nop
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	20000234 	.word	0x20000234
 8000aec:	20000238 	.word	0x20000238

08000af0 <checkState>:
 * Check 3 nearest state of index button
 * input: index of button
 * output: state of button
 * */
uint8_t checkState(uint8_t idx)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
	if (button[idx].bState[1] == GPIO_PIN_RESET && button[idx].bState[2] == GPIO_PIN_RESET && button[idx].bState[3] == GPIO_PIN_RESET)
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <checkState+0x44>)
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	785b      	ldrb	r3, [r3, #1]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d10f      	bne.n	8000b28 <checkState+0x38>
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <checkState+0x44>)
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	4413      	add	r3, r2
 8000b10:	789b      	ldrb	r3, [r3, #2]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d108      	bne.n	8000b28 <checkState+0x38>
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	4a06      	ldr	r2, [pc, #24]	; (8000b34 <checkState+0x44>)
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	78db      	ldrb	r3, [r3, #3]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d101      	bne.n	8000b28 <checkState+0x38>
		return GPIO_PIN_RESET;
 8000b24:	2300      	movs	r3, #0
 8000b26:	e000      	b.n	8000b2a <checkState+0x3a>
	return GPIO_PIN_SET;
 8000b28:	2301      	movs	r3, #1
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bc80      	pop	{r7}
 8000b32:	4770      	bx	lr
 8000b34:	20000234 	.word	0x20000234

08000b38 <getKey>:
 * Get input key
 * input: index of button
 * output: none
 * */
void getKey(uint8_t idx)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	71fb      	strb	r3, [r7, #7]
	button[idx].bState[1] = button[idx].bState[2];
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	79fa      	ldrb	r2, [r7, #7]
 8000b46:	4936      	ldr	r1, [pc, #216]	; (8000c20 <getKey+0xe8>)
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	440b      	add	r3, r1
 8000b4c:	7898      	ldrb	r0, [r3, #2]
 8000b4e:	4934      	ldr	r1, [pc, #208]	; (8000c20 <getKey+0xe8>)
 8000b50:	0093      	lsls	r3, r2, #2
 8000b52:	440b      	add	r3, r1
 8000b54:	4602      	mov	r2, r0
 8000b56:	705a      	strb	r2, [r3, #1]
	button[idx].bState[2] = button[idx].bState[3];
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	79fa      	ldrb	r2, [r7, #7]
 8000b5c:	4930      	ldr	r1, [pc, #192]	; (8000c20 <getKey+0xe8>)
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	440b      	add	r3, r1
 8000b62:	78d8      	ldrb	r0, [r3, #3]
 8000b64:	492e      	ldr	r1, [pc, #184]	; (8000c20 <getKey+0xe8>)
 8000b66:	0093      	lsls	r3, r2, #2
 8000b68:	440b      	add	r3, r1
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	709a      	strb	r2, [r3, #2]
	button[idx].bState[3] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin << idx);
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	79fc      	ldrb	r4, [r7, #7]
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4829      	ldr	r0, [pc, #164]	; (8000c24 <getKey+0xec>)
 8000b80:	f001 fd42 	bl	8002608 <HAL_GPIO_ReadPin>
 8000b84:	4603      	mov	r3, r0
 8000b86:	4619      	mov	r1, r3
 8000b88:	4a25      	ldr	r2, [pc, #148]	; (8000c20 <getKey+0xe8>)
 8000b8a:	00a3      	lsls	r3, r4, #2
 8000b8c:	4413      	add	r3, r2
 8000b8e:	460a      	mov	r2, r1
 8000b90:	70da      	strb	r2, [r3, #3]
	if (checkState(idx) == RESET)
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff ffab 	bl	8000af0 <checkState>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d12f      	bne.n	8000c00 <getKey+0xc8>
	{
		if (button[idx].bState[0] == GPIO_PIN_SET)
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a1f      	ldr	r2, [pc, #124]	; (8000c20 <getKey+0xe8>)
 8000ba4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d10f      	bne.n	8000bcc <getKey+0x94>
		{
			// Debounced button
			bFlag[idx] = 1;
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	4a1e      	ldr	r2, [pc, #120]	; (8000c28 <getKey+0xf0>)
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	54d1      	strb	r1, [r2, r3]
			button[idx].bState[0] = GPIO_PIN_RESET;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	4a1a      	ldr	r2, [pc, #104]	; (8000c20 <getKey+0xe8>)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
			counter[idx] = PRESS_TIME;
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4a1a      	ldr	r2, [pc, #104]	; (8000c2c <getKey+0xf4>)
 8000bc2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	else
	{
		button[idx].bState[0] = GPIO_PIN_SET;
		counter[idx] = PRESS_TIME;
	}
}
 8000bca:	e024      	b.n	8000c16 <getKey+0xde>
			if (counter[idx] == 0)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	4a17      	ldr	r2, [pc, #92]	; (8000c2c <getKey+0xf4>)
 8000bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d10a      	bne.n	8000bee <getKey+0xb6>
				bLongFlag[idx] = 1;
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	4a15      	ldr	r2, [pc, #84]	; (8000c30 <getKey+0xf8>)
 8000bdc:	2101      	movs	r1, #1
 8000bde:	54d1      	strb	r1, [r2, r3]
				counter[idx] = PRESS_TIME;
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <getKey+0xf4>)
 8000be4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000be8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000bec:	e013      	b.n	8000c16 <getKey+0xde>
				counter[idx]--;
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	4a0e      	ldr	r2, [pc, #56]	; (8000c2c <getKey+0xf4>)
 8000bf2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	490c      	ldr	r1, [pc, #48]	; (8000c2c <getKey+0xf4>)
 8000bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bfe:	e00a      	b.n	8000c16 <getKey+0xde>
		button[idx].bState[0] = GPIO_PIN_SET;
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	4a07      	ldr	r2, [pc, #28]	; (8000c20 <getKey+0xe8>)
 8000c04:	2101      	movs	r1, #1
 8000c06:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		counter[idx] = PRESS_TIME;
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <getKey+0xf4>)
 8000c0e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000c12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd90      	pop	{r4, r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000234 	.word	0x20000234
 8000c24:	40011000 	.word	0x40011000
 8000c28:	200001f8 	.word	0x200001f8
 8000c2c:	20000238 	.word	0x20000238
 8000c30:	200001fc 	.word	0x200001fc

08000c34 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t character_data = 0, havingInput = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a0a      	ldr	r2, [pc, #40]	; (8000c6c <HAL_UART_RxCpltCallback+0x38>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d10d      	bne.n	8000c62 <HAL_UART_RxCpltCallback+0x2e>
	{
		HAL_UART_Transmit(&huart2, &character_data, 1, 50);
 8000c46:	2332      	movs	r3, #50	; 0x32
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4909      	ldr	r1, [pc, #36]	; (8000c70 <HAL_UART_RxCpltCallback+0x3c>)
 8000c4c:	4809      	ldr	r0, [pc, #36]	; (8000c74 <HAL_UART_RxCpltCallback+0x40>)
 8000c4e:	f002 fe1f 	bl	8003890 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &character_data, 1);
 8000c52:	2201      	movs	r2, #1
 8000c54:	4906      	ldr	r1, [pc, #24]	; (8000c70 <HAL_UART_RxCpltCallback+0x3c>)
 8000c56:	4807      	ldr	r0, [pc, #28]	; (8000c74 <HAL_UART_RxCpltCallback+0x40>)
 8000c58:	f002 fe9d 	bl	8003996 <HAL_UART_Receive_IT>
		havingInput = 1;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_UART_RxCpltCallback+0x44>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
	}
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40004400 	.word	0x40004400
 8000c70:	200001fd 	.word	0x200001fd
 8000c74:	200002b4 	.word	0x200002b4
 8000c78:	200001fe 	.word	0x200001fe

08000c7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b093      	sub	sp, #76	; 0x4c
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c82:	f000 fdff 	bl	8001884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c86:	f000 f89d 	bl	8000dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c8a:	f000 f99f 	bl	8000fcc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c8e:	f000 f8e9 	bl	8000e64 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000c92:	f000 f925 	bl	8000ee0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c96:	f000 f96f 	bl	8000f78 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000c9a:	4842      	ldr	r0, [pc, #264]	; (8000da4 <main+0x128>)
 8000c9c:	f000 ff2c 	bl	8001af8 <HAL_ADC_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8000ca0:	4841      	ldr	r0, [pc, #260]	; (8000da8 <main+0x12c>)
 8000ca2:	f002 fa0d 	bl	80030c0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_button_state();
 8000ca6:	f7ff feef 	bl	8000a88 <init_button_state>
  init_uart();
 8000caa:	f000 f9ff 	bl	80010ac <init_uart>
  set_timer(0, 2);	// print ADC value
 8000cae:	2102      	movs	r1, #2
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	f000 fbc3 	bl	800143c <set_timer>
  set_timer(1, 2);	// blink led red
 8000cb6:	2102      	movs	r1, #2
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f000 fbbf 	bl	800143c <set_timer>
  set_timer(2, 1);	// delay for OK command
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	2002      	movs	r0, #2
 8000cc2:	f000 fbbb 	bl	800143c <set_timer>

  havingInput = 0;
 8000cc6:	4b39      	ldr	r3, [pc, #228]	; (8000dac <main+0x130>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart2, &character_data, 1);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	4938      	ldr	r1, [pc, #224]	; (8000db0 <main+0x134>)
 8000cd0:	4838      	ldr	r0, [pc, #224]	; (8000db4 <main+0x138>)
 8000cd2:	f002 fe60 	bl	8003996 <HAL_UART_Receive_IT>

  while (1)
  {
	  if (get_flag(1))
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f000 fb78 	bl	80013cc <get_flag>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d007      	beq.n	8000cf2 <main+0x76>
	  {
	  	  set_timer(1, 50);
 8000ce2:	2132      	movs	r1, #50	; 0x32
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f000 fba9 	bl	800143c <set_timer>
	  	  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000cea:	2120      	movs	r1, #32
 8000cec:	4832      	ldr	r0, [pc, #200]	; (8000db8 <main+0x13c>)
 8000cee:	f001 fcba 	bl	8002666 <HAL_GPIO_TogglePin>
	  }

	  if (havingInput)
 8000cf2:	4b2e      	ldr	r3, [pc, #184]	; (8000dac <main+0x130>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d01e      	beq.n	8000d38 <main+0xbc>
	  {
		  get_input(character_data);
 8000cfa:	4b2d      	ldr	r3, [pc, #180]	; (8000db0 <main+0x134>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 f9fc 	bl	80010fc <get_input>
		  proccess_buffer();
 8000d04:	f000 fb36 	bl	8001374 <proccess_buffer>
#ifdef DEBUG
		  uint8_t temp[MAX_BUFFER];
		  HAL_UART_Transmit(&huart2, (uint8_t *)temp, sprintf(temp, "\r processing\r state = %d\r RST = %d\r", get_state(), isRST()), 50);
 8000d08:	f000 f9c6 	bl	8001098 <get_state>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461c      	mov	r4, r3
 8000d10:	f000 fb52 	bl	80013b8 <isRST>
 8000d14:	4603      	mov	r3, r0
 8000d16:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000d1a:	4622      	mov	r2, r4
 8000d1c:	4927      	ldr	r1, [pc, #156]	; (8000dbc <main+0x140>)
 8000d1e:	f004 f871 	bl	8004e04 <siprintf>
 8000d22:	4603      	mov	r3, r0
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000d2a:	2332      	movs	r3, #50	; 0x32
 8000d2c:	4821      	ldr	r0, [pc, #132]	; (8000db4 <main+0x138>)
 8000d2e:	f002 fdaf 	bl	8003890 <HAL_UART_Transmit>
#endif
		  havingInput = 0;
 8000d32:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <main+0x130>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
	  }

	  if (isRST() == 1 && get_state() != 0)
 8000d38:	f000 fb3e 	bl	80013b8 <isRST>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d109      	bne.n	8000d56 <main+0xda>
 8000d42:	f000 f9a9 	bl	8001098 <get_state>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d004      	beq.n	8000d56 <main+0xda>
	  {
		  set_timer(2, 300);
 8000d4c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d50:	2002      	movs	r0, #2
 8000d52:	f000 fb73 	bl	800143c <set_timer>
	  }

	  if (isRST() && get_flag(0) && get_flag(2))
 8000d56:	f000 fb2f 	bl	80013b8 <isRST>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d0ba      	beq.n	8000cd6 <main+0x5a>
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 fb33 	bl	80013cc <get_flag>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0b4      	beq.n	8000cd6 <main+0x5a>
 8000d6c:	2002      	movs	r0, #2
 8000d6e:	f000 fb2d 	bl	80013cc <get_flag>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d0ae      	beq.n	8000cd6 <main+0x5a>
	  {
		  set_timer(0, 50);
 8000d78:	2132      	movs	r1, #50	; 0x32
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 fb5e 	bl	800143c <set_timer>
		  uint32_t ADC_value = HAL_ADC_GetValue(&hadc1);
 8000d80:	4808      	ldr	r0, [pc, #32]	; (8000da4 <main+0x128>)
 8000d82:	f000 ff67 	bl	8001c54 <HAL_ADC_GetValue>
 8000d86:	6478      	str	r0, [r7, #68]	; 0x44
		  uint8_t str[MAX_BUFFER];
//		  HAL_UART_Transmit(&huart2, (uint8_t *)str, sprintf(str, "!ADC = %.3f#\r", (ADC_value * 5.0) / 4095), 50);
		  HAL_UART_Transmit(&huart2, (uint8_t *)str, sprintf(str, "!ADC = %ld#\r", ADC_value), 50);
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000d8c:	490c      	ldr	r1, [pc, #48]	; (8000dc0 <main+0x144>)
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f004 f838 	bl	8004e04 <siprintf>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	1d39      	adds	r1, r7, #4
 8000d9a:	2332      	movs	r3, #50	; 0x32
 8000d9c:	4805      	ldr	r0, [pc, #20]	; (8000db4 <main+0x138>)
 8000d9e:	f002 fd77 	bl	8003890 <HAL_UART_Transmit>
	  if (get_flag(1))
 8000da2:	e798      	b.n	8000cd6 <main+0x5a>
 8000da4:	2000023c 	.word	0x2000023c
 8000da8:	2000026c 	.word	0x2000026c
 8000dac:	200001fe 	.word	0x200001fe
 8000db0:	200001fd 	.word	0x200001fd
 8000db4:	200002b4 	.word	0x200002b4
 8000db8:	40010800 	.word	0x40010800
 8000dbc:	08007290 	.word	0x08007290
 8000dc0:	080072b4 	.word	0x080072b4

08000dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b094      	sub	sp, #80	; 0x50
 8000dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dce:	2228      	movs	r2, #40	; 0x28
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f003 fbae 	bl	8004534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df4:	2302      	movs	r3, #2
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfc:	2310      	movs	r3, #16
 8000dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e00:	2300      	movs	r3, #0
 8000e02:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f001 fc45 	bl	8002698 <HAL_RCC_OscConfig>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000e14:	f000 f93a 	bl	800108c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e18:	230f      	movs	r3, #15
 8000e1a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e24:	2300      	movs	r3, #0
 8000e26:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 feb0 	bl	8002b98 <HAL_RCC_ClockConfig>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000e3e:	f000 f925 	bl	800108c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e42:	2302      	movs	r3, #2
 8000e44:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f002 f831 	bl	8002eb4 <HAL_RCCEx_PeriphCLKConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e58:	f000 f918 	bl	800108c <Error_Handler>
  }
}
 8000e5c:	bf00      	nop
 8000e5e:	3750      	adds	r7, #80	; 0x50
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e74:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e76:	4a19      	ldr	r2, [pc, #100]	; (8000edc <MX_ADC1_Init+0x78>)
 8000e78:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e7a:	4b17      	ldr	r3, [pc, #92]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e80:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e86:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e8e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000e92:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e94:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ea0:	480d      	ldr	r0, [pc, #52]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000ea2:	f000 fd51 	bl	8001948 <HAL_ADC_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000eac:	f000 f8ee 	bl	800108c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <MX_ADC1_Init+0x74>)
 8000ec2:	f000 fed3 	bl	8001c6c <HAL_ADC_ConfigChannel>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000ecc:	f000 f8de 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000023c 	.word	0x2000023c
 8000edc:	40012400 	.word	0x40012400

08000ee0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ee6:	f107 0308 	add.w	r3, r7, #8
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f04:	4b1b      	ldr	r3, [pc, #108]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f06:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0c:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f12:	4b18      	ldr	r3, [pc, #96]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f14:	2209      	movs	r2, #9
 8000f16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f18:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f24:	4813      	ldr	r0, [pc, #76]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f26:	f002 f87b 	bl	8003020 <HAL_TIM_Base_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f30:	f000 f8ac 	bl	800108c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f3a:	f107 0308 	add.w	r3, r7, #8
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f42:	f002 fa11 	bl	8003368 <HAL_TIM_ConfigClockSource>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f4c:	f000 f89e 	bl	800108c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f50:	2300      	movs	r3, #0
 8000f52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f5e:	f002 fbdd 	bl	800371c <HAL_TIMEx_MasterConfigSynchronization>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f68:	f000 f890 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000026c 	.word	0x2000026c

08000f78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f7c:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f7e:	4a12      	ldr	r2, [pc, #72]	; (8000fc8 <MX_USART2_UART_Init+0x50>)
 8000f80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000f82:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f84:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000f88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <MX_USART2_UART_Init+0x4c>)
 8000fb0:	f002 fc1e 	bl	80037f0 <HAL_UART_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000fba:	f000 f867 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200002b4 	.word	0x200002b4
 8000fc8:	40004400 	.word	0x40004400

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 0308 	add.w	r3, r7, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe0:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <MX_GPIO_Init+0x8c>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <MX_GPIO_Init+0x8c>)
 8000fe6:	f043 0310 	orr.w	r3, r3, #16
 8000fea:	6193      	str	r3, [r2, #24]
 8000fec:	4b1a      	ldr	r3, [pc, #104]	; (8001058 <MX_GPIO_Init+0x8c>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0310 	and.w	r3, r3, #16
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	4b17      	ldr	r3, [pc, #92]	; (8001058 <MX_GPIO_Init+0x8c>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	4a16      	ldr	r2, [pc, #88]	; (8001058 <MX_GPIO_Init+0x8c>)
 8000ffe:	f043 0304 	orr.w	r3, r3, #4
 8001002:	6193      	str	r3, [r2, #24]
 8001004:	4b14      	ldr	r3, [pc, #80]	; (8001058 <MX_GPIO_Init+0x8c>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	f003 0304 	and.w	r3, r3, #4
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2120      	movs	r1, #32
 8001014:	4811      	ldr	r0, [pc, #68]	; (800105c <MX_GPIO_Init+0x90>)
 8001016:	f001 fb0e 	bl	8002636 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin;
 800101a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800101e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001024:	2301      	movs	r3, #1
 8001026:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	4619      	mov	r1, r3
 800102e:	480c      	ldr	r0, [pc, #48]	; (8001060 <MX_GPIO_Init+0x94>)
 8001030:	f001 f970 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8001034:	2320      	movs	r3, #32
 8001036:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001038:	2301      	movs	r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001040:	2302      	movs	r3, #2
 8001042:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001044:	f107 0308 	add.w	r3, r7, #8
 8001048:	4619      	mov	r1, r3
 800104a:	4804      	ldr	r0, [pc, #16]	; (800105c <MX_GPIO_Init+0x90>)
 800104c:	f001 f962 	bl	8002314 <HAL_GPIO_Init>

}
 8001050:	bf00      	nop
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40021000 	.word	0x40021000
 800105c:	40010800 	.word	0x40010800
 8001060:	40011000 	.word	0x40011000

08001064 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	getKey(0);
 800106c:	2000      	movs	r0, #0
 800106e:	f7ff fd63 	bl	8000b38 <getKey>
	run_timer(0);
 8001072:	2000      	movs	r0, #0
 8001074:	f000 f9ba 	bl	80013ec <run_timer>
	run_timer(1);
 8001078:	2001      	movs	r0, #1
 800107a:	f000 f9b7 	bl	80013ec <run_timer>
	run_timer(2);
 800107e:	2002      	movs	r0, #2
 8001080:	f000 f9b4 	bl	80013ec <run_timer>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001090:	b672      	cpsid	i
}
 8001092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001094:	e7fe      	b.n	8001094 <Error_Handler+0x8>
	...

08001098 <get_state>:
uint8_t buffer[MAX_BUFFER];
uint32_t indexBuffer;
uint8_t cmdRST, state;

uint8_t get_state()
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	return state;
 800109c:	4b02      	ldr	r3, [pc, #8]	; (80010a8 <get_state+0x10>)
 800109e:	781b      	ldrb	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr
 80010a8:	200002fc 	.word	0x200002fc

080010ac <init_uart>:
 * Initial start parameter for this module
 * Input: none
 * Output: none
 * */
void init_uart()
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
	state = 0;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <init_uart+0x40>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
	indexBuffer = 0;
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <init_uart+0x44>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
	cmdRST = 0;
 80010be:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <init_uart+0x48>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_BUFFER; i++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	e007      	b.n	80010da <init_uart+0x2e>
		buffer[i] = 0;
 80010ca:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <init_uart+0x4c>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_BUFFER; i++)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3301      	adds	r3, #1
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2b1d      	cmp	r3, #29
 80010de:	ddf4      	ble.n	80010ca <init_uart+0x1e>
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr
 80010ec:	200002fc 	.word	0x200002fc
 80010f0:	20000320 	.word	0x20000320
 80010f4:	2000031e 	.word	0x2000031e
 80010f8:	20000300 	.word	0x20000300

080010fc <get_input>:
 * Get input character form keyboard
 * Input: character
 * Output: none
 * */
void get_input(uint8_t character)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
	if (indexBuffer >= MAX_BUFFER)
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <get_input+0x38>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b1d      	cmp	r3, #29
 800110c:	d902      	bls.n	8001114 <get_input+0x18>
	{
		indexBuffer = 0;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <get_input+0x38>)
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
	}
	buffer[indexBuffer] = character;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <get_input+0x38>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4907      	ldr	r1, [pc, #28]	; (8001138 <get_input+0x3c>)
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	54ca      	strb	r2, [r1, r3]
	indexBuffer++;
 800111e:	4b05      	ldr	r3, [pc, #20]	; (8001134 <get_input+0x38>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	3301      	adds	r3, #1
 8001124:	4a03      	ldr	r2, [pc, #12]	; (8001134 <get_input+0x38>)
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20000320 	.word	0x20000320
 8001138:	20000300 	.word	0x20000300

0800113c <fsm_RST>:
 * Finite state machine for RST commnad
 * Input: none
 * Output: True or False
 * */
uint8_t fsm_RST()
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
	uint8_t done = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8001146:	4b4c      	ldr	r3, [pc, #304]	; (8001278 <fsm_RST+0x13c>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b05      	cmp	r3, #5
 800114c:	f200 808d 	bhi.w	800126a <fsm_RST+0x12e>
 8001150:	a201      	add	r2, pc, #4	; (adr r2, 8001158 <fsm_RST+0x1c>)
 8001152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001156:	bf00      	nop
 8001158:	08001171 	.word	0x08001171
 800115c:	08001195 	.word	0x08001195
 8001160:	080011bf 	.word	0x080011bf
 8001164:	080011e9 	.word	0x080011e9
 8001168:	08001213 	.word	0x08001213
 800116c:	0800123d 	.word	0x0800123d
	{
	case 0:
		if (buffer[indexBuffer - 1] == '!')
 8001170:	4b42      	ldr	r3, [pc, #264]	; (800127c <fsm_RST+0x140>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	4a42      	ldr	r2, [pc, #264]	; (8001280 <fsm_RST+0x144>)
 8001178:	5cd3      	ldrb	r3, [r2, r3]
 800117a:	2b21      	cmp	r3, #33	; 0x21
 800117c:	d106      	bne.n	800118c <fsm_RST+0x50>
		{
			state++;
 800117e:	4b3e      	ldr	r3, [pc, #248]	; (8001278 <fsm_RST+0x13c>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	b2da      	uxtb	r2, r3
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <fsm_RST+0x13c>)
 8001188:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			indexBuffer = 0;
		}
		break;
 800118a:	e06e      	b.n	800126a <fsm_RST+0x12e>
			indexBuffer = 0;
 800118c:	4b3b      	ldr	r3, [pc, #236]	; (800127c <fsm_RST+0x140>)
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
		break;
 8001192:	e06a      	b.n	800126a <fsm_RST+0x12e>
	case 1:
		if (buffer[indexBuffer - 1] == 'R')
 8001194:	4b39      	ldr	r3, [pc, #228]	; (800127c <fsm_RST+0x140>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3b01      	subs	r3, #1
 800119a:	4a39      	ldr	r2, [pc, #228]	; (8001280 <fsm_RST+0x144>)
 800119c:	5cd3      	ldrb	r3, [r2, r3]
 800119e:	2b52      	cmp	r3, #82	; 0x52
 80011a0:	d106      	bne.n	80011b0 <fsm_RST+0x74>
		{
			state++;
 80011a2:	4b35      	ldr	r3, [pc, #212]	; (8001278 <fsm_RST+0x13c>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	4b33      	ldr	r3, [pc, #204]	; (8001278 <fsm_RST+0x13c>)
 80011ac:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 80011ae:	e05c      	b.n	800126a <fsm_RST+0x12e>
			indexBuffer = 0;
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <fsm_RST+0x140>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
			state = 0;
 80011b6:	4b30      	ldr	r3, [pc, #192]	; (8001278 <fsm_RST+0x13c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
		break;
 80011bc:	e055      	b.n	800126a <fsm_RST+0x12e>
	case 2:
		if (buffer[indexBuffer - 1] == 'S')
 80011be:	4b2f      	ldr	r3, [pc, #188]	; (800127c <fsm_RST+0x140>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	4a2e      	ldr	r2, [pc, #184]	; (8001280 <fsm_RST+0x144>)
 80011c6:	5cd3      	ldrb	r3, [r2, r3]
 80011c8:	2b53      	cmp	r3, #83	; 0x53
 80011ca:	d106      	bne.n	80011da <fsm_RST+0x9e>
		{
			state++;
 80011cc:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <fsm_RST+0x13c>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b28      	ldr	r3, [pc, #160]	; (8001278 <fsm_RST+0x13c>)
 80011d6:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 80011d8:	e047      	b.n	800126a <fsm_RST+0x12e>
			indexBuffer = 0;
 80011da:	4b28      	ldr	r3, [pc, #160]	; (800127c <fsm_RST+0x140>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
			state = 0;
 80011e0:	4b25      	ldr	r3, [pc, #148]	; (8001278 <fsm_RST+0x13c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
		break;
 80011e6:	e040      	b.n	800126a <fsm_RST+0x12e>
	case 3:
		if (buffer[indexBuffer - 1] == 'T')
 80011e8:	4b24      	ldr	r3, [pc, #144]	; (800127c <fsm_RST+0x140>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	3b01      	subs	r3, #1
 80011ee:	4a24      	ldr	r2, [pc, #144]	; (8001280 <fsm_RST+0x144>)
 80011f0:	5cd3      	ldrb	r3, [r2, r3]
 80011f2:	2b54      	cmp	r3, #84	; 0x54
 80011f4:	d106      	bne.n	8001204 <fsm_RST+0xc8>
		{
			state++;
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <fsm_RST+0x13c>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	3301      	adds	r3, #1
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <fsm_RST+0x13c>)
 8001200:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 8001202:	e032      	b.n	800126a <fsm_RST+0x12e>
			indexBuffer = 0;
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <fsm_RST+0x140>)
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
			state = 0;
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <fsm_RST+0x13c>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
		break;
 8001210:	e02b      	b.n	800126a <fsm_RST+0x12e>
	case 4:
		if (buffer[indexBuffer - 1] == '#')
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <fsm_RST+0x140>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	3b01      	subs	r3, #1
 8001218:	4a19      	ldr	r2, [pc, #100]	; (8001280 <fsm_RST+0x144>)
 800121a:	5cd3      	ldrb	r3, [r2, r3]
 800121c:	2b23      	cmp	r3, #35	; 0x23
 800121e:	d106      	bne.n	800122e <fsm_RST+0xf2>
		{
			state++;
 8001220:	4b15      	ldr	r3, [pc, #84]	; (8001278 <fsm_RST+0x13c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	b2da      	uxtb	r2, r3
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <fsm_RST+0x13c>)
 800122a:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 800122c:	e01d      	b.n	800126a <fsm_RST+0x12e>
			indexBuffer = 0;
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <fsm_RST+0x140>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
			state = 0;
 8001234:	4b10      	ldr	r3, [pc, #64]	; (8001278 <fsm_RST+0x13c>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
		break;
 800123a:	e016      	b.n	800126a <fsm_RST+0x12e>
	case 5:
		if (buffer[indexBuffer - 1] == '\r')
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <fsm_RST+0x140>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	3b01      	subs	r3, #1
 8001242:	4a0f      	ldr	r2, [pc, #60]	; (8001280 <fsm_RST+0x144>)
 8001244:	5cd3      	ldrb	r3, [r2, r3]
 8001246:	2b0d      	cmp	r3, #13
 8001248:	d108      	bne.n	800125c <fsm_RST+0x120>
		{
			state = 0;
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <fsm_RST+0x13c>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
			cmdRST = 1;
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <fsm_RST+0x148>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
			done = 1;
 8001256:	2301      	movs	r3, #1
 8001258:	71fb      	strb	r3, [r7, #7]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 800125a:	e005      	b.n	8001268 <fsm_RST+0x12c>
			indexBuffer = 0;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <fsm_RST+0x140>)
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
			state = 0;
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <fsm_RST+0x13c>)
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
		break;
 8001268:	bf00      	nop
	}
	return done;
 800126a:	79fb      	ldrb	r3, [r7, #7]
}
 800126c:	4618      	mov	r0, r3
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	200002fc 	.word	0x200002fc
 800127c:	20000320 	.word	0x20000320
 8001280:	20000300 	.word	0x20000300
 8001284:	2000031e 	.word	0x2000031e

08001288 <fsm_OK>:
 * Finite state machine for RST command
 * Input: none
 * Output: True or False
 * */
uint8_t fsm_OK()
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
	uint8_t done = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8001292:	4b34      	ldr	r3, [pc, #208]	; (8001364 <fsm_OK+0xdc>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b03      	cmp	r3, #3
 8001298:	d85d      	bhi.n	8001356 <fsm_OK+0xce>
 800129a:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <fsm_OK+0x18>)
 800129c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a0:	080012b1 	.word	0x080012b1
 80012a4:	080012d5 	.word	0x080012d5
 80012a8:	080012ff 	.word	0x080012ff
 80012ac:	08001329 	.word	0x08001329
	{
	case 0:
		if (buffer[indexBuffer - 1] == '!')
 80012b0:	4b2d      	ldr	r3, [pc, #180]	; (8001368 <fsm_OK+0xe0>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3b01      	subs	r3, #1
 80012b6:	4a2d      	ldr	r2, [pc, #180]	; (800136c <fsm_OK+0xe4>)
 80012b8:	5cd3      	ldrb	r3, [r2, r3]
 80012ba:	2b21      	cmp	r3, #33	; 0x21
 80012bc:	d106      	bne.n	80012cc <fsm_OK+0x44>
		{
			state++;
 80012be:	4b29      	ldr	r3, [pc, #164]	; (8001364 <fsm_OK+0xdc>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <fsm_OK+0xdc>)
 80012c8:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			indexBuffer = 0;
		}
		break;
 80012ca:	e044      	b.n	8001356 <fsm_OK+0xce>
			indexBuffer = 0;
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <fsm_OK+0xe0>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
		break;
 80012d2:	e040      	b.n	8001356 <fsm_OK+0xce>
	case 1:
		if (buffer[indexBuffer - 1] == 'O')
 80012d4:	4b24      	ldr	r3, [pc, #144]	; (8001368 <fsm_OK+0xe0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3b01      	subs	r3, #1
 80012da:	4a24      	ldr	r2, [pc, #144]	; (800136c <fsm_OK+0xe4>)
 80012dc:	5cd3      	ldrb	r3, [r2, r3]
 80012de:	2b4f      	cmp	r3, #79	; 0x4f
 80012e0:	d106      	bne.n	80012f0 <fsm_OK+0x68>
		{
			state++;
 80012e2:	4b20      	ldr	r3, [pc, #128]	; (8001364 <fsm_OK+0xdc>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <fsm_OK+0xdc>)
 80012ec:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 80012ee:	e032      	b.n	8001356 <fsm_OK+0xce>
			indexBuffer = 0;
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <fsm_OK+0xe0>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
			state = 0;
 80012f6:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <fsm_OK+0xdc>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
		break;
 80012fc:	e02b      	b.n	8001356 <fsm_OK+0xce>
	case 2:
		if (buffer[indexBuffer - 1] == 'K')
 80012fe:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <fsm_OK+0xe0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3b01      	subs	r3, #1
 8001304:	4a19      	ldr	r2, [pc, #100]	; (800136c <fsm_OK+0xe4>)
 8001306:	5cd3      	ldrb	r3, [r2, r3]
 8001308:	2b4b      	cmp	r3, #75	; 0x4b
 800130a:	d106      	bne.n	800131a <fsm_OK+0x92>
		{
			state++;
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <fsm_OK+0xdc>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	b2da      	uxtb	r2, r3
 8001314:	4b13      	ldr	r3, [pc, #76]	; (8001364 <fsm_OK+0xdc>)
 8001316:	701a      	strb	r2, [r3, #0]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 8001318:	e01d      	b.n	8001356 <fsm_OK+0xce>
			indexBuffer = 0;
 800131a:	4b13      	ldr	r3, [pc, #76]	; (8001368 <fsm_OK+0xe0>)
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
			state = 0;
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <fsm_OK+0xdc>)
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]
		break;
 8001326:	e016      	b.n	8001356 <fsm_OK+0xce>
	case 3:
		if (buffer[indexBuffer - 1] == '#')
 8001328:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <fsm_OK+0xe0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3b01      	subs	r3, #1
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <fsm_OK+0xe4>)
 8001330:	5cd3      	ldrb	r3, [r2, r3]
 8001332:	2b23      	cmp	r3, #35	; 0x23
 8001334:	d108      	bne.n	8001348 <fsm_OK+0xc0>
		{
			state = 0;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <fsm_OK+0xdc>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
			cmdRST = 0;
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <fsm_OK+0xe8>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
			done = 1;
 8001342:	2301      	movs	r3, #1
 8001344:	71fb      	strb	r3, [r7, #7]
		else
		{
			indexBuffer = 0;
			state = 0;
		}
		break;
 8001346:	e005      	b.n	8001354 <fsm_OK+0xcc>
			indexBuffer = 0;
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <fsm_OK+0xe0>)
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
			state = 0;
 800134e:	4b05      	ldr	r3, [pc, #20]	; (8001364 <fsm_OK+0xdc>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
		break;
 8001354:	bf00      	nop
	}
	return done;
 8001356:	79fb      	ldrb	r3, [r7, #7]
}
 8001358:	4618      	mov	r0, r3
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	200002fc 	.word	0x200002fc
 8001368:	20000320 	.word	0x20000320
 800136c:	20000300 	.word	0x20000300
 8001370:	2000031e 	.word	0x2000031e

08001374 <proccess_buffer>:
 * Process data in buffer
 * Input: none
 * Output: none
 * */
void proccess_buffer()
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	if (cmdRST == 0 && state < 6)
 8001378:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <proccess_buffer+0x3c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d106      	bne.n	800138e <proccess_buffer+0x1a>
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <proccess_buffer+0x40>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b05      	cmp	r3, #5
 8001386:	d802      	bhi.n	800138e <proccess_buffer+0x1a>
	{
		fsm_RST();
 8001388:	f7ff fed8 	bl	800113c <fsm_RST>
 800138c:	e00d      	b.n	80013aa <proccess_buffer+0x36>
	}
	else if (cmdRST == 1 && state < 4)
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <proccess_buffer+0x3c>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d106      	bne.n	80013a4 <proccess_buffer+0x30>
 8001396:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <proccess_buffer+0x40>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b03      	cmp	r3, #3
 800139c:	d802      	bhi.n	80013a4 <proccess_buffer+0x30>
	{
		fsm_OK();
 800139e:	f7ff ff73 	bl	8001288 <fsm_OK>
 80013a2:	e002      	b.n	80013aa <proccess_buffer+0x36>
	}
	else
	{
		init_uart();
 80013a4:	f7ff fe82 	bl	80010ac <init_uart>
	}
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000031e 	.word	0x2000031e
 80013b4:	200002fc 	.word	0x200002fc

080013b8 <isRST>:
/* Check the last command is RST or OK
 * Input: none
 * Output: True or False
 * */
uint8_t isRST()
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
	return cmdRST;
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <isRST+0x10>)
 80013be:	781b      	ldrb	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	2000031e 	.word	0x2000031e

080013cc <get_flag>:
Get flag of timer
input: ID of timer
output: flag of this timer
*/
int get_flag(int idx_timer)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
    return flag[idx_timer];
 80013d4:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <get_flag+0x1c>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000200 	.word	0x20000200

080013ec <run_timer>:
Count down and triggle the flag when counter = 0
input: ID of timer
output: none
*/
void run_timer(int idx)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
    if (timer_counter[idx] > 0)
 80013f4:	4a0f      	ldr	r2, [pc, #60]	; (8001434 <run_timer+0x48>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dd13      	ble.n	8001428 <run_timer+0x3c>
    {
        timer_counter[idx]--;
 8001400:	4a0c      	ldr	r2, [pc, #48]	; (8001434 <run_timer+0x48>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001408:	1e5a      	subs	r2, r3, #1
 800140a:	490a      	ldr	r1, [pc, #40]	; (8001434 <run_timer+0x48>)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (timer_counter[idx] == 0)
 8001412:	4a08      	ldr	r2, [pc, #32]	; (8001434 <run_timer+0x48>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d104      	bne.n	8001428 <run_timer+0x3c>
        {
            flag[idx] = 1;
 800141e:	4a06      	ldr	r2, [pc, #24]	; (8001438 <run_timer+0x4c>)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2101      	movs	r1, #1
 8001424:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }
    }
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000214 	.word	0x20000214
 8001438:	20000200 	.word	0x20000200

0800143c <set_timer>:
Set the time for timer
input: ID of timer and duration of this timer
output: none
*/
void set_timer(int idx_timer, int duration)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
    flag[idx_timer] = 0;
 8001446:	4a07      	ldr	r2, [pc, #28]	; (8001464 <set_timer+0x28>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2100      	movs	r1, #0
 800144c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    timer_counter[idx_timer] = duration;
 8001450:	4905      	ldr	r1, [pc, #20]	; (8001468 <set_timer+0x2c>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	20000200 	.word	0x20000200
 8001468:	20000214 	.word	0x20000214

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <HAL_MspInit+0x5c>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <HAL_MspInit+0x5c>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6193      	str	r3, [r2, #24]
 800147e:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <HAL_MspInit+0x5c>)
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148a:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <HAL_MspInit+0x5c>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <HAL_MspInit+0x5c>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001494:	61d3      	str	r3, [r2, #28]
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_MspInit+0x5c>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80014a2:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <HAL_MspInit+0x60>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	4a04      	ldr	r2, [pc, #16]	; (80014cc <HAL_MspInit+0x60>)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014be:	bf00      	nop
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr
 80014c8:	40021000 	.word	0x40021000
 80014cc:	40010000 	.word	0x40010000

080014d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0310 	add.w	r3, r7, #16
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a14      	ldr	r2, [pc, #80]	; (800153c <HAL_ADC_MspInit+0x6c>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d121      	bne.n	8001534 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014f0:	4b13      	ldr	r3, [pc, #76]	; (8001540 <HAL_ADC_MspInit+0x70>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	4a12      	ldr	r2, [pc, #72]	; (8001540 <HAL_ADC_MspInit+0x70>)
 80014f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014fa:	6193      	str	r3, [r2, #24]
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <HAL_ADC_MspInit+0x70>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001508:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <HAL_ADC_MspInit+0x70>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	4a0c      	ldr	r2, [pc, #48]	; (8001540 <HAL_ADC_MspInit+0x70>)
 800150e:	f043 0304 	orr.w	r3, r3, #4
 8001512:	6193      	str	r3, [r2, #24]
 8001514:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <HAL_ADC_MspInit+0x70>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 8001520:	2301      	movs	r3, #1
 8001522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001524:	2303      	movs	r3, #3
 8001526:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <HAL_ADC_MspInit+0x74>)
 8001530:	f000 fef0 	bl	8002314 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001534:	bf00      	nop
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40012400 	.word	0x40012400
 8001540:	40021000 	.word	0x40021000
 8001544:	40010800 	.word	0x40010800

08001548 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001558:	d113      	bne.n	8001582 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_TIM_Base_MspInit+0x44>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	4a0b      	ldr	r2, [pc, #44]	; (800158c <HAL_TIM_Base_MspInit+0x44>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	61d3      	str	r3, [r2, #28]
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <HAL_TIM_Base_MspInit+0x44>)
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	201c      	movs	r0, #28
 8001578:	f000 fde3 	bl	8002142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800157c:	201c      	movs	r0, #28
 800157e:	f000 fdfc 	bl	800217a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000

08001590 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a1f      	ldr	r2, [pc, #124]	; (8001628 <HAL_UART_MspInit+0x98>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d137      	bne.n	8001620 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015b2:	69db      	ldr	r3, [r3, #28]
 80015b4:	4a1d      	ldr	r2, [pc, #116]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015ba:	61d3      	str	r3, [r2, #28]
 80015bc:	4b1b      	ldr	r3, [pc, #108]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015be:	69db      	ldr	r3, [r3, #28]
 80015c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a17      	ldr	r2, [pc, #92]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015ce:	f043 0304 	orr.w	r3, r3, #4
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_UART_MspInit+0x9c>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015e0:	2304      	movs	r3, #4
 80015e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e4:	2302      	movs	r3, #2
 80015e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 0310 	add.w	r3, r7, #16
 80015f0:	4619      	mov	r1, r3
 80015f2:	480f      	ldr	r0, [pc, #60]	; (8001630 <HAL_UART_MspInit+0xa0>)
 80015f4:	f000 fe8e 	bl	8002314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015f8:	2308      	movs	r3, #8
 80015fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	4619      	mov	r1, r3
 800160a:	4809      	ldr	r0, [pc, #36]	; (8001630 <HAL_UART_MspInit+0xa0>)
 800160c:	f000 fe82 	bl	8002314 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	2100      	movs	r1, #0
 8001614:	2026      	movs	r0, #38	; 0x26
 8001616:	f000 fd94 	bl	8002142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800161a:	2026      	movs	r0, #38	; 0x26
 800161c:	f000 fdad 	bl	800217a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001620:	bf00      	nop
 8001622:	3720      	adds	r7, #32
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40004400 	.word	0x40004400
 800162c:	40021000 	.word	0x40021000
 8001630:	40010800 	.word	0x40010800

08001634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <NMI_Handler+0x4>

0800163a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <HardFault_Handler+0x4>

08001640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <MemManage_Handler+0x4>

08001646 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800164a:	e7fe      	b.n	800164a <BusFault_Handler+0x4>

0800164c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001650:	e7fe      	b.n	8001650 <UsageFault_Handler+0x4>

08001652 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr

0800165e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr

0800166a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr

08001676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800167a:	f000 f949 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001688:	4802      	ldr	r0, [pc, #8]	; (8001694 <TIM2_IRQHandler+0x10>)
 800168a:	f001 fd65 	bl	8003158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	2000026c 	.word	0x2000026c

08001698 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800169c:	4802      	ldr	r0, [pc, #8]	; (80016a8 <USART2_IRQHandler+0x10>)
 800169e:	f002 f99f 	bl	80039e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200002b4 	.word	0x200002b4

080016ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
	return 1;
 80016b0:	2301      	movs	r3, #1
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <_kill>:

int _kill(int pid, int sig)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016c4:	f002 ff0c 	bl	80044e0 <__errno>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2216      	movs	r2, #22
 80016cc:	601a      	str	r2, [r3, #0]
	return -1;
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <_exit>:

void _exit (int status)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016e2:	f04f 31ff 	mov.w	r1, #4294967295
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffe7 	bl	80016ba <_kill>
	while (1) {}		/* Make sure we hang here */
 80016ec:	e7fe      	b.n	80016ec <_exit+0x12>

080016ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b086      	sub	sp, #24
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	60f8      	str	r0, [r7, #12]
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	e00a      	b.n	8001716 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001700:	f3af 8000 	nop.w
 8001704:	4601      	mov	r1, r0
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	60ba      	str	r2, [r7, #8]
 800170c:	b2ca      	uxtb	r2, r1
 800170e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	3301      	adds	r3, #1
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	429a      	cmp	r2, r3
 800171c:	dbf0      	blt.n	8001700 <_read+0x12>
	}

return len;
 800171e:	687b      	ldr	r3, [r7, #4]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e009      	b.n	800174e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	60ba      	str	r2, [r7, #8]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	3301      	adds	r3, #1
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	429a      	cmp	r2, r3
 8001754:	dbf1      	blt.n	800173a <_write+0x12>
	}
	return len;
 8001756:	687b      	ldr	r3, [r7, #4]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <_close>:

int _close(int file)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	return -1;
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001786:	605a      	str	r2, [r3, #4]
	return 0;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <_isatty>:

int _isatty(int file)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	return 1;
 800179c:	2301      	movs	r3, #1
}
 800179e:	4618      	mov	r0, r3
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
	return 0;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr

080017c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017c8:	4a14      	ldr	r2, [pc, #80]	; (800181c <_sbrk+0x5c>)
 80017ca:	4b15      	ldr	r3, [pc, #84]	; (8001820 <_sbrk+0x60>)
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <_sbrk+0x64>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d102      	bne.n	80017e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <_sbrk+0x64>)
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <_sbrk+0x68>)
 80017e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <_sbrk+0x64>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d207      	bcs.n	8001800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f0:	f002 fe76 	bl	80044e0 <__errno>
 80017f4:	4603      	mov	r3, r0
 80017f6:	220c      	movs	r2, #12
 80017f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
 80017fe:	e009      	b.n	8001814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <_sbrk+0x64>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001806:	4b07      	ldr	r3, [pc, #28]	; (8001824 <_sbrk+0x64>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	4a05      	ldr	r2, [pc, #20]	; (8001824 <_sbrk+0x64>)
 8001810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001812:	68fb      	ldr	r3, [r7, #12]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20002800 	.word	0x20002800
 8001820:	00000400 	.word	0x00000400
 8001824:	20000228 	.word	0x20000228
 8001828:	20000338 	.word	0x20000338

0800182c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001838:	f7ff fff8 	bl	800182c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800183c:	480b      	ldr	r0, [pc, #44]	; (800186c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800183e:	490c      	ldr	r1, [pc, #48]	; (8001870 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001840:	4a0c      	ldr	r2, [pc, #48]	; (8001874 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001844:	e002      	b.n	800184c <LoopCopyDataInit>

08001846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184a:	3304      	adds	r3, #4

0800184c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800184c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001850:	d3f9      	bcc.n	8001846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001852:	4a09      	ldr	r2, [pc, #36]	; (8001878 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001854:	4c09      	ldr	r4, [pc, #36]	; (800187c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001858:	e001      	b.n	800185e <LoopFillZerobss>

0800185a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800185c:	3204      	adds	r2, #4

0800185e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001860:	d3fb      	bcc.n	800185a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001862:	f002 fe43 	bl	80044ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001866:	f7ff fa09 	bl	8000c7c <main>
  bx lr
 800186a:	4770      	bx	lr
  ldr r0, =_sdata
 800186c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001870:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001874:	080076dc 	.word	0x080076dc
  ldr r2, =_sbss
 8001878:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800187c:	20000338 	.word	0x20000338

08001880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001880:	e7fe      	b.n	8001880 <ADC1_2_IRQHandler>
	...

08001884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <HAL_Init+0x28>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a07      	ldr	r2, [pc, #28]	; (80018ac <HAL_Init+0x28>)
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001894:	2003      	movs	r0, #3
 8001896:	f000 fc49 	bl	800212c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189a:	200f      	movs	r0, #15
 800189c:	f000 f808 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a0:	f7ff fde4 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40022000 	.word	0x40022000

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b8:	4b12      	ldr	r3, [pc, #72]	; (8001904 <HAL_InitTick+0x54>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_InitTick+0x58>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fc61 	bl	8002196 <HAL_SYSTICK_Config>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00e      	b.n	80018fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b0f      	cmp	r3, #15
 80018e2:	d80a      	bhi.n	80018fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ec:	f000 fc29 	bl	8002142 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4a06      	ldr	r2, [pc, #24]	; (800190c <HAL_InitTick+0x5c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000000 	.word	0x20000000
 8001908:	20000008 	.word	0x20000008
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_IncTick+0x1c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_IncTick+0x20>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a03      	ldr	r2, [pc, #12]	; (8001930 <HAL_IncTick+0x20>)
 8001922:	6013      	str	r3, [r2, #0]
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	20000008 	.word	0x20000008
 8001930:	20000324 	.word	0x20000324

08001934 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return uwTick;
 8001938:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_GetTick+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	20000324 	.word	0x20000324

08001948 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001950:	2300      	movs	r3, #0
 8001952:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e0be      	b.n	8001ae8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001974:	2b00      	cmp	r3, #0
 8001976:	d109      	bne.n	800198c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff fda2 	bl	80014d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 fabf 	bl	8001f10 <ADC_ConversionStop_Disable>
 8001992:	4603      	mov	r3, r0
 8001994:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199a:	f003 0310 	and.w	r3, r3, #16
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 8099 	bne.w	8001ad6 <HAL_ADC_Init+0x18e>
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f040 8095 	bne.w	8001ad6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019b4:	f023 0302 	bic.w	r3, r3, #2
 80019b8:	f043 0202 	orr.w	r2, r3, #2
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019c8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	7b1b      	ldrb	r3, [r3, #12]
 80019ce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019d0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019e0:	d003      	beq.n	80019ea <HAL_ADC_Init+0xa2>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d102      	bne.n	80019f0 <HAL_ADC_Init+0xa8>
 80019ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ee:	e000      	b.n	80019f2 <HAL_ADC_Init+0xaa>
 80019f0:	2300      	movs	r3, #0
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7d1b      	ldrb	r3, [r3, #20]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d119      	bne.n	8001a34 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7b1b      	ldrb	r3, [r3, #12]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d109      	bne.n	8001a1c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	035a      	lsls	r2, r3, #13
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	e00b      	b.n	8001a34 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a20:	f043 0220 	orr.w	r2, r3, #32
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2c:	f043 0201 	orr.w	r2, r3, #1
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	430a      	orrs	r2, r1
 8001a46:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689a      	ldr	r2, [r3, #8]
 8001a4e:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <HAL_ADC_Init+0x1a8>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6812      	ldr	r2, [r2, #0]
 8001a56:	68b9      	ldr	r1, [r7, #8]
 8001a58:	430b      	orrs	r3, r1
 8001a5a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a64:	d003      	beq.n	8001a6e <HAL_ADC_Init+0x126>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d104      	bne.n	8001a78 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	051b      	lsls	r3, r3, #20
 8001a76:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <HAL_ADC_Init+0x1ac>)
 8001a94:	4013      	ands	r3, r2
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d10b      	bne.n	8001ab4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa6:	f023 0303 	bic.w	r3, r3, #3
 8001aaa:	f043 0201 	orr.w	r2, r3, #1
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ab2:	e018      	b.n	8001ae6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab8:	f023 0312 	bic.w	r3, r3, #18
 8001abc:	f043 0210 	orr.w	r2, r3, #16
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac8:	f043 0201 	orr.w	r2, r3, #1
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ad4:	e007      	b.n	8001ae6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	f043 0210 	orr.w	r2, r3, #16
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	ffe1f7fd 	.word	0xffe1f7fd
 8001af4:	ff1f0efe 	.word	0xff1f0efe

08001af8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d101      	bne.n	8001b12 <HAL_ADC_Start+0x1a>
 8001b0e:	2302      	movs	r3, #2
 8001b10:	e098      	b.n	8001c44 <HAL_ADC_Start+0x14c>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2201      	movs	r2, #1
 8001b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f99e 	bl	8001e5c <ADC_Enable>
 8001b20:	4603      	mov	r3, r0
 8001b22:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f040 8087 	bne.w	8001c3a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a41      	ldr	r2, [pc, #260]	; (8001c4c <HAL_ADC_Start+0x154>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d105      	bne.n	8001b56 <HAL_ADC_Start+0x5e>
 8001b4a:	4b41      	ldr	r3, [pc, #260]	; (8001c50 <HAL_ADC_Start+0x158>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d115      	bne.n	8001b82 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d026      	beq.n	8001bbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b80:	e01d      	b.n	8001bbe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a2f      	ldr	r2, [pc, #188]	; (8001c50 <HAL_ADC_Start+0x158>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d004      	beq.n	8001ba2 <HAL_ADC_Start+0xaa>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a2b      	ldr	r2, [pc, #172]	; (8001c4c <HAL_ADC_Start+0x154>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10d      	bne.n	8001bbe <HAL_ADC_Start+0xc6>
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	; (8001c50 <HAL_ADC_Start+0x158>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d007      	beq.n	8001bbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bb6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d006      	beq.n	8001bd8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bce:	f023 0206 	bic.w	r2, r3, #6
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bd6:	e002      	b.n	8001bde <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f06f 0202 	mvn.w	r2, #2
 8001bee:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bfa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bfe:	d113      	bne.n	8001c28 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c04:	4a11      	ldr	r2, [pc, #68]	; (8001c4c <HAL_ADC_Start+0x154>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d105      	bne.n	8001c16 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c0a:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <HAL_ADC_Start+0x158>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d108      	bne.n	8001c28 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	e00c      	b.n	8001c42 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	e003      	b.n	8001c42 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40012800 	.word	0x40012800
 8001c50:	40012400 	.word	0x40012400

08001c54 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d101      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x20>
 8001c88:	2302      	movs	r3, #2
 8001c8a:	e0dc      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x1da>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b06      	cmp	r3, #6
 8001c9a:	d81c      	bhi.n	8001cd6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	3b05      	subs	r3, #5
 8001cae:	221f      	movs	r2, #31
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	4019      	ands	r1, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3b05      	subs	r3, #5
 8001cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	635a      	str	r2, [r3, #52]	; 0x34
 8001cd4:	e03c      	b.n	8001d50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	2b0c      	cmp	r3, #12
 8001cdc:	d81c      	bhi.n	8001d18 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	3b23      	subs	r3, #35	; 0x23
 8001cf0:	221f      	movs	r2, #31
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	4019      	ands	r1, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	3b23      	subs	r3, #35	; 0x23
 8001d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	631a      	str	r2, [r3, #48]	; 0x30
 8001d16:	e01b      	b.n	8001d50 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	3b41      	subs	r3, #65	; 0x41
 8001d2a:	221f      	movs	r2, #31
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	4019      	ands	r1, r3
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	3b41      	subs	r3, #65	; 0x41
 8001d44:	fa00 f203 	lsl.w	r2, r0, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b09      	cmp	r3, #9
 8001d56:	d91c      	bls.n	8001d92 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68d9      	ldr	r1, [r3, #12]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	3b1e      	subs	r3, #30
 8001d6a:	2207      	movs	r2, #7
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	4019      	ands	r1, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	6898      	ldr	r0, [r3, #8]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	3b1e      	subs	r3, #30
 8001d84:	fa00 f203 	lsl.w	r2, r0, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	60da      	str	r2, [r3, #12]
 8001d90:	e019      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6919      	ldr	r1, [r3, #16]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	2207      	movs	r2, #7
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	4019      	ands	r1, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	6898      	ldr	r0, [r3, #8]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4613      	mov	r3, r2
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	4413      	add	r3, r2
 8001dba:	fa00 f203 	lsl.w	r2, r0, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2b10      	cmp	r3, #16
 8001dcc:	d003      	beq.n	8001dd6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001dd2:	2b11      	cmp	r3, #17
 8001dd4:	d132      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1d      	ldr	r2, [pc, #116]	; (8001e50 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d125      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d126      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001dfc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b10      	cmp	r3, #16
 8001e04:	d11a      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <HAL_ADC_ConfigChannel+0x1e8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a13      	ldr	r2, [pc, #76]	; (8001e58 <HAL_ADC_ConfigChannel+0x1ec>)
 8001e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e10:	0c9a      	lsrs	r2, r3, #18
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e1c:	e002      	b.n	8001e24 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f9      	bne.n	8001e1e <HAL_ADC_ConfigChannel+0x1b2>
 8001e2a:	e007      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e30:	f043 0220 	orr.w	r2, r3, #32
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr
 8001e50:	40012400 	.word	0x40012400
 8001e54:	20000000 	.word	0x20000000
 8001e58:	431bde83 	.word	0x431bde83

08001e5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d040      	beq.n	8001efc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f042 0201 	orr.w	r2, r2, #1
 8001e88:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e8a:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <ADC_Enable+0xac>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a1f      	ldr	r2, [pc, #124]	; (8001f0c <ADC_Enable+0xb0>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	0c9b      	lsrs	r3, r3, #18
 8001e96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e98:	e002      	b.n	8001ea0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f9      	bne.n	8001e9a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ea6:	f7ff fd45 	bl	8001934 <HAL_GetTick>
 8001eaa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001eac:	e01f      	b.n	8001eee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001eae:	f7ff fd41 	bl	8001934 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d918      	bls.n	8001eee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d011      	beq.n	8001eee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	f043 0210 	orr.w	r2, r3, #16
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eda:	f043 0201 	orr.w	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e007      	b.n	8001efe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d1d8      	bne.n	8001eae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	431bde83 	.word	0x431bde83

08001f10 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d12e      	bne.n	8001f88 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 0201 	bic.w	r2, r2, #1
 8001f38:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f3a:	f7ff fcfb 	bl	8001934 <HAL_GetTick>
 8001f3e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f40:	e01b      	b.n	8001f7a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f42:	f7ff fcf7 	bl	8001934 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d914      	bls.n	8001f7a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d10d      	bne.n	8001f7a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	f043 0210 	orr.w	r2, r3, #16
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e007      	b.n	8001f8a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d0dc      	beq.n	8001f42 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fc6:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	60d3      	str	r3, [r2, #12]
}
 8001fcc:	bf00      	nop
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fe0:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	f003 0307 	and.w	r3, r3, #7
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	2b00      	cmp	r3, #0
 8002008:	db0b      	blt.n	8002022 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	f003 021f 	and.w	r2, r3, #31
 8002010:	4906      	ldr	r1, [pc, #24]	; (800202c <__NVIC_EnableIRQ+0x34>)
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	2001      	movs	r0, #1
 800201a:	fa00 f202 	lsl.w	r2, r0, r2
 800201e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	e000e100 	.word	0xe000e100

08002030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	6039      	str	r1, [r7, #0]
 800203a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002040:	2b00      	cmp	r3, #0
 8002042:	db0a      	blt.n	800205a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	b2da      	uxtb	r2, r3
 8002048:	490c      	ldr	r1, [pc, #48]	; (800207c <__NVIC_SetPriority+0x4c>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	0112      	lsls	r2, r2, #4
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	440b      	add	r3, r1
 8002054:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002058:	e00a      	b.n	8002070 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	b2da      	uxtb	r2, r3
 800205e:	4908      	ldr	r1, [pc, #32]	; (8002080 <__NVIC_SetPriority+0x50>)
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	f003 030f 	and.w	r3, r3, #15
 8002066:	3b04      	subs	r3, #4
 8002068:	0112      	lsls	r2, r2, #4
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	440b      	add	r3, r1
 800206e:	761a      	strb	r2, [r3, #24]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	e000e100 	.word	0xe000e100
 8002080:	e000ed00 	.word	0xe000ed00

08002084 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	; 0x24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f1c3 0307 	rsb	r3, r3, #7
 800209e:	2b04      	cmp	r3, #4
 80020a0:	bf28      	it	cs
 80020a2:	2304      	movcs	r3, #4
 80020a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3304      	adds	r3, #4
 80020aa:	2b06      	cmp	r3, #6
 80020ac:	d902      	bls.n	80020b4 <NVIC_EncodePriority+0x30>
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	3b03      	subs	r3, #3
 80020b2:	e000      	b.n	80020b6 <NVIC_EncodePriority+0x32>
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	f04f 32ff 	mov.w	r2, #4294967295
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	401a      	ands	r2, r3
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020cc:	f04f 31ff 	mov.w	r1, #4294967295
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa01 f303 	lsl.w	r3, r1, r3
 80020d6:	43d9      	mvns	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020dc:	4313      	orrs	r3, r2
         );
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3724      	adds	r7, #36	; 0x24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr

080020e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f8:	d301      	bcc.n	80020fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020fa:	2301      	movs	r3, #1
 80020fc:	e00f      	b.n	800211e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020fe:	4a0a      	ldr	r2, [pc, #40]	; (8002128 <SysTick_Config+0x40>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3b01      	subs	r3, #1
 8002104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002106:	210f      	movs	r1, #15
 8002108:	f04f 30ff 	mov.w	r0, #4294967295
 800210c:	f7ff ff90 	bl	8002030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002110:	4b05      	ldr	r3, [pc, #20]	; (8002128 <SysTick_Config+0x40>)
 8002112:	2200      	movs	r2, #0
 8002114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002116:	4b04      	ldr	r3, [pc, #16]	; (8002128 <SysTick_Config+0x40>)
 8002118:	2207      	movs	r2, #7
 800211a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	e000e010 	.word	0xe000e010

0800212c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff ff2d 	bl	8001f94 <__NVIC_SetPriorityGrouping>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002142:	b580      	push	{r7, lr}
 8002144:	b086      	sub	sp, #24
 8002146:	af00      	add	r7, sp, #0
 8002148:	4603      	mov	r3, r0
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
 800214e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002154:	f7ff ff42 	bl	8001fdc <__NVIC_GetPriorityGrouping>
 8002158:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	68b9      	ldr	r1, [r7, #8]
 800215e:	6978      	ldr	r0, [r7, #20]
 8002160:	f7ff ff90 	bl	8002084 <NVIC_EncodePriority>
 8002164:	4602      	mov	r2, r0
 8002166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff5f 	bl	8002030 <__NVIC_SetPriority>
}
 8002172:	bf00      	nop
 8002174:	3718      	adds	r7, #24
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b082      	sub	sp, #8
 800217e:	af00      	add	r7, sp, #0
 8002180:	4603      	mov	r3, r0
 8002182:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff35 	bl	8001ff8 <__NVIC_EnableIRQ>
}
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff ffa2 	bl	80020e8 <SysTick_Config>
 80021a4:	4603      	mov	r3, r0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d008      	beq.n	80021d8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2204      	movs	r2, #4
 80021ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e020      	b.n	800221a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 020e 	bic.w	r2, r2, #14
 80021e6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0201 	bic.w	r2, r2, #1
 80021f6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002200:	2101      	movs	r1, #1
 8002202:	fa01 f202 	lsl.w	r2, r1, r2
 8002206:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002218:	7bfb      	ldrb	r3, [r7, #15]
}
 800221a:	4618      	mov	r0, r3
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d005      	beq.n	8002248 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2204      	movs	r2, #4
 8002240:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
 8002246:	e051      	b.n	80022ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 020e 	bic.w	r2, r2, #14
 8002256:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f022 0201 	bic.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a22      	ldr	r2, [pc, #136]	; (80022f8 <HAL_DMA_Abort_IT+0xd4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d029      	beq.n	80022c6 <HAL_DMA_Abort_IT+0xa2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a21      	ldr	r2, [pc, #132]	; (80022fc <HAL_DMA_Abort_IT+0xd8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d022      	beq.n	80022c2 <HAL_DMA_Abort_IT+0x9e>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a1f      	ldr	r2, [pc, #124]	; (8002300 <HAL_DMA_Abort_IT+0xdc>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01a      	beq.n	80022bc <HAL_DMA_Abort_IT+0x98>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a1e      	ldr	r2, [pc, #120]	; (8002304 <HAL_DMA_Abort_IT+0xe0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d012      	beq.n	80022b6 <HAL_DMA_Abort_IT+0x92>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a1c      	ldr	r2, [pc, #112]	; (8002308 <HAL_DMA_Abort_IT+0xe4>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d00a      	beq.n	80022b0 <HAL_DMA_Abort_IT+0x8c>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1b      	ldr	r2, [pc, #108]	; (800230c <HAL_DMA_Abort_IT+0xe8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d102      	bne.n	80022aa <HAL_DMA_Abort_IT+0x86>
 80022a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80022a8:	e00e      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022ae:	e00b      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022b4:	e008      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ba:	e005      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c0:	e002      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022c2:	2310      	movs	r3, #16
 80022c4:	e000      	b.n	80022c8 <HAL_DMA_Abort_IT+0xa4>
 80022c6:	2301      	movs	r3, #1
 80022c8:	4a11      	ldr	r2, [pc, #68]	; (8002310 <HAL_DMA_Abort_IT+0xec>)
 80022ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4798      	blx	r3
    } 
  }
  return status;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40020008 	.word	0x40020008
 80022fc:	4002001c 	.word	0x4002001c
 8002300:	40020030 	.word	0x40020030
 8002304:	40020044 	.word	0x40020044
 8002308:	40020058 	.word	0x40020058
 800230c:	4002006c 	.word	0x4002006c
 8002310:	40020000 	.word	0x40020000

08002314 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002314:	b480      	push	{r7}
 8002316:	b08b      	sub	sp, #44	; 0x2c
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002322:	2300      	movs	r3, #0
 8002324:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002326:	e148      	b.n	80025ba <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002328:	2201      	movs	r2, #1
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	69fa      	ldr	r2, [r7, #28]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	429a      	cmp	r2, r3
 8002342:	f040 8137 	bne.w	80025b4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	4aa3      	ldr	r2, [pc, #652]	; (80025d8 <HAL_GPIO_Init+0x2c4>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d05e      	beq.n	800240e <HAL_GPIO_Init+0xfa>
 8002350:	4aa1      	ldr	r2, [pc, #644]	; (80025d8 <HAL_GPIO_Init+0x2c4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d875      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 8002356:	4aa1      	ldr	r2, [pc, #644]	; (80025dc <HAL_GPIO_Init+0x2c8>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d058      	beq.n	800240e <HAL_GPIO_Init+0xfa>
 800235c:	4a9f      	ldr	r2, [pc, #636]	; (80025dc <HAL_GPIO_Init+0x2c8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d86f      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 8002362:	4a9f      	ldr	r2, [pc, #636]	; (80025e0 <HAL_GPIO_Init+0x2cc>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d052      	beq.n	800240e <HAL_GPIO_Init+0xfa>
 8002368:	4a9d      	ldr	r2, [pc, #628]	; (80025e0 <HAL_GPIO_Init+0x2cc>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d869      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 800236e:	4a9d      	ldr	r2, [pc, #628]	; (80025e4 <HAL_GPIO_Init+0x2d0>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d04c      	beq.n	800240e <HAL_GPIO_Init+0xfa>
 8002374:	4a9b      	ldr	r2, [pc, #620]	; (80025e4 <HAL_GPIO_Init+0x2d0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d863      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 800237a:	4a9b      	ldr	r2, [pc, #620]	; (80025e8 <HAL_GPIO_Init+0x2d4>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d046      	beq.n	800240e <HAL_GPIO_Init+0xfa>
 8002380:	4a99      	ldr	r2, [pc, #612]	; (80025e8 <HAL_GPIO_Init+0x2d4>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d85d      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 8002386:	2b12      	cmp	r3, #18
 8002388:	d82a      	bhi.n	80023e0 <HAL_GPIO_Init+0xcc>
 800238a:	2b12      	cmp	r3, #18
 800238c:	d859      	bhi.n	8002442 <HAL_GPIO_Init+0x12e>
 800238e:	a201      	add	r2, pc, #4	; (adr r2, 8002394 <HAL_GPIO_Init+0x80>)
 8002390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002394:	0800240f 	.word	0x0800240f
 8002398:	080023e9 	.word	0x080023e9
 800239c:	080023fb 	.word	0x080023fb
 80023a0:	0800243d 	.word	0x0800243d
 80023a4:	08002443 	.word	0x08002443
 80023a8:	08002443 	.word	0x08002443
 80023ac:	08002443 	.word	0x08002443
 80023b0:	08002443 	.word	0x08002443
 80023b4:	08002443 	.word	0x08002443
 80023b8:	08002443 	.word	0x08002443
 80023bc:	08002443 	.word	0x08002443
 80023c0:	08002443 	.word	0x08002443
 80023c4:	08002443 	.word	0x08002443
 80023c8:	08002443 	.word	0x08002443
 80023cc:	08002443 	.word	0x08002443
 80023d0:	08002443 	.word	0x08002443
 80023d4:	08002443 	.word	0x08002443
 80023d8:	080023f1 	.word	0x080023f1
 80023dc:	08002405 	.word	0x08002405
 80023e0:	4a82      	ldr	r2, [pc, #520]	; (80025ec <HAL_GPIO_Init+0x2d8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d013      	beq.n	800240e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023e6:	e02c      	b.n	8002442 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	623b      	str	r3, [r7, #32]
          break;
 80023ee:	e029      	b.n	8002444 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	3304      	adds	r3, #4
 80023f6:	623b      	str	r3, [r7, #32]
          break;
 80023f8:	e024      	b.n	8002444 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	3308      	adds	r3, #8
 8002400:	623b      	str	r3, [r7, #32]
          break;
 8002402:	e01f      	b.n	8002444 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	330c      	adds	r3, #12
 800240a:	623b      	str	r3, [r7, #32]
          break;
 800240c:	e01a      	b.n	8002444 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d102      	bne.n	800241c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002416:	2304      	movs	r3, #4
 8002418:	623b      	str	r3, [r7, #32]
          break;
 800241a:	e013      	b.n	8002444 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d105      	bne.n	8002430 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002424:	2308      	movs	r3, #8
 8002426:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69fa      	ldr	r2, [r7, #28]
 800242c:	611a      	str	r2, [r3, #16]
          break;
 800242e:	e009      	b.n	8002444 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002430:	2308      	movs	r3, #8
 8002432:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69fa      	ldr	r2, [r7, #28]
 8002438:	615a      	str	r2, [r3, #20]
          break;
 800243a:	e003      	b.n	8002444 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800243c:	2300      	movs	r3, #0
 800243e:	623b      	str	r3, [r7, #32]
          break;
 8002440:	e000      	b.n	8002444 <HAL_GPIO_Init+0x130>
          break;
 8002442:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	2bff      	cmp	r3, #255	; 0xff
 8002448:	d801      	bhi.n	800244e <HAL_GPIO_Init+0x13a>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	e001      	b.n	8002452 <HAL_GPIO_Init+0x13e>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3304      	adds	r3, #4
 8002452:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2bff      	cmp	r3, #255	; 0xff
 8002458:	d802      	bhi.n	8002460 <HAL_GPIO_Init+0x14c>
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	e002      	b.n	8002466 <HAL_GPIO_Init+0x152>
 8002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002462:	3b08      	subs	r3, #8
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	210f      	movs	r1, #15
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	fa01 f303 	lsl.w	r3, r1, r3
 8002474:	43db      	mvns	r3, r3
 8002476:	401a      	ands	r2, r3
 8002478:	6a39      	ldr	r1, [r7, #32]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	fa01 f303 	lsl.w	r3, r1, r3
 8002480:	431a      	orrs	r2, r3
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	f000 8090 	beq.w	80025b4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002494:	4b56      	ldr	r3, [pc, #344]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	4a55      	ldr	r2, [pc, #340]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	6193      	str	r3, [r2, #24]
 80024a0:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <HAL_GPIO_Init+0x2dc>)
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024ac:	4a51      	ldr	r2, [pc, #324]	; (80025f4 <HAL_GPIO_Init+0x2e0>)
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	089b      	lsrs	r3, r3, #2
 80024b2:	3302      	adds	r3, #2
 80024b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	f003 0303 	and.w	r3, r3, #3
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	220f      	movs	r2, #15
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a49      	ldr	r2, [pc, #292]	; (80025f8 <HAL_GPIO_Init+0x2e4>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d00d      	beq.n	80024f4 <HAL_GPIO_Init+0x1e0>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a48      	ldr	r2, [pc, #288]	; (80025fc <HAL_GPIO_Init+0x2e8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d007      	beq.n	80024f0 <HAL_GPIO_Init+0x1dc>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a47      	ldr	r2, [pc, #284]	; (8002600 <HAL_GPIO_Init+0x2ec>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d101      	bne.n	80024ec <HAL_GPIO_Init+0x1d8>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e004      	b.n	80024f6 <HAL_GPIO_Init+0x1e2>
 80024ec:	2303      	movs	r3, #3
 80024ee:	e002      	b.n	80024f6 <HAL_GPIO_Init+0x1e2>
 80024f0:	2301      	movs	r3, #1
 80024f2:	e000      	b.n	80024f6 <HAL_GPIO_Init+0x1e2>
 80024f4:	2300      	movs	r3, #0
 80024f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f8:	f002 0203 	and.w	r2, r2, #3
 80024fc:	0092      	lsls	r2, r2, #2
 80024fe:	4093      	lsls	r3, r2
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	4313      	orrs	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002506:	493b      	ldr	r1, [pc, #236]	; (80025f4 <HAL_GPIO_Init+0x2e0>)
 8002508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250a:	089b      	lsrs	r3, r3, #2
 800250c:	3302      	adds	r3, #2
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d006      	beq.n	800252e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002520:	4b38      	ldr	r3, [pc, #224]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	4937      	ldr	r1, [pc, #220]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	4313      	orrs	r3, r2
 800252a:	608b      	str	r3, [r1, #8]
 800252c:	e006      	b.n	800253c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800252e:	4b35      	ldr	r3, [pc, #212]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	43db      	mvns	r3, r3
 8002536:	4933      	ldr	r1, [pc, #204]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002538:	4013      	ands	r3, r2
 800253a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d006      	beq.n	8002556 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002548:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	492d      	ldr	r1, [pc, #180]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	60cb      	str	r3, [r1, #12]
 8002554:	e006      	b.n	8002564 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002556:	4b2b      	ldr	r3, [pc, #172]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002558:	68da      	ldr	r2, [r3, #12]
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	43db      	mvns	r3, r3
 800255e:	4929      	ldr	r1, [pc, #164]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002560:	4013      	ands	r3, r2
 8002562:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d006      	beq.n	800257e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002570:	4b24      	ldr	r3, [pc, #144]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	4923      	ldr	r1, [pc, #140]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	4313      	orrs	r3, r2
 800257a:	604b      	str	r3, [r1, #4]
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800257e:	4b21      	ldr	r3, [pc, #132]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	43db      	mvns	r3, r3
 8002586:	491f      	ldr	r1, [pc, #124]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 8002588:	4013      	ands	r3, r2
 800258a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d006      	beq.n	80025a6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002598:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4919      	ldr	r1, [pc, #100]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	600b      	str	r3, [r1, #0]
 80025a4:	e006      	b.n	80025b4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025a6:	4b17      	ldr	r3, [pc, #92]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	4915      	ldr	r1, [pc, #84]	; (8002604 <HAL_GPIO_Init+0x2f0>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	3301      	adds	r3, #1
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f47f aeaf 	bne.w	8002328 <HAL_GPIO_Init+0x14>
  }
}
 80025ca:	bf00      	nop
 80025cc:	bf00      	nop
 80025ce:	372c      	adds	r7, #44	; 0x2c
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	10320000 	.word	0x10320000
 80025dc:	10310000 	.word	0x10310000
 80025e0:	10220000 	.word	0x10220000
 80025e4:	10210000 	.word	0x10210000
 80025e8:	10120000 	.word	0x10120000
 80025ec:	10110000 	.word	0x10110000
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40010000 	.word	0x40010000
 80025f8:	40010800 	.word	0x40010800
 80025fc:	40010c00 	.word	0x40010c00
 8002600:	40011000 	.word	0x40011000
 8002604:	40010400 	.word	0x40010400

08002608 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	887b      	ldrh	r3, [r7, #2]
 800261a:	4013      	ands	r3, r2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
 8002624:	e001      	b.n	800262a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002626:	2300      	movs	r3, #0
 8002628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr

08002636 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	460b      	mov	r3, r1
 8002640:	807b      	strh	r3, [r7, #2]
 8002642:	4613      	mov	r3, r2
 8002644:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002646:	787b      	ldrb	r3, [r7, #1]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800264c:	887a      	ldrh	r2, [r7, #2]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002652:	e003      	b.n	800265c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002654:	887b      	ldrh	r3, [r7, #2]
 8002656:	041a      	lsls	r2, r3, #16
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	611a      	str	r2, [r3, #16]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr

08002666 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002678:	887a      	ldrh	r2, [r7, #2]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4013      	ands	r3, r2
 800267e:	041a      	lsls	r2, r3, #16
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	43d9      	mvns	r1, r3
 8002684:	887b      	ldrh	r3, [r7, #2]
 8002686:	400b      	ands	r3, r1
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	611a      	str	r2, [r3, #16]
}
 800268e:	bf00      	nop
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr

08002698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e26c      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f000 8087 	beq.w	80027c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026b8:	4b92      	ldr	r3, [pc, #584]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 030c 	and.w	r3, r3, #12
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d00c      	beq.n	80026de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026c4:	4b8f      	ldr	r3, [pc, #572]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f003 030c 	and.w	r3, r3, #12
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d112      	bne.n	80026f6 <HAL_RCC_OscConfig+0x5e>
 80026d0:	4b8c      	ldr	r3, [pc, #560]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026dc:	d10b      	bne.n	80026f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026de:	4b89      	ldr	r3, [pc, #548]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d06c      	beq.n	80027c4 <HAL_RCC_OscConfig+0x12c>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d168      	bne.n	80027c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e246      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x76>
 8002700:	4b80      	ldr	r3, [pc, #512]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a7f      	ldr	r2, [pc, #508]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800270a:	6013      	str	r3, [r2, #0]
 800270c:	e02e      	b.n	800276c <HAL_RCC_OscConfig+0xd4>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10c      	bne.n	8002730 <HAL_RCC_OscConfig+0x98>
 8002716:	4b7b      	ldr	r3, [pc, #492]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a7a      	ldr	r2, [pc, #488]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800271c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	4b78      	ldr	r3, [pc, #480]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a77      	ldr	r2, [pc, #476]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002728:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	e01d      	b.n	800276c <HAL_RCC_OscConfig+0xd4>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002738:	d10c      	bne.n	8002754 <HAL_RCC_OscConfig+0xbc>
 800273a:	4b72      	ldr	r3, [pc, #456]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a71      	ldr	r2, [pc, #452]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	4b6f      	ldr	r3, [pc, #444]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a6e      	ldr	r2, [pc, #440]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800274c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	e00b      	b.n	800276c <HAL_RCC_OscConfig+0xd4>
 8002754:	4b6b      	ldr	r3, [pc, #428]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a6a      	ldr	r2, [pc, #424]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800275a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800275e:	6013      	str	r3, [r2, #0]
 8002760:	4b68      	ldr	r3, [pc, #416]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a67      	ldr	r2, [pc, #412]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800276a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d013      	beq.n	800279c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002774:	f7ff f8de 	bl	8001934 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800277c:	f7ff f8da 	bl	8001934 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b64      	cmp	r3, #100	; 0x64
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e1fa      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278e:	4b5d      	ldr	r3, [pc, #372]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0f0      	beq.n	800277c <HAL_RCC_OscConfig+0xe4>
 800279a:	e014      	b.n	80027c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f7ff f8ca 	bl	8001934 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a4:	f7ff f8c6 	bl	8001934 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b64      	cmp	r3, #100	; 0x64
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e1e6      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b6:	4b53      	ldr	r3, [pc, #332]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x10c>
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d063      	beq.n	800289a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027d2:	4b4c      	ldr	r3, [pc, #304]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f003 030c 	and.w	r3, r3, #12
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00b      	beq.n	80027f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027de:	4b49      	ldr	r3, [pc, #292]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f003 030c 	and.w	r3, r3, #12
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d11c      	bne.n	8002824 <HAL_RCC_OscConfig+0x18c>
 80027ea:	4b46      	ldr	r3, [pc, #280]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d116      	bne.n	8002824 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f6:	4b43      	ldr	r3, [pc, #268]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d005      	beq.n	800280e <HAL_RCC_OscConfig+0x176>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d001      	beq.n	800280e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e1ba      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280e:	4b3d      	ldr	r3, [pc, #244]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	4939      	ldr	r1, [pc, #228]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800281e:	4313      	orrs	r3, r2
 8002820:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002822:	e03a      	b.n	800289a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d020      	beq.n	800286e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800282c:	4b36      	ldr	r3, [pc, #216]	; (8002908 <HAL_RCC_OscConfig+0x270>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002832:	f7ff f87f 	bl	8001934 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800283a:	f7ff f87b 	bl	8001934 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e19b      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800284c:	4b2d      	ldr	r3, [pc, #180]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002858:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	4927      	ldr	r1, [pc, #156]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002868:	4313      	orrs	r3, r2
 800286a:	600b      	str	r3, [r1, #0]
 800286c:	e015      	b.n	800289a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800286e:	4b26      	ldr	r3, [pc, #152]	; (8002908 <HAL_RCC_OscConfig+0x270>)
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002874:	f7ff f85e 	bl	8001934 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800287c:	f7ff f85a 	bl	8001934 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e17a      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288e:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f0      	bne.n	800287c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d03a      	beq.n	800291c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d019      	beq.n	80028e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ae:	4b17      	ldr	r3, [pc, #92]	; (800290c <HAL_RCC_OscConfig+0x274>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b4:	f7ff f83e 	bl	8001934 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028bc:	f7ff f83a 	bl	8001934 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e15a      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ce:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028da:	2001      	movs	r0, #1
 80028dc:	f000 facc 	bl	8002e78 <RCC_Delay>
 80028e0:	e01c      	b.n	800291c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e2:	4b0a      	ldr	r3, [pc, #40]	; (800290c <HAL_RCC_OscConfig+0x274>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e8:	f7ff f824 	bl	8001934 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ee:	e00f      	b.n	8002910 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f0:	f7ff f820 	bl	8001934 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d908      	bls.n	8002910 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e140      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000
 8002908:	42420000 	.word	0x42420000
 800290c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002910:	4b9e      	ldr	r3, [pc, #632]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e9      	bne.n	80028f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 80a6 	beq.w	8002a76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800292a:	2300      	movs	r3, #0
 800292c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800292e:	4b97      	ldr	r3, [pc, #604]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10d      	bne.n	8002956 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800293a:	4b94      	ldr	r3, [pc, #592]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	4a93      	ldr	r2, [pc, #588]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002944:	61d3      	str	r3, [r2, #28]
 8002946:	4b91      	ldr	r3, [pc, #580]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002952:	2301      	movs	r3, #1
 8002954:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002956:	4b8e      	ldr	r3, [pc, #568]	; (8002b90 <HAL_RCC_OscConfig+0x4f8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295e:	2b00      	cmp	r3, #0
 8002960:	d118      	bne.n	8002994 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002962:	4b8b      	ldr	r3, [pc, #556]	; (8002b90 <HAL_RCC_OscConfig+0x4f8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a8a      	ldr	r2, [pc, #552]	; (8002b90 <HAL_RCC_OscConfig+0x4f8>)
 8002968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800296c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800296e:	f7fe ffe1 	bl	8001934 <HAL_GetTick>
 8002972:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002976:	f7fe ffdd 	bl	8001934 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b64      	cmp	r3, #100	; 0x64
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e0fd      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002988:	4b81      	ldr	r3, [pc, #516]	; (8002b90 <HAL_RCC_OscConfig+0x4f8>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f0      	beq.n	8002976 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d106      	bne.n	80029aa <HAL_RCC_OscConfig+0x312>
 800299c:	4b7b      	ldr	r3, [pc, #492]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	4a7a      	ldr	r2, [pc, #488]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	6213      	str	r3, [r2, #32]
 80029a8:	e02d      	b.n	8002a06 <HAL_RCC_OscConfig+0x36e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10c      	bne.n	80029cc <HAL_RCC_OscConfig+0x334>
 80029b2:	4b76      	ldr	r3, [pc, #472]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	4a75      	ldr	r2, [pc, #468]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029b8:	f023 0301 	bic.w	r3, r3, #1
 80029bc:	6213      	str	r3, [r2, #32]
 80029be:	4b73      	ldr	r3, [pc, #460]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	4a72      	ldr	r2, [pc, #456]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029c4:	f023 0304 	bic.w	r3, r3, #4
 80029c8:	6213      	str	r3, [r2, #32]
 80029ca:	e01c      	b.n	8002a06 <HAL_RCC_OscConfig+0x36e>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	2b05      	cmp	r3, #5
 80029d2:	d10c      	bne.n	80029ee <HAL_RCC_OscConfig+0x356>
 80029d4:	4b6d      	ldr	r3, [pc, #436]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	4a6c      	ldr	r2, [pc, #432]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029da:	f043 0304 	orr.w	r3, r3, #4
 80029de:	6213      	str	r3, [r2, #32]
 80029e0:	4b6a      	ldr	r3, [pc, #424]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	4a69      	ldr	r2, [pc, #420]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	6213      	str	r3, [r2, #32]
 80029ec:	e00b      	b.n	8002a06 <HAL_RCC_OscConfig+0x36e>
 80029ee:	4b67      	ldr	r3, [pc, #412]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	4a66      	ldr	r2, [pc, #408]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029f4:	f023 0301 	bic.w	r3, r3, #1
 80029f8:	6213      	str	r3, [r2, #32]
 80029fa:	4b64      	ldr	r3, [pc, #400]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	4a63      	ldr	r2, [pc, #396]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a00:	f023 0304 	bic.w	r3, r3, #4
 8002a04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d015      	beq.n	8002a3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0e:	f7fe ff91 	bl	8001934 <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a16:	f7fe ff8d 	bl	8001934 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e0ab      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a2c:	4b57      	ldr	r3, [pc, #348]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0ee      	beq.n	8002a16 <HAL_RCC_OscConfig+0x37e>
 8002a38:	e014      	b.n	8002a64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3a:	f7fe ff7b 	bl	8001934 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7fe ff77 	bl	8001934 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e095      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a58:	4b4c      	ldr	r3, [pc, #304]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ee      	bne.n	8002a42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d105      	bne.n	8002a76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a6a:	4b48      	ldr	r3, [pc, #288]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	4a47      	ldr	r2, [pc, #284]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f000 8081 	beq.w	8002b82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a80:	4b42      	ldr	r3, [pc, #264]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f003 030c 	and.w	r3, r3, #12
 8002a88:	2b08      	cmp	r3, #8
 8002a8a:	d061      	beq.n	8002b50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d146      	bne.n	8002b22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a94:	4b3f      	ldr	r3, [pc, #252]	; (8002b94 <HAL_RCC_OscConfig+0x4fc>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9a:	f7fe ff4b 	bl	8001934 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa2:	f7fe ff47 	bl	8001934 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e067      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab4:	4b35      	ldr	r3, [pc, #212]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f0      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ac8:	d108      	bne.n	8002adc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002aca:	4b30      	ldr	r3, [pc, #192]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	492d      	ldr	r1, [pc, #180]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002adc:	4b2b      	ldr	r3, [pc, #172]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a19      	ldr	r1, [r3, #32]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	430b      	orrs	r3, r1
 8002aee:	4927      	ldr	r1, [pc, #156]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002af4:	4b27      	ldr	r3, [pc, #156]	; (8002b94 <HAL_RCC_OscConfig+0x4fc>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afa:	f7fe ff1b 	bl	8001934 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b02:	f7fe ff17 	bl	8001934 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e037      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b14:	4b1d      	ldr	r3, [pc, #116]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x46a>
 8002b20:	e02f      	b.n	8002b82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b22:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <HAL_RCC_OscConfig+0x4fc>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b28:	f7fe ff04 	bl	8001934 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b30:	f7fe ff00 	bl	8001934 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e020      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b42:	4b12      	ldr	r3, [pc, #72]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f0      	bne.n	8002b30 <HAL_RCC_OscConfig+0x498>
 8002b4e:	e018      	b.n	8002b82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e013      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <HAL_RCC_OscConfig+0x4f4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d106      	bne.n	8002b7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d001      	beq.n	8002b82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	40007000 	.word	0x40007000
 8002b94:	42420060 	.word	0x42420060

08002b98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0d0      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bac:	4b6a      	ldr	r3, [pc, #424]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0307 	and.w	r3, r3, #7
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d910      	bls.n	8002bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bba:	4b67      	ldr	r3, [pc, #412]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 0207 	bic.w	r2, r3, #7
 8002bc2:	4965      	ldr	r1, [pc, #404]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bca:	4b63      	ldr	r3, [pc, #396]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0b8      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d020      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d005      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bf4:	4b59      	ldr	r3, [pc, #356]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	4a58      	ldr	r2, [pc, #352]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d005      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c0c:	4b53      	ldr	r3, [pc, #332]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4a52      	ldr	r2, [pc, #328]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c18:	4b50      	ldr	r3, [pc, #320]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	494d      	ldr	r1, [pc, #308]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d040      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d107      	bne.n	8002c4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3e:	4b47      	ldr	r3, [pc, #284]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d115      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e07f      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d107      	bne.n	8002c66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c56:	4b41      	ldr	r3, [pc, #260]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e073      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c66:	4b3d      	ldr	r3, [pc, #244]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e06b      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c76:	4b39      	ldr	r3, [pc, #228]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f023 0203 	bic.w	r2, r3, #3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	4936      	ldr	r1, [pc, #216]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c88:	f7fe fe54 	bl	8001934 <HAL_GetTick>
 8002c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	e00a      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f7fe fe50 	bl	8001934 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e053      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca6:	4b2d      	ldr	r3, [pc, #180]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f003 020c 	and.w	r2, r3, #12
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d1eb      	bne.n	8002c90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb8:	4b27      	ldr	r3, [pc, #156]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d210      	bcs.n	8002ce8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc6:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 0207 	bic.w	r2, r3, #7
 8002cce:	4922      	ldr	r1, [pc, #136]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd6:	4b20      	ldr	r3, [pc, #128]	; (8002d58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d001      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e032      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d008      	beq.n	8002d06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	4916      	ldr	r1, [pc, #88]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d009      	beq.n	8002d26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d12:	4b12      	ldr	r3, [pc, #72]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	490e      	ldr	r1, [pc, #56]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d26:	f000 f821 	bl	8002d6c <HAL_RCC_GetSysClockFreq>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	; (8002d5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	490a      	ldr	r1, [pc, #40]	; (8002d60 <HAL_RCC_ClockConfig+0x1c8>)
 8002d38:	5ccb      	ldrb	r3, [r1, r3]
 8002d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d3e:	4a09      	ldr	r2, [pc, #36]	; (8002d64 <HAL_RCC_ClockConfig+0x1cc>)
 8002d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d42:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <HAL_RCC_ClockConfig+0x1d0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fdb2 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40022000 	.word	0x40022000
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	080072c4 	.word	0x080072c4
 8002d64:	20000000 	.word	0x20000000
 8002d68:	20000004 	.word	0x20000004

08002d6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d86:	4b1e      	ldr	r3, [pc, #120]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 030c 	and.w	r3, r3, #12
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d002      	beq.n	8002d9c <HAL_RCC_GetSysClockFreq+0x30>
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d003      	beq.n	8002da2 <HAL_RCC_GetSysClockFreq+0x36>
 8002d9a:	e027      	b.n	8002dec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d9c:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d9e:	613b      	str	r3, [r7, #16]
      break;
 8002da0:	e027      	b.n	8002df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	0c9b      	lsrs	r3, r3, #18
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	4a17      	ldr	r2, [pc, #92]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002dac:	5cd3      	ldrb	r3, [r2, r3]
 8002dae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d010      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dba:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0c5b      	lsrs	r3, r3, #17
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	4a11      	ldr	r2, [pc, #68]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002dc6:	5cd3      	ldrb	r3, [r2, r3]
 8002dc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a0d      	ldr	r2, [pc, #52]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dce:	fb02 f203 	mul.w	r2, r2, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	e004      	b.n	8002de6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a0c      	ldr	r2, [pc, #48]	; (8002e10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002de0:	fb02 f303 	mul.w	r3, r2, r3
 8002de4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	613b      	str	r3, [r7, #16]
      break;
 8002dea:	e002      	b.n	8002df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dee:	613b      	str	r3, [r7, #16]
      break;
 8002df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df2:	693b      	ldr	r3, [r7, #16]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	371c      	adds	r7, #28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40021000 	.word	0x40021000
 8002e04:	007a1200 	.word	0x007a1200
 8002e08:	080072dc 	.word	0x080072dc
 8002e0c:	080072ec 	.word	0x080072ec
 8002e10:	003d0900 	.word	0x003d0900

08002e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e18:	4b02      	ldr	r3, [pc, #8]	; (8002e24 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	20000000 	.word	0x20000000

08002e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e2c:	f7ff fff2 	bl	8002e14 <HAL_RCC_GetHCLKFreq>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	0a1b      	lsrs	r3, r3, #8
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	4903      	ldr	r1, [pc, #12]	; (8002e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e3e:	5ccb      	ldrb	r3, [r1, r3]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	080072d4 	.word	0x080072d4

08002e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e54:	f7ff ffde 	bl	8002e14 <HAL_RCC_GetHCLKFreq>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	0adb      	lsrs	r3, r3, #11
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	4903      	ldr	r1, [pc, #12]	; (8002e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e66:	5ccb      	ldrb	r3, [r1, r3]
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021000 	.word	0x40021000
 8002e74:	080072d4 	.word	0x080072d4

08002e78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e80:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <RCC_Delay+0x34>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0a      	ldr	r2, [pc, #40]	; (8002eb0 <RCC_Delay+0x38>)
 8002e86:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8a:	0a5b      	lsrs	r3, r3, #9
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e94:	bf00      	nop
  }
  while (Delay --);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	1e5a      	subs	r2, r3, #1
 8002e9a:	60fa      	str	r2, [r7, #12]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1f9      	bne.n	8002e94 <RCC_Delay+0x1c>
}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr
 8002eac:	20000000 	.word	0x20000000
 8002eb0:	10624dd3 	.word	0x10624dd3

08002eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	613b      	str	r3, [r7, #16]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d07d      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed4:	4b4f      	ldr	r3, [pc, #316]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10d      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee0:	4b4c      	ldr	r3, [pc, #304]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a4b      	ldr	r2, [pc, #300]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eea:	61d3      	str	r3, [r2, #28]
 8002eec:	4b49      	ldr	r3, [pc, #292]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efc:	4b46      	ldr	r3, [pc, #280]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d118      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f08:	4b43      	ldr	r3, [pc, #268]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a42      	ldr	r2, [pc, #264]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f14:	f7fe fd0e 	bl	8001934 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1a:	e008      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1c:	f7fe fd0a 	bl	8001934 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	; 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e06d      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d0f0      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f3a:	4b36      	ldr	r3, [pc, #216]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d02e      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d027      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f58:	4b2e      	ldr	r3, [pc, #184]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f62:	4b2e      	ldr	r3, [pc, #184]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f68:	4b2c      	ldr	r3, [pc, #176]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f6e:	4a29      	ldr	r2, [pc, #164]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d014      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7e:	f7fe fcd9 	bl	8001934 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f84:	e00a      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f86:	f7fe fcd5 	bl	8001934 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e036      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f9c:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0ee      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fa8:	4b1a      	ldr	r3, [pc, #104]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	4917      	ldr	r1, [pc, #92]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc0:	4b14      	ldr	r3, [pc, #80]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	4a13      	ldr	r2, [pc, #76]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d008      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fd8:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	490b      	ldr	r1, [pc, #44]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d008      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ff6:	4b07      	ldr	r3, [pc, #28]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	4904      	ldr	r1, [pc, #16]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003004:	4313      	orrs	r3, r2
 8003006:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40021000 	.word	0x40021000
 8003018:	40007000 	.word	0x40007000
 800301c:	42420440 	.word	0x42420440

08003020 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e041      	b.n	80030b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe fa7e 	bl	8001548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3304      	adds	r3, #4
 800305c:	4619      	mov	r1, r3
 800305e:	4610      	mov	r0, r2
 8003060:	f000 fa6e 	bl	8003540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d001      	beq.n	80030d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e035      	b.n	8003144 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a16      	ldr	r2, [pc, #88]	; (8003150 <HAL_TIM_Base_Start_IT+0x90>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_TIM_Base_Start_IT+0x4e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003102:	d004      	beq.n	800310e <HAL_TIM_Base_Start_IT+0x4e>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a12      	ldr	r2, [pc, #72]	; (8003154 <HAL_TIM_Base_Start_IT+0x94>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d111      	bne.n	8003132 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2b06      	cmp	r3, #6
 800311e:	d010      	beq.n	8003142 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003130:	e007      	b.n	8003142 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3714      	adds	r7, #20
 8003148:	46bd      	mov	sp, r7
 800314a:	bc80      	pop	{r7}
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40012c00 	.word	0x40012c00
 8003154:	40000400 	.word	0x40000400

08003158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b02      	cmp	r3, #2
 800316c:	d122      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b02      	cmp	r3, #2
 800317a:	d11b      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0202 	mvn.w	r2, #2
 8003184:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 f9b4 	bl	8003508 <HAL_TIM_IC_CaptureCallback>
 80031a0:	e005      	b.n	80031ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f9a7 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f9b6 	bl	800351a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	f003 0304 	and.w	r3, r3, #4
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d122      	bne.n	8003208 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	f003 0304 	and.w	r3, r3, #4
 80031cc:	2b04      	cmp	r3, #4
 80031ce:	d11b      	bne.n	8003208 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f06f 0204 	mvn.w	r2, #4
 80031d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2202      	movs	r2, #2
 80031de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f98a 	bl	8003508 <HAL_TIM_IC_CaptureCallback>
 80031f4:	e005      	b.n	8003202 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f97d 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f98c 	bl	800351a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b08      	cmp	r3, #8
 8003214:	d122      	bne.n	800325c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b08      	cmp	r3, #8
 8003222:	d11b      	bne.n	800325c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f06f 0208 	mvn.w	r2, #8
 800322c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2204      	movs	r2, #4
 8003232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	69db      	ldr	r3, [r3, #28]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d003      	beq.n	800324a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f960 	bl	8003508 <HAL_TIM_IC_CaptureCallback>
 8003248:	e005      	b.n	8003256 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f953 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f000 f962 	bl	800351a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	2b10      	cmp	r3, #16
 8003268:	d122      	bne.n	80032b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b10      	cmp	r3, #16
 8003276:	d11b      	bne.n	80032b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0210 	mvn.w	r2, #16
 8003280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2208      	movs	r2, #8
 8003286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f936 	bl	8003508 <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f929 	bl	80034f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f938 	bl	800351a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d10e      	bne.n	80032dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d107      	bne.n	80032dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0201 	mvn.w	r2, #1
 80032d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fd fec4 	bl	8001064 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e6:	2b80      	cmp	r3, #128	; 0x80
 80032e8:	d10e      	bne.n	8003308 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f4:	2b80      	cmp	r3, #128	; 0x80
 80032f6:	d107      	bne.n	8003308 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fa6b 	bl	80037de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003312:	2b40      	cmp	r3, #64	; 0x40
 8003314:	d10e      	bne.n	8003334 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003320:	2b40      	cmp	r3, #64	; 0x40
 8003322:	d107      	bne.n	8003334 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800332c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f8fc 	bl	800352c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b20      	cmp	r3, #32
 8003340:	d10e      	bne.n	8003360 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0320 	and.w	r3, r3, #32
 800334c:	2b20      	cmp	r3, #32
 800334e:	d107      	bne.n	8003360 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0220 	mvn.w	r2, #32
 8003358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fa36 	bl	80037cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003372:	2300      	movs	r3, #0
 8003374:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_TIM_ConfigClockSource+0x1c>
 8003380:	2302      	movs	r3, #2
 8003382:	e0b4      	b.n	80034ee <HAL_TIM_ConfigClockSource+0x186>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033bc:	d03e      	beq.n	800343c <HAL_TIM_ConfigClockSource+0xd4>
 80033be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c2:	f200 8087 	bhi.w	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ca:	f000 8086 	beq.w	80034da <HAL_TIM_ConfigClockSource+0x172>
 80033ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d2:	d87f      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033d4:	2b70      	cmp	r3, #112	; 0x70
 80033d6:	d01a      	beq.n	800340e <HAL_TIM_ConfigClockSource+0xa6>
 80033d8:	2b70      	cmp	r3, #112	; 0x70
 80033da:	d87b      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033dc:	2b60      	cmp	r3, #96	; 0x60
 80033de:	d050      	beq.n	8003482 <HAL_TIM_ConfigClockSource+0x11a>
 80033e0:	2b60      	cmp	r3, #96	; 0x60
 80033e2:	d877      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033e4:	2b50      	cmp	r3, #80	; 0x50
 80033e6:	d03c      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0xfa>
 80033e8:	2b50      	cmp	r3, #80	; 0x50
 80033ea:	d873      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033ec:	2b40      	cmp	r3, #64	; 0x40
 80033ee:	d058      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x13a>
 80033f0:	2b40      	cmp	r3, #64	; 0x40
 80033f2:	d86f      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033f4:	2b30      	cmp	r3, #48	; 0x30
 80033f6:	d064      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0x15a>
 80033f8:	2b30      	cmp	r3, #48	; 0x30
 80033fa:	d86b      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d060      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003400:	2b20      	cmp	r3, #32
 8003402:	d867      	bhi.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
 8003404:	2b00      	cmp	r3, #0
 8003406:	d05c      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003408:	2b10      	cmp	r3, #16
 800340a:	d05a      	beq.n	80034c2 <HAL_TIM_ConfigClockSource+0x15a>
 800340c:	e062      	b.n	80034d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6818      	ldr	r0, [r3, #0]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	6899      	ldr	r1, [r3, #8]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	f000 f95e 	bl	80036de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003430:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	609a      	str	r2, [r3, #8]
      break;
 800343a:	e04f      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	6899      	ldr	r1, [r3, #8]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f000 f947 	bl	80036de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800345e:	609a      	str	r2, [r3, #8]
      break;
 8003460:	e03c      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6859      	ldr	r1, [r3, #4]
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	461a      	mov	r2, r3
 8003470:	f000 f8be 	bl	80035f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2150      	movs	r1, #80	; 0x50
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f915 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 8003480:	e02c      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6859      	ldr	r1, [r3, #4]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	461a      	mov	r2, r3
 8003490:	f000 f8dc 	bl	800364c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2160      	movs	r1, #96	; 0x60
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f905 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 80034a0:	e01c      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6859      	ldr	r1, [r3, #4]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	461a      	mov	r2, r3
 80034b0:	f000 f89e 	bl	80035f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2140      	movs	r1, #64	; 0x40
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 f8f5 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 80034c0:	e00c      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4619      	mov	r1, r3
 80034cc:	4610      	mov	r0, r2
 80034ce:	f000 f8ec 	bl	80036aa <TIM_ITRx_SetConfig>
      break;
 80034d2:	e003      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
      break;
 80034d8:	e000      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	bc80      	pop	{r7}
 8003506:	4770      	bx	lr

08003508 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
	...

08003540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a25      	ldr	r2, [pc, #148]	; (80035e8 <TIM_Base_SetConfig+0xa8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d007      	beq.n	8003568 <TIM_Base_SetConfig+0x28>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800355e:	d003      	beq.n	8003568 <TIM_Base_SetConfig+0x28>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a22      	ldr	r2, [pc, #136]	; (80035ec <TIM_Base_SetConfig+0xac>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d108      	bne.n	800357a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800356e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	4313      	orrs	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a1a      	ldr	r2, [pc, #104]	; (80035e8 <TIM_Base_SetConfig+0xa8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d007      	beq.n	8003592 <TIM_Base_SetConfig+0x52>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003588:	d003      	beq.n	8003592 <TIM_Base_SetConfig+0x52>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a17      	ldr	r2, [pc, #92]	; (80035ec <TIM_Base_SetConfig+0xac>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d108      	bne.n	80035a4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a07      	ldr	r2, [pc, #28]	; (80035e8 <TIM_Base_SetConfig+0xa8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d103      	bne.n	80035d8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	615a      	str	r2, [r3, #20]
}
 80035de:	bf00      	nop
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	40012c00 	.word	0x40012c00
 80035ec:	40000400 	.word	0x40000400

080035f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	f023 0201 	bic.w	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800361a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f023 030a 	bic.w	r3, r3, #10
 800362c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
 8003634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	621a      	str	r2, [r3, #32]
}
 8003642:	bf00      	nop
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr

0800364c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f023 0210 	bic.w	r2, r3, #16
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	031b      	lsls	r3, r3, #12
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003688:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	011b      	lsls	r3, r3, #4
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	621a      	str	r2, [r3, #32]
}
 80036a0:	bf00      	nop
 80036a2:	371c      	adds	r7, #28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
 80036b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f043 0307 	orr.w	r3, r3, #7
 80036cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	609a      	str	r2, [r3, #8]
}
 80036d4:	bf00      	nop
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr

080036de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	021a      	lsls	r2, r3, #8
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	431a      	orrs	r2, r3
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	4313      	orrs	r3, r2
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	609a      	str	r2, [r3, #8]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003730:	2302      	movs	r3, #2
 8003732:	e041      	b.n	80037b8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800375a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	4313      	orrs	r3, r2
 8003764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a14      	ldr	r2, [pc, #80]	; (80037c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d009      	beq.n	800378c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003780:	d004      	beq.n	800378c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a10      	ldr	r2, [pc, #64]	; (80037c8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d10c      	bne.n	80037a6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003792:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	4313      	orrs	r3, r2
 800379c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40012c00 	.word	0x40012c00
 80037c8:	40000400 	.word	0x40000400

080037cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr

080037de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e042      	b.n	8003888 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd feba 	bl	8001590 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	; 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fdc5 	bl	80043c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	; 0x28
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b20      	cmp	r3, #32
 80038ae:	d16d      	bne.n	800398c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d002      	beq.n	80038bc <HAL_UART_Transmit+0x2c>
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e066      	b.n	800398e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2221      	movs	r2, #33	; 0x21
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ce:	f7fe f831 	bl	8001934 <HAL_GetTick>
 80038d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	88fa      	ldrh	r2, [r7, #6]
 80038d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	88fa      	ldrh	r2, [r7, #6]
 80038de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e8:	d108      	bne.n	80038fc <HAL_UART_Transmit+0x6c>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d104      	bne.n	80038fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	61bb      	str	r3, [r7, #24]
 80038fa:	e003      	b.n	8003904 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003900:	2300      	movs	r3, #0
 8003902:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003904:	e02a      	b.n	800395c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2200      	movs	r2, #0
 800390e:	2180      	movs	r1, #128	; 0x80
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 fb14 	bl	8003f3e <UART_WaitOnFlagUntilTimeout>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e036      	b.n	800398e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10b      	bne.n	800393e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	461a      	mov	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003934:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	3302      	adds	r3, #2
 800393a:	61bb      	str	r3, [r7, #24]
 800393c:	e007      	b.n	800394e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	781a      	ldrb	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	3301      	adds	r3, #1
 800394c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003952:	b29b      	uxth	r3, r3
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003960:	b29b      	uxth	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1cf      	bne.n	8003906 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2200      	movs	r2, #0
 800396e:	2140      	movs	r1, #64	; 0x40
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 fae4 	bl	8003f3e <UART_WaitOnFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e006      	b.n	800398e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	3720      	adds	r7, #32
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b084      	sub	sp, #16
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	4613      	mov	r3, r2
 80039a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d112      	bne.n	80039d6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <HAL_UART_Receive_IT+0x26>
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e00b      	b.n	80039d8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	461a      	mov	r2, r3
 80039ca:	68b9      	ldr	r1, [r7, #8]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 fb24 	bl	800401a <UART_Start_Receive_IT>
 80039d2:	4603      	mov	r3, r0
 80039d4:	e000      	b.n	80039d8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80039d6:	2302      	movs	r3, #2
  }
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b0ba      	sub	sp, #232	; 0xe8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a16:	f003 030f 	and.w	r3, r3, #15
 8003a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003a1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10f      	bne.n	8003a46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a2a:	f003 0320 	and.w	r3, r3, #32
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d009      	beq.n	8003a46 <HAL_UART_IRQHandler+0x66>
 8003a32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 fc01 	bl	8004246 <UART_Receive_IT>
      return;
 8003a44:	e25b      	b.n	8003efe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 80de 	beq.w	8003c0c <HAL_UART_IRQHandler+0x22c>
 8003a50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d106      	bne.n	8003a6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a60:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80d1 	beq.w	8003c0c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00b      	beq.n	8003a8e <HAL_UART_IRQHandler+0xae>
 8003a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a86:	f043 0201 	orr.w	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a92:	f003 0304 	and.w	r3, r3, #4
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00b      	beq.n	8003ab2 <HAL_UART_IRQHandler+0xd2>
 8003a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aaa:	f043 0202 	orr.w	r2, r3, #2
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00b      	beq.n	8003ad6 <HAL_UART_IRQHandler+0xf6>
 8003abe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ace:	f043 0204 	orr.w	r2, r3, #4
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d011      	beq.n	8003b06 <HAL_UART_IRQHandler+0x126>
 8003ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d105      	bne.n	8003afa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d005      	beq.n	8003b06 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	f043 0208 	orr.w	r2, r3, #8
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 81f2 	beq.w	8003ef4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d008      	beq.n	8003b2e <HAL_UART_IRQHandler+0x14e>
 8003b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b20:	f003 0320 	and.w	r3, r3, #32
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d002      	beq.n	8003b2e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fb8c 	bl	8004246 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bf14      	ite	ne
 8003b3c:	2301      	movne	r3, #1
 8003b3e:	2300      	moveq	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d103      	bne.n	8003b5a <HAL_UART_IRQHandler+0x17a>
 8003b52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d04f      	beq.n	8003bfa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 fa96 	bl	800408c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d041      	beq.n	8003bf2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3314      	adds	r3, #20
 8003b74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b7c:	e853 3f00 	ldrex	r3, [r3]
 8003b80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003b84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	3314      	adds	r3, #20
 8003b96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b9a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ba6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003bb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1d9      	bne.n	8003b6e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d013      	beq.n	8003bea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc6:	4a7e      	ldr	r2, [pc, #504]	; (8003dc0 <HAL_UART_IRQHandler+0x3e0>)
 8003bc8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fe fb28 	bl	8002224 <HAL_DMA_Abort_IT>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d016      	beq.n	8003c08 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003be4:	4610      	mov	r0, r2
 8003be6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be8:	e00e      	b.n	8003c08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f993 	bl	8003f16 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf0:	e00a      	b.n	8003c08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f98f 	bl	8003f16 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf8:	e006      	b.n	8003c08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f98b 	bl	8003f16 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003c06:	e175      	b.n	8003ef4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c08:	bf00      	nop
    return;
 8003c0a:	e173      	b.n	8003ef4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	f040 814f 	bne.w	8003eb4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c1a:	f003 0310 	and.w	r3, r3, #16
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8148 	beq.w	8003eb4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 8141 	beq.w	8003eb4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c32:	2300      	movs	r3, #0
 8003c34:	60bb      	str	r3, [r7, #8]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 80b6 	beq.w	8003dc4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8145 	beq.w	8003ef8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c76:	429a      	cmp	r2, r3
 8003c78:	f080 813e 	bcs.w	8003ef8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c82:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	f000 8088 	beq.w	8003da0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	330c      	adds	r3, #12
 8003c96:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c9e:	e853 3f00 	ldrex	r3, [r3]
 8003ca2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ca6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003caa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	330c      	adds	r3, #12
 8003cb8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003cbc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003cc0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003cc8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003ccc:	e841 2300 	strex	r3, r2, [r1]
 8003cd0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1d9      	bne.n	8003c90 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	3314      	adds	r3, #20
 8003ce2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ce6:	e853 3f00 	ldrex	r3, [r3]
 8003cea:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003cec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cee:	f023 0301 	bic.w	r3, r3, #1
 8003cf2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	3314      	adds	r3, #20
 8003cfc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d00:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d04:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d06:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d08:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003d0c:	e841 2300 	strex	r3, r2, [r1]
 8003d10:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e1      	bne.n	8003cdc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	3314      	adds	r3, #20
 8003d1e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d22:	e853 3f00 	ldrex	r3, [r3]
 8003d26:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3314      	adds	r3, #20
 8003d38:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003d3c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d40:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d42:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d44:	e841 2300 	strex	r3, r2, [r1]
 8003d48:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003d4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1e3      	bne.n	8003d18 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	330c      	adds	r3, #12
 8003d64:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d70:	f023 0310 	bic.w	r3, r3, #16
 8003d74:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	330c      	adds	r3, #12
 8003d7e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003d82:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d84:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d8a:	e841 2300 	strex	r3, r2, [r1]
 8003d8e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1e3      	bne.n	8003d5e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe fa07 	bl	80021ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2202      	movs	r2, #2
 8003da4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	4619      	mov	r1, r3
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f8b6 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003dbc:	e09c      	b.n	8003ef8 <HAL_UART_IRQHandler+0x518>
 8003dbe:	bf00      	nop
 8003dc0:	08004151 	.word	0x08004151
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 808e 	beq.w	8003efc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003de0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 8089 	beq.w	8003efc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	330c      	adds	r3, #12
 8003df0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	330c      	adds	r3, #12
 8003e0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003e0e:	647a      	str	r2, [r7, #68]	; 0x44
 8003e10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e3      	bne.n	8003dea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3314      	adds	r3, #20
 8003e28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	e853 3f00 	ldrex	r3, [r3]
 8003e30:	623b      	str	r3, [r7, #32]
   return(result);
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f023 0301 	bic.w	r3, r3, #1
 8003e38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	3314      	adds	r3, #20
 8003e42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003e46:	633a      	str	r2, [r7, #48]	; 0x30
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e3      	bne.n	8003e22 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	e853 3f00 	ldrex	r3, [r3]
 8003e76:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0310 	bic.w	r3, r3, #16
 8003e7e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	330c      	adds	r3, #12
 8003e88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003e8c:	61fa      	str	r2, [r7, #28]
 8003e8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	69b9      	ldr	r1, [r7, #24]
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	617b      	str	r3, [r7, #20]
   return(result);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e3      	bne.n	8003e68 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ea6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003eaa:	4619      	mov	r1, r3
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f83b 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003eb2:	e023      	b.n	8003efc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d009      	beq.n	8003ed4 <HAL_UART_IRQHandler+0x4f4>
 8003ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 f953 	bl	8004178 <UART_Transmit_IT>
    return;
 8003ed2:	e014      	b.n	8003efe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00e      	beq.n	8003efe <HAL_UART_IRQHandler+0x51e>
 8003ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d008      	beq.n	8003efe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 f992 	bl	8004216 <UART_EndTransmit_IT>
    return;
 8003ef2:	e004      	b.n	8003efe <HAL_UART_IRQHandler+0x51e>
    return;
 8003ef4:	bf00      	nop
 8003ef6:	e002      	b.n	8003efe <HAL_UART_IRQHandler+0x51e>
      return;
 8003ef8:	bf00      	nop
 8003efa:	e000      	b.n	8003efe <HAL_UART_IRQHandler+0x51e>
      return;
 8003efc:	bf00      	nop
  }
}
 8003efe:	37e8      	adds	r7, #232	; 0xe8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr

08003f16 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b090      	sub	sp, #64	; 0x40
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	603b      	str	r3, [r7, #0]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f4e:	e050      	b.n	8003ff2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f56:	d04c      	beq.n	8003ff2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d007      	beq.n	8003f6e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f5e:	f7fd fce9 	bl	8001934 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d241      	bcs.n	8003ff2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	330c      	adds	r3, #12
 8003f74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f78:	e853 3f00 	ldrex	r3, [r3]
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	330c      	adds	r3, #12
 8003f8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f8e:	637a      	str	r2, [r7, #52]	; 0x34
 8003f90:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f96:	e841 2300 	strex	r3, r2, [r1]
 8003f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1e5      	bne.n	8003f6e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3314      	adds	r3, #20
 8003fa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	e853 3f00 	ldrex	r3, [r3]
 8003fb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f023 0301 	bic.w	r3, r3, #1
 8003fb8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3314      	adds	r3, #20
 8003fc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fc2:	623a      	str	r2, [r7, #32]
 8003fc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc6:	69f9      	ldr	r1, [r7, #28]
 8003fc8:	6a3a      	ldr	r2, [r7, #32]
 8003fca:	e841 2300 	strex	r3, r2, [r1]
 8003fce:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1e5      	bne.n	8003fa2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e00f      	b.n	8004012 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	bf0c      	ite	eq
 8004002:	2301      	moveq	r3, #1
 8004004:	2300      	movne	r3, #0
 8004006:	b2db      	uxtb	r3, r3
 8004008:	461a      	mov	r2, r3
 800400a:	79fb      	ldrb	r3, [r7, #7]
 800400c:	429a      	cmp	r2, r3
 800400e:	d09f      	beq.n	8003f50 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3740      	adds	r7, #64	; 0x40
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	60f8      	str	r0, [r7, #12]
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	4613      	mov	r3, r2
 8004026:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	88fa      	ldrh	r2, [r7, #6]
 8004032:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	88fa      	ldrh	r2, [r7, #6]
 8004038:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2222      	movs	r2, #34	; 0x22
 8004044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d007      	beq.n	8004060 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800405e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695a      	ldr	r2, [r3, #20]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0201 	orr.w	r2, r2, #1
 800406e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0220 	orr.w	r2, r2, #32
 800407e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800408c:	b480      	push	{r7}
 800408e:	b095      	sub	sp, #84	; 0x54
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	330c      	adds	r3, #12
 800409a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800409e:	e853 3f00 	ldrex	r3, [r3]
 80040a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80040a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	330c      	adds	r3, #12
 80040b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040b4:	643a      	str	r2, [r7, #64]	; 0x40
 80040b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040bc:	e841 2300 	strex	r3, r2, [r1]
 80040c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e5      	bne.n	8004094 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3314      	adds	r3, #20
 80040ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	e853 3f00 	ldrex	r3, [r3]
 80040d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f023 0301 	bic.w	r3, r3, #1
 80040de:	64bb      	str	r3, [r7, #72]	; 0x48
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	3314      	adds	r3, #20
 80040e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040f0:	e841 2300 	strex	r3, r2, [r1]
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e5      	bne.n	80040c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004100:	2b01      	cmp	r3, #1
 8004102:	d119      	bne.n	8004138 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	330c      	adds	r3, #12
 800410a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	e853 3f00 	ldrex	r3, [r3]
 8004112:	60bb      	str	r3, [r7, #8]
   return(result);
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f023 0310 	bic.w	r3, r3, #16
 800411a:	647b      	str	r3, [r7, #68]	; 0x44
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004124:	61ba      	str	r2, [r7, #24]
 8004126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004128:	6979      	ldr	r1, [r7, #20]
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	e841 2300 	strex	r3, r2, [r1]
 8004130:	613b      	str	r3, [r7, #16]
   return(result);
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1e5      	bne.n	8004104 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004146:	bf00      	nop
 8004148:	3754      	adds	r7, #84	; 0x54
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f7ff fed3 	bl	8003f16 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004170:	bf00      	nop
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b21      	cmp	r3, #33	; 0x21
 800418a:	d13e      	bne.n	800420a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004194:	d114      	bne.n	80041c0 <UART_Transmit_IT+0x48>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d110      	bne.n	80041c0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	1c9a      	adds	r2, r3, #2
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	621a      	str	r2, [r3, #32]
 80041be:	e008      	b.n	80041d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	1c59      	adds	r1, r3, #1
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6211      	str	r1, [r2, #32]
 80041ca:	781a      	ldrb	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29b      	uxth	r3, r3
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	4619      	mov	r1, r3
 80041e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10f      	bne.n	8004206 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68da      	ldr	r2, [r3, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68da      	ldr	r2, [r3, #12]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004204:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	e000      	b.n	800420c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800420a:	2302      	movs	r3, #2
  }
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	bc80      	pop	{r7}
 8004214:	4770      	bx	lr

08004216 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b082      	sub	sp, #8
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800422c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7ff fe64 	bl	8003f04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b08c      	sub	sp, #48	; 0x30
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b22      	cmp	r3, #34	; 0x22
 8004258:	f040 80ae 	bne.w	80043b8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004264:	d117      	bne.n	8004296 <UART_Receive_IT+0x50>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d113      	bne.n	8004296 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800426e:	2300      	movs	r3, #0
 8004270:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004276:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	b29b      	uxth	r3, r3
 8004280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004284:	b29a      	uxth	r2, r3
 8004286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004288:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800428e:	1c9a      	adds	r2, r3, #2
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	629a      	str	r2, [r3, #40]	; 0x28
 8004294:	e026      	b.n	80042e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800429c:	2300      	movs	r3, #0
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a8:	d007      	beq.n	80042ba <UART_Receive_IT+0x74>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10a      	bne.n	80042c8 <UART_Receive_IT+0x82>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d106      	bne.n	80042c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	e008      	b.n	80042da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	4619      	mov	r1, r3
 80042f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d15d      	bne.n	80043b4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0220 	bic.w	r2, r2, #32
 8004306:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68da      	ldr	r2, [r3, #12]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004316:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695a      	ldr	r2, [r3, #20]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0201 	bic.w	r2, r2, #1
 8004326:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433a:	2b01      	cmp	r3, #1
 800433c:	d135      	bne.n	80043aa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	330c      	adds	r3, #12
 800434a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	e853 3f00 	ldrex	r3, [r3]
 8004352:	613b      	str	r3, [r7, #16]
   return(result);
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	f023 0310 	bic.w	r3, r3, #16
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	330c      	adds	r3, #12
 8004362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004364:	623a      	str	r2, [r7, #32]
 8004366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004368:	69f9      	ldr	r1, [r7, #28]
 800436a:	6a3a      	ldr	r2, [r7, #32]
 800436c:	e841 2300 	strex	r3, r2, [r1]
 8004370:	61bb      	str	r3, [r7, #24]
   return(result);
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1e5      	bne.n	8004344 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0310 	and.w	r3, r3, #16
 8004382:	2b10      	cmp	r3, #16
 8004384:	d10a      	bne.n	800439c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004386:	2300      	movs	r3, #0
 8004388:	60fb      	str	r3, [r7, #12]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80043a0:	4619      	mov	r1, r3
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff fdc0 	bl	8003f28 <HAL_UARTEx_RxEventCallback>
 80043a8:	e002      	b.n	80043b0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fc fc42 	bl	8000c34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80043b0:	2300      	movs	r3, #0
 80043b2:	e002      	b.n	80043ba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80043b4:	2300      	movs	r3, #0
 80043b6:	e000      	b.n	80043ba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80043b8:	2302      	movs	r3, #2
  }
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3730      	adds	r7, #48	; 0x30
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689a      	ldr	r2, [r3, #8]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80043fe:	f023 030c 	bic.w	r3, r3, #12
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	430b      	orrs	r3, r1
 800440a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699a      	ldr	r2, [r3, #24]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	430a      	orrs	r2, r1
 8004420:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a2c      	ldr	r2, [pc, #176]	; (80044d8 <UART_SetConfig+0x114>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d103      	bne.n	8004434 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800442c:	f7fe fd10 	bl	8002e50 <HAL_RCC_GetPCLK2Freq>
 8004430:	60f8      	str	r0, [r7, #12]
 8004432:	e002      	b.n	800443a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004434:	f7fe fcf8 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 8004438:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	009a      	lsls	r2, r3, #2
 8004444:	441a      	add	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004450:	4a22      	ldr	r2, [pc, #136]	; (80044dc <UART_SetConfig+0x118>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	0119      	lsls	r1, r3, #4
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	4613      	mov	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4413      	add	r3, r2
 8004462:	009a      	lsls	r2, r3, #2
 8004464:	441a      	add	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004470:	4b1a      	ldr	r3, [pc, #104]	; (80044dc <UART_SetConfig+0x118>)
 8004472:	fba3 0302 	umull	r0, r3, r3, r2
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	2064      	movs	r0, #100	; 0x64
 800447a:	fb00 f303 	mul.w	r3, r0, r3
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	3332      	adds	r3, #50	; 0x32
 8004484:	4a15      	ldr	r2, [pc, #84]	; (80044dc <UART_SetConfig+0x118>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004490:	4419      	add	r1, r3
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	009a      	lsls	r2, r3, #2
 800449c:	441a      	add	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80044a8:	4b0c      	ldr	r3, [pc, #48]	; (80044dc <UART_SetConfig+0x118>)
 80044aa:	fba3 0302 	umull	r0, r3, r3, r2
 80044ae:	095b      	lsrs	r3, r3, #5
 80044b0:	2064      	movs	r0, #100	; 0x64
 80044b2:	fb00 f303 	mul.w	r3, r0, r3
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	3332      	adds	r3, #50	; 0x32
 80044bc:	4a07      	ldr	r2, [pc, #28]	; (80044dc <UART_SetConfig+0x118>)
 80044be:	fba2 2303 	umull	r2, r3, r2, r3
 80044c2:	095b      	lsrs	r3, r3, #5
 80044c4:	f003 020f 	and.w	r2, r3, #15
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	440a      	add	r2, r1
 80044ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80044d0:	bf00      	nop
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40013800 	.word	0x40013800
 80044dc:	51eb851f 	.word	0x51eb851f

080044e0 <__errno>:
 80044e0:	4b01      	ldr	r3, [pc, #4]	; (80044e8 <__errno+0x8>)
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	2000000c 	.word	0x2000000c

080044ec <__libc_init_array>:
 80044ec:	b570      	push	{r4, r5, r6, lr}
 80044ee:	2600      	movs	r6, #0
 80044f0:	4d0c      	ldr	r5, [pc, #48]	; (8004524 <__libc_init_array+0x38>)
 80044f2:	4c0d      	ldr	r4, [pc, #52]	; (8004528 <__libc_init_array+0x3c>)
 80044f4:	1b64      	subs	r4, r4, r5
 80044f6:	10a4      	asrs	r4, r4, #2
 80044f8:	42a6      	cmp	r6, r4
 80044fa:	d109      	bne.n	8004510 <__libc_init_array+0x24>
 80044fc:	f002 feba 	bl	8007274 <_init>
 8004500:	2600      	movs	r6, #0
 8004502:	4d0a      	ldr	r5, [pc, #40]	; (800452c <__libc_init_array+0x40>)
 8004504:	4c0a      	ldr	r4, [pc, #40]	; (8004530 <__libc_init_array+0x44>)
 8004506:	1b64      	subs	r4, r4, r5
 8004508:	10a4      	asrs	r4, r4, #2
 800450a:	42a6      	cmp	r6, r4
 800450c:	d105      	bne.n	800451a <__libc_init_array+0x2e>
 800450e:	bd70      	pop	{r4, r5, r6, pc}
 8004510:	f855 3b04 	ldr.w	r3, [r5], #4
 8004514:	4798      	blx	r3
 8004516:	3601      	adds	r6, #1
 8004518:	e7ee      	b.n	80044f8 <__libc_init_array+0xc>
 800451a:	f855 3b04 	ldr.w	r3, [r5], #4
 800451e:	4798      	blx	r3
 8004520:	3601      	adds	r6, #1
 8004522:	e7f2      	b.n	800450a <__libc_init_array+0x1e>
 8004524:	080076d4 	.word	0x080076d4
 8004528:	080076d4 	.word	0x080076d4
 800452c:	080076d4 	.word	0x080076d4
 8004530:	080076d8 	.word	0x080076d8

08004534 <memset>:
 8004534:	4603      	mov	r3, r0
 8004536:	4402      	add	r2, r0
 8004538:	4293      	cmp	r3, r2
 800453a:	d100      	bne.n	800453e <memset+0xa>
 800453c:	4770      	bx	lr
 800453e:	f803 1b01 	strb.w	r1, [r3], #1
 8004542:	e7f9      	b.n	8004538 <memset+0x4>

08004544 <__cvt>:
 8004544:	2b00      	cmp	r3, #0
 8004546:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800454a:	461f      	mov	r7, r3
 800454c:	bfbb      	ittet	lt
 800454e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004552:	461f      	movlt	r7, r3
 8004554:	2300      	movge	r3, #0
 8004556:	232d      	movlt	r3, #45	; 0x2d
 8004558:	b088      	sub	sp, #32
 800455a:	4614      	mov	r4, r2
 800455c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800455e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004560:	7013      	strb	r3, [r2, #0]
 8004562:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004564:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004568:	f023 0820 	bic.w	r8, r3, #32
 800456c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004570:	d005      	beq.n	800457e <__cvt+0x3a>
 8004572:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004576:	d100      	bne.n	800457a <__cvt+0x36>
 8004578:	3501      	adds	r5, #1
 800457a:	2302      	movs	r3, #2
 800457c:	e000      	b.n	8004580 <__cvt+0x3c>
 800457e:	2303      	movs	r3, #3
 8004580:	aa07      	add	r2, sp, #28
 8004582:	9204      	str	r2, [sp, #16]
 8004584:	aa06      	add	r2, sp, #24
 8004586:	e9cd a202 	strd	sl, r2, [sp, #8]
 800458a:	e9cd 3500 	strd	r3, r5, [sp]
 800458e:	4622      	mov	r2, r4
 8004590:	463b      	mov	r3, r7
 8004592:	f000 fce5 	bl	8004f60 <_dtoa_r>
 8004596:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800459a:	4606      	mov	r6, r0
 800459c:	d102      	bne.n	80045a4 <__cvt+0x60>
 800459e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80045a0:	07db      	lsls	r3, r3, #31
 80045a2:	d522      	bpl.n	80045ea <__cvt+0xa6>
 80045a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045a8:	eb06 0905 	add.w	r9, r6, r5
 80045ac:	d110      	bne.n	80045d0 <__cvt+0x8c>
 80045ae:	7833      	ldrb	r3, [r6, #0]
 80045b0:	2b30      	cmp	r3, #48	; 0x30
 80045b2:	d10a      	bne.n	80045ca <__cvt+0x86>
 80045b4:	2200      	movs	r2, #0
 80045b6:	2300      	movs	r3, #0
 80045b8:	4620      	mov	r0, r4
 80045ba:	4639      	mov	r1, r7
 80045bc:	f7fc f9f4 	bl	80009a8 <__aeabi_dcmpeq>
 80045c0:	b918      	cbnz	r0, 80045ca <__cvt+0x86>
 80045c2:	f1c5 0501 	rsb	r5, r5, #1
 80045c6:	f8ca 5000 	str.w	r5, [sl]
 80045ca:	f8da 3000 	ldr.w	r3, [sl]
 80045ce:	4499      	add	r9, r3
 80045d0:	2200      	movs	r2, #0
 80045d2:	2300      	movs	r3, #0
 80045d4:	4620      	mov	r0, r4
 80045d6:	4639      	mov	r1, r7
 80045d8:	f7fc f9e6 	bl	80009a8 <__aeabi_dcmpeq>
 80045dc:	b108      	cbz	r0, 80045e2 <__cvt+0x9e>
 80045de:	f8cd 901c 	str.w	r9, [sp, #28]
 80045e2:	2230      	movs	r2, #48	; 0x30
 80045e4:	9b07      	ldr	r3, [sp, #28]
 80045e6:	454b      	cmp	r3, r9
 80045e8:	d307      	bcc.n	80045fa <__cvt+0xb6>
 80045ea:	4630      	mov	r0, r6
 80045ec:	9b07      	ldr	r3, [sp, #28]
 80045ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80045f0:	1b9b      	subs	r3, r3, r6
 80045f2:	6013      	str	r3, [r2, #0]
 80045f4:	b008      	add	sp, #32
 80045f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045fa:	1c59      	adds	r1, r3, #1
 80045fc:	9107      	str	r1, [sp, #28]
 80045fe:	701a      	strb	r2, [r3, #0]
 8004600:	e7f0      	b.n	80045e4 <__cvt+0xa0>

08004602 <__exponent>:
 8004602:	4603      	mov	r3, r0
 8004604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004606:	2900      	cmp	r1, #0
 8004608:	f803 2b02 	strb.w	r2, [r3], #2
 800460c:	bfb6      	itet	lt
 800460e:	222d      	movlt	r2, #45	; 0x2d
 8004610:	222b      	movge	r2, #43	; 0x2b
 8004612:	4249      	neglt	r1, r1
 8004614:	2909      	cmp	r1, #9
 8004616:	7042      	strb	r2, [r0, #1]
 8004618:	dd2b      	ble.n	8004672 <__exponent+0x70>
 800461a:	f10d 0407 	add.w	r4, sp, #7
 800461e:	46a4      	mov	ip, r4
 8004620:	270a      	movs	r7, #10
 8004622:	fb91 f6f7 	sdiv	r6, r1, r7
 8004626:	460a      	mov	r2, r1
 8004628:	46a6      	mov	lr, r4
 800462a:	fb07 1516 	mls	r5, r7, r6, r1
 800462e:	2a63      	cmp	r2, #99	; 0x63
 8004630:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004634:	4631      	mov	r1, r6
 8004636:	f104 34ff 	add.w	r4, r4, #4294967295
 800463a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800463e:	dcf0      	bgt.n	8004622 <__exponent+0x20>
 8004640:	3130      	adds	r1, #48	; 0x30
 8004642:	f1ae 0502 	sub.w	r5, lr, #2
 8004646:	f804 1c01 	strb.w	r1, [r4, #-1]
 800464a:	4629      	mov	r1, r5
 800464c:	1c44      	adds	r4, r0, #1
 800464e:	4561      	cmp	r1, ip
 8004650:	d30a      	bcc.n	8004668 <__exponent+0x66>
 8004652:	f10d 0209 	add.w	r2, sp, #9
 8004656:	eba2 020e 	sub.w	r2, r2, lr
 800465a:	4565      	cmp	r5, ip
 800465c:	bf88      	it	hi
 800465e:	2200      	movhi	r2, #0
 8004660:	4413      	add	r3, r2
 8004662:	1a18      	subs	r0, r3, r0
 8004664:	b003      	add	sp, #12
 8004666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004668:	f811 2b01 	ldrb.w	r2, [r1], #1
 800466c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004670:	e7ed      	b.n	800464e <__exponent+0x4c>
 8004672:	2330      	movs	r3, #48	; 0x30
 8004674:	3130      	adds	r1, #48	; 0x30
 8004676:	7083      	strb	r3, [r0, #2]
 8004678:	70c1      	strb	r1, [r0, #3]
 800467a:	1d03      	adds	r3, r0, #4
 800467c:	e7f1      	b.n	8004662 <__exponent+0x60>
	...

08004680 <_printf_float>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	b091      	sub	sp, #68	; 0x44
 8004686:	460c      	mov	r4, r1
 8004688:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800468c:	4616      	mov	r6, r2
 800468e:	461f      	mov	r7, r3
 8004690:	4605      	mov	r5, r0
 8004692:	f001 fa53 	bl	8005b3c <_localeconv_r>
 8004696:	6803      	ldr	r3, [r0, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	9309      	str	r3, [sp, #36]	; 0x24
 800469c:	f7fb fd58 	bl	8000150 <strlen>
 80046a0:	2300      	movs	r3, #0
 80046a2:	930e      	str	r3, [sp, #56]	; 0x38
 80046a4:	f8d8 3000 	ldr.w	r3, [r8]
 80046a8:	900a      	str	r0, [sp, #40]	; 0x28
 80046aa:	3307      	adds	r3, #7
 80046ac:	f023 0307 	bic.w	r3, r3, #7
 80046b0:	f103 0208 	add.w	r2, r3, #8
 80046b4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80046b8:	f8d4 b000 	ldr.w	fp, [r4]
 80046bc:	f8c8 2000 	str.w	r2, [r8]
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80046c8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80046cc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80046d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80046d2:	f04f 32ff 	mov.w	r2, #4294967295
 80046d6:	4640      	mov	r0, r8
 80046d8:	4b9c      	ldr	r3, [pc, #624]	; (800494c <_printf_float+0x2cc>)
 80046da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046dc:	f7fc f996 	bl	8000a0c <__aeabi_dcmpun>
 80046e0:	bb70      	cbnz	r0, 8004740 <_printf_float+0xc0>
 80046e2:	f04f 32ff 	mov.w	r2, #4294967295
 80046e6:	4640      	mov	r0, r8
 80046e8:	4b98      	ldr	r3, [pc, #608]	; (800494c <_printf_float+0x2cc>)
 80046ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046ec:	f7fc f970 	bl	80009d0 <__aeabi_dcmple>
 80046f0:	bb30      	cbnz	r0, 8004740 <_printf_float+0xc0>
 80046f2:	2200      	movs	r2, #0
 80046f4:	2300      	movs	r3, #0
 80046f6:	4640      	mov	r0, r8
 80046f8:	4651      	mov	r1, sl
 80046fa:	f7fc f95f 	bl	80009bc <__aeabi_dcmplt>
 80046fe:	b110      	cbz	r0, 8004706 <_printf_float+0x86>
 8004700:	232d      	movs	r3, #45	; 0x2d
 8004702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004706:	4b92      	ldr	r3, [pc, #584]	; (8004950 <_printf_float+0x2d0>)
 8004708:	4892      	ldr	r0, [pc, #584]	; (8004954 <_printf_float+0x2d4>)
 800470a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800470e:	bf94      	ite	ls
 8004710:	4698      	movls	r8, r3
 8004712:	4680      	movhi	r8, r0
 8004714:	2303      	movs	r3, #3
 8004716:	f04f 0a00 	mov.w	sl, #0
 800471a:	6123      	str	r3, [r4, #16]
 800471c:	f02b 0304 	bic.w	r3, fp, #4
 8004720:	6023      	str	r3, [r4, #0]
 8004722:	4633      	mov	r3, r6
 8004724:	4621      	mov	r1, r4
 8004726:	4628      	mov	r0, r5
 8004728:	9700      	str	r7, [sp, #0]
 800472a:	aa0f      	add	r2, sp, #60	; 0x3c
 800472c:	f000 f9d4 	bl	8004ad8 <_printf_common>
 8004730:	3001      	adds	r0, #1
 8004732:	f040 8090 	bne.w	8004856 <_printf_float+0x1d6>
 8004736:	f04f 30ff 	mov.w	r0, #4294967295
 800473a:	b011      	add	sp, #68	; 0x44
 800473c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004740:	4642      	mov	r2, r8
 8004742:	4653      	mov	r3, sl
 8004744:	4640      	mov	r0, r8
 8004746:	4651      	mov	r1, sl
 8004748:	f7fc f960 	bl	8000a0c <__aeabi_dcmpun>
 800474c:	b148      	cbz	r0, 8004762 <_printf_float+0xe2>
 800474e:	f1ba 0f00 	cmp.w	sl, #0
 8004752:	bfb8      	it	lt
 8004754:	232d      	movlt	r3, #45	; 0x2d
 8004756:	4880      	ldr	r0, [pc, #512]	; (8004958 <_printf_float+0x2d8>)
 8004758:	bfb8      	it	lt
 800475a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800475e:	4b7f      	ldr	r3, [pc, #508]	; (800495c <_printf_float+0x2dc>)
 8004760:	e7d3      	b.n	800470a <_printf_float+0x8a>
 8004762:	6863      	ldr	r3, [r4, #4]
 8004764:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	d142      	bne.n	80047f2 <_printf_float+0x172>
 800476c:	2306      	movs	r3, #6
 800476e:	6063      	str	r3, [r4, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	9206      	str	r2, [sp, #24]
 8004774:	aa0e      	add	r2, sp, #56	; 0x38
 8004776:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800477a:	aa0d      	add	r2, sp, #52	; 0x34
 800477c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004780:	9203      	str	r2, [sp, #12]
 8004782:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004786:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800478a:	6023      	str	r3, [r4, #0]
 800478c:	6863      	ldr	r3, [r4, #4]
 800478e:	4642      	mov	r2, r8
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	4628      	mov	r0, r5
 8004794:	4653      	mov	r3, sl
 8004796:	910b      	str	r1, [sp, #44]	; 0x2c
 8004798:	f7ff fed4 	bl	8004544 <__cvt>
 800479c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800479e:	4680      	mov	r8, r0
 80047a0:	2947      	cmp	r1, #71	; 0x47
 80047a2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80047a4:	d108      	bne.n	80047b8 <_printf_float+0x138>
 80047a6:	1cc8      	adds	r0, r1, #3
 80047a8:	db02      	blt.n	80047b0 <_printf_float+0x130>
 80047aa:	6863      	ldr	r3, [r4, #4]
 80047ac:	4299      	cmp	r1, r3
 80047ae:	dd40      	ble.n	8004832 <_printf_float+0x1b2>
 80047b0:	f1a9 0902 	sub.w	r9, r9, #2
 80047b4:	fa5f f989 	uxtb.w	r9, r9
 80047b8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80047bc:	d81f      	bhi.n	80047fe <_printf_float+0x17e>
 80047be:	464a      	mov	r2, r9
 80047c0:	3901      	subs	r1, #1
 80047c2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047c6:	910d      	str	r1, [sp, #52]	; 0x34
 80047c8:	f7ff ff1b 	bl	8004602 <__exponent>
 80047cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047ce:	4682      	mov	sl, r0
 80047d0:	1813      	adds	r3, r2, r0
 80047d2:	2a01      	cmp	r2, #1
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	dc02      	bgt.n	80047de <_printf_float+0x15e>
 80047d8:	6822      	ldr	r2, [r4, #0]
 80047da:	07d2      	lsls	r2, r2, #31
 80047dc:	d501      	bpl.n	80047e2 <_printf_float+0x162>
 80047de:	3301      	adds	r3, #1
 80047e0:	6123      	str	r3, [r4, #16]
 80047e2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d09b      	beq.n	8004722 <_printf_float+0xa2>
 80047ea:	232d      	movs	r3, #45	; 0x2d
 80047ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047f0:	e797      	b.n	8004722 <_printf_float+0xa2>
 80047f2:	2947      	cmp	r1, #71	; 0x47
 80047f4:	d1bc      	bne.n	8004770 <_printf_float+0xf0>
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1ba      	bne.n	8004770 <_printf_float+0xf0>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e7b7      	b.n	800476e <_printf_float+0xee>
 80047fe:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004802:	d118      	bne.n	8004836 <_printf_float+0x1b6>
 8004804:	2900      	cmp	r1, #0
 8004806:	6863      	ldr	r3, [r4, #4]
 8004808:	dd0b      	ble.n	8004822 <_printf_float+0x1a2>
 800480a:	6121      	str	r1, [r4, #16]
 800480c:	b913      	cbnz	r3, 8004814 <_printf_float+0x194>
 800480e:	6822      	ldr	r2, [r4, #0]
 8004810:	07d0      	lsls	r0, r2, #31
 8004812:	d502      	bpl.n	800481a <_printf_float+0x19a>
 8004814:	3301      	adds	r3, #1
 8004816:	440b      	add	r3, r1
 8004818:	6123      	str	r3, [r4, #16]
 800481a:	f04f 0a00 	mov.w	sl, #0
 800481e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004820:	e7df      	b.n	80047e2 <_printf_float+0x162>
 8004822:	b913      	cbnz	r3, 800482a <_printf_float+0x1aa>
 8004824:	6822      	ldr	r2, [r4, #0]
 8004826:	07d2      	lsls	r2, r2, #31
 8004828:	d501      	bpl.n	800482e <_printf_float+0x1ae>
 800482a:	3302      	adds	r3, #2
 800482c:	e7f4      	b.n	8004818 <_printf_float+0x198>
 800482e:	2301      	movs	r3, #1
 8004830:	e7f2      	b.n	8004818 <_printf_float+0x198>
 8004832:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004836:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004838:	4299      	cmp	r1, r3
 800483a:	db05      	blt.n	8004848 <_printf_float+0x1c8>
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	6121      	str	r1, [r4, #16]
 8004840:	07d8      	lsls	r0, r3, #31
 8004842:	d5ea      	bpl.n	800481a <_printf_float+0x19a>
 8004844:	1c4b      	adds	r3, r1, #1
 8004846:	e7e7      	b.n	8004818 <_printf_float+0x198>
 8004848:	2900      	cmp	r1, #0
 800484a:	bfcc      	ite	gt
 800484c:	2201      	movgt	r2, #1
 800484e:	f1c1 0202 	rsble	r2, r1, #2
 8004852:	4413      	add	r3, r2
 8004854:	e7e0      	b.n	8004818 <_printf_float+0x198>
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	055a      	lsls	r2, r3, #21
 800485a:	d407      	bmi.n	800486c <_printf_float+0x1ec>
 800485c:	6923      	ldr	r3, [r4, #16]
 800485e:	4642      	mov	r2, r8
 8004860:	4631      	mov	r1, r6
 8004862:	4628      	mov	r0, r5
 8004864:	47b8      	blx	r7
 8004866:	3001      	adds	r0, #1
 8004868:	d12b      	bne.n	80048c2 <_printf_float+0x242>
 800486a:	e764      	b.n	8004736 <_printf_float+0xb6>
 800486c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004870:	f240 80dd 	bls.w	8004a2e <_printf_float+0x3ae>
 8004874:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004878:	2200      	movs	r2, #0
 800487a:	2300      	movs	r3, #0
 800487c:	f7fc f894 	bl	80009a8 <__aeabi_dcmpeq>
 8004880:	2800      	cmp	r0, #0
 8004882:	d033      	beq.n	80048ec <_printf_float+0x26c>
 8004884:	2301      	movs	r3, #1
 8004886:	4631      	mov	r1, r6
 8004888:	4628      	mov	r0, r5
 800488a:	4a35      	ldr	r2, [pc, #212]	; (8004960 <_printf_float+0x2e0>)
 800488c:	47b8      	blx	r7
 800488e:	3001      	adds	r0, #1
 8004890:	f43f af51 	beq.w	8004736 <_printf_float+0xb6>
 8004894:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004898:	429a      	cmp	r2, r3
 800489a:	db02      	blt.n	80048a2 <_printf_float+0x222>
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	07d8      	lsls	r0, r3, #31
 80048a0:	d50f      	bpl.n	80048c2 <_printf_float+0x242>
 80048a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048a6:	4631      	mov	r1, r6
 80048a8:	4628      	mov	r0, r5
 80048aa:	47b8      	blx	r7
 80048ac:	3001      	adds	r0, #1
 80048ae:	f43f af42 	beq.w	8004736 <_printf_float+0xb6>
 80048b2:	f04f 0800 	mov.w	r8, #0
 80048b6:	f104 091a 	add.w	r9, r4, #26
 80048ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048bc:	3b01      	subs	r3, #1
 80048be:	4543      	cmp	r3, r8
 80048c0:	dc09      	bgt.n	80048d6 <_printf_float+0x256>
 80048c2:	6823      	ldr	r3, [r4, #0]
 80048c4:	079b      	lsls	r3, r3, #30
 80048c6:	f100 8102 	bmi.w	8004ace <_printf_float+0x44e>
 80048ca:	68e0      	ldr	r0, [r4, #12]
 80048cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80048ce:	4298      	cmp	r0, r3
 80048d0:	bfb8      	it	lt
 80048d2:	4618      	movlt	r0, r3
 80048d4:	e731      	b.n	800473a <_printf_float+0xba>
 80048d6:	2301      	movs	r3, #1
 80048d8:	464a      	mov	r2, r9
 80048da:	4631      	mov	r1, r6
 80048dc:	4628      	mov	r0, r5
 80048de:	47b8      	blx	r7
 80048e0:	3001      	adds	r0, #1
 80048e2:	f43f af28 	beq.w	8004736 <_printf_float+0xb6>
 80048e6:	f108 0801 	add.w	r8, r8, #1
 80048ea:	e7e6      	b.n	80048ba <_printf_float+0x23a>
 80048ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	dc38      	bgt.n	8004964 <_printf_float+0x2e4>
 80048f2:	2301      	movs	r3, #1
 80048f4:	4631      	mov	r1, r6
 80048f6:	4628      	mov	r0, r5
 80048f8:	4a19      	ldr	r2, [pc, #100]	; (8004960 <_printf_float+0x2e0>)
 80048fa:	47b8      	blx	r7
 80048fc:	3001      	adds	r0, #1
 80048fe:	f43f af1a 	beq.w	8004736 <_printf_float+0xb6>
 8004902:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004906:	4313      	orrs	r3, r2
 8004908:	d102      	bne.n	8004910 <_printf_float+0x290>
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	07d9      	lsls	r1, r3, #31
 800490e:	d5d8      	bpl.n	80048c2 <_printf_float+0x242>
 8004910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004914:	4631      	mov	r1, r6
 8004916:	4628      	mov	r0, r5
 8004918:	47b8      	blx	r7
 800491a:	3001      	adds	r0, #1
 800491c:	f43f af0b 	beq.w	8004736 <_printf_float+0xb6>
 8004920:	f04f 0900 	mov.w	r9, #0
 8004924:	f104 0a1a 	add.w	sl, r4, #26
 8004928:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800492a:	425b      	negs	r3, r3
 800492c:	454b      	cmp	r3, r9
 800492e:	dc01      	bgt.n	8004934 <_printf_float+0x2b4>
 8004930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004932:	e794      	b.n	800485e <_printf_float+0x1de>
 8004934:	2301      	movs	r3, #1
 8004936:	4652      	mov	r2, sl
 8004938:	4631      	mov	r1, r6
 800493a:	4628      	mov	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	3001      	adds	r0, #1
 8004940:	f43f aef9 	beq.w	8004736 <_printf_float+0xb6>
 8004944:	f109 0901 	add.w	r9, r9, #1
 8004948:	e7ee      	b.n	8004928 <_printf_float+0x2a8>
 800494a:	bf00      	nop
 800494c:	7fefffff 	.word	0x7fefffff
 8004950:	080072f4 	.word	0x080072f4
 8004954:	080072f8 	.word	0x080072f8
 8004958:	08007300 	.word	0x08007300
 800495c:	080072fc 	.word	0x080072fc
 8004960:	08007304 	.word	0x08007304
 8004964:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004966:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004968:	429a      	cmp	r2, r3
 800496a:	bfa8      	it	ge
 800496c:	461a      	movge	r2, r3
 800496e:	2a00      	cmp	r2, #0
 8004970:	4691      	mov	r9, r2
 8004972:	dc37      	bgt.n	80049e4 <_printf_float+0x364>
 8004974:	f04f 0b00 	mov.w	fp, #0
 8004978:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800497c:	f104 021a 	add.w	r2, r4, #26
 8004980:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004984:	ebaa 0309 	sub.w	r3, sl, r9
 8004988:	455b      	cmp	r3, fp
 800498a:	dc33      	bgt.n	80049f4 <_printf_float+0x374>
 800498c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004990:	429a      	cmp	r2, r3
 8004992:	db3b      	blt.n	8004a0c <_printf_float+0x38c>
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	07da      	lsls	r2, r3, #31
 8004998:	d438      	bmi.n	8004a0c <_printf_float+0x38c>
 800499a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800499c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800499e:	eba2 030a 	sub.w	r3, r2, sl
 80049a2:	eba2 0901 	sub.w	r9, r2, r1
 80049a6:	4599      	cmp	r9, r3
 80049a8:	bfa8      	it	ge
 80049aa:	4699      	movge	r9, r3
 80049ac:	f1b9 0f00 	cmp.w	r9, #0
 80049b0:	dc34      	bgt.n	8004a1c <_printf_float+0x39c>
 80049b2:	f04f 0800 	mov.w	r8, #0
 80049b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049ba:	f104 0a1a 	add.w	sl, r4, #26
 80049be:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80049c2:	1a9b      	subs	r3, r3, r2
 80049c4:	eba3 0309 	sub.w	r3, r3, r9
 80049c8:	4543      	cmp	r3, r8
 80049ca:	f77f af7a 	ble.w	80048c2 <_printf_float+0x242>
 80049ce:	2301      	movs	r3, #1
 80049d0:	4652      	mov	r2, sl
 80049d2:	4631      	mov	r1, r6
 80049d4:	4628      	mov	r0, r5
 80049d6:	47b8      	blx	r7
 80049d8:	3001      	adds	r0, #1
 80049da:	f43f aeac 	beq.w	8004736 <_printf_float+0xb6>
 80049de:	f108 0801 	add.w	r8, r8, #1
 80049e2:	e7ec      	b.n	80049be <_printf_float+0x33e>
 80049e4:	4613      	mov	r3, r2
 80049e6:	4631      	mov	r1, r6
 80049e8:	4642      	mov	r2, r8
 80049ea:	4628      	mov	r0, r5
 80049ec:	47b8      	blx	r7
 80049ee:	3001      	adds	r0, #1
 80049f0:	d1c0      	bne.n	8004974 <_printf_float+0x2f4>
 80049f2:	e6a0      	b.n	8004736 <_printf_float+0xb6>
 80049f4:	2301      	movs	r3, #1
 80049f6:	4631      	mov	r1, r6
 80049f8:	4628      	mov	r0, r5
 80049fa:	920b      	str	r2, [sp, #44]	; 0x2c
 80049fc:	47b8      	blx	r7
 80049fe:	3001      	adds	r0, #1
 8004a00:	f43f ae99 	beq.w	8004736 <_printf_float+0xb6>
 8004a04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a06:	f10b 0b01 	add.w	fp, fp, #1
 8004a0a:	e7b9      	b.n	8004980 <_printf_float+0x300>
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a12:	4628      	mov	r0, r5
 8004a14:	47b8      	blx	r7
 8004a16:	3001      	adds	r0, #1
 8004a18:	d1bf      	bne.n	800499a <_printf_float+0x31a>
 8004a1a:	e68c      	b.n	8004736 <_printf_float+0xb6>
 8004a1c:	464b      	mov	r3, r9
 8004a1e:	4631      	mov	r1, r6
 8004a20:	4628      	mov	r0, r5
 8004a22:	eb08 020a 	add.w	r2, r8, sl
 8004a26:	47b8      	blx	r7
 8004a28:	3001      	adds	r0, #1
 8004a2a:	d1c2      	bne.n	80049b2 <_printf_float+0x332>
 8004a2c:	e683      	b.n	8004736 <_printf_float+0xb6>
 8004a2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a30:	2a01      	cmp	r2, #1
 8004a32:	dc01      	bgt.n	8004a38 <_printf_float+0x3b8>
 8004a34:	07db      	lsls	r3, r3, #31
 8004a36:	d537      	bpl.n	8004aa8 <_printf_float+0x428>
 8004a38:	2301      	movs	r3, #1
 8004a3a:	4642      	mov	r2, r8
 8004a3c:	4631      	mov	r1, r6
 8004a3e:	4628      	mov	r0, r5
 8004a40:	47b8      	blx	r7
 8004a42:	3001      	adds	r0, #1
 8004a44:	f43f ae77 	beq.w	8004736 <_printf_float+0xb6>
 8004a48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f ae6f 	beq.w	8004736 <_printf_float+0xb6>
 8004a58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	2300      	movs	r3, #0
 8004a60:	f7fb ffa2 	bl	80009a8 <__aeabi_dcmpeq>
 8004a64:	b9d8      	cbnz	r0, 8004a9e <_printf_float+0x41e>
 8004a66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a68:	f108 0201 	add.w	r2, r8, #1
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4628      	mov	r0, r5
 8004a72:	47b8      	blx	r7
 8004a74:	3001      	adds	r0, #1
 8004a76:	d10e      	bne.n	8004a96 <_printf_float+0x416>
 8004a78:	e65d      	b.n	8004736 <_printf_float+0xb6>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	464a      	mov	r2, r9
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	f43f ae56 	beq.w	8004736 <_printf_float+0xb6>
 8004a8a:	f108 0801 	add.w	r8, r8, #1
 8004a8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a90:	3b01      	subs	r3, #1
 8004a92:	4543      	cmp	r3, r8
 8004a94:	dcf1      	bgt.n	8004a7a <_printf_float+0x3fa>
 8004a96:	4653      	mov	r3, sl
 8004a98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a9c:	e6e0      	b.n	8004860 <_printf_float+0x1e0>
 8004a9e:	f04f 0800 	mov.w	r8, #0
 8004aa2:	f104 091a 	add.w	r9, r4, #26
 8004aa6:	e7f2      	b.n	8004a8e <_printf_float+0x40e>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	4642      	mov	r2, r8
 8004aac:	e7df      	b.n	8004a6e <_printf_float+0x3ee>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	464a      	mov	r2, r9
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	47b8      	blx	r7
 8004ab8:	3001      	adds	r0, #1
 8004aba:	f43f ae3c 	beq.w	8004736 <_printf_float+0xb6>
 8004abe:	f108 0801 	add.w	r8, r8, #1
 8004ac2:	68e3      	ldr	r3, [r4, #12]
 8004ac4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004ac6:	1a5b      	subs	r3, r3, r1
 8004ac8:	4543      	cmp	r3, r8
 8004aca:	dcf0      	bgt.n	8004aae <_printf_float+0x42e>
 8004acc:	e6fd      	b.n	80048ca <_printf_float+0x24a>
 8004ace:	f04f 0800 	mov.w	r8, #0
 8004ad2:	f104 0919 	add.w	r9, r4, #25
 8004ad6:	e7f4      	b.n	8004ac2 <_printf_float+0x442>

08004ad8 <_printf_common>:
 8004ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004adc:	4616      	mov	r6, r2
 8004ade:	4699      	mov	r9, r3
 8004ae0:	688a      	ldr	r2, [r1, #8]
 8004ae2:	690b      	ldr	r3, [r1, #16]
 8004ae4:	4607      	mov	r7, r0
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	bfb8      	it	lt
 8004aea:	4613      	movlt	r3, r2
 8004aec:	6033      	str	r3, [r6, #0]
 8004aee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004af2:	460c      	mov	r4, r1
 8004af4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004af8:	b10a      	cbz	r2, 8004afe <_printf_common+0x26>
 8004afa:	3301      	adds	r3, #1
 8004afc:	6033      	str	r3, [r6, #0]
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	0699      	lsls	r1, r3, #26
 8004b02:	bf42      	ittt	mi
 8004b04:	6833      	ldrmi	r3, [r6, #0]
 8004b06:	3302      	addmi	r3, #2
 8004b08:	6033      	strmi	r3, [r6, #0]
 8004b0a:	6825      	ldr	r5, [r4, #0]
 8004b0c:	f015 0506 	ands.w	r5, r5, #6
 8004b10:	d106      	bne.n	8004b20 <_printf_common+0x48>
 8004b12:	f104 0a19 	add.w	sl, r4, #25
 8004b16:	68e3      	ldr	r3, [r4, #12]
 8004b18:	6832      	ldr	r2, [r6, #0]
 8004b1a:	1a9b      	subs	r3, r3, r2
 8004b1c:	42ab      	cmp	r3, r5
 8004b1e:	dc28      	bgt.n	8004b72 <_printf_common+0x9a>
 8004b20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b24:	1e13      	subs	r3, r2, #0
 8004b26:	6822      	ldr	r2, [r4, #0]
 8004b28:	bf18      	it	ne
 8004b2a:	2301      	movne	r3, #1
 8004b2c:	0692      	lsls	r2, r2, #26
 8004b2e:	d42d      	bmi.n	8004b8c <_printf_common+0xb4>
 8004b30:	4649      	mov	r1, r9
 8004b32:	4638      	mov	r0, r7
 8004b34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b38:	47c0      	blx	r8
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d020      	beq.n	8004b80 <_printf_common+0xa8>
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	68e5      	ldr	r5, [r4, #12]
 8004b42:	f003 0306 	and.w	r3, r3, #6
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	bf18      	it	ne
 8004b4a:	2500      	movne	r5, #0
 8004b4c:	6832      	ldr	r2, [r6, #0]
 8004b4e:	f04f 0600 	mov.w	r6, #0
 8004b52:	68a3      	ldr	r3, [r4, #8]
 8004b54:	bf08      	it	eq
 8004b56:	1aad      	subeq	r5, r5, r2
 8004b58:	6922      	ldr	r2, [r4, #16]
 8004b5a:	bf08      	it	eq
 8004b5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b60:	4293      	cmp	r3, r2
 8004b62:	bfc4      	itt	gt
 8004b64:	1a9b      	subgt	r3, r3, r2
 8004b66:	18ed      	addgt	r5, r5, r3
 8004b68:	341a      	adds	r4, #26
 8004b6a:	42b5      	cmp	r5, r6
 8004b6c:	d11a      	bne.n	8004ba4 <_printf_common+0xcc>
 8004b6e:	2000      	movs	r0, #0
 8004b70:	e008      	b.n	8004b84 <_printf_common+0xac>
 8004b72:	2301      	movs	r3, #1
 8004b74:	4652      	mov	r2, sl
 8004b76:	4649      	mov	r1, r9
 8004b78:	4638      	mov	r0, r7
 8004b7a:	47c0      	blx	r8
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	d103      	bne.n	8004b88 <_printf_common+0xb0>
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295
 8004b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b88:	3501      	adds	r5, #1
 8004b8a:	e7c4      	b.n	8004b16 <_printf_common+0x3e>
 8004b8c:	2030      	movs	r0, #48	; 0x30
 8004b8e:	18e1      	adds	r1, r4, r3
 8004b90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b9a:	4422      	add	r2, r4
 8004b9c:	3302      	adds	r3, #2
 8004b9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ba2:	e7c5      	b.n	8004b30 <_printf_common+0x58>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	4622      	mov	r2, r4
 8004ba8:	4649      	mov	r1, r9
 8004baa:	4638      	mov	r0, r7
 8004bac:	47c0      	blx	r8
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d0e6      	beq.n	8004b80 <_printf_common+0xa8>
 8004bb2:	3601      	adds	r6, #1
 8004bb4:	e7d9      	b.n	8004b6a <_printf_common+0x92>
	...

08004bb8 <_printf_i>:
 8004bb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bbc:	460c      	mov	r4, r1
 8004bbe:	7e27      	ldrb	r7, [r4, #24]
 8004bc0:	4691      	mov	r9, r2
 8004bc2:	2f78      	cmp	r7, #120	; 0x78
 8004bc4:	4680      	mov	r8, r0
 8004bc6:	469a      	mov	sl, r3
 8004bc8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004bca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bce:	d807      	bhi.n	8004be0 <_printf_i+0x28>
 8004bd0:	2f62      	cmp	r7, #98	; 0x62
 8004bd2:	d80a      	bhi.n	8004bea <_printf_i+0x32>
 8004bd4:	2f00      	cmp	r7, #0
 8004bd6:	f000 80d9 	beq.w	8004d8c <_printf_i+0x1d4>
 8004bda:	2f58      	cmp	r7, #88	; 0x58
 8004bdc:	f000 80a4 	beq.w	8004d28 <_printf_i+0x170>
 8004be0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004be4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004be8:	e03a      	b.n	8004c60 <_printf_i+0xa8>
 8004bea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004bee:	2b15      	cmp	r3, #21
 8004bf0:	d8f6      	bhi.n	8004be0 <_printf_i+0x28>
 8004bf2:	a001      	add	r0, pc, #4	; (adr r0, 8004bf8 <_printf_i+0x40>)
 8004bf4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004bf8:	08004c51 	.word	0x08004c51
 8004bfc:	08004c65 	.word	0x08004c65
 8004c00:	08004be1 	.word	0x08004be1
 8004c04:	08004be1 	.word	0x08004be1
 8004c08:	08004be1 	.word	0x08004be1
 8004c0c:	08004be1 	.word	0x08004be1
 8004c10:	08004c65 	.word	0x08004c65
 8004c14:	08004be1 	.word	0x08004be1
 8004c18:	08004be1 	.word	0x08004be1
 8004c1c:	08004be1 	.word	0x08004be1
 8004c20:	08004be1 	.word	0x08004be1
 8004c24:	08004d73 	.word	0x08004d73
 8004c28:	08004c95 	.word	0x08004c95
 8004c2c:	08004d55 	.word	0x08004d55
 8004c30:	08004be1 	.word	0x08004be1
 8004c34:	08004be1 	.word	0x08004be1
 8004c38:	08004d95 	.word	0x08004d95
 8004c3c:	08004be1 	.word	0x08004be1
 8004c40:	08004c95 	.word	0x08004c95
 8004c44:	08004be1 	.word	0x08004be1
 8004c48:	08004be1 	.word	0x08004be1
 8004c4c:	08004d5d 	.word	0x08004d5d
 8004c50:	680b      	ldr	r3, [r1, #0]
 8004c52:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c56:	1d1a      	adds	r2, r3, #4
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	600a      	str	r2, [r1, #0]
 8004c5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0a4      	b.n	8004dae <_printf_i+0x1f6>
 8004c64:	6825      	ldr	r5, [r4, #0]
 8004c66:	6808      	ldr	r0, [r1, #0]
 8004c68:	062e      	lsls	r6, r5, #24
 8004c6a:	f100 0304 	add.w	r3, r0, #4
 8004c6e:	d50a      	bpl.n	8004c86 <_printf_i+0xce>
 8004c70:	6805      	ldr	r5, [r0, #0]
 8004c72:	600b      	str	r3, [r1, #0]
 8004c74:	2d00      	cmp	r5, #0
 8004c76:	da03      	bge.n	8004c80 <_printf_i+0xc8>
 8004c78:	232d      	movs	r3, #45	; 0x2d
 8004c7a:	426d      	negs	r5, r5
 8004c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c80:	230a      	movs	r3, #10
 8004c82:	485e      	ldr	r0, [pc, #376]	; (8004dfc <_printf_i+0x244>)
 8004c84:	e019      	b.n	8004cba <_printf_i+0x102>
 8004c86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004c8a:	6805      	ldr	r5, [r0, #0]
 8004c8c:	600b      	str	r3, [r1, #0]
 8004c8e:	bf18      	it	ne
 8004c90:	b22d      	sxthne	r5, r5
 8004c92:	e7ef      	b.n	8004c74 <_printf_i+0xbc>
 8004c94:	680b      	ldr	r3, [r1, #0]
 8004c96:	6825      	ldr	r5, [r4, #0]
 8004c98:	1d18      	adds	r0, r3, #4
 8004c9a:	6008      	str	r0, [r1, #0]
 8004c9c:	0628      	lsls	r0, r5, #24
 8004c9e:	d501      	bpl.n	8004ca4 <_printf_i+0xec>
 8004ca0:	681d      	ldr	r5, [r3, #0]
 8004ca2:	e002      	b.n	8004caa <_printf_i+0xf2>
 8004ca4:	0669      	lsls	r1, r5, #25
 8004ca6:	d5fb      	bpl.n	8004ca0 <_printf_i+0xe8>
 8004ca8:	881d      	ldrh	r5, [r3, #0]
 8004caa:	2f6f      	cmp	r7, #111	; 0x6f
 8004cac:	bf0c      	ite	eq
 8004cae:	2308      	moveq	r3, #8
 8004cb0:	230a      	movne	r3, #10
 8004cb2:	4852      	ldr	r0, [pc, #328]	; (8004dfc <_printf_i+0x244>)
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cba:	6866      	ldr	r6, [r4, #4]
 8004cbc:	2e00      	cmp	r6, #0
 8004cbe:	bfa8      	it	ge
 8004cc0:	6821      	ldrge	r1, [r4, #0]
 8004cc2:	60a6      	str	r6, [r4, #8]
 8004cc4:	bfa4      	itt	ge
 8004cc6:	f021 0104 	bicge.w	r1, r1, #4
 8004cca:	6021      	strge	r1, [r4, #0]
 8004ccc:	b90d      	cbnz	r5, 8004cd2 <_printf_i+0x11a>
 8004cce:	2e00      	cmp	r6, #0
 8004cd0:	d04d      	beq.n	8004d6e <_printf_i+0x1b6>
 8004cd2:	4616      	mov	r6, r2
 8004cd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004cd8:	fb03 5711 	mls	r7, r3, r1, r5
 8004cdc:	5dc7      	ldrb	r7, [r0, r7]
 8004cde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ce2:	462f      	mov	r7, r5
 8004ce4:	42bb      	cmp	r3, r7
 8004ce6:	460d      	mov	r5, r1
 8004ce8:	d9f4      	bls.n	8004cd4 <_printf_i+0x11c>
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d10b      	bne.n	8004d06 <_printf_i+0x14e>
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	07df      	lsls	r7, r3, #31
 8004cf2:	d508      	bpl.n	8004d06 <_printf_i+0x14e>
 8004cf4:	6923      	ldr	r3, [r4, #16]
 8004cf6:	6861      	ldr	r1, [r4, #4]
 8004cf8:	4299      	cmp	r1, r3
 8004cfa:	bfde      	ittt	le
 8004cfc:	2330      	movle	r3, #48	; 0x30
 8004cfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d06:	1b92      	subs	r2, r2, r6
 8004d08:	6122      	str	r2, [r4, #16]
 8004d0a:	464b      	mov	r3, r9
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	4640      	mov	r0, r8
 8004d10:	f8cd a000 	str.w	sl, [sp]
 8004d14:	aa03      	add	r2, sp, #12
 8004d16:	f7ff fedf 	bl	8004ad8 <_printf_common>
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	d14c      	bne.n	8004db8 <_printf_i+0x200>
 8004d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d22:	b004      	add	sp, #16
 8004d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d28:	4834      	ldr	r0, [pc, #208]	; (8004dfc <_printf_i+0x244>)
 8004d2a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d2e:	680e      	ldr	r6, [r1, #0]
 8004d30:	6823      	ldr	r3, [r4, #0]
 8004d32:	f856 5b04 	ldr.w	r5, [r6], #4
 8004d36:	061f      	lsls	r7, r3, #24
 8004d38:	600e      	str	r6, [r1, #0]
 8004d3a:	d514      	bpl.n	8004d66 <_printf_i+0x1ae>
 8004d3c:	07d9      	lsls	r1, r3, #31
 8004d3e:	bf44      	itt	mi
 8004d40:	f043 0320 	orrmi.w	r3, r3, #32
 8004d44:	6023      	strmi	r3, [r4, #0]
 8004d46:	b91d      	cbnz	r5, 8004d50 <_printf_i+0x198>
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	f023 0320 	bic.w	r3, r3, #32
 8004d4e:	6023      	str	r3, [r4, #0]
 8004d50:	2310      	movs	r3, #16
 8004d52:	e7af      	b.n	8004cb4 <_printf_i+0xfc>
 8004d54:	6823      	ldr	r3, [r4, #0]
 8004d56:	f043 0320 	orr.w	r3, r3, #32
 8004d5a:	6023      	str	r3, [r4, #0]
 8004d5c:	2378      	movs	r3, #120	; 0x78
 8004d5e:	4828      	ldr	r0, [pc, #160]	; (8004e00 <_printf_i+0x248>)
 8004d60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d64:	e7e3      	b.n	8004d2e <_printf_i+0x176>
 8004d66:	065e      	lsls	r6, r3, #25
 8004d68:	bf48      	it	mi
 8004d6a:	b2ad      	uxthmi	r5, r5
 8004d6c:	e7e6      	b.n	8004d3c <_printf_i+0x184>
 8004d6e:	4616      	mov	r6, r2
 8004d70:	e7bb      	b.n	8004cea <_printf_i+0x132>
 8004d72:	680b      	ldr	r3, [r1, #0]
 8004d74:	6826      	ldr	r6, [r4, #0]
 8004d76:	1d1d      	adds	r5, r3, #4
 8004d78:	6960      	ldr	r0, [r4, #20]
 8004d7a:	600d      	str	r5, [r1, #0]
 8004d7c:	0635      	lsls	r5, r6, #24
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	d501      	bpl.n	8004d86 <_printf_i+0x1ce>
 8004d82:	6018      	str	r0, [r3, #0]
 8004d84:	e002      	b.n	8004d8c <_printf_i+0x1d4>
 8004d86:	0671      	lsls	r1, r6, #25
 8004d88:	d5fb      	bpl.n	8004d82 <_printf_i+0x1ca>
 8004d8a:	8018      	strh	r0, [r3, #0]
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	4616      	mov	r6, r2
 8004d90:	6123      	str	r3, [r4, #16]
 8004d92:	e7ba      	b.n	8004d0a <_printf_i+0x152>
 8004d94:	680b      	ldr	r3, [r1, #0]
 8004d96:	1d1a      	adds	r2, r3, #4
 8004d98:	600a      	str	r2, [r1, #0]
 8004d9a:	681e      	ldr	r6, [r3, #0]
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	4630      	mov	r0, r6
 8004da0:	6862      	ldr	r2, [r4, #4]
 8004da2:	f000 fed7 	bl	8005b54 <memchr>
 8004da6:	b108      	cbz	r0, 8004dac <_printf_i+0x1f4>
 8004da8:	1b80      	subs	r0, r0, r6
 8004daa:	6060      	str	r0, [r4, #4]
 8004dac:	6863      	ldr	r3, [r4, #4]
 8004dae:	6123      	str	r3, [r4, #16]
 8004db0:	2300      	movs	r3, #0
 8004db2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004db6:	e7a8      	b.n	8004d0a <_printf_i+0x152>
 8004db8:	4632      	mov	r2, r6
 8004dba:	4649      	mov	r1, r9
 8004dbc:	4640      	mov	r0, r8
 8004dbe:	6923      	ldr	r3, [r4, #16]
 8004dc0:	47d0      	blx	sl
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	d0ab      	beq.n	8004d1e <_printf_i+0x166>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	079b      	lsls	r3, r3, #30
 8004dca:	d413      	bmi.n	8004df4 <_printf_i+0x23c>
 8004dcc:	68e0      	ldr	r0, [r4, #12]
 8004dce:	9b03      	ldr	r3, [sp, #12]
 8004dd0:	4298      	cmp	r0, r3
 8004dd2:	bfb8      	it	lt
 8004dd4:	4618      	movlt	r0, r3
 8004dd6:	e7a4      	b.n	8004d22 <_printf_i+0x16a>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	4632      	mov	r2, r6
 8004ddc:	4649      	mov	r1, r9
 8004dde:	4640      	mov	r0, r8
 8004de0:	47d0      	blx	sl
 8004de2:	3001      	adds	r0, #1
 8004de4:	d09b      	beq.n	8004d1e <_printf_i+0x166>
 8004de6:	3501      	adds	r5, #1
 8004de8:	68e3      	ldr	r3, [r4, #12]
 8004dea:	9903      	ldr	r1, [sp, #12]
 8004dec:	1a5b      	subs	r3, r3, r1
 8004dee:	42ab      	cmp	r3, r5
 8004df0:	dcf2      	bgt.n	8004dd8 <_printf_i+0x220>
 8004df2:	e7eb      	b.n	8004dcc <_printf_i+0x214>
 8004df4:	2500      	movs	r5, #0
 8004df6:	f104 0619 	add.w	r6, r4, #25
 8004dfa:	e7f5      	b.n	8004de8 <_printf_i+0x230>
 8004dfc:	08007306 	.word	0x08007306
 8004e00:	08007317 	.word	0x08007317

08004e04 <siprintf>:
 8004e04:	b40e      	push	{r1, r2, r3}
 8004e06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e0a:	b500      	push	{lr}
 8004e0c:	b09c      	sub	sp, #112	; 0x70
 8004e0e:	ab1d      	add	r3, sp, #116	; 0x74
 8004e10:	9002      	str	r0, [sp, #8]
 8004e12:	9006      	str	r0, [sp, #24]
 8004e14:	9107      	str	r1, [sp, #28]
 8004e16:	9104      	str	r1, [sp, #16]
 8004e18:	4808      	ldr	r0, [pc, #32]	; (8004e3c <siprintf+0x38>)
 8004e1a:	4909      	ldr	r1, [pc, #36]	; (8004e40 <siprintf+0x3c>)
 8004e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e20:	9105      	str	r1, [sp, #20]
 8004e22:	6800      	ldr	r0, [r0, #0]
 8004e24:	a902      	add	r1, sp, #8
 8004e26:	9301      	str	r3, [sp, #4]
 8004e28:	f001 fb42 	bl	80064b0 <_svfiprintf_r>
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	9b02      	ldr	r3, [sp, #8]
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	b01c      	add	sp, #112	; 0x70
 8004e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e38:	b003      	add	sp, #12
 8004e3a:	4770      	bx	lr
 8004e3c:	2000000c 	.word	0x2000000c
 8004e40:	ffff0208 	.word	0xffff0208

08004e44 <quorem>:
 8004e44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e48:	6903      	ldr	r3, [r0, #16]
 8004e4a:	690c      	ldr	r4, [r1, #16]
 8004e4c:	4607      	mov	r7, r0
 8004e4e:	42a3      	cmp	r3, r4
 8004e50:	f2c0 8083 	blt.w	8004f5a <quorem+0x116>
 8004e54:	3c01      	subs	r4, #1
 8004e56:	f100 0514 	add.w	r5, r0, #20
 8004e5a:	f101 0814 	add.w	r8, r1, #20
 8004e5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e62:	9301      	str	r3, [sp, #4]
 8004e64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004e78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e7c:	d332      	bcc.n	8004ee4 <quorem+0xa0>
 8004e7e:	f04f 0e00 	mov.w	lr, #0
 8004e82:	4640      	mov	r0, r8
 8004e84:	46ac      	mov	ip, r5
 8004e86:	46f2      	mov	sl, lr
 8004e88:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e8c:	b293      	uxth	r3, r2
 8004e8e:	fb06 e303 	mla	r3, r6, r3, lr
 8004e92:	0c12      	lsrs	r2, r2, #16
 8004e94:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004e98:	fb06 e202 	mla	r2, r6, r2, lr
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	ebaa 0303 	sub.w	r3, sl, r3
 8004ea2:	f8dc a000 	ldr.w	sl, [ip]
 8004ea6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004eaa:	fa1f fa8a 	uxth.w	sl, sl
 8004eae:	4453      	add	r3, sl
 8004eb0:	fa1f fa82 	uxth.w	sl, r2
 8004eb4:	f8dc 2000 	ldr.w	r2, [ip]
 8004eb8:	4581      	cmp	r9, r0
 8004eba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004ebe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ec8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ecc:	f84c 3b04 	str.w	r3, [ip], #4
 8004ed0:	d2da      	bcs.n	8004e88 <quorem+0x44>
 8004ed2:	f855 300b 	ldr.w	r3, [r5, fp]
 8004ed6:	b92b      	cbnz	r3, 8004ee4 <quorem+0xa0>
 8004ed8:	9b01      	ldr	r3, [sp, #4]
 8004eda:	3b04      	subs	r3, #4
 8004edc:	429d      	cmp	r5, r3
 8004ede:	461a      	mov	r2, r3
 8004ee0:	d32f      	bcc.n	8004f42 <quorem+0xfe>
 8004ee2:	613c      	str	r4, [r7, #16]
 8004ee4:	4638      	mov	r0, r7
 8004ee6:	f001 f8cb 	bl	8006080 <__mcmp>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	db25      	blt.n	8004f3a <quorem+0xf6>
 8004eee:	4628      	mov	r0, r5
 8004ef0:	f04f 0c00 	mov.w	ip, #0
 8004ef4:	3601      	adds	r6, #1
 8004ef6:	f858 1b04 	ldr.w	r1, [r8], #4
 8004efa:	f8d0 e000 	ldr.w	lr, [r0]
 8004efe:	b28b      	uxth	r3, r1
 8004f00:	ebac 0303 	sub.w	r3, ip, r3
 8004f04:	fa1f f28e 	uxth.w	r2, lr
 8004f08:	4413      	add	r3, r2
 8004f0a:	0c0a      	lsrs	r2, r1, #16
 8004f0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f1a:	45c1      	cmp	r9, r8
 8004f1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f20:	f840 3b04 	str.w	r3, [r0], #4
 8004f24:	d2e7      	bcs.n	8004ef6 <quorem+0xb2>
 8004f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f2e:	b922      	cbnz	r2, 8004f3a <quorem+0xf6>
 8004f30:	3b04      	subs	r3, #4
 8004f32:	429d      	cmp	r5, r3
 8004f34:	461a      	mov	r2, r3
 8004f36:	d30a      	bcc.n	8004f4e <quorem+0x10a>
 8004f38:	613c      	str	r4, [r7, #16]
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	b003      	add	sp, #12
 8004f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f42:	6812      	ldr	r2, [r2, #0]
 8004f44:	3b04      	subs	r3, #4
 8004f46:	2a00      	cmp	r2, #0
 8004f48:	d1cb      	bne.n	8004ee2 <quorem+0x9e>
 8004f4a:	3c01      	subs	r4, #1
 8004f4c:	e7c6      	b.n	8004edc <quorem+0x98>
 8004f4e:	6812      	ldr	r2, [r2, #0]
 8004f50:	3b04      	subs	r3, #4
 8004f52:	2a00      	cmp	r2, #0
 8004f54:	d1f0      	bne.n	8004f38 <quorem+0xf4>
 8004f56:	3c01      	subs	r4, #1
 8004f58:	e7eb      	b.n	8004f32 <quorem+0xee>
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	e7ee      	b.n	8004f3c <quorem+0xf8>
	...

08004f60 <_dtoa_r>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	4616      	mov	r6, r2
 8004f66:	461f      	mov	r7, r3
 8004f68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004f6a:	b099      	sub	sp, #100	; 0x64
 8004f6c:	4605      	mov	r5, r0
 8004f6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004f72:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004f76:	b974      	cbnz	r4, 8004f96 <_dtoa_r+0x36>
 8004f78:	2010      	movs	r0, #16
 8004f7a:	f000 fde3 	bl	8005b44 <malloc>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	6268      	str	r0, [r5, #36]	; 0x24
 8004f82:	b920      	cbnz	r0, 8004f8e <_dtoa_r+0x2e>
 8004f84:	21ea      	movs	r1, #234	; 0xea
 8004f86:	4bae      	ldr	r3, [pc, #696]	; (8005240 <_dtoa_r+0x2e0>)
 8004f88:	48ae      	ldr	r0, [pc, #696]	; (8005244 <_dtoa_r+0x2e4>)
 8004f8a:	f001 fba1 	bl	80066d0 <__assert_func>
 8004f8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f92:	6004      	str	r4, [r0, #0]
 8004f94:	60c4      	str	r4, [r0, #12]
 8004f96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f98:	6819      	ldr	r1, [r3, #0]
 8004f9a:	b151      	cbz	r1, 8004fb2 <_dtoa_r+0x52>
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	4093      	lsls	r3, r2
 8004fa2:	604a      	str	r2, [r1, #4]
 8004fa4:	608b      	str	r3, [r1, #8]
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 fe30 	bl	8005c0c <_Bfree>
 8004fac:	2200      	movs	r2, #0
 8004fae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	1e3b      	subs	r3, r7, #0
 8004fb4:	bfaf      	iteee	ge
 8004fb6:	2300      	movge	r3, #0
 8004fb8:	2201      	movlt	r2, #1
 8004fba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004fbe:	9305      	strlt	r3, [sp, #20]
 8004fc0:	bfa8      	it	ge
 8004fc2:	f8c8 3000 	strge.w	r3, [r8]
 8004fc6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004fca:	4b9f      	ldr	r3, [pc, #636]	; (8005248 <_dtoa_r+0x2e8>)
 8004fcc:	bfb8      	it	lt
 8004fce:	f8c8 2000 	strlt.w	r2, [r8]
 8004fd2:	ea33 0309 	bics.w	r3, r3, r9
 8004fd6:	d119      	bne.n	800500c <_dtoa_r+0xac>
 8004fd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004fdc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fe4:	4333      	orrs	r3, r6
 8004fe6:	f000 8580 	beq.w	8005aea <_dtoa_r+0xb8a>
 8004fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004fec:	b953      	cbnz	r3, 8005004 <_dtoa_r+0xa4>
 8004fee:	4b97      	ldr	r3, [pc, #604]	; (800524c <_dtoa_r+0x2ec>)
 8004ff0:	e022      	b.n	8005038 <_dtoa_r+0xd8>
 8004ff2:	4b97      	ldr	r3, [pc, #604]	; (8005250 <_dtoa_r+0x2f0>)
 8004ff4:	9308      	str	r3, [sp, #32]
 8004ff6:	3308      	adds	r3, #8
 8004ff8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004ffa:	6013      	str	r3, [r2, #0]
 8004ffc:	9808      	ldr	r0, [sp, #32]
 8004ffe:	b019      	add	sp, #100	; 0x64
 8005000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005004:	4b91      	ldr	r3, [pc, #580]	; (800524c <_dtoa_r+0x2ec>)
 8005006:	9308      	str	r3, [sp, #32]
 8005008:	3303      	adds	r3, #3
 800500a:	e7f5      	b.n	8004ff8 <_dtoa_r+0x98>
 800500c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005010:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005014:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005018:	2200      	movs	r2, #0
 800501a:	2300      	movs	r3, #0
 800501c:	f7fb fcc4 	bl	80009a8 <__aeabi_dcmpeq>
 8005020:	4680      	mov	r8, r0
 8005022:	b158      	cbz	r0, 800503c <_dtoa_r+0xdc>
 8005024:	2301      	movs	r3, #1
 8005026:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800502c:	2b00      	cmp	r3, #0
 800502e:	f000 8559 	beq.w	8005ae4 <_dtoa_r+0xb84>
 8005032:	4888      	ldr	r0, [pc, #544]	; (8005254 <_dtoa_r+0x2f4>)
 8005034:	6018      	str	r0, [r3, #0]
 8005036:	1e43      	subs	r3, r0, #1
 8005038:	9308      	str	r3, [sp, #32]
 800503a:	e7df      	b.n	8004ffc <_dtoa_r+0x9c>
 800503c:	ab16      	add	r3, sp, #88	; 0x58
 800503e:	9301      	str	r3, [sp, #4]
 8005040:	ab17      	add	r3, sp, #92	; 0x5c
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	4628      	mov	r0, r5
 8005046:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800504a:	f001 f8c5 	bl	80061d8 <__d2b>
 800504e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005052:	4682      	mov	sl, r0
 8005054:	2c00      	cmp	r4, #0
 8005056:	d07e      	beq.n	8005156 <_dtoa_r+0x1f6>
 8005058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800505c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800505e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005062:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005066:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800506a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800506e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005072:	2200      	movs	r2, #0
 8005074:	4b78      	ldr	r3, [pc, #480]	; (8005258 <_dtoa_r+0x2f8>)
 8005076:	f7fb f877 	bl	8000168 <__aeabi_dsub>
 800507a:	a36b      	add	r3, pc, #428	; (adr r3, 8005228 <_dtoa_r+0x2c8>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f7fb fa2a 	bl	80004d8 <__aeabi_dmul>
 8005084:	a36a      	add	r3, pc, #424	; (adr r3, 8005230 <_dtoa_r+0x2d0>)
 8005086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508a:	f7fb f86f 	bl	800016c <__adddf3>
 800508e:	4606      	mov	r6, r0
 8005090:	4620      	mov	r0, r4
 8005092:	460f      	mov	r7, r1
 8005094:	f7fb f9b6 	bl	8000404 <__aeabi_i2d>
 8005098:	a367      	add	r3, pc, #412	; (adr r3, 8005238 <_dtoa_r+0x2d8>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb fa1b 	bl	80004d8 <__aeabi_dmul>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4630      	mov	r0, r6
 80050a8:	4639      	mov	r1, r7
 80050aa:	f7fb f85f 	bl	800016c <__adddf3>
 80050ae:	4606      	mov	r6, r0
 80050b0:	460f      	mov	r7, r1
 80050b2:	f7fb fcc1 	bl	8000a38 <__aeabi_d2iz>
 80050b6:	2200      	movs	r2, #0
 80050b8:	4681      	mov	r9, r0
 80050ba:	2300      	movs	r3, #0
 80050bc:	4630      	mov	r0, r6
 80050be:	4639      	mov	r1, r7
 80050c0:	f7fb fc7c 	bl	80009bc <__aeabi_dcmplt>
 80050c4:	b148      	cbz	r0, 80050da <_dtoa_r+0x17a>
 80050c6:	4648      	mov	r0, r9
 80050c8:	f7fb f99c 	bl	8000404 <__aeabi_i2d>
 80050cc:	4632      	mov	r2, r6
 80050ce:	463b      	mov	r3, r7
 80050d0:	f7fb fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80050d4:	b908      	cbnz	r0, 80050da <_dtoa_r+0x17a>
 80050d6:	f109 39ff 	add.w	r9, r9, #4294967295
 80050da:	f1b9 0f16 	cmp.w	r9, #22
 80050de:	d857      	bhi.n	8005190 <_dtoa_r+0x230>
 80050e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80050e4:	4b5d      	ldr	r3, [pc, #372]	; (800525c <_dtoa_r+0x2fc>)
 80050e6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80050ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ee:	f7fb fc65 	bl	80009bc <__aeabi_dcmplt>
 80050f2:	2800      	cmp	r0, #0
 80050f4:	d04e      	beq.n	8005194 <_dtoa_r+0x234>
 80050f6:	2300      	movs	r3, #0
 80050f8:	f109 39ff 	add.w	r9, r9, #4294967295
 80050fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80050fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005100:	1b1c      	subs	r4, r3, r4
 8005102:	1e63      	subs	r3, r4, #1
 8005104:	9309      	str	r3, [sp, #36]	; 0x24
 8005106:	bf49      	itett	mi
 8005108:	f1c4 0301 	rsbmi	r3, r4, #1
 800510c:	2300      	movpl	r3, #0
 800510e:	9306      	strmi	r3, [sp, #24]
 8005110:	2300      	movmi	r3, #0
 8005112:	bf54      	ite	pl
 8005114:	9306      	strpl	r3, [sp, #24]
 8005116:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005118:	f1b9 0f00 	cmp.w	r9, #0
 800511c:	db3c      	blt.n	8005198 <_dtoa_r+0x238>
 800511e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005120:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005124:	444b      	add	r3, r9
 8005126:	9309      	str	r3, [sp, #36]	; 0x24
 8005128:	2300      	movs	r3, #0
 800512a:	930a      	str	r3, [sp, #40]	; 0x28
 800512c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800512e:	2b09      	cmp	r3, #9
 8005130:	d86c      	bhi.n	800520c <_dtoa_r+0x2ac>
 8005132:	2b05      	cmp	r3, #5
 8005134:	bfc4      	itt	gt
 8005136:	3b04      	subgt	r3, #4
 8005138:	9322      	strgt	r3, [sp, #136]	; 0x88
 800513a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800513c:	bfc8      	it	gt
 800513e:	2400      	movgt	r4, #0
 8005140:	f1a3 0302 	sub.w	r3, r3, #2
 8005144:	bfd8      	it	le
 8005146:	2401      	movle	r4, #1
 8005148:	2b03      	cmp	r3, #3
 800514a:	f200 808b 	bhi.w	8005264 <_dtoa_r+0x304>
 800514e:	e8df f003 	tbb	[pc, r3]
 8005152:	4f2d      	.short	0x4f2d
 8005154:	5b4d      	.short	0x5b4d
 8005156:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800515a:	441c      	add	r4, r3
 800515c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005160:	2b20      	cmp	r3, #32
 8005162:	bfc3      	ittte	gt
 8005164:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005168:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800516c:	fa09 f303 	lslgt.w	r3, r9, r3
 8005170:	f1c3 0320 	rsble	r3, r3, #32
 8005174:	bfc6      	itte	gt
 8005176:	fa26 f000 	lsrgt.w	r0, r6, r0
 800517a:	4318      	orrgt	r0, r3
 800517c:	fa06 f003 	lslle.w	r0, r6, r3
 8005180:	f7fb f930 	bl	80003e4 <__aeabi_ui2d>
 8005184:	2301      	movs	r3, #1
 8005186:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800518a:	3c01      	subs	r4, #1
 800518c:	9313      	str	r3, [sp, #76]	; 0x4c
 800518e:	e770      	b.n	8005072 <_dtoa_r+0x112>
 8005190:	2301      	movs	r3, #1
 8005192:	e7b3      	b.n	80050fc <_dtoa_r+0x19c>
 8005194:	900f      	str	r0, [sp, #60]	; 0x3c
 8005196:	e7b2      	b.n	80050fe <_dtoa_r+0x19e>
 8005198:	9b06      	ldr	r3, [sp, #24]
 800519a:	eba3 0309 	sub.w	r3, r3, r9
 800519e:	9306      	str	r3, [sp, #24]
 80051a0:	f1c9 0300 	rsb	r3, r9, #0
 80051a4:	930a      	str	r3, [sp, #40]	; 0x28
 80051a6:	2300      	movs	r3, #0
 80051a8:	930e      	str	r3, [sp, #56]	; 0x38
 80051aa:	e7bf      	b.n	800512c <_dtoa_r+0x1cc>
 80051ac:	2300      	movs	r3, #0
 80051ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80051b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	dc59      	bgt.n	800526a <_dtoa_r+0x30a>
 80051b6:	f04f 0b01 	mov.w	fp, #1
 80051ba:	465b      	mov	r3, fp
 80051bc:	f8cd b008 	str.w	fp, [sp, #8]
 80051c0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80051c4:	2200      	movs	r2, #0
 80051c6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80051c8:	6042      	str	r2, [r0, #4]
 80051ca:	2204      	movs	r2, #4
 80051cc:	f102 0614 	add.w	r6, r2, #20
 80051d0:	429e      	cmp	r6, r3
 80051d2:	6841      	ldr	r1, [r0, #4]
 80051d4:	d94f      	bls.n	8005276 <_dtoa_r+0x316>
 80051d6:	4628      	mov	r0, r5
 80051d8:	f000 fcd8 	bl	8005b8c <_Balloc>
 80051dc:	9008      	str	r0, [sp, #32]
 80051de:	2800      	cmp	r0, #0
 80051e0:	d14d      	bne.n	800527e <_dtoa_r+0x31e>
 80051e2:	4602      	mov	r2, r0
 80051e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80051e8:	4b1d      	ldr	r3, [pc, #116]	; (8005260 <_dtoa_r+0x300>)
 80051ea:	e6cd      	b.n	8004f88 <_dtoa_r+0x28>
 80051ec:	2301      	movs	r3, #1
 80051ee:	e7de      	b.n	80051ae <_dtoa_r+0x24e>
 80051f0:	2300      	movs	r3, #0
 80051f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80051f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051f6:	eb09 0b03 	add.w	fp, r9, r3
 80051fa:	f10b 0301 	add.w	r3, fp, #1
 80051fe:	2b01      	cmp	r3, #1
 8005200:	9302      	str	r3, [sp, #8]
 8005202:	bfb8      	it	lt
 8005204:	2301      	movlt	r3, #1
 8005206:	e7dd      	b.n	80051c4 <_dtoa_r+0x264>
 8005208:	2301      	movs	r3, #1
 800520a:	e7f2      	b.n	80051f2 <_dtoa_r+0x292>
 800520c:	2401      	movs	r4, #1
 800520e:	2300      	movs	r3, #0
 8005210:	940b      	str	r4, [sp, #44]	; 0x2c
 8005212:	9322      	str	r3, [sp, #136]	; 0x88
 8005214:	f04f 3bff 	mov.w	fp, #4294967295
 8005218:	2200      	movs	r2, #0
 800521a:	2312      	movs	r3, #18
 800521c:	f8cd b008 	str.w	fp, [sp, #8]
 8005220:	9223      	str	r2, [sp, #140]	; 0x8c
 8005222:	e7cf      	b.n	80051c4 <_dtoa_r+0x264>
 8005224:	f3af 8000 	nop.w
 8005228:	636f4361 	.word	0x636f4361
 800522c:	3fd287a7 	.word	0x3fd287a7
 8005230:	8b60c8b3 	.word	0x8b60c8b3
 8005234:	3fc68a28 	.word	0x3fc68a28
 8005238:	509f79fb 	.word	0x509f79fb
 800523c:	3fd34413 	.word	0x3fd34413
 8005240:	08007335 	.word	0x08007335
 8005244:	0800734c 	.word	0x0800734c
 8005248:	7ff00000 	.word	0x7ff00000
 800524c:	08007331 	.word	0x08007331
 8005250:	08007328 	.word	0x08007328
 8005254:	08007305 	.word	0x08007305
 8005258:	3ff80000 	.word	0x3ff80000
 800525c:	08007448 	.word	0x08007448
 8005260:	080073ab 	.word	0x080073ab
 8005264:	2301      	movs	r3, #1
 8005266:	930b      	str	r3, [sp, #44]	; 0x2c
 8005268:	e7d4      	b.n	8005214 <_dtoa_r+0x2b4>
 800526a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800526e:	465b      	mov	r3, fp
 8005270:	f8cd b008 	str.w	fp, [sp, #8]
 8005274:	e7a6      	b.n	80051c4 <_dtoa_r+0x264>
 8005276:	3101      	adds	r1, #1
 8005278:	6041      	str	r1, [r0, #4]
 800527a:	0052      	lsls	r2, r2, #1
 800527c:	e7a6      	b.n	80051cc <_dtoa_r+0x26c>
 800527e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005280:	9a08      	ldr	r2, [sp, #32]
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	9b02      	ldr	r3, [sp, #8]
 8005286:	2b0e      	cmp	r3, #14
 8005288:	f200 80a8 	bhi.w	80053dc <_dtoa_r+0x47c>
 800528c:	2c00      	cmp	r4, #0
 800528e:	f000 80a5 	beq.w	80053dc <_dtoa_r+0x47c>
 8005292:	f1b9 0f00 	cmp.w	r9, #0
 8005296:	dd34      	ble.n	8005302 <_dtoa_r+0x3a2>
 8005298:	4a9a      	ldr	r2, [pc, #616]	; (8005504 <_dtoa_r+0x5a4>)
 800529a:	f009 030f 	and.w	r3, r9, #15
 800529e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80052a2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80052a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80052aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80052ae:	ea4f 1429 	mov.w	r4, r9, asr #4
 80052b2:	d016      	beq.n	80052e2 <_dtoa_r+0x382>
 80052b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052b8:	4b93      	ldr	r3, [pc, #588]	; (8005508 <_dtoa_r+0x5a8>)
 80052ba:	2703      	movs	r7, #3
 80052bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052c0:	f7fb fa34 	bl	800072c <__aeabi_ddiv>
 80052c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052c8:	f004 040f 	and.w	r4, r4, #15
 80052cc:	4e8e      	ldr	r6, [pc, #568]	; (8005508 <_dtoa_r+0x5a8>)
 80052ce:	b954      	cbnz	r4, 80052e6 <_dtoa_r+0x386>
 80052d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80052d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052d8:	f7fb fa28 	bl	800072c <__aeabi_ddiv>
 80052dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052e0:	e029      	b.n	8005336 <_dtoa_r+0x3d6>
 80052e2:	2702      	movs	r7, #2
 80052e4:	e7f2      	b.n	80052cc <_dtoa_r+0x36c>
 80052e6:	07e1      	lsls	r1, r4, #31
 80052e8:	d508      	bpl.n	80052fc <_dtoa_r+0x39c>
 80052ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80052ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052f2:	f7fb f8f1 	bl	80004d8 <__aeabi_dmul>
 80052f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80052fa:	3701      	adds	r7, #1
 80052fc:	1064      	asrs	r4, r4, #1
 80052fe:	3608      	adds	r6, #8
 8005300:	e7e5      	b.n	80052ce <_dtoa_r+0x36e>
 8005302:	f000 80a5 	beq.w	8005450 <_dtoa_r+0x4f0>
 8005306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800530a:	f1c9 0400 	rsb	r4, r9, #0
 800530e:	4b7d      	ldr	r3, [pc, #500]	; (8005504 <_dtoa_r+0x5a4>)
 8005310:	f004 020f 	and.w	r2, r4, #15
 8005314:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	f7fb f8dc 	bl	80004d8 <__aeabi_dmul>
 8005320:	2702      	movs	r7, #2
 8005322:	2300      	movs	r3, #0
 8005324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005328:	4e77      	ldr	r6, [pc, #476]	; (8005508 <_dtoa_r+0x5a8>)
 800532a:	1124      	asrs	r4, r4, #4
 800532c:	2c00      	cmp	r4, #0
 800532e:	f040 8084 	bne.w	800543a <_dtoa_r+0x4da>
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1d2      	bne.n	80052dc <_dtoa_r+0x37c>
 8005336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 808b 	beq.w	8005454 <_dtoa_r+0x4f4>
 800533e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005342:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800534a:	2200      	movs	r2, #0
 800534c:	4b6f      	ldr	r3, [pc, #444]	; (800550c <_dtoa_r+0x5ac>)
 800534e:	f7fb fb35 	bl	80009bc <__aeabi_dcmplt>
 8005352:	2800      	cmp	r0, #0
 8005354:	d07e      	beq.n	8005454 <_dtoa_r+0x4f4>
 8005356:	9b02      	ldr	r3, [sp, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d07b      	beq.n	8005454 <_dtoa_r+0x4f4>
 800535c:	f1bb 0f00 	cmp.w	fp, #0
 8005360:	dd38      	ble.n	80053d4 <_dtoa_r+0x474>
 8005362:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005366:	2200      	movs	r2, #0
 8005368:	4b69      	ldr	r3, [pc, #420]	; (8005510 <_dtoa_r+0x5b0>)
 800536a:	f7fb f8b5 	bl	80004d8 <__aeabi_dmul>
 800536e:	465c      	mov	r4, fp
 8005370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005374:	f109 38ff 	add.w	r8, r9, #4294967295
 8005378:	3701      	adds	r7, #1
 800537a:	4638      	mov	r0, r7
 800537c:	f7fb f842 	bl	8000404 <__aeabi_i2d>
 8005380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005384:	f7fb f8a8 	bl	80004d8 <__aeabi_dmul>
 8005388:	2200      	movs	r2, #0
 800538a:	4b62      	ldr	r3, [pc, #392]	; (8005514 <_dtoa_r+0x5b4>)
 800538c:	f7fa feee 	bl	800016c <__adddf3>
 8005390:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005398:	9611      	str	r6, [sp, #68]	; 0x44
 800539a:	2c00      	cmp	r4, #0
 800539c:	d15d      	bne.n	800545a <_dtoa_r+0x4fa>
 800539e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053a2:	2200      	movs	r2, #0
 80053a4:	4b5c      	ldr	r3, [pc, #368]	; (8005518 <_dtoa_r+0x5b8>)
 80053a6:	f7fa fedf 	bl	8000168 <__aeabi_dsub>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80053b2:	4633      	mov	r3, r6
 80053b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80053b6:	f7fb fb1f 	bl	80009f8 <__aeabi_dcmpgt>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	f040 829e 	bne.w	80058fc <_dtoa_r+0x99c>
 80053c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80053c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80053ca:	f7fb faf7 	bl	80009bc <__aeabi_dcmplt>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	f040 8292 	bne.w	80058f8 <_dtoa_r+0x998>
 80053d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80053d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f2c0 8153 	blt.w	800568a <_dtoa_r+0x72a>
 80053e4:	f1b9 0f0e 	cmp.w	r9, #14
 80053e8:	f300 814f 	bgt.w	800568a <_dtoa_r+0x72a>
 80053ec:	4b45      	ldr	r3, [pc, #276]	; (8005504 <_dtoa_r+0x5a4>)
 80053ee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80053f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80053fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f280 80db 	bge.w	80055b8 <_dtoa_r+0x658>
 8005402:	9b02      	ldr	r3, [sp, #8]
 8005404:	2b00      	cmp	r3, #0
 8005406:	f300 80d7 	bgt.w	80055b8 <_dtoa_r+0x658>
 800540a:	f040 8274 	bne.w	80058f6 <_dtoa_r+0x996>
 800540e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005412:	2200      	movs	r2, #0
 8005414:	4b40      	ldr	r3, [pc, #256]	; (8005518 <_dtoa_r+0x5b8>)
 8005416:	f7fb f85f 	bl	80004d8 <__aeabi_dmul>
 800541a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800541e:	f7fb fae1 	bl	80009e4 <__aeabi_dcmpge>
 8005422:	9c02      	ldr	r4, [sp, #8]
 8005424:	4626      	mov	r6, r4
 8005426:	2800      	cmp	r0, #0
 8005428:	f040 824a 	bne.w	80058c0 <_dtoa_r+0x960>
 800542c:	2331      	movs	r3, #49	; 0x31
 800542e:	9f08      	ldr	r7, [sp, #32]
 8005430:	f109 0901 	add.w	r9, r9, #1
 8005434:	f807 3b01 	strb.w	r3, [r7], #1
 8005438:	e246      	b.n	80058c8 <_dtoa_r+0x968>
 800543a:	07e2      	lsls	r2, r4, #31
 800543c:	d505      	bpl.n	800544a <_dtoa_r+0x4ea>
 800543e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005442:	f7fb f849 	bl	80004d8 <__aeabi_dmul>
 8005446:	2301      	movs	r3, #1
 8005448:	3701      	adds	r7, #1
 800544a:	1064      	asrs	r4, r4, #1
 800544c:	3608      	adds	r6, #8
 800544e:	e76d      	b.n	800532c <_dtoa_r+0x3cc>
 8005450:	2702      	movs	r7, #2
 8005452:	e770      	b.n	8005336 <_dtoa_r+0x3d6>
 8005454:	46c8      	mov	r8, r9
 8005456:	9c02      	ldr	r4, [sp, #8]
 8005458:	e78f      	b.n	800537a <_dtoa_r+0x41a>
 800545a:	9908      	ldr	r1, [sp, #32]
 800545c:	4b29      	ldr	r3, [pc, #164]	; (8005504 <_dtoa_r+0x5a4>)
 800545e:	4421      	add	r1, r4
 8005460:	9112      	str	r1, [sp, #72]	; 0x48
 8005462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005468:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800546c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005470:	2900      	cmp	r1, #0
 8005472:	d055      	beq.n	8005520 <_dtoa_r+0x5c0>
 8005474:	2000      	movs	r0, #0
 8005476:	4929      	ldr	r1, [pc, #164]	; (800551c <_dtoa_r+0x5bc>)
 8005478:	f7fb f958 	bl	800072c <__aeabi_ddiv>
 800547c:	463b      	mov	r3, r7
 800547e:	4632      	mov	r2, r6
 8005480:	f7fa fe72 	bl	8000168 <__aeabi_dsub>
 8005484:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005488:	9f08      	ldr	r7, [sp, #32]
 800548a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800548e:	f7fb fad3 	bl	8000a38 <__aeabi_d2iz>
 8005492:	4604      	mov	r4, r0
 8005494:	f7fa ffb6 	bl	8000404 <__aeabi_i2d>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054a0:	f7fa fe62 	bl	8000168 <__aeabi_dsub>
 80054a4:	4602      	mov	r2, r0
 80054a6:	460b      	mov	r3, r1
 80054a8:	3430      	adds	r4, #48	; 0x30
 80054aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80054b2:	f807 4b01 	strb.w	r4, [r7], #1
 80054b6:	f7fb fa81 	bl	80009bc <__aeabi_dcmplt>
 80054ba:	2800      	cmp	r0, #0
 80054bc:	d174      	bne.n	80055a8 <_dtoa_r+0x648>
 80054be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054c2:	2000      	movs	r0, #0
 80054c4:	4911      	ldr	r1, [pc, #68]	; (800550c <_dtoa_r+0x5ac>)
 80054c6:	f7fa fe4f 	bl	8000168 <__aeabi_dsub>
 80054ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80054ce:	f7fb fa75 	bl	80009bc <__aeabi_dcmplt>
 80054d2:	2800      	cmp	r0, #0
 80054d4:	f040 80b6 	bne.w	8005644 <_dtoa_r+0x6e4>
 80054d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054da:	429f      	cmp	r7, r3
 80054dc:	f43f af7a 	beq.w	80053d4 <_dtoa_r+0x474>
 80054e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054e4:	2200      	movs	r2, #0
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <_dtoa_r+0x5b0>)
 80054e8:	f7fa fff6 	bl	80004d8 <__aeabi_dmul>
 80054ec:	2200      	movs	r2, #0
 80054ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054f6:	4b06      	ldr	r3, [pc, #24]	; (8005510 <_dtoa_r+0x5b0>)
 80054f8:	f7fa ffee 	bl	80004d8 <__aeabi_dmul>
 80054fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005500:	e7c3      	b.n	800548a <_dtoa_r+0x52a>
 8005502:	bf00      	nop
 8005504:	08007448 	.word	0x08007448
 8005508:	08007420 	.word	0x08007420
 800550c:	3ff00000 	.word	0x3ff00000
 8005510:	40240000 	.word	0x40240000
 8005514:	401c0000 	.word	0x401c0000
 8005518:	40140000 	.word	0x40140000
 800551c:	3fe00000 	.word	0x3fe00000
 8005520:	4630      	mov	r0, r6
 8005522:	4639      	mov	r1, r7
 8005524:	f7fa ffd8 	bl	80004d8 <__aeabi_dmul>
 8005528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800552a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800552e:	9c08      	ldr	r4, [sp, #32]
 8005530:	9314      	str	r3, [sp, #80]	; 0x50
 8005532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005536:	f7fb fa7f 	bl	8000a38 <__aeabi_d2iz>
 800553a:	9015      	str	r0, [sp, #84]	; 0x54
 800553c:	f7fa ff62 	bl	8000404 <__aeabi_i2d>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005548:	f7fa fe0e 	bl	8000168 <__aeabi_dsub>
 800554c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800554e:	4606      	mov	r6, r0
 8005550:	3330      	adds	r3, #48	; 0x30
 8005552:	f804 3b01 	strb.w	r3, [r4], #1
 8005556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005558:	460f      	mov	r7, r1
 800555a:	429c      	cmp	r4, r3
 800555c:	f04f 0200 	mov.w	r2, #0
 8005560:	d124      	bne.n	80055ac <_dtoa_r+0x64c>
 8005562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005566:	4bb3      	ldr	r3, [pc, #716]	; (8005834 <_dtoa_r+0x8d4>)
 8005568:	f7fa fe00 	bl	800016c <__adddf3>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4630      	mov	r0, r6
 8005572:	4639      	mov	r1, r7
 8005574:	f7fb fa40 	bl	80009f8 <__aeabi_dcmpgt>
 8005578:	2800      	cmp	r0, #0
 800557a:	d162      	bne.n	8005642 <_dtoa_r+0x6e2>
 800557c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005580:	2000      	movs	r0, #0
 8005582:	49ac      	ldr	r1, [pc, #688]	; (8005834 <_dtoa_r+0x8d4>)
 8005584:	f7fa fdf0 	bl	8000168 <__aeabi_dsub>
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4630      	mov	r0, r6
 800558e:	4639      	mov	r1, r7
 8005590:	f7fb fa14 	bl	80009bc <__aeabi_dcmplt>
 8005594:	2800      	cmp	r0, #0
 8005596:	f43f af1d 	beq.w	80053d4 <_dtoa_r+0x474>
 800559a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800559c:	1e7b      	subs	r3, r7, #1
 800559e:	9314      	str	r3, [sp, #80]	; 0x50
 80055a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80055a4:	2b30      	cmp	r3, #48	; 0x30
 80055a6:	d0f8      	beq.n	800559a <_dtoa_r+0x63a>
 80055a8:	46c1      	mov	r9, r8
 80055aa:	e03a      	b.n	8005622 <_dtoa_r+0x6c2>
 80055ac:	4ba2      	ldr	r3, [pc, #648]	; (8005838 <_dtoa_r+0x8d8>)
 80055ae:	f7fa ff93 	bl	80004d8 <__aeabi_dmul>
 80055b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055b6:	e7bc      	b.n	8005532 <_dtoa_r+0x5d2>
 80055b8:	9f08      	ldr	r7, [sp, #32]
 80055ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055c2:	f7fb f8b3 	bl	800072c <__aeabi_ddiv>
 80055c6:	f7fb fa37 	bl	8000a38 <__aeabi_d2iz>
 80055ca:	4604      	mov	r4, r0
 80055cc:	f7fa ff1a 	bl	8000404 <__aeabi_i2d>
 80055d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055d4:	f7fa ff80 	bl	80004d8 <__aeabi_dmul>
 80055d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80055dc:	460b      	mov	r3, r1
 80055de:	4602      	mov	r2, r0
 80055e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055e4:	f7fa fdc0 	bl	8000168 <__aeabi_dsub>
 80055e8:	f807 6b01 	strb.w	r6, [r7], #1
 80055ec:	9e08      	ldr	r6, [sp, #32]
 80055ee:	9b02      	ldr	r3, [sp, #8]
 80055f0:	1bbe      	subs	r6, r7, r6
 80055f2:	42b3      	cmp	r3, r6
 80055f4:	d13a      	bne.n	800566c <_dtoa_r+0x70c>
 80055f6:	4602      	mov	r2, r0
 80055f8:	460b      	mov	r3, r1
 80055fa:	f7fa fdb7 	bl	800016c <__adddf3>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005606:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800560a:	f7fb f9f5 	bl	80009f8 <__aeabi_dcmpgt>
 800560e:	bb58      	cbnz	r0, 8005668 <_dtoa_r+0x708>
 8005610:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005618:	f7fb f9c6 	bl	80009a8 <__aeabi_dcmpeq>
 800561c:	b108      	cbz	r0, 8005622 <_dtoa_r+0x6c2>
 800561e:	07e1      	lsls	r1, r4, #31
 8005620:	d422      	bmi.n	8005668 <_dtoa_r+0x708>
 8005622:	4628      	mov	r0, r5
 8005624:	4651      	mov	r1, sl
 8005626:	f000 faf1 	bl	8005c0c <_Bfree>
 800562a:	2300      	movs	r3, #0
 800562c:	703b      	strb	r3, [r7, #0]
 800562e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005630:	f109 0001 	add.w	r0, r9, #1
 8005634:	6018      	str	r0, [r3, #0]
 8005636:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005638:	2b00      	cmp	r3, #0
 800563a:	f43f acdf 	beq.w	8004ffc <_dtoa_r+0x9c>
 800563e:	601f      	str	r7, [r3, #0]
 8005640:	e4dc      	b.n	8004ffc <_dtoa_r+0x9c>
 8005642:	4627      	mov	r7, r4
 8005644:	463b      	mov	r3, r7
 8005646:	461f      	mov	r7, r3
 8005648:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800564c:	2a39      	cmp	r2, #57	; 0x39
 800564e:	d107      	bne.n	8005660 <_dtoa_r+0x700>
 8005650:	9a08      	ldr	r2, [sp, #32]
 8005652:	429a      	cmp	r2, r3
 8005654:	d1f7      	bne.n	8005646 <_dtoa_r+0x6e6>
 8005656:	2230      	movs	r2, #48	; 0x30
 8005658:	9908      	ldr	r1, [sp, #32]
 800565a:	f108 0801 	add.w	r8, r8, #1
 800565e:	700a      	strb	r2, [r1, #0]
 8005660:	781a      	ldrb	r2, [r3, #0]
 8005662:	3201      	adds	r2, #1
 8005664:	701a      	strb	r2, [r3, #0]
 8005666:	e79f      	b.n	80055a8 <_dtoa_r+0x648>
 8005668:	46c8      	mov	r8, r9
 800566a:	e7eb      	b.n	8005644 <_dtoa_r+0x6e4>
 800566c:	2200      	movs	r2, #0
 800566e:	4b72      	ldr	r3, [pc, #456]	; (8005838 <_dtoa_r+0x8d8>)
 8005670:	f7fa ff32 	bl	80004d8 <__aeabi_dmul>
 8005674:	4602      	mov	r2, r0
 8005676:	460b      	mov	r3, r1
 8005678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800567c:	2200      	movs	r2, #0
 800567e:	2300      	movs	r3, #0
 8005680:	f7fb f992 	bl	80009a8 <__aeabi_dcmpeq>
 8005684:	2800      	cmp	r0, #0
 8005686:	d098      	beq.n	80055ba <_dtoa_r+0x65a>
 8005688:	e7cb      	b.n	8005622 <_dtoa_r+0x6c2>
 800568a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800568c:	2a00      	cmp	r2, #0
 800568e:	f000 80cd 	beq.w	800582c <_dtoa_r+0x8cc>
 8005692:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005694:	2a01      	cmp	r2, #1
 8005696:	f300 80af 	bgt.w	80057f8 <_dtoa_r+0x898>
 800569a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800569c:	2a00      	cmp	r2, #0
 800569e:	f000 80a7 	beq.w	80057f0 <_dtoa_r+0x890>
 80056a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80056a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80056a8:	9f06      	ldr	r7, [sp, #24]
 80056aa:	9a06      	ldr	r2, [sp, #24]
 80056ac:	2101      	movs	r1, #1
 80056ae:	441a      	add	r2, r3
 80056b0:	9206      	str	r2, [sp, #24]
 80056b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056b4:	4628      	mov	r0, r5
 80056b6:	441a      	add	r2, r3
 80056b8:	9209      	str	r2, [sp, #36]	; 0x24
 80056ba:	f000 fb61 	bl	8005d80 <__i2b>
 80056be:	4606      	mov	r6, r0
 80056c0:	2f00      	cmp	r7, #0
 80056c2:	dd0c      	ble.n	80056de <_dtoa_r+0x77e>
 80056c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	dd09      	ble.n	80056de <_dtoa_r+0x77e>
 80056ca:	42bb      	cmp	r3, r7
 80056cc:	bfa8      	it	ge
 80056ce:	463b      	movge	r3, r7
 80056d0:	9a06      	ldr	r2, [sp, #24]
 80056d2:	1aff      	subs	r7, r7, r3
 80056d4:	1ad2      	subs	r2, r2, r3
 80056d6:	9206      	str	r2, [sp, #24]
 80056d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	9309      	str	r3, [sp, #36]	; 0x24
 80056de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e0:	b1f3      	cbz	r3, 8005720 <_dtoa_r+0x7c0>
 80056e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 80a9 	beq.w	800583c <_dtoa_r+0x8dc>
 80056ea:	2c00      	cmp	r4, #0
 80056ec:	dd10      	ble.n	8005710 <_dtoa_r+0x7b0>
 80056ee:	4631      	mov	r1, r6
 80056f0:	4622      	mov	r2, r4
 80056f2:	4628      	mov	r0, r5
 80056f4:	f000 fbfe 	bl	8005ef4 <__pow5mult>
 80056f8:	4652      	mov	r2, sl
 80056fa:	4601      	mov	r1, r0
 80056fc:	4606      	mov	r6, r0
 80056fe:	4628      	mov	r0, r5
 8005700:	f000 fb54 	bl	8005dac <__multiply>
 8005704:	4680      	mov	r8, r0
 8005706:	4651      	mov	r1, sl
 8005708:	4628      	mov	r0, r5
 800570a:	f000 fa7f 	bl	8005c0c <_Bfree>
 800570e:	46c2      	mov	sl, r8
 8005710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005712:	1b1a      	subs	r2, r3, r4
 8005714:	d004      	beq.n	8005720 <_dtoa_r+0x7c0>
 8005716:	4651      	mov	r1, sl
 8005718:	4628      	mov	r0, r5
 800571a:	f000 fbeb 	bl	8005ef4 <__pow5mult>
 800571e:	4682      	mov	sl, r0
 8005720:	2101      	movs	r1, #1
 8005722:	4628      	mov	r0, r5
 8005724:	f000 fb2c 	bl	8005d80 <__i2b>
 8005728:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800572a:	4604      	mov	r4, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	f340 8087 	ble.w	8005840 <_dtoa_r+0x8e0>
 8005732:	461a      	mov	r2, r3
 8005734:	4601      	mov	r1, r0
 8005736:	4628      	mov	r0, r5
 8005738:	f000 fbdc 	bl	8005ef4 <__pow5mult>
 800573c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800573e:	4604      	mov	r4, r0
 8005740:	2b01      	cmp	r3, #1
 8005742:	f340 8080 	ble.w	8005846 <_dtoa_r+0x8e6>
 8005746:	f04f 0800 	mov.w	r8, #0
 800574a:	6923      	ldr	r3, [r4, #16]
 800574c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005750:	6918      	ldr	r0, [r3, #16]
 8005752:	f000 fac7 	bl	8005ce4 <__hi0bits>
 8005756:	f1c0 0020 	rsb	r0, r0, #32
 800575a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800575c:	4418      	add	r0, r3
 800575e:	f010 001f 	ands.w	r0, r0, #31
 8005762:	f000 8092 	beq.w	800588a <_dtoa_r+0x92a>
 8005766:	f1c0 0320 	rsb	r3, r0, #32
 800576a:	2b04      	cmp	r3, #4
 800576c:	f340 808a 	ble.w	8005884 <_dtoa_r+0x924>
 8005770:	f1c0 001c 	rsb	r0, r0, #28
 8005774:	9b06      	ldr	r3, [sp, #24]
 8005776:	4407      	add	r7, r0
 8005778:	4403      	add	r3, r0
 800577a:	9306      	str	r3, [sp, #24]
 800577c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800577e:	4403      	add	r3, r0
 8005780:	9309      	str	r3, [sp, #36]	; 0x24
 8005782:	9b06      	ldr	r3, [sp, #24]
 8005784:	2b00      	cmp	r3, #0
 8005786:	dd05      	ble.n	8005794 <_dtoa_r+0x834>
 8005788:	4651      	mov	r1, sl
 800578a:	461a      	mov	r2, r3
 800578c:	4628      	mov	r0, r5
 800578e:	f000 fc0b 	bl	8005fa8 <__lshift>
 8005792:	4682      	mov	sl, r0
 8005794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005796:	2b00      	cmp	r3, #0
 8005798:	dd05      	ble.n	80057a6 <_dtoa_r+0x846>
 800579a:	4621      	mov	r1, r4
 800579c:	461a      	mov	r2, r3
 800579e:	4628      	mov	r0, r5
 80057a0:	f000 fc02 	bl	8005fa8 <__lshift>
 80057a4:	4604      	mov	r4, r0
 80057a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d070      	beq.n	800588e <_dtoa_r+0x92e>
 80057ac:	4621      	mov	r1, r4
 80057ae:	4650      	mov	r0, sl
 80057b0:	f000 fc66 	bl	8006080 <__mcmp>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	da6a      	bge.n	800588e <_dtoa_r+0x92e>
 80057b8:	2300      	movs	r3, #0
 80057ba:	4651      	mov	r1, sl
 80057bc:	220a      	movs	r2, #10
 80057be:	4628      	mov	r0, r5
 80057c0:	f000 fa46 	bl	8005c50 <__multadd>
 80057c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057c6:	4682      	mov	sl, r0
 80057c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 8193 	beq.w	8005af8 <_dtoa_r+0xb98>
 80057d2:	4631      	mov	r1, r6
 80057d4:	2300      	movs	r3, #0
 80057d6:	220a      	movs	r2, #10
 80057d8:	4628      	mov	r0, r5
 80057da:	f000 fa39 	bl	8005c50 <__multadd>
 80057de:	f1bb 0f00 	cmp.w	fp, #0
 80057e2:	4606      	mov	r6, r0
 80057e4:	f300 8093 	bgt.w	800590e <_dtoa_r+0x9ae>
 80057e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	dc57      	bgt.n	800589e <_dtoa_r+0x93e>
 80057ee:	e08e      	b.n	800590e <_dtoa_r+0x9ae>
 80057f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80057f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80057f6:	e756      	b.n	80056a6 <_dtoa_r+0x746>
 80057f8:	9b02      	ldr	r3, [sp, #8]
 80057fa:	1e5c      	subs	r4, r3, #1
 80057fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057fe:	42a3      	cmp	r3, r4
 8005800:	bfb7      	itett	lt
 8005802:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005804:	1b1c      	subge	r4, r3, r4
 8005806:	1ae2      	sublt	r2, r4, r3
 8005808:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800580a:	bfbe      	ittt	lt
 800580c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800580e:	189b      	addlt	r3, r3, r2
 8005810:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	bfb8      	it	lt
 8005816:	2400      	movlt	r4, #0
 8005818:	2b00      	cmp	r3, #0
 800581a:	bfbb      	ittet	lt
 800581c:	9b06      	ldrlt	r3, [sp, #24]
 800581e:	9a02      	ldrlt	r2, [sp, #8]
 8005820:	9f06      	ldrge	r7, [sp, #24]
 8005822:	1a9f      	sublt	r7, r3, r2
 8005824:	bfac      	ite	ge
 8005826:	9b02      	ldrge	r3, [sp, #8]
 8005828:	2300      	movlt	r3, #0
 800582a:	e73e      	b.n	80056aa <_dtoa_r+0x74a>
 800582c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800582e:	9f06      	ldr	r7, [sp, #24]
 8005830:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005832:	e745      	b.n	80056c0 <_dtoa_r+0x760>
 8005834:	3fe00000 	.word	0x3fe00000
 8005838:	40240000 	.word	0x40240000
 800583c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800583e:	e76a      	b.n	8005716 <_dtoa_r+0x7b6>
 8005840:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005842:	2b01      	cmp	r3, #1
 8005844:	dc19      	bgt.n	800587a <_dtoa_r+0x91a>
 8005846:	9b04      	ldr	r3, [sp, #16]
 8005848:	b9bb      	cbnz	r3, 800587a <_dtoa_r+0x91a>
 800584a:	9b05      	ldr	r3, [sp, #20]
 800584c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005850:	b99b      	cbnz	r3, 800587a <_dtoa_r+0x91a>
 8005852:	9b05      	ldr	r3, [sp, #20]
 8005854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005858:	0d1b      	lsrs	r3, r3, #20
 800585a:	051b      	lsls	r3, r3, #20
 800585c:	b183      	cbz	r3, 8005880 <_dtoa_r+0x920>
 800585e:	f04f 0801 	mov.w	r8, #1
 8005862:	9b06      	ldr	r3, [sp, #24]
 8005864:	3301      	adds	r3, #1
 8005866:	9306      	str	r3, [sp, #24]
 8005868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800586a:	3301      	adds	r3, #1
 800586c:	9309      	str	r3, [sp, #36]	; 0x24
 800586e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005870:	2b00      	cmp	r3, #0
 8005872:	f47f af6a 	bne.w	800574a <_dtoa_r+0x7ea>
 8005876:	2001      	movs	r0, #1
 8005878:	e76f      	b.n	800575a <_dtoa_r+0x7fa>
 800587a:	f04f 0800 	mov.w	r8, #0
 800587e:	e7f6      	b.n	800586e <_dtoa_r+0x90e>
 8005880:	4698      	mov	r8, r3
 8005882:	e7f4      	b.n	800586e <_dtoa_r+0x90e>
 8005884:	f43f af7d 	beq.w	8005782 <_dtoa_r+0x822>
 8005888:	4618      	mov	r0, r3
 800588a:	301c      	adds	r0, #28
 800588c:	e772      	b.n	8005774 <_dtoa_r+0x814>
 800588e:	9b02      	ldr	r3, [sp, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	dc36      	bgt.n	8005902 <_dtoa_r+0x9a2>
 8005894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005896:	2b02      	cmp	r3, #2
 8005898:	dd33      	ble.n	8005902 <_dtoa_r+0x9a2>
 800589a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800589e:	f1bb 0f00 	cmp.w	fp, #0
 80058a2:	d10d      	bne.n	80058c0 <_dtoa_r+0x960>
 80058a4:	4621      	mov	r1, r4
 80058a6:	465b      	mov	r3, fp
 80058a8:	2205      	movs	r2, #5
 80058aa:	4628      	mov	r0, r5
 80058ac:	f000 f9d0 	bl	8005c50 <__multadd>
 80058b0:	4601      	mov	r1, r0
 80058b2:	4604      	mov	r4, r0
 80058b4:	4650      	mov	r0, sl
 80058b6:	f000 fbe3 	bl	8006080 <__mcmp>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f73f adb6 	bgt.w	800542c <_dtoa_r+0x4cc>
 80058c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80058c2:	9f08      	ldr	r7, [sp, #32]
 80058c4:	ea6f 0903 	mvn.w	r9, r3
 80058c8:	f04f 0800 	mov.w	r8, #0
 80058cc:	4621      	mov	r1, r4
 80058ce:	4628      	mov	r0, r5
 80058d0:	f000 f99c 	bl	8005c0c <_Bfree>
 80058d4:	2e00      	cmp	r6, #0
 80058d6:	f43f aea4 	beq.w	8005622 <_dtoa_r+0x6c2>
 80058da:	f1b8 0f00 	cmp.w	r8, #0
 80058de:	d005      	beq.n	80058ec <_dtoa_r+0x98c>
 80058e0:	45b0      	cmp	r8, r6
 80058e2:	d003      	beq.n	80058ec <_dtoa_r+0x98c>
 80058e4:	4641      	mov	r1, r8
 80058e6:	4628      	mov	r0, r5
 80058e8:	f000 f990 	bl	8005c0c <_Bfree>
 80058ec:	4631      	mov	r1, r6
 80058ee:	4628      	mov	r0, r5
 80058f0:	f000 f98c 	bl	8005c0c <_Bfree>
 80058f4:	e695      	b.n	8005622 <_dtoa_r+0x6c2>
 80058f6:	2400      	movs	r4, #0
 80058f8:	4626      	mov	r6, r4
 80058fa:	e7e1      	b.n	80058c0 <_dtoa_r+0x960>
 80058fc:	46c1      	mov	r9, r8
 80058fe:	4626      	mov	r6, r4
 8005900:	e594      	b.n	800542c <_dtoa_r+0x4cc>
 8005902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005904:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 80fc 	beq.w	8005b06 <_dtoa_r+0xba6>
 800590e:	2f00      	cmp	r7, #0
 8005910:	dd05      	ble.n	800591e <_dtoa_r+0x9be>
 8005912:	4631      	mov	r1, r6
 8005914:	463a      	mov	r2, r7
 8005916:	4628      	mov	r0, r5
 8005918:	f000 fb46 	bl	8005fa8 <__lshift>
 800591c:	4606      	mov	r6, r0
 800591e:	f1b8 0f00 	cmp.w	r8, #0
 8005922:	d05c      	beq.n	80059de <_dtoa_r+0xa7e>
 8005924:	4628      	mov	r0, r5
 8005926:	6871      	ldr	r1, [r6, #4]
 8005928:	f000 f930 	bl	8005b8c <_Balloc>
 800592c:	4607      	mov	r7, r0
 800592e:	b928      	cbnz	r0, 800593c <_dtoa_r+0x9dc>
 8005930:	4602      	mov	r2, r0
 8005932:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005936:	4b7e      	ldr	r3, [pc, #504]	; (8005b30 <_dtoa_r+0xbd0>)
 8005938:	f7ff bb26 	b.w	8004f88 <_dtoa_r+0x28>
 800593c:	6932      	ldr	r2, [r6, #16]
 800593e:	f106 010c 	add.w	r1, r6, #12
 8005942:	3202      	adds	r2, #2
 8005944:	0092      	lsls	r2, r2, #2
 8005946:	300c      	adds	r0, #12
 8005948:	f000 f912 	bl	8005b70 <memcpy>
 800594c:	2201      	movs	r2, #1
 800594e:	4639      	mov	r1, r7
 8005950:	4628      	mov	r0, r5
 8005952:	f000 fb29 	bl	8005fa8 <__lshift>
 8005956:	46b0      	mov	r8, r6
 8005958:	4606      	mov	r6, r0
 800595a:	9b08      	ldr	r3, [sp, #32]
 800595c:	3301      	adds	r3, #1
 800595e:	9302      	str	r3, [sp, #8]
 8005960:	9b08      	ldr	r3, [sp, #32]
 8005962:	445b      	add	r3, fp
 8005964:	930a      	str	r3, [sp, #40]	; 0x28
 8005966:	9b04      	ldr	r3, [sp, #16]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	9309      	str	r3, [sp, #36]	; 0x24
 800596e:	9b02      	ldr	r3, [sp, #8]
 8005970:	4621      	mov	r1, r4
 8005972:	4650      	mov	r0, sl
 8005974:	f103 3bff 	add.w	fp, r3, #4294967295
 8005978:	f7ff fa64 	bl	8004e44 <quorem>
 800597c:	4603      	mov	r3, r0
 800597e:	4641      	mov	r1, r8
 8005980:	3330      	adds	r3, #48	; 0x30
 8005982:	9004      	str	r0, [sp, #16]
 8005984:	4650      	mov	r0, sl
 8005986:	930b      	str	r3, [sp, #44]	; 0x2c
 8005988:	f000 fb7a 	bl	8006080 <__mcmp>
 800598c:	4632      	mov	r2, r6
 800598e:	9006      	str	r0, [sp, #24]
 8005990:	4621      	mov	r1, r4
 8005992:	4628      	mov	r0, r5
 8005994:	f000 fb90 	bl	80060b8 <__mdiff>
 8005998:	68c2      	ldr	r2, [r0, #12]
 800599a:	4607      	mov	r7, r0
 800599c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800599e:	bb02      	cbnz	r2, 80059e2 <_dtoa_r+0xa82>
 80059a0:	4601      	mov	r1, r0
 80059a2:	4650      	mov	r0, sl
 80059a4:	f000 fb6c 	bl	8006080 <__mcmp>
 80059a8:	4602      	mov	r2, r0
 80059aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059ac:	4639      	mov	r1, r7
 80059ae:	4628      	mov	r0, r5
 80059b0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80059b4:	f000 f92a 	bl	8005c0c <_Bfree>
 80059b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059bc:	9f02      	ldr	r7, [sp, #8]
 80059be:	ea43 0102 	orr.w	r1, r3, r2
 80059c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059c4:	430b      	orrs	r3, r1
 80059c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059c8:	d10d      	bne.n	80059e6 <_dtoa_r+0xa86>
 80059ca:	2b39      	cmp	r3, #57	; 0x39
 80059cc:	d027      	beq.n	8005a1e <_dtoa_r+0xabe>
 80059ce:	9a06      	ldr	r2, [sp, #24]
 80059d0:	2a00      	cmp	r2, #0
 80059d2:	dd01      	ble.n	80059d8 <_dtoa_r+0xa78>
 80059d4:	9b04      	ldr	r3, [sp, #16]
 80059d6:	3331      	adds	r3, #49	; 0x31
 80059d8:	f88b 3000 	strb.w	r3, [fp]
 80059dc:	e776      	b.n	80058cc <_dtoa_r+0x96c>
 80059de:	4630      	mov	r0, r6
 80059e0:	e7b9      	b.n	8005956 <_dtoa_r+0x9f6>
 80059e2:	2201      	movs	r2, #1
 80059e4:	e7e2      	b.n	80059ac <_dtoa_r+0xa4c>
 80059e6:	9906      	ldr	r1, [sp, #24]
 80059e8:	2900      	cmp	r1, #0
 80059ea:	db04      	blt.n	80059f6 <_dtoa_r+0xa96>
 80059ec:	9822      	ldr	r0, [sp, #136]	; 0x88
 80059ee:	4301      	orrs	r1, r0
 80059f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059f2:	4301      	orrs	r1, r0
 80059f4:	d120      	bne.n	8005a38 <_dtoa_r+0xad8>
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	ddee      	ble.n	80059d8 <_dtoa_r+0xa78>
 80059fa:	4651      	mov	r1, sl
 80059fc:	2201      	movs	r2, #1
 80059fe:	4628      	mov	r0, r5
 8005a00:	9302      	str	r3, [sp, #8]
 8005a02:	f000 fad1 	bl	8005fa8 <__lshift>
 8005a06:	4621      	mov	r1, r4
 8005a08:	4682      	mov	sl, r0
 8005a0a:	f000 fb39 	bl	8006080 <__mcmp>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	9b02      	ldr	r3, [sp, #8]
 8005a12:	dc02      	bgt.n	8005a1a <_dtoa_r+0xaba>
 8005a14:	d1e0      	bne.n	80059d8 <_dtoa_r+0xa78>
 8005a16:	07da      	lsls	r2, r3, #31
 8005a18:	d5de      	bpl.n	80059d8 <_dtoa_r+0xa78>
 8005a1a:	2b39      	cmp	r3, #57	; 0x39
 8005a1c:	d1da      	bne.n	80059d4 <_dtoa_r+0xa74>
 8005a1e:	2339      	movs	r3, #57	; 0x39
 8005a20:	f88b 3000 	strb.w	r3, [fp]
 8005a24:	463b      	mov	r3, r7
 8005a26:	461f      	mov	r7, r3
 8005a28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	2a39      	cmp	r2, #57	; 0x39
 8005a30:	d050      	beq.n	8005ad4 <_dtoa_r+0xb74>
 8005a32:	3201      	adds	r2, #1
 8005a34:	701a      	strb	r2, [r3, #0]
 8005a36:	e749      	b.n	80058cc <_dtoa_r+0x96c>
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	dd03      	ble.n	8005a44 <_dtoa_r+0xae4>
 8005a3c:	2b39      	cmp	r3, #57	; 0x39
 8005a3e:	d0ee      	beq.n	8005a1e <_dtoa_r+0xabe>
 8005a40:	3301      	adds	r3, #1
 8005a42:	e7c9      	b.n	80059d8 <_dtoa_r+0xa78>
 8005a44:	9a02      	ldr	r2, [sp, #8]
 8005a46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a4c:	428a      	cmp	r2, r1
 8005a4e:	d02a      	beq.n	8005aa6 <_dtoa_r+0xb46>
 8005a50:	4651      	mov	r1, sl
 8005a52:	2300      	movs	r3, #0
 8005a54:	220a      	movs	r2, #10
 8005a56:	4628      	mov	r0, r5
 8005a58:	f000 f8fa 	bl	8005c50 <__multadd>
 8005a5c:	45b0      	cmp	r8, r6
 8005a5e:	4682      	mov	sl, r0
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	f04f 020a 	mov.w	r2, #10
 8005a68:	4641      	mov	r1, r8
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	d107      	bne.n	8005a7e <_dtoa_r+0xb1e>
 8005a6e:	f000 f8ef 	bl	8005c50 <__multadd>
 8005a72:	4680      	mov	r8, r0
 8005a74:	4606      	mov	r6, r0
 8005a76:	9b02      	ldr	r3, [sp, #8]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	9302      	str	r3, [sp, #8]
 8005a7c:	e777      	b.n	800596e <_dtoa_r+0xa0e>
 8005a7e:	f000 f8e7 	bl	8005c50 <__multadd>
 8005a82:	4631      	mov	r1, r6
 8005a84:	4680      	mov	r8, r0
 8005a86:	2300      	movs	r3, #0
 8005a88:	220a      	movs	r2, #10
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f000 f8e0 	bl	8005c50 <__multadd>
 8005a90:	4606      	mov	r6, r0
 8005a92:	e7f0      	b.n	8005a76 <_dtoa_r+0xb16>
 8005a94:	f1bb 0f00 	cmp.w	fp, #0
 8005a98:	bfcc      	ite	gt
 8005a9a:	465f      	movgt	r7, fp
 8005a9c:	2701      	movle	r7, #1
 8005a9e:	f04f 0800 	mov.w	r8, #0
 8005aa2:	9a08      	ldr	r2, [sp, #32]
 8005aa4:	4417      	add	r7, r2
 8005aa6:	4651      	mov	r1, sl
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	4628      	mov	r0, r5
 8005aac:	9302      	str	r3, [sp, #8]
 8005aae:	f000 fa7b 	bl	8005fa8 <__lshift>
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	4682      	mov	sl, r0
 8005ab6:	f000 fae3 	bl	8006080 <__mcmp>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	dcb2      	bgt.n	8005a24 <_dtoa_r+0xac4>
 8005abe:	d102      	bne.n	8005ac6 <_dtoa_r+0xb66>
 8005ac0:	9b02      	ldr	r3, [sp, #8]
 8005ac2:	07db      	lsls	r3, r3, #31
 8005ac4:	d4ae      	bmi.n	8005a24 <_dtoa_r+0xac4>
 8005ac6:	463b      	mov	r3, r7
 8005ac8:	461f      	mov	r7, r3
 8005aca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ace:	2a30      	cmp	r2, #48	; 0x30
 8005ad0:	d0fa      	beq.n	8005ac8 <_dtoa_r+0xb68>
 8005ad2:	e6fb      	b.n	80058cc <_dtoa_r+0x96c>
 8005ad4:	9a08      	ldr	r2, [sp, #32]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d1a5      	bne.n	8005a26 <_dtoa_r+0xac6>
 8005ada:	2331      	movs	r3, #49	; 0x31
 8005adc:	f109 0901 	add.w	r9, r9, #1
 8005ae0:	7013      	strb	r3, [r2, #0]
 8005ae2:	e6f3      	b.n	80058cc <_dtoa_r+0x96c>
 8005ae4:	4b13      	ldr	r3, [pc, #76]	; (8005b34 <_dtoa_r+0xbd4>)
 8005ae6:	f7ff baa7 	b.w	8005038 <_dtoa_r+0xd8>
 8005aea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f47f aa80 	bne.w	8004ff2 <_dtoa_r+0x92>
 8005af2:	4b11      	ldr	r3, [pc, #68]	; (8005b38 <_dtoa_r+0xbd8>)
 8005af4:	f7ff baa0 	b.w	8005038 <_dtoa_r+0xd8>
 8005af8:	f1bb 0f00 	cmp.w	fp, #0
 8005afc:	dc03      	bgt.n	8005b06 <_dtoa_r+0xba6>
 8005afe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	f73f aecc 	bgt.w	800589e <_dtoa_r+0x93e>
 8005b06:	9f08      	ldr	r7, [sp, #32]
 8005b08:	4621      	mov	r1, r4
 8005b0a:	4650      	mov	r0, sl
 8005b0c:	f7ff f99a 	bl	8004e44 <quorem>
 8005b10:	9a08      	ldr	r2, [sp, #32]
 8005b12:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005b16:	f807 3b01 	strb.w	r3, [r7], #1
 8005b1a:	1aba      	subs	r2, r7, r2
 8005b1c:	4593      	cmp	fp, r2
 8005b1e:	ddb9      	ble.n	8005a94 <_dtoa_r+0xb34>
 8005b20:	4651      	mov	r1, sl
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 f892 	bl	8005c50 <__multadd>
 8005b2c:	4682      	mov	sl, r0
 8005b2e:	e7eb      	b.n	8005b08 <_dtoa_r+0xba8>
 8005b30:	080073ab 	.word	0x080073ab
 8005b34:	08007304 	.word	0x08007304
 8005b38:	08007328 	.word	0x08007328

08005b3c <_localeconv_r>:
 8005b3c:	4800      	ldr	r0, [pc, #0]	; (8005b40 <_localeconv_r+0x4>)
 8005b3e:	4770      	bx	lr
 8005b40:	20000160 	.word	0x20000160

08005b44 <malloc>:
 8005b44:	4b02      	ldr	r3, [pc, #8]	; (8005b50 <malloc+0xc>)
 8005b46:	4601      	mov	r1, r0
 8005b48:	6818      	ldr	r0, [r3, #0]
 8005b4a:	f000 bbfb 	b.w	8006344 <_malloc_r>
 8005b4e:	bf00      	nop
 8005b50:	2000000c 	.word	0x2000000c

08005b54 <memchr>:
 8005b54:	4603      	mov	r3, r0
 8005b56:	b510      	push	{r4, lr}
 8005b58:	b2c9      	uxtb	r1, r1
 8005b5a:	4402      	add	r2, r0
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	4618      	mov	r0, r3
 8005b60:	d101      	bne.n	8005b66 <memchr+0x12>
 8005b62:	2000      	movs	r0, #0
 8005b64:	e003      	b.n	8005b6e <memchr+0x1a>
 8005b66:	7804      	ldrb	r4, [r0, #0]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	428c      	cmp	r4, r1
 8005b6c:	d1f6      	bne.n	8005b5c <memchr+0x8>
 8005b6e:	bd10      	pop	{r4, pc}

08005b70 <memcpy>:
 8005b70:	440a      	add	r2, r1
 8005b72:	4291      	cmp	r1, r2
 8005b74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b78:	d100      	bne.n	8005b7c <memcpy+0xc>
 8005b7a:	4770      	bx	lr
 8005b7c:	b510      	push	{r4, lr}
 8005b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b82:	4291      	cmp	r1, r2
 8005b84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b88:	d1f9      	bne.n	8005b7e <memcpy+0xe>
 8005b8a:	bd10      	pop	{r4, pc}

08005b8c <_Balloc>:
 8005b8c:	b570      	push	{r4, r5, r6, lr}
 8005b8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005b90:	4604      	mov	r4, r0
 8005b92:	460d      	mov	r5, r1
 8005b94:	b976      	cbnz	r6, 8005bb4 <_Balloc+0x28>
 8005b96:	2010      	movs	r0, #16
 8005b98:	f7ff ffd4 	bl	8005b44 <malloc>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	6260      	str	r0, [r4, #36]	; 0x24
 8005ba0:	b920      	cbnz	r0, 8005bac <_Balloc+0x20>
 8005ba2:	2166      	movs	r1, #102	; 0x66
 8005ba4:	4b17      	ldr	r3, [pc, #92]	; (8005c04 <_Balloc+0x78>)
 8005ba6:	4818      	ldr	r0, [pc, #96]	; (8005c08 <_Balloc+0x7c>)
 8005ba8:	f000 fd92 	bl	80066d0 <__assert_func>
 8005bac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bb0:	6006      	str	r6, [r0, #0]
 8005bb2:	60c6      	str	r6, [r0, #12]
 8005bb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bb6:	68f3      	ldr	r3, [r6, #12]
 8005bb8:	b183      	cbz	r3, 8005bdc <_Balloc+0x50>
 8005bba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005bc2:	b9b8      	cbnz	r0, 8005bf4 <_Balloc+0x68>
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	fa01 f605 	lsl.w	r6, r1, r5
 8005bca:	1d72      	adds	r2, r6, #5
 8005bcc:	4620      	mov	r0, r4
 8005bce:	0092      	lsls	r2, r2, #2
 8005bd0:	f000 fb5e 	bl	8006290 <_calloc_r>
 8005bd4:	b160      	cbz	r0, 8005bf0 <_Balloc+0x64>
 8005bd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005bda:	e00e      	b.n	8005bfa <_Balloc+0x6e>
 8005bdc:	2221      	movs	r2, #33	; 0x21
 8005bde:	2104      	movs	r1, #4
 8005be0:	4620      	mov	r0, r4
 8005be2:	f000 fb55 	bl	8006290 <_calloc_r>
 8005be6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005be8:	60f0      	str	r0, [r6, #12]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1e4      	bne.n	8005bba <_Balloc+0x2e>
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	bd70      	pop	{r4, r5, r6, pc}
 8005bf4:	6802      	ldr	r2, [r0, #0]
 8005bf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c00:	e7f7      	b.n	8005bf2 <_Balloc+0x66>
 8005c02:	bf00      	nop
 8005c04:	08007335 	.word	0x08007335
 8005c08:	080073bc 	.word	0x080073bc

08005c0c <_Bfree>:
 8005c0c:	b570      	push	{r4, r5, r6, lr}
 8005c0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c10:	4605      	mov	r5, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	b976      	cbnz	r6, 8005c34 <_Bfree+0x28>
 8005c16:	2010      	movs	r0, #16
 8005c18:	f7ff ff94 	bl	8005b44 <malloc>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6268      	str	r0, [r5, #36]	; 0x24
 8005c20:	b920      	cbnz	r0, 8005c2c <_Bfree+0x20>
 8005c22:	218a      	movs	r1, #138	; 0x8a
 8005c24:	4b08      	ldr	r3, [pc, #32]	; (8005c48 <_Bfree+0x3c>)
 8005c26:	4809      	ldr	r0, [pc, #36]	; (8005c4c <_Bfree+0x40>)
 8005c28:	f000 fd52 	bl	80066d0 <__assert_func>
 8005c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c30:	6006      	str	r6, [r0, #0]
 8005c32:	60c6      	str	r6, [r0, #12]
 8005c34:	b13c      	cbz	r4, 8005c46 <_Bfree+0x3a>
 8005c36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c38:	6862      	ldr	r2, [r4, #4]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c40:	6021      	str	r1, [r4, #0]
 8005c42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	08007335 	.word	0x08007335
 8005c4c:	080073bc 	.word	0x080073bc

08005c50 <__multadd>:
 8005c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c54:	4698      	mov	r8, r3
 8005c56:	460c      	mov	r4, r1
 8005c58:	2300      	movs	r3, #0
 8005c5a:	690e      	ldr	r6, [r1, #16]
 8005c5c:	4607      	mov	r7, r0
 8005c5e:	f101 0014 	add.w	r0, r1, #20
 8005c62:	6805      	ldr	r5, [r0, #0]
 8005c64:	3301      	adds	r3, #1
 8005c66:	b2a9      	uxth	r1, r5
 8005c68:	fb02 8101 	mla	r1, r2, r1, r8
 8005c6c:	0c2d      	lsrs	r5, r5, #16
 8005c6e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005c72:	fb02 c505 	mla	r5, r2, r5, ip
 8005c76:	b289      	uxth	r1, r1
 8005c78:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005c7c:	429e      	cmp	r6, r3
 8005c7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005c82:	f840 1b04 	str.w	r1, [r0], #4
 8005c86:	dcec      	bgt.n	8005c62 <__multadd+0x12>
 8005c88:	f1b8 0f00 	cmp.w	r8, #0
 8005c8c:	d022      	beq.n	8005cd4 <__multadd+0x84>
 8005c8e:	68a3      	ldr	r3, [r4, #8]
 8005c90:	42b3      	cmp	r3, r6
 8005c92:	dc19      	bgt.n	8005cc8 <__multadd+0x78>
 8005c94:	6861      	ldr	r1, [r4, #4]
 8005c96:	4638      	mov	r0, r7
 8005c98:	3101      	adds	r1, #1
 8005c9a:	f7ff ff77 	bl	8005b8c <_Balloc>
 8005c9e:	4605      	mov	r5, r0
 8005ca0:	b928      	cbnz	r0, 8005cae <__multadd+0x5e>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	21b5      	movs	r1, #181	; 0xb5
 8005ca6:	4b0d      	ldr	r3, [pc, #52]	; (8005cdc <__multadd+0x8c>)
 8005ca8:	480d      	ldr	r0, [pc, #52]	; (8005ce0 <__multadd+0x90>)
 8005caa:	f000 fd11 	bl	80066d0 <__assert_func>
 8005cae:	6922      	ldr	r2, [r4, #16]
 8005cb0:	f104 010c 	add.w	r1, r4, #12
 8005cb4:	3202      	adds	r2, #2
 8005cb6:	0092      	lsls	r2, r2, #2
 8005cb8:	300c      	adds	r0, #12
 8005cba:	f7ff ff59 	bl	8005b70 <memcpy>
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	f7ff ffa3 	bl	8005c0c <_Bfree>
 8005cc6:	462c      	mov	r4, r5
 8005cc8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005ccc:	3601      	adds	r6, #1
 8005cce:	f8c3 8014 	str.w	r8, [r3, #20]
 8005cd2:	6126      	str	r6, [r4, #16]
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cda:	bf00      	nop
 8005cdc:	080073ab 	.word	0x080073ab
 8005ce0:	080073bc 	.word	0x080073bc

08005ce4 <__hi0bits>:
 8005ce4:	0c02      	lsrs	r2, r0, #16
 8005ce6:	0412      	lsls	r2, r2, #16
 8005ce8:	4603      	mov	r3, r0
 8005cea:	b9ca      	cbnz	r2, 8005d20 <__hi0bits+0x3c>
 8005cec:	0403      	lsls	r3, r0, #16
 8005cee:	2010      	movs	r0, #16
 8005cf0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005cf4:	bf04      	itt	eq
 8005cf6:	021b      	lsleq	r3, r3, #8
 8005cf8:	3008      	addeq	r0, #8
 8005cfa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005cfe:	bf04      	itt	eq
 8005d00:	011b      	lsleq	r3, r3, #4
 8005d02:	3004      	addeq	r0, #4
 8005d04:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005d08:	bf04      	itt	eq
 8005d0a:	009b      	lsleq	r3, r3, #2
 8005d0c:	3002      	addeq	r0, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	db05      	blt.n	8005d1e <__hi0bits+0x3a>
 8005d12:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005d16:	f100 0001 	add.w	r0, r0, #1
 8005d1a:	bf08      	it	eq
 8005d1c:	2020      	moveq	r0, #32
 8005d1e:	4770      	bx	lr
 8005d20:	2000      	movs	r0, #0
 8005d22:	e7e5      	b.n	8005cf0 <__hi0bits+0xc>

08005d24 <__lo0bits>:
 8005d24:	6803      	ldr	r3, [r0, #0]
 8005d26:	4602      	mov	r2, r0
 8005d28:	f013 0007 	ands.w	r0, r3, #7
 8005d2c:	d00b      	beq.n	8005d46 <__lo0bits+0x22>
 8005d2e:	07d9      	lsls	r1, r3, #31
 8005d30:	d422      	bmi.n	8005d78 <__lo0bits+0x54>
 8005d32:	0798      	lsls	r0, r3, #30
 8005d34:	bf49      	itett	mi
 8005d36:	085b      	lsrmi	r3, r3, #1
 8005d38:	089b      	lsrpl	r3, r3, #2
 8005d3a:	2001      	movmi	r0, #1
 8005d3c:	6013      	strmi	r3, [r2, #0]
 8005d3e:	bf5c      	itt	pl
 8005d40:	2002      	movpl	r0, #2
 8005d42:	6013      	strpl	r3, [r2, #0]
 8005d44:	4770      	bx	lr
 8005d46:	b299      	uxth	r1, r3
 8005d48:	b909      	cbnz	r1, 8005d4e <__lo0bits+0x2a>
 8005d4a:	2010      	movs	r0, #16
 8005d4c:	0c1b      	lsrs	r3, r3, #16
 8005d4e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005d52:	bf04      	itt	eq
 8005d54:	0a1b      	lsreq	r3, r3, #8
 8005d56:	3008      	addeq	r0, #8
 8005d58:	0719      	lsls	r1, r3, #28
 8005d5a:	bf04      	itt	eq
 8005d5c:	091b      	lsreq	r3, r3, #4
 8005d5e:	3004      	addeq	r0, #4
 8005d60:	0799      	lsls	r1, r3, #30
 8005d62:	bf04      	itt	eq
 8005d64:	089b      	lsreq	r3, r3, #2
 8005d66:	3002      	addeq	r0, #2
 8005d68:	07d9      	lsls	r1, r3, #31
 8005d6a:	d403      	bmi.n	8005d74 <__lo0bits+0x50>
 8005d6c:	085b      	lsrs	r3, r3, #1
 8005d6e:	f100 0001 	add.w	r0, r0, #1
 8005d72:	d003      	beq.n	8005d7c <__lo0bits+0x58>
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4770      	bx	lr
 8005d78:	2000      	movs	r0, #0
 8005d7a:	4770      	bx	lr
 8005d7c:	2020      	movs	r0, #32
 8005d7e:	4770      	bx	lr

08005d80 <__i2b>:
 8005d80:	b510      	push	{r4, lr}
 8005d82:	460c      	mov	r4, r1
 8005d84:	2101      	movs	r1, #1
 8005d86:	f7ff ff01 	bl	8005b8c <_Balloc>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	b928      	cbnz	r0, 8005d9a <__i2b+0x1a>
 8005d8e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005d92:	4b04      	ldr	r3, [pc, #16]	; (8005da4 <__i2b+0x24>)
 8005d94:	4804      	ldr	r0, [pc, #16]	; (8005da8 <__i2b+0x28>)
 8005d96:	f000 fc9b 	bl	80066d0 <__assert_func>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	6144      	str	r4, [r0, #20]
 8005d9e:	6103      	str	r3, [r0, #16]
 8005da0:	bd10      	pop	{r4, pc}
 8005da2:	bf00      	nop
 8005da4:	080073ab 	.word	0x080073ab
 8005da8:	080073bc 	.word	0x080073bc

08005dac <__multiply>:
 8005dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db0:	4614      	mov	r4, r2
 8005db2:	690a      	ldr	r2, [r1, #16]
 8005db4:	6923      	ldr	r3, [r4, #16]
 8005db6:	460d      	mov	r5, r1
 8005db8:	429a      	cmp	r2, r3
 8005dba:	bfbe      	ittt	lt
 8005dbc:	460b      	movlt	r3, r1
 8005dbe:	4625      	movlt	r5, r4
 8005dc0:	461c      	movlt	r4, r3
 8005dc2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005dc6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005dca:	68ab      	ldr	r3, [r5, #8]
 8005dcc:	6869      	ldr	r1, [r5, #4]
 8005dce:	eb0a 0709 	add.w	r7, sl, r9
 8005dd2:	42bb      	cmp	r3, r7
 8005dd4:	b085      	sub	sp, #20
 8005dd6:	bfb8      	it	lt
 8005dd8:	3101      	addlt	r1, #1
 8005dda:	f7ff fed7 	bl	8005b8c <_Balloc>
 8005dde:	b930      	cbnz	r0, 8005dee <__multiply+0x42>
 8005de0:	4602      	mov	r2, r0
 8005de2:	f240 115d 	movw	r1, #349	; 0x15d
 8005de6:	4b41      	ldr	r3, [pc, #260]	; (8005eec <__multiply+0x140>)
 8005de8:	4841      	ldr	r0, [pc, #260]	; (8005ef0 <__multiply+0x144>)
 8005dea:	f000 fc71 	bl	80066d0 <__assert_func>
 8005dee:	f100 0614 	add.w	r6, r0, #20
 8005df2:	4633      	mov	r3, r6
 8005df4:	2200      	movs	r2, #0
 8005df6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005dfa:	4543      	cmp	r3, r8
 8005dfc:	d31e      	bcc.n	8005e3c <__multiply+0x90>
 8005dfe:	f105 0c14 	add.w	ip, r5, #20
 8005e02:	f104 0314 	add.w	r3, r4, #20
 8005e06:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005e0a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005e0e:	9202      	str	r2, [sp, #8]
 8005e10:	ebac 0205 	sub.w	r2, ip, r5
 8005e14:	3a15      	subs	r2, #21
 8005e16:	f022 0203 	bic.w	r2, r2, #3
 8005e1a:	3204      	adds	r2, #4
 8005e1c:	f105 0115 	add.w	r1, r5, #21
 8005e20:	458c      	cmp	ip, r1
 8005e22:	bf38      	it	cc
 8005e24:	2204      	movcc	r2, #4
 8005e26:	9201      	str	r2, [sp, #4]
 8005e28:	9a02      	ldr	r2, [sp, #8]
 8005e2a:	9303      	str	r3, [sp, #12]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d808      	bhi.n	8005e42 <__multiply+0x96>
 8005e30:	2f00      	cmp	r7, #0
 8005e32:	dc55      	bgt.n	8005ee0 <__multiply+0x134>
 8005e34:	6107      	str	r7, [r0, #16]
 8005e36:	b005      	add	sp, #20
 8005e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3c:	f843 2b04 	str.w	r2, [r3], #4
 8005e40:	e7db      	b.n	8005dfa <__multiply+0x4e>
 8005e42:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e46:	f1ba 0f00 	cmp.w	sl, #0
 8005e4a:	d020      	beq.n	8005e8e <__multiply+0xe2>
 8005e4c:	46b1      	mov	r9, r6
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f105 0e14 	add.w	lr, r5, #20
 8005e54:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005e58:	f8d9 b000 	ldr.w	fp, [r9]
 8005e5c:	b2a1      	uxth	r1, r4
 8005e5e:	fa1f fb8b 	uxth.w	fp, fp
 8005e62:	fb0a b101 	mla	r1, sl, r1, fp
 8005e66:	4411      	add	r1, r2
 8005e68:	f8d9 2000 	ldr.w	r2, [r9]
 8005e6c:	0c24      	lsrs	r4, r4, #16
 8005e6e:	0c12      	lsrs	r2, r2, #16
 8005e70:	fb0a 2404 	mla	r4, sl, r4, r2
 8005e74:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005e78:	b289      	uxth	r1, r1
 8005e7a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005e7e:	45f4      	cmp	ip, lr
 8005e80:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005e84:	f849 1b04 	str.w	r1, [r9], #4
 8005e88:	d8e4      	bhi.n	8005e54 <__multiply+0xa8>
 8005e8a:	9901      	ldr	r1, [sp, #4]
 8005e8c:	5072      	str	r2, [r6, r1]
 8005e8e:	9a03      	ldr	r2, [sp, #12]
 8005e90:	3304      	adds	r3, #4
 8005e92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e96:	f1b9 0f00 	cmp.w	r9, #0
 8005e9a:	d01f      	beq.n	8005edc <__multiply+0x130>
 8005e9c:	46b6      	mov	lr, r6
 8005e9e:	f04f 0a00 	mov.w	sl, #0
 8005ea2:	6834      	ldr	r4, [r6, #0]
 8005ea4:	f105 0114 	add.w	r1, r5, #20
 8005ea8:	880a      	ldrh	r2, [r1, #0]
 8005eaa:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005eae:	b2a4      	uxth	r4, r4
 8005eb0:	fb09 b202 	mla	r2, r9, r2, fp
 8005eb4:	4492      	add	sl, r2
 8005eb6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005eba:	f84e 4b04 	str.w	r4, [lr], #4
 8005ebe:	f851 4b04 	ldr.w	r4, [r1], #4
 8005ec2:	f8be 2000 	ldrh.w	r2, [lr]
 8005ec6:	0c24      	lsrs	r4, r4, #16
 8005ec8:	fb09 2404 	mla	r4, r9, r4, r2
 8005ecc:	458c      	cmp	ip, r1
 8005ece:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005ed2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ed6:	d8e7      	bhi.n	8005ea8 <__multiply+0xfc>
 8005ed8:	9a01      	ldr	r2, [sp, #4]
 8005eda:	50b4      	str	r4, [r6, r2]
 8005edc:	3604      	adds	r6, #4
 8005ede:	e7a3      	b.n	8005e28 <__multiply+0x7c>
 8005ee0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1a5      	bne.n	8005e34 <__multiply+0x88>
 8005ee8:	3f01      	subs	r7, #1
 8005eea:	e7a1      	b.n	8005e30 <__multiply+0x84>
 8005eec:	080073ab 	.word	0x080073ab
 8005ef0:	080073bc 	.word	0x080073bc

08005ef4 <__pow5mult>:
 8005ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef8:	4615      	mov	r5, r2
 8005efa:	f012 0203 	ands.w	r2, r2, #3
 8005efe:	4606      	mov	r6, r0
 8005f00:	460f      	mov	r7, r1
 8005f02:	d007      	beq.n	8005f14 <__pow5mult+0x20>
 8005f04:	4c25      	ldr	r4, [pc, #148]	; (8005f9c <__pow5mult+0xa8>)
 8005f06:	3a01      	subs	r2, #1
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f0e:	f7ff fe9f 	bl	8005c50 <__multadd>
 8005f12:	4607      	mov	r7, r0
 8005f14:	10ad      	asrs	r5, r5, #2
 8005f16:	d03d      	beq.n	8005f94 <__pow5mult+0xa0>
 8005f18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f1a:	b97c      	cbnz	r4, 8005f3c <__pow5mult+0x48>
 8005f1c:	2010      	movs	r0, #16
 8005f1e:	f7ff fe11 	bl	8005b44 <malloc>
 8005f22:	4602      	mov	r2, r0
 8005f24:	6270      	str	r0, [r6, #36]	; 0x24
 8005f26:	b928      	cbnz	r0, 8005f34 <__pow5mult+0x40>
 8005f28:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005f2c:	4b1c      	ldr	r3, [pc, #112]	; (8005fa0 <__pow5mult+0xac>)
 8005f2e:	481d      	ldr	r0, [pc, #116]	; (8005fa4 <__pow5mult+0xb0>)
 8005f30:	f000 fbce 	bl	80066d0 <__assert_func>
 8005f34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f38:	6004      	str	r4, [r0, #0]
 8005f3a:	60c4      	str	r4, [r0, #12]
 8005f3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f44:	b94c      	cbnz	r4, 8005f5a <__pow5mult+0x66>
 8005f46:	f240 2171 	movw	r1, #625	; 0x271
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f7ff ff18 	bl	8005d80 <__i2b>
 8005f50:	2300      	movs	r3, #0
 8005f52:	4604      	mov	r4, r0
 8005f54:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f58:	6003      	str	r3, [r0, #0]
 8005f5a:	f04f 0900 	mov.w	r9, #0
 8005f5e:	07eb      	lsls	r3, r5, #31
 8005f60:	d50a      	bpl.n	8005f78 <__pow5mult+0x84>
 8005f62:	4639      	mov	r1, r7
 8005f64:	4622      	mov	r2, r4
 8005f66:	4630      	mov	r0, r6
 8005f68:	f7ff ff20 	bl	8005dac <__multiply>
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	4639      	mov	r1, r7
 8005f70:	4630      	mov	r0, r6
 8005f72:	f7ff fe4b 	bl	8005c0c <_Bfree>
 8005f76:	4647      	mov	r7, r8
 8005f78:	106d      	asrs	r5, r5, #1
 8005f7a:	d00b      	beq.n	8005f94 <__pow5mult+0xa0>
 8005f7c:	6820      	ldr	r0, [r4, #0]
 8005f7e:	b938      	cbnz	r0, 8005f90 <__pow5mult+0x9c>
 8005f80:	4622      	mov	r2, r4
 8005f82:	4621      	mov	r1, r4
 8005f84:	4630      	mov	r0, r6
 8005f86:	f7ff ff11 	bl	8005dac <__multiply>
 8005f8a:	6020      	str	r0, [r4, #0]
 8005f8c:	f8c0 9000 	str.w	r9, [r0]
 8005f90:	4604      	mov	r4, r0
 8005f92:	e7e4      	b.n	8005f5e <__pow5mult+0x6a>
 8005f94:	4638      	mov	r0, r7
 8005f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f9a:	bf00      	nop
 8005f9c:	08007510 	.word	0x08007510
 8005fa0:	08007335 	.word	0x08007335
 8005fa4:	080073bc 	.word	0x080073bc

08005fa8 <__lshift>:
 8005fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fac:	460c      	mov	r4, r1
 8005fae:	4607      	mov	r7, r0
 8005fb0:	4691      	mov	r9, r2
 8005fb2:	6923      	ldr	r3, [r4, #16]
 8005fb4:	6849      	ldr	r1, [r1, #4]
 8005fb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005fba:	68a3      	ldr	r3, [r4, #8]
 8005fbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005fc0:	f108 0601 	add.w	r6, r8, #1
 8005fc4:	42b3      	cmp	r3, r6
 8005fc6:	db0b      	blt.n	8005fe0 <__lshift+0x38>
 8005fc8:	4638      	mov	r0, r7
 8005fca:	f7ff fddf 	bl	8005b8c <_Balloc>
 8005fce:	4605      	mov	r5, r0
 8005fd0:	b948      	cbnz	r0, 8005fe6 <__lshift+0x3e>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005fd8:	4b27      	ldr	r3, [pc, #156]	; (8006078 <__lshift+0xd0>)
 8005fda:	4828      	ldr	r0, [pc, #160]	; (800607c <__lshift+0xd4>)
 8005fdc:	f000 fb78 	bl	80066d0 <__assert_func>
 8005fe0:	3101      	adds	r1, #1
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	e7ee      	b.n	8005fc4 <__lshift+0x1c>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	f100 0114 	add.w	r1, r0, #20
 8005fec:	f100 0210 	add.w	r2, r0, #16
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	4553      	cmp	r3, sl
 8005ff4:	db33      	blt.n	800605e <__lshift+0xb6>
 8005ff6:	6920      	ldr	r0, [r4, #16]
 8005ff8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ffc:	f104 0314 	add.w	r3, r4, #20
 8006000:	f019 091f 	ands.w	r9, r9, #31
 8006004:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006008:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800600c:	d02b      	beq.n	8006066 <__lshift+0xbe>
 800600e:	468a      	mov	sl, r1
 8006010:	2200      	movs	r2, #0
 8006012:	f1c9 0e20 	rsb	lr, r9, #32
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	fa00 f009 	lsl.w	r0, r0, r9
 800601c:	4302      	orrs	r2, r0
 800601e:	f84a 2b04 	str.w	r2, [sl], #4
 8006022:	f853 2b04 	ldr.w	r2, [r3], #4
 8006026:	459c      	cmp	ip, r3
 8006028:	fa22 f20e 	lsr.w	r2, r2, lr
 800602c:	d8f3      	bhi.n	8006016 <__lshift+0x6e>
 800602e:	ebac 0304 	sub.w	r3, ip, r4
 8006032:	3b15      	subs	r3, #21
 8006034:	f023 0303 	bic.w	r3, r3, #3
 8006038:	3304      	adds	r3, #4
 800603a:	f104 0015 	add.w	r0, r4, #21
 800603e:	4584      	cmp	ip, r0
 8006040:	bf38      	it	cc
 8006042:	2304      	movcc	r3, #4
 8006044:	50ca      	str	r2, [r1, r3]
 8006046:	b10a      	cbz	r2, 800604c <__lshift+0xa4>
 8006048:	f108 0602 	add.w	r6, r8, #2
 800604c:	3e01      	subs	r6, #1
 800604e:	4638      	mov	r0, r7
 8006050:	4621      	mov	r1, r4
 8006052:	612e      	str	r6, [r5, #16]
 8006054:	f7ff fdda 	bl	8005c0c <_Bfree>
 8006058:	4628      	mov	r0, r5
 800605a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006062:	3301      	adds	r3, #1
 8006064:	e7c5      	b.n	8005ff2 <__lshift+0x4a>
 8006066:	3904      	subs	r1, #4
 8006068:	f853 2b04 	ldr.w	r2, [r3], #4
 800606c:	459c      	cmp	ip, r3
 800606e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006072:	d8f9      	bhi.n	8006068 <__lshift+0xc0>
 8006074:	e7ea      	b.n	800604c <__lshift+0xa4>
 8006076:	bf00      	nop
 8006078:	080073ab 	.word	0x080073ab
 800607c:	080073bc 	.word	0x080073bc

08006080 <__mcmp>:
 8006080:	4603      	mov	r3, r0
 8006082:	690a      	ldr	r2, [r1, #16]
 8006084:	6900      	ldr	r0, [r0, #16]
 8006086:	b530      	push	{r4, r5, lr}
 8006088:	1a80      	subs	r0, r0, r2
 800608a:	d10d      	bne.n	80060a8 <__mcmp+0x28>
 800608c:	3314      	adds	r3, #20
 800608e:	3114      	adds	r1, #20
 8006090:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006094:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006098:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800609c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80060a0:	4295      	cmp	r5, r2
 80060a2:	d002      	beq.n	80060aa <__mcmp+0x2a>
 80060a4:	d304      	bcc.n	80060b0 <__mcmp+0x30>
 80060a6:	2001      	movs	r0, #1
 80060a8:	bd30      	pop	{r4, r5, pc}
 80060aa:	42a3      	cmp	r3, r4
 80060ac:	d3f4      	bcc.n	8006098 <__mcmp+0x18>
 80060ae:	e7fb      	b.n	80060a8 <__mcmp+0x28>
 80060b0:	f04f 30ff 	mov.w	r0, #4294967295
 80060b4:	e7f8      	b.n	80060a8 <__mcmp+0x28>
	...

080060b8 <__mdiff>:
 80060b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	460c      	mov	r4, r1
 80060be:	4606      	mov	r6, r0
 80060c0:	4611      	mov	r1, r2
 80060c2:	4620      	mov	r0, r4
 80060c4:	4692      	mov	sl, r2
 80060c6:	f7ff ffdb 	bl	8006080 <__mcmp>
 80060ca:	1e05      	subs	r5, r0, #0
 80060cc:	d111      	bne.n	80060f2 <__mdiff+0x3a>
 80060ce:	4629      	mov	r1, r5
 80060d0:	4630      	mov	r0, r6
 80060d2:	f7ff fd5b 	bl	8005b8c <_Balloc>
 80060d6:	4602      	mov	r2, r0
 80060d8:	b928      	cbnz	r0, 80060e6 <__mdiff+0x2e>
 80060da:	f240 2132 	movw	r1, #562	; 0x232
 80060de:	4b3c      	ldr	r3, [pc, #240]	; (80061d0 <__mdiff+0x118>)
 80060e0:	483c      	ldr	r0, [pc, #240]	; (80061d4 <__mdiff+0x11c>)
 80060e2:	f000 faf5 	bl	80066d0 <__assert_func>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80060ec:	4610      	mov	r0, r2
 80060ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f2:	bfa4      	itt	ge
 80060f4:	4653      	movge	r3, sl
 80060f6:	46a2      	movge	sl, r4
 80060f8:	4630      	mov	r0, r6
 80060fa:	f8da 1004 	ldr.w	r1, [sl, #4]
 80060fe:	bfa6      	itte	ge
 8006100:	461c      	movge	r4, r3
 8006102:	2500      	movge	r5, #0
 8006104:	2501      	movlt	r5, #1
 8006106:	f7ff fd41 	bl	8005b8c <_Balloc>
 800610a:	4602      	mov	r2, r0
 800610c:	b918      	cbnz	r0, 8006116 <__mdiff+0x5e>
 800610e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006112:	4b2f      	ldr	r3, [pc, #188]	; (80061d0 <__mdiff+0x118>)
 8006114:	e7e4      	b.n	80060e0 <__mdiff+0x28>
 8006116:	f100 0814 	add.w	r8, r0, #20
 800611a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800611e:	60c5      	str	r5, [r0, #12]
 8006120:	f04f 0c00 	mov.w	ip, #0
 8006124:	f10a 0514 	add.w	r5, sl, #20
 8006128:	f10a 0010 	add.w	r0, sl, #16
 800612c:	46c2      	mov	sl, r8
 800612e:	6926      	ldr	r6, [r4, #16]
 8006130:	f104 0914 	add.w	r9, r4, #20
 8006134:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8006138:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800613c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8006140:	f859 3b04 	ldr.w	r3, [r9], #4
 8006144:	fa1f f18b 	uxth.w	r1, fp
 8006148:	4461      	add	r1, ip
 800614a:	fa1f fc83 	uxth.w	ip, r3
 800614e:	0c1b      	lsrs	r3, r3, #16
 8006150:	eba1 010c 	sub.w	r1, r1, ip
 8006154:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006158:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800615c:	b289      	uxth	r1, r1
 800615e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006162:	454e      	cmp	r6, r9
 8006164:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006168:	f84a 3b04 	str.w	r3, [sl], #4
 800616c:	d8e6      	bhi.n	800613c <__mdiff+0x84>
 800616e:	1b33      	subs	r3, r6, r4
 8006170:	3b15      	subs	r3, #21
 8006172:	f023 0303 	bic.w	r3, r3, #3
 8006176:	3415      	adds	r4, #21
 8006178:	3304      	adds	r3, #4
 800617a:	42a6      	cmp	r6, r4
 800617c:	bf38      	it	cc
 800617e:	2304      	movcc	r3, #4
 8006180:	441d      	add	r5, r3
 8006182:	4443      	add	r3, r8
 8006184:	461e      	mov	r6, r3
 8006186:	462c      	mov	r4, r5
 8006188:	4574      	cmp	r4, lr
 800618a:	d30e      	bcc.n	80061aa <__mdiff+0xf2>
 800618c:	f10e 0103 	add.w	r1, lr, #3
 8006190:	1b49      	subs	r1, r1, r5
 8006192:	f021 0103 	bic.w	r1, r1, #3
 8006196:	3d03      	subs	r5, #3
 8006198:	45ae      	cmp	lr, r5
 800619a:	bf38      	it	cc
 800619c:	2100      	movcc	r1, #0
 800619e:	4419      	add	r1, r3
 80061a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80061a4:	b18b      	cbz	r3, 80061ca <__mdiff+0x112>
 80061a6:	6117      	str	r7, [r2, #16]
 80061a8:	e7a0      	b.n	80060ec <__mdiff+0x34>
 80061aa:	f854 8b04 	ldr.w	r8, [r4], #4
 80061ae:	fa1f f188 	uxth.w	r1, r8
 80061b2:	4461      	add	r1, ip
 80061b4:	1408      	asrs	r0, r1, #16
 80061b6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80061ba:	b289      	uxth	r1, r1
 80061bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80061c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80061c4:	f846 1b04 	str.w	r1, [r6], #4
 80061c8:	e7de      	b.n	8006188 <__mdiff+0xd0>
 80061ca:	3f01      	subs	r7, #1
 80061cc:	e7e8      	b.n	80061a0 <__mdiff+0xe8>
 80061ce:	bf00      	nop
 80061d0:	080073ab 	.word	0x080073ab
 80061d4:	080073bc 	.word	0x080073bc

080061d8 <__d2b>:
 80061d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80061dc:	2101      	movs	r1, #1
 80061de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80061e2:	4690      	mov	r8, r2
 80061e4:	461d      	mov	r5, r3
 80061e6:	f7ff fcd1 	bl	8005b8c <_Balloc>
 80061ea:	4604      	mov	r4, r0
 80061ec:	b930      	cbnz	r0, 80061fc <__d2b+0x24>
 80061ee:	4602      	mov	r2, r0
 80061f0:	f240 310a 	movw	r1, #778	; 0x30a
 80061f4:	4b24      	ldr	r3, [pc, #144]	; (8006288 <__d2b+0xb0>)
 80061f6:	4825      	ldr	r0, [pc, #148]	; (800628c <__d2b+0xb4>)
 80061f8:	f000 fa6a 	bl	80066d0 <__assert_func>
 80061fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006200:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006204:	bb2d      	cbnz	r5, 8006252 <__d2b+0x7a>
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	f1b8 0300 	subs.w	r3, r8, #0
 800620c:	d026      	beq.n	800625c <__d2b+0x84>
 800620e:	4668      	mov	r0, sp
 8006210:	9300      	str	r3, [sp, #0]
 8006212:	f7ff fd87 	bl	8005d24 <__lo0bits>
 8006216:	9900      	ldr	r1, [sp, #0]
 8006218:	b1f0      	cbz	r0, 8006258 <__d2b+0x80>
 800621a:	9a01      	ldr	r2, [sp, #4]
 800621c:	f1c0 0320 	rsb	r3, r0, #32
 8006220:	fa02 f303 	lsl.w	r3, r2, r3
 8006224:	430b      	orrs	r3, r1
 8006226:	40c2      	lsrs	r2, r0
 8006228:	6163      	str	r3, [r4, #20]
 800622a:	9201      	str	r2, [sp, #4]
 800622c:	9b01      	ldr	r3, [sp, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	bf14      	ite	ne
 8006232:	2102      	movne	r1, #2
 8006234:	2101      	moveq	r1, #1
 8006236:	61a3      	str	r3, [r4, #24]
 8006238:	6121      	str	r1, [r4, #16]
 800623a:	b1c5      	cbz	r5, 800626e <__d2b+0x96>
 800623c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006240:	4405      	add	r5, r0
 8006242:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006246:	603d      	str	r5, [r7, #0]
 8006248:	6030      	str	r0, [r6, #0]
 800624a:	4620      	mov	r0, r4
 800624c:	b002      	add	sp, #8
 800624e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006256:	e7d6      	b.n	8006206 <__d2b+0x2e>
 8006258:	6161      	str	r1, [r4, #20]
 800625a:	e7e7      	b.n	800622c <__d2b+0x54>
 800625c:	a801      	add	r0, sp, #4
 800625e:	f7ff fd61 	bl	8005d24 <__lo0bits>
 8006262:	2101      	movs	r1, #1
 8006264:	9b01      	ldr	r3, [sp, #4]
 8006266:	6121      	str	r1, [r4, #16]
 8006268:	6163      	str	r3, [r4, #20]
 800626a:	3020      	adds	r0, #32
 800626c:	e7e5      	b.n	800623a <__d2b+0x62>
 800626e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006272:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006276:	6038      	str	r0, [r7, #0]
 8006278:	6918      	ldr	r0, [r3, #16]
 800627a:	f7ff fd33 	bl	8005ce4 <__hi0bits>
 800627e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006282:	6031      	str	r1, [r6, #0]
 8006284:	e7e1      	b.n	800624a <__d2b+0x72>
 8006286:	bf00      	nop
 8006288:	080073ab 	.word	0x080073ab
 800628c:	080073bc 	.word	0x080073bc

08006290 <_calloc_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	fb02 f501 	mul.w	r5, r2, r1
 8006296:	4629      	mov	r1, r5
 8006298:	f000 f854 	bl	8006344 <_malloc_r>
 800629c:	4604      	mov	r4, r0
 800629e:	b118      	cbz	r0, 80062a8 <_calloc_r+0x18>
 80062a0:	462a      	mov	r2, r5
 80062a2:	2100      	movs	r1, #0
 80062a4:	f7fe f946 	bl	8004534 <memset>
 80062a8:	4620      	mov	r0, r4
 80062aa:	bd38      	pop	{r3, r4, r5, pc}

080062ac <_free_r>:
 80062ac:	b538      	push	{r3, r4, r5, lr}
 80062ae:	4605      	mov	r5, r0
 80062b0:	2900      	cmp	r1, #0
 80062b2:	d043      	beq.n	800633c <_free_r+0x90>
 80062b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062b8:	1f0c      	subs	r4, r1, #4
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	bfb8      	it	lt
 80062be:	18e4      	addlt	r4, r4, r3
 80062c0:	f000 fa62 	bl	8006788 <__malloc_lock>
 80062c4:	4a1e      	ldr	r2, [pc, #120]	; (8006340 <_free_r+0x94>)
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	4610      	mov	r0, r2
 80062ca:	b933      	cbnz	r3, 80062da <_free_r+0x2e>
 80062cc:	6063      	str	r3, [r4, #4]
 80062ce:	6014      	str	r4, [r2, #0]
 80062d0:	4628      	mov	r0, r5
 80062d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062d6:	f000 ba5d 	b.w	8006794 <__malloc_unlock>
 80062da:	42a3      	cmp	r3, r4
 80062dc:	d90a      	bls.n	80062f4 <_free_r+0x48>
 80062de:	6821      	ldr	r1, [r4, #0]
 80062e0:	1862      	adds	r2, r4, r1
 80062e2:	4293      	cmp	r3, r2
 80062e4:	bf01      	itttt	eq
 80062e6:	681a      	ldreq	r2, [r3, #0]
 80062e8:	685b      	ldreq	r3, [r3, #4]
 80062ea:	1852      	addeq	r2, r2, r1
 80062ec:	6022      	streq	r2, [r4, #0]
 80062ee:	6063      	str	r3, [r4, #4]
 80062f0:	6004      	str	r4, [r0, #0]
 80062f2:	e7ed      	b.n	80062d0 <_free_r+0x24>
 80062f4:	461a      	mov	r2, r3
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	b10b      	cbz	r3, 80062fe <_free_r+0x52>
 80062fa:	42a3      	cmp	r3, r4
 80062fc:	d9fa      	bls.n	80062f4 <_free_r+0x48>
 80062fe:	6811      	ldr	r1, [r2, #0]
 8006300:	1850      	adds	r0, r2, r1
 8006302:	42a0      	cmp	r0, r4
 8006304:	d10b      	bne.n	800631e <_free_r+0x72>
 8006306:	6820      	ldr	r0, [r4, #0]
 8006308:	4401      	add	r1, r0
 800630a:	1850      	adds	r0, r2, r1
 800630c:	4283      	cmp	r3, r0
 800630e:	6011      	str	r1, [r2, #0]
 8006310:	d1de      	bne.n	80062d0 <_free_r+0x24>
 8006312:	6818      	ldr	r0, [r3, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	4401      	add	r1, r0
 8006318:	6011      	str	r1, [r2, #0]
 800631a:	6053      	str	r3, [r2, #4]
 800631c:	e7d8      	b.n	80062d0 <_free_r+0x24>
 800631e:	d902      	bls.n	8006326 <_free_r+0x7a>
 8006320:	230c      	movs	r3, #12
 8006322:	602b      	str	r3, [r5, #0]
 8006324:	e7d4      	b.n	80062d0 <_free_r+0x24>
 8006326:	6820      	ldr	r0, [r4, #0]
 8006328:	1821      	adds	r1, r4, r0
 800632a:	428b      	cmp	r3, r1
 800632c:	bf01      	itttt	eq
 800632e:	6819      	ldreq	r1, [r3, #0]
 8006330:	685b      	ldreq	r3, [r3, #4]
 8006332:	1809      	addeq	r1, r1, r0
 8006334:	6021      	streq	r1, [r4, #0]
 8006336:	6063      	str	r3, [r4, #4]
 8006338:	6054      	str	r4, [r2, #4]
 800633a:	e7c9      	b.n	80062d0 <_free_r+0x24>
 800633c:	bd38      	pop	{r3, r4, r5, pc}
 800633e:	bf00      	nop
 8006340:	2000022c 	.word	0x2000022c

08006344 <_malloc_r>:
 8006344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006346:	1ccd      	adds	r5, r1, #3
 8006348:	f025 0503 	bic.w	r5, r5, #3
 800634c:	3508      	adds	r5, #8
 800634e:	2d0c      	cmp	r5, #12
 8006350:	bf38      	it	cc
 8006352:	250c      	movcc	r5, #12
 8006354:	2d00      	cmp	r5, #0
 8006356:	4606      	mov	r6, r0
 8006358:	db01      	blt.n	800635e <_malloc_r+0x1a>
 800635a:	42a9      	cmp	r1, r5
 800635c:	d903      	bls.n	8006366 <_malloc_r+0x22>
 800635e:	230c      	movs	r3, #12
 8006360:	6033      	str	r3, [r6, #0]
 8006362:	2000      	movs	r0, #0
 8006364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006366:	f000 fa0f 	bl	8006788 <__malloc_lock>
 800636a:	4921      	ldr	r1, [pc, #132]	; (80063f0 <_malloc_r+0xac>)
 800636c:	680a      	ldr	r2, [r1, #0]
 800636e:	4614      	mov	r4, r2
 8006370:	b99c      	cbnz	r4, 800639a <_malloc_r+0x56>
 8006372:	4f20      	ldr	r7, [pc, #128]	; (80063f4 <_malloc_r+0xb0>)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	b923      	cbnz	r3, 8006382 <_malloc_r+0x3e>
 8006378:	4621      	mov	r1, r4
 800637a:	4630      	mov	r0, r6
 800637c:	f000 f998 	bl	80066b0 <_sbrk_r>
 8006380:	6038      	str	r0, [r7, #0]
 8006382:	4629      	mov	r1, r5
 8006384:	4630      	mov	r0, r6
 8006386:	f000 f993 	bl	80066b0 <_sbrk_r>
 800638a:	1c43      	adds	r3, r0, #1
 800638c:	d123      	bne.n	80063d6 <_malloc_r+0x92>
 800638e:	230c      	movs	r3, #12
 8006390:	4630      	mov	r0, r6
 8006392:	6033      	str	r3, [r6, #0]
 8006394:	f000 f9fe 	bl	8006794 <__malloc_unlock>
 8006398:	e7e3      	b.n	8006362 <_malloc_r+0x1e>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	1b5b      	subs	r3, r3, r5
 800639e:	d417      	bmi.n	80063d0 <_malloc_r+0x8c>
 80063a0:	2b0b      	cmp	r3, #11
 80063a2:	d903      	bls.n	80063ac <_malloc_r+0x68>
 80063a4:	6023      	str	r3, [r4, #0]
 80063a6:	441c      	add	r4, r3
 80063a8:	6025      	str	r5, [r4, #0]
 80063aa:	e004      	b.n	80063b6 <_malloc_r+0x72>
 80063ac:	6863      	ldr	r3, [r4, #4]
 80063ae:	42a2      	cmp	r2, r4
 80063b0:	bf0c      	ite	eq
 80063b2:	600b      	streq	r3, [r1, #0]
 80063b4:	6053      	strne	r3, [r2, #4]
 80063b6:	4630      	mov	r0, r6
 80063b8:	f000 f9ec 	bl	8006794 <__malloc_unlock>
 80063bc:	f104 000b 	add.w	r0, r4, #11
 80063c0:	1d23      	adds	r3, r4, #4
 80063c2:	f020 0007 	bic.w	r0, r0, #7
 80063c6:	1ac2      	subs	r2, r0, r3
 80063c8:	d0cc      	beq.n	8006364 <_malloc_r+0x20>
 80063ca:	1a1b      	subs	r3, r3, r0
 80063cc:	50a3      	str	r3, [r4, r2]
 80063ce:	e7c9      	b.n	8006364 <_malloc_r+0x20>
 80063d0:	4622      	mov	r2, r4
 80063d2:	6864      	ldr	r4, [r4, #4]
 80063d4:	e7cc      	b.n	8006370 <_malloc_r+0x2c>
 80063d6:	1cc4      	adds	r4, r0, #3
 80063d8:	f024 0403 	bic.w	r4, r4, #3
 80063dc:	42a0      	cmp	r0, r4
 80063de:	d0e3      	beq.n	80063a8 <_malloc_r+0x64>
 80063e0:	1a21      	subs	r1, r4, r0
 80063e2:	4630      	mov	r0, r6
 80063e4:	f000 f964 	bl	80066b0 <_sbrk_r>
 80063e8:	3001      	adds	r0, #1
 80063ea:	d1dd      	bne.n	80063a8 <_malloc_r+0x64>
 80063ec:	e7cf      	b.n	800638e <_malloc_r+0x4a>
 80063ee:	bf00      	nop
 80063f0:	2000022c 	.word	0x2000022c
 80063f4:	20000230 	.word	0x20000230

080063f8 <__ssputs_r>:
 80063f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063fc:	688e      	ldr	r6, [r1, #8]
 80063fe:	4682      	mov	sl, r0
 8006400:	429e      	cmp	r6, r3
 8006402:	460c      	mov	r4, r1
 8006404:	4690      	mov	r8, r2
 8006406:	461f      	mov	r7, r3
 8006408:	d838      	bhi.n	800647c <__ssputs_r+0x84>
 800640a:	898a      	ldrh	r2, [r1, #12]
 800640c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006410:	d032      	beq.n	8006478 <__ssputs_r+0x80>
 8006412:	6825      	ldr	r5, [r4, #0]
 8006414:	6909      	ldr	r1, [r1, #16]
 8006416:	3301      	adds	r3, #1
 8006418:	eba5 0901 	sub.w	r9, r5, r1
 800641c:	6965      	ldr	r5, [r4, #20]
 800641e:	444b      	add	r3, r9
 8006420:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006424:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006428:	106d      	asrs	r5, r5, #1
 800642a:	429d      	cmp	r5, r3
 800642c:	bf38      	it	cc
 800642e:	461d      	movcc	r5, r3
 8006430:	0553      	lsls	r3, r2, #21
 8006432:	d531      	bpl.n	8006498 <__ssputs_r+0xa0>
 8006434:	4629      	mov	r1, r5
 8006436:	f7ff ff85 	bl	8006344 <_malloc_r>
 800643a:	4606      	mov	r6, r0
 800643c:	b950      	cbnz	r0, 8006454 <__ssputs_r+0x5c>
 800643e:	230c      	movs	r3, #12
 8006440:	f04f 30ff 	mov.w	r0, #4294967295
 8006444:	f8ca 3000 	str.w	r3, [sl]
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800644e:	81a3      	strh	r3, [r4, #12]
 8006450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006454:	464a      	mov	r2, r9
 8006456:	6921      	ldr	r1, [r4, #16]
 8006458:	f7ff fb8a 	bl	8005b70 <memcpy>
 800645c:	89a3      	ldrh	r3, [r4, #12]
 800645e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006466:	81a3      	strh	r3, [r4, #12]
 8006468:	6126      	str	r6, [r4, #16]
 800646a:	444e      	add	r6, r9
 800646c:	6026      	str	r6, [r4, #0]
 800646e:	463e      	mov	r6, r7
 8006470:	6165      	str	r5, [r4, #20]
 8006472:	eba5 0509 	sub.w	r5, r5, r9
 8006476:	60a5      	str	r5, [r4, #8]
 8006478:	42be      	cmp	r6, r7
 800647a:	d900      	bls.n	800647e <__ssputs_r+0x86>
 800647c:	463e      	mov	r6, r7
 800647e:	4632      	mov	r2, r6
 8006480:	4641      	mov	r1, r8
 8006482:	6820      	ldr	r0, [r4, #0]
 8006484:	f000 f966 	bl	8006754 <memmove>
 8006488:	68a3      	ldr	r3, [r4, #8]
 800648a:	6822      	ldr	r2, [r4, #0]
 800648c:	1b9b      	subs	r3, r3, r6
 800648e:	4432      	add	r2, r6
 8006490:	2000      	movs	r0, #0
 8006492:	60a3      	str	r3, [r4, #8]
 8006494:	6022      	str	r2, [r4, #0]
 8006496:	e7db      	b.n	8006450 <__ssputs_r+0x58>
 8006498:	462a      	mov	r2, r5
 800649a:	f000 f981 	bl	80067a0 <_realloc_r>
 800649e:	4606      	mov	r6, r0
 80064a0:	2800      	cmp	r0, #0
 80064a2:	d1e1      	bne.n	8006468 <__ssputs_r+0x70>
 80064a4:	4650      	mov	r0, sl
 80064a6:	6921      	ldr	r1, [r4, #16]
 80064a8:	f7ff ff00 	bl	80062ac <_free_r>
 80064ac:	e7c7      	b.n	800643e <__ssputs_r+0x46>
	...

080064b0 <_svfiprintf_r>:
 80064b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b4:	4698      	mov	r8, r3
 80064b6:	898b      	ldrh	r3, [r1, #12]
 80064b8:	4607      	mov	r7, r0
 80064ba:	061b      	lsls	r3, r3, #24
 80064bc:	460d      	mov	r5, r1
 80064be:	4614      	mov	r4, r2
 80064c0:	b09d      	sub	sp, #116	; 0x74
 80064c2:	d50e      	bpl.n	80064e2 <_svfiprintf_r+0x32>
 80064c4:	690b      	ldr	r3, [r1, #16]
 80064c6:	b963      	cbnz	r3, 80064e2 <_svfiprintf_r+0x32>
 80064c8:	2140      	movs	r1, #64	; 0x40
 80064ca:	f7ff ff3b 	bl	8006344 <_malloc_r>
 80064ce:	6028      	str	r0, [r5, #0]
 80064d0:	6128      	str	r0, [r5, #16]
 80064d2:	b920      	cbnz	r0, 80064de <_svfiprintf_r+0x2e>
 80064d4:	230c      	movs	r3, #12
 80064d6:	603b      	str	r3, [r7, #0]
 80064d8:	f04f 30ff 	mov.w	r0, #4294967295
 80064dc:	e0d1      	b.n	8006682 <_svfiprintf_r+0x1d2>
 80064de:	2340      	movs	r3, #64	; 0x40
 80064e0:	616b      	str	r3, [r5, #20]
 80064e2:	2300      	movs	r3, #0
 80064e4:	9309      	str	r3, [sp, #36]	; 0x24
 80064e6:	2320      	movs	r3, #32
 80064e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064ec:	2330      	movs	r3, #48	; 0x30
 80064ee:	f04f 0901 	mov.w	r9, #1
 80064f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80064f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800669c <_svfiprintf_r+0x1ec>
 80064fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064fe:	4623      	mov	r3, r4
 8006500:	469a      	mov	sl, r3
 8006502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006506:	b10a      	cbz	r2, 800650c <_svfiprintf_r+0x5c>
 8006508:	2a25      	cmp	r2, #37	; 0x25
 800650a:	d1f9      	bne.n	8006500 <_svfiprintf_r+0x50>
 800650c:	ebba 0b04 	subs.w	fp, sl, r4
 8006510:	d00b      	beq.n	800652a <_svfiprintf_r+0x7a>
 8006512:	465b      	mov	r3, fp
 8006514:	4622      	mov	r2, r4
 8006516:	4629      	mov	r1, r5
 8006518:	4638      	mov	r0, r7
 800651a:	f7ff ff6d 	bl	80063f8 <__ssputs_r>
 800651e:	3001      	adds	r0, #1
 8006520:	f000 80aa 	beq.w	8006678 <_svfiprintf_r+0x1c8>
 8006524:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006526:	445a      	add	r2, fp
 8006528:	9209      	str	r2, [sp, #36]	; 0x24
 800652a:	f89a 3000 	ldrb.w	r3, [sl]
 800652e:	2b00      	cmp	r3, #0
 8006530:	f000 80a2 	beq.w	8006678 <_svfiprintf_r+0x1c8>
 8006534:	2300      	movs	r3, #0
 8006536:	f04f 32ff 	mov.w	r2, #4294967295
 800653a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800653e:	f10a 0a01 	add.w	sl, sl, #1
 8006542:	9304      	str	r3, [sp, #16]
 8006544:	9307      	str	r3, [sp, #28]
 8006546:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800654a:	931a      	str	r3, [sp, #104]	; 0x68
 800654c:	4654      	mov	r4, sl
 800654e:	2205      	movs	r2, #5
 8006550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006554:	4851      	ldr	r0, [pc, #324]	; (800669c <_svfiprintf_r+0x1ec>)
 8006556:	f7ff fafd 	bl	8005b54 <memchr>
 800655a:	9a04      	ldr	r2, [sp, #16]
 800655c:	b9d8      	cbnz	r0, 8006596 <_svfiprintf_r+0xe6>
 800655e:	06d0      	lsls	r0, r2, #27
 8006560:	bf44      	itt	mi
 8006562:	2320      	movmi	r3, #32
 8006564:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006568:	0711      	lsls	r1, r2, #28
 800656a:	bf44      	itt	mi
 800656c:	232b      	movmi	r3, #43	; 0x2b
 800656e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006572:	f89a 3000 	ldrb.w	r3, [sl]
 8006576:	2b2a      	cmp	r3, #42	; 0x2a
 8006578:	d015      	beq.n	80065a6 <_svfiprintf_r+0xf6>
 800657a:	4654      	mov	r4, sl
 800657c:	2000      	movs	r0, #0
 800657e:	f04f 0c0a 	mov.w	ip, #10
 8006582:	9a07      	ldr	r2, [sp, #28]
 8006584:	4621      	mov	r1, r4
 8006586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800658a:	3b30      	subs	r3, #48	; 0x30
 800658c:	2b09      	cmp	r3, #9
 800658e:	d94e      	bls.n	800662e <_svfiprintf_r+0x17e>
 8006590:	b1b0      	cbz	r0, 80065c0 <_svfiprintf_r+0x110>
 8006592:	9207      	str	r2, [sp, #28]
 8006594:	e014      	b.n	80065c0 <_svfiprintf_r+0x110>
 8006596:	eba0 0308 	sub.w	r3, r0, r8
 800659a:	fa09 f303 	lsl.w	r3, r9, r3
 800659e:	4313      	orrs	r3, r2
 80065a0:	46a2      	mov	sl, r4
 80065a2:	9304      	str	r3, [sp, #16]
 80065a4:	e7d2      	b.n	800654c <_svfiprintf_r+0x9c>
 80065a6:	9b03      	ldr	r3, [sp, #12]
 80065a8:	1d19      	adds	r1, r3, #4
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	9103      	str	r1, [sp, #12]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	bfbb      	ittet	lt
 80065b2:	425b      	neglt	r3, r3
 80065b4:	f042 0202 	orrlt.w	r2, r2, #2
 80065b8:	9307      	strge	r3, [sp, #28]
 80065ba:	9307      	strlt	r3, [sp, #28]
 80065bc:	bfb8      	it	lt
 80065be:	9204      	strlt	r2, [sp, #16]
 80065c0:	7823      	ldrb	r3, [r4, #0]
 80065c2:	2b2e      	cmp	r3, #46	; 0x2e
 80065c4:	d10c      	bne.n	80065e0 <_svfiprintf_r+0x130>
 80065c6:	7863      	ldrb	r3, [r4, #1]
 80065c8:	2b2a      	cmp	r3, #42	; 0x2a
 80065ca:	d135      	bne.n	8006638 <_svfiprintf_r+0x188>
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	3402      	adds	r4, #2
 80065d0:	1d1a      	adds	r2, r3, #4
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	9203      	str	r2, [sp, #12]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	bfb8      	it	lt
 80065da:	f04f 33ff 	movlt.w	r3, #4294967295
 80065de:	9305      	str	r3, [sp, #20]
 80065e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80066ac <_svfiprintf_r+0x1fc>
 80065e4:	2203      	movs	r2, #3
 80065e6:	4650      	mov	r0, sl
 80065e8:	7821      	ldrb	r1, [r4, #0]
 80065ea:	f7ff fab3 	bl	8005b54 <memchr>
 80065ee:	b140      	cbz	r0, 8006602 <_svfiprintf_r+0x152>
 80065f0:	2340      	movs	r3, #64	; 0x40
 80065f2:	eba0 000a 	sub.w	r0, r0, sl
 80065f6:	fa03 f000 	lsl.w	r0, r3, r0
 80065fa:	9b04      	ldr	r3, [sp, #16]
 80065fc:	3401      	adds	r4, #1
 80065fe:	4303      	orrs	r3, r0
 8006600:	9304      	str	r3, [sp, #16]
 8006602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006606:	2206      	movs	r2, #6
 8006608:	4825      	ldr	r0, [pc, #148]	; (80066a0 <_svfiprintf_r+0x1f0>)
 800660a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800660e:	f7ff faa1 	bl	8005b54 <memchr>
 8006612:	2800      	cmp	r0, #0
 8006614:	d038      	beq.n	8006688 <_svfiprintf_r+0x1d8>
 8006616:	4b23      	ldr	r3, [pc, #140]	; (80066a4 <_svfiprintf_r+0x1f4>)
 8006618:	bb1b      	cbnz	r3, 8006662 <_svfiprintf_r+0x1b2>
 800661a:	9b03      	ldr	r3, [sp, #12]
 800661c:	3307      	adds	r3, #7
 800661e:	f023 0307 	bic.w	r3, r3, #7
 8006622:	3308      	adds	r3, #8
 8006624:	9303      	str	r3, [sp, #12]
 8006626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006628:	4433      	add	r3, r6
 800662a:	9309      	str	r3, [sp, #36]	; 0x24
 800662c:	e767      	b.n	80064fe <_svfiprintf_r+0x4e>
 800662e:	460c      	mov	r4, r1
 8006630:	2001      	movs	r0, #1
 8006632:	fb0c 3202 	mla	r2, ip, r2, r3
 8006636:	e7a5      	b.n	8006584 <_svfiprintf_r+0xd4>
 8006638:	2300      	movs	r3, #0
 800663a:	f04f 0c0a 	mov.w	ip, #10
 800663e:	4619      	mov	r1, r3
 8006640:	3401      	adds	r4, #1
 8006642:	9305      	str	r3, [sp, #20]
 8006644:	4620      	mov	r0, r4
 8006646:	f810 2b01 	ldrb.w	r2, [r0], #1
 800664a:	3a30      	subs	r2, #48	; 0x30
 800664c:	2a09      	cmp	r2, #9
 800664e:	d903      	bls.n	8006658 <_svfiprintf_r+0x1a8>
 8006650:	2b00      	cmp	r3, #0
 8006652:	d0c5      	beq.n	80065e0 <_svfiprintf_r+0x130>
 8006654:	9105      	str	r1, [sp, #20]
 8006656:	e7c3      	b.n	80065e0 <_svfiprintf_r+0x130>
 8006658:	4604      	mov	r4, r0
 800665a:	2301      	movs	r3, #1
 800665c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006660:	e7f0      	b.n	8006644 <_svfiprintf_r+0x194>
 8006662:	ab03      	add	r3, sp, #12
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	462a      	mov	r2, r5
 8006668:	4638      	mov	r0, r7
 800666a:	4b0f      	ldr	r3, [pc, #60]	; (80066a8 <_svfiprintf_r+0x1f8>)
 800666c:	a904      	add	r1, sp, #16
 800666e:	f7fe f807 	bl	8004680 <_printf_float>
 8006672:	1c42      	adds	r2, r0, #1
 8006674:	4606      	mov	r6, r0
 8006676:	d1d6      	bne.n	8006626 <_svfiprintf_r+0x176>
 8006678:	89ab      	ldrh	r3, [r5, #12]
 800667a:	065b      	lsls	r3, r3, #25
 800667c:	f53f af2c 	bmi.w	80064d8 <_svfiprintf_r+0x28>
 8006680:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006682:	b01d      	add	sp, #116	; 0x74
 8006684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006688:	ab03      	add	r3, sp, #12
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	462a      	mov	r2, r5
 800668e:	4638      	mov	r0, r7
 8006690:	4b05      	ldr	r3, [pc, #20]	; (80066a8 <_svfiprintf_r+0x1f8>)
 8006692:	a904      	add	r1, sp, #16
 8006694:	f7fe fa90 	bl	8004bb8 <_printf_i>
 8006698:	e7eb      	b.n	8006672 <_svfiprintf_r+0x1c2>
 800669a:	bf00      	nop
 800669c:	0800751c 	.word	0x0800751c
 80066a0:	08007526 	.word	0x08007526
 80066a4:	08004681 	.word	0x08004681
 80066a8:	080063f9 	.word	0x080063f9
 80066ac:	08007522 	.word	0x08007522

080066b0 <_sbrk_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	2300      	movs	r3, #0
 80066b4:	4d05      	ldr	r5, [pc, #20]	; (80066cc <_sbrk_r+0x1c>)
 80066b6:	4604      	mov	r4, r0
 80066b8:	4608      	mov	r0, r1
 80066ba:	602b      	str	r3, [r5, #0]
 80066bc:	f7fb f880 	bl	80017c0 <_sbrk>
 80066c0:	1c43      	adds	r3, r0, #1
 80066c2:	d102      	bne.n	80066ca <_sbrk_r+0x1a>
 80066c4:	682b      	ldr	r3, [r5, #0]
 80066c6:	b103      	cbz	r3, 80066ca <_sbrk_r+0x1a>
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	20000328 	.word	0x20000328

080066d0 <__assert_func>:
 80066d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80066d2:	4614      	mov	r4, r2
 80066d4:	461a      	mov	r2, r3
 80066d6:	4b09      	ldr	r3, [pc, #36]	; (80066fc <__assert_func+0x2c>)
 80066d8:	4605      	mov	r5, r0
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68d8      	ldr	r0, [r3, #12]
 80066de:	b14c      	cbz	r4, 80066f4 <__assert_func+0x24>
 80066e0:	4b07      	ldr	r3, [pc, #28]	; (8006700 <__assert_func+0x30>)
 80066e2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80066e6:	9100      	str	r1, [sp, #0]
 80066e8:	462b      	mov	r3, r5
 80066ea:	4906      	ldr	r1, [pc, #24]	; (8006704 <__assert_func+0x34>)
 80066ec:	f000 f80e 	bl	800670c <fiprintf>
 80066f0:	f000 faa2 	bl	8006c38 <abort>
 80066f4:	4b04      	ldr	r3, [pc, #16]	; (8006708 <__assert_func+0x38>)
 80066f6:	461c      	mov	r4, r3
 80066f8:	e7f3      	b.n	80066e2 <__assert_func+0x12>
 80066fa:	bf00      	nop
 80066fc:	2000000c 	.word	0x2000000c
 8006700:	0800752d 	.word	0x0800752d
 8006704:	0800753a 	.word	0x0800753a
 8006708:	08007568 	.word	0x08007568

0800670c <fiprintf>:
 800670c:	b40e      	push	{r1, r2, r3}
 800670e:	b503      	push	{r0, r1, lr}
 8006710:	4601      	mov	r1, r0
 8006712:	ab03      	add	r3, sp, #12
 8006714:	4805      	ldr	r0, [pc, #20]	; (800672c <fiprintf+0x20>)
 8006716:	f853 2b04 	ldr.w	r2, [r3], #4
 800671a:	6800      	ldr	r0, [r0, #0]
 800671c:	9301      	str	r3, [sp, #4]
 800671e:	f000 f88d 	bl	800683c <_vfiprintf_r>
 8006722:	b002      	add	sp, #8
 8006724:	f85d eb04 	ldr.w	lr, [sp], #4
 8006728:	b003      	add	sp, #12
 800672a:	4770      	bx	lr
 800672c:	2000000c 	.word	0x2000000c

08006730 <__ascii_mbtowc>:
 8006730:	b082      	sub	sp, #8
 8006732:	b901      	cbnz	r1, 8006736 <__ascii_mbtowc+0x6>
 8006734:	a901      	add	r1, sp, #4
 8006736:	b142      	cbz	r2, 800674a <__ascii_mbtowc+0x1a>
 8006738:	b14b      	cbz	r3, 800674e <__ascii_mbtowc+0x1e>
 800673a:	7813      	ldrb	r3, [r2, #0]
 800673c:	600b      	str	r3, [r1, #0]
 800673e:	7812      	ldrb	r2, [r2, #0]
 8006740:	1e10      	subs	r0, r2, #0
 8006742:	bf18      	it	ne
 8006744:	2001      	movne	r0, #1
 8006746:	b002      	add	sp, #8
 8006748:	4770      	bx	lr
 800674a:	4610      	mov	r0, r2
 800674c:	e7fb      	b.n	8006746 <__ascii_mbtowc+0x16>
 800674e:	f06f 0001 	mvn.w	r0, #1
 8006752:	e7f8      	b.n	8006746 <__ascii_mbtowc+0x16>

08006754 <memmove>:
 8006754:	4288      	cmp	r0, r1
 8006756:	b510      	push	{r4, lr}
 8006758:	eb01 0402 	add.w	r4, r1, r2
 800675c:	d902      	bls.n	8006764 <memmove+0x10>
 800675e:	4284      	cmp	r4, r0
 8006760:	4623      	mov	r3, r4
 8006762:	d807      	bhi.n	8006774 <memmove+0x20>
 8006764:	1e43      	subs	r3, r0, #1
 8006766:	42a1      	cmp	r1, r4
 8006768:	d008      	beq.n	800677c <memmove+0x28>
 800676a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800676e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006772:	e7f8      	b.n	8006766 <memmove+0x12>
 8006774:	4601      	mov	r1, r0
 8006776:	4402      	add	r2, r0
 8006778:	428a      	cmp	r2, r1
 800677a:	d100      	bne.n	800677e <memmove+0x2a>
 800677c:	bd10      	pop	{r4, pc}
 800677e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006782:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006786:	e7f7      	b.n	8006778 <memmove+0x24>

08006788 <__malloc_lock>:
 8006788:	4801      	ldr	r0, [pc, #4]	; (8006790 <__malloc_lock+0x8>)
 800678a:	f000 bc15 	b.w	8006fb8 <__retarget_lock_acquire_recursive>
 800678e:	bf00      	nop
 8006790:	20000330 	.word	0x20000330

08006794 <__malloc_unlock>:
 8006794:	4801      	ldr	r0, [pc, #4]	; (800679c <__malloc_unlock+0x8>)
 8006796:	f000 bc10 	b.w	8006fba <__retarget_lock_release_recursive>
 800679a:	bf00      	nop
 800679c:	20000330 	.word	0x20000330

080067a0 <_realloc_r>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	4607      	mov	r7, r0
 80067a4:	4614      	mov	r4, r2
 80067a6:	460e      	mov	r6, r1
 80067a8:	b921      	cbnz	r1, 80067b4 <_realloc_r+0x14>
 80067aa:	4611      	mov	r1, r2
 80067ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80067b0:	f7ff bdc8 	b.w	8006344 <_malloc_r>
 80067b4:	b922      	cbnz	r2, 80067c0 <_realloc_r+0x20>
 80067b6:	f7ff fd79 	bl	80062ac <_free_r>
 80067ba:	4625      	mov	r5, r4
 80067bc:	4628      	mov	r0, r5
 80067be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067c0:	f000 fc60 	bl	8007084 <_malloc_usable_size_r>
 80067c4:	42a0      	cmp	r0, r4
 80067c6:	d20f      	bcs.n	80067e8 <_realloc_r+0x48>
 80067c8:	4621      	mov	r1, r4
 80067ca:	4638      	mov	r0, r7
 80067cc:	f7ff fdba 	bl	8006344 <_malloc_r>
 80067d0:	4605      	mov	r5, r0
 80067d2:	2800      	cmp	r0, #0
 80067d4:	d0f2      	beq.n	80067bc <_realloc_r+0x1c>
 80067d6:	4631      	mov	r1, r6
 80067d8:	4622      	mov	r2, r4
 80067da:	f7ff f9c9 	bl	8005b70 <memcpy>
 80067de:	4631      	mov	r1, r6
 80067e0:	4638      	mov	r0, r7
 80067e2:	f7ff fd63 	bl	80062ac <_free_r>
 80067e6:	e7e9      	b.n	80067bc <_realloc_r+0x1c>
 80067e8:	4635      	mov	r5, r6
 80067ea:	e7e7      	b.n	80067bc <_realloc_r+0x1c>

080067ec <__sfputc_r>:
 80067ec:	6893      	ldr	r3, [r2, #8]
 80067ee:	b410      	push	{r4}
 80067f0:	3b01      	subs	r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	6093      	str	r3, [r2, #8]
 80067f6:	da07      	bge.n	8006808 <__sfputc_r+0x1c>
 80067f8:	6994      	ldr	r4, [r2, #24]
 80067fa:	42a3      	cmp	r3, r4
 80067fc:	db01      	blt.n	8006802 <__sfputc_r+0x16>
 80067fe:	290a      	cmp	r1, #10
 8006800:	d102      	bne.n	8006808 <__sfputc_r+0x1c>
 8006802:	bc10      	pop	{r4}
 8006804:	f000 b94a 	b.w	8006a9c <__swbuf_r>
 8006808:	6813      	ldr	r3, [r2, #0]
 800680a:	1c58      	adds	r0, r3, #1
 800680c:	6010      	str	r0, [r2, #0]
 800680e:	7019      	strb	r1, [r3, #0]
 8006810:	4608      	mov	r0, r1
 8006812:	bc10      	pop	{r4}
 8006814:	4770      	bx	lr

08006816 <__sfputs_r>:
 8006816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006818:	4606      	mov	r6, r0
 800681a:	460f      	mov	r7, r1
 800681c:	4614      	mov	r4, r2
 800681e:	18d5      	adds	r5, r2, r3
 8006820:	42ac      	cmp	r4, r5
 8006822:	d101      	bne.n	8006828 <__sfputs_r+0x12>
 8006824:	2000      	movs	r0, #0
 8006826:	e007      	b.n	8006838 <__sfputs_r+0x22>
 8006828:	463a      	mov	r2, r7
 800682a:	4630      	mov	r0, r6
 800682c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006830:	f7ff ffdc 	bl	80067ec <__sfputc_r>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d1f3      	bne.n	8006820 <__sfputs_r+0xa>
 8006838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800683c <_vfiprintf_r>:
 800683c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006840:	460d      	mov	r5, r1
 8006842:	4614      	mov	r4, r2
 8006844:	4698      	mov	r8, r3
 8006846:	4606      	mov	r6, r0
 8006848:	b09d      	sub	sp, #116	; 0x74
 800684a:	b118      	cbz	r0, 8006854 <_vfiprintf_r+0x18>
 800684c:	6983      	ldr	r3, [r0, #24]
 800684e:	b90b      	cbnz	r3, 8006854 <_vfiprintf_r+0x18>
 8006850:	f000 fb14 	bl	8006e7c <__sinit>
 8006854:	4b89      	ldr	r3, [pc, #548]	; (8006a7c <_vfiprintf_r+0x240>)
 8006856:	429d      	cmp	r5, r3
 8006858:	d11b      	bne.n	8006892 <_vfiprintf_r+0x56>
 800685a:	6875      	ldr	r5, [r6, #4]
 800685c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800685e:	07d9      	lsls	r1, r3, #31
 8006860:	d405      	bmi.n	800686e <_vfiprintf_r+0x32>
 8006862:	89ab      	ldrh	r3, [r5, #12]
 8006864:	059a      	lsls	r2, r3, #22
 8006866:	d402      	bmi.n	800686e <_vfiprintf_r+0x32>
 8006868:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800686a:	f000 fba5 	bl	8006fb8 <__retarget_lock_acquire_recursive>
 800686e:	89ab      	ldrh	r3, [r5, #12]
 8006870:	071b      	lsls	r3, r3, #28
 8006872:	d501      	bpl.n	8006878 <_vfiprintf_r+0x3c>
 8006874:	692b      	ldr	r3, [r5, #16]
 8006876:	b9eb      	cbnz	r3, 80068b4 <_vfiprintf_r+0x78>
 8006878:	4629      	mov	r1, r5
 800687a:	4630      	mov	r0, r6
 800687c:	f000 f96e 	bl	8006b5c <__swsetup_r>
 8006880:	b1c0      	cbz	r0, 80068b4 <_vfiprintf_r+0x78>
 8006882:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006884:	07dc      	lsls	r4, r3, #31
 8006886:	d50e      	bpl.n	80068a6 <_vfiprintf_r+0x6a>
 8006888:	f04f 30ff 	mov.w	r0, #4294967295
 800688c:	b01d      	add	sp, #116	; 0x74
 800688e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006892:	4b7b      	ldr	r3, [pc, #492]	; (8006a80 <_vfiprintf_r+0x244>)
 8006894:	429d      	cmp	r5, r3
 8006896:	d101      	bne.n	800689c <_vfiprintf_r+0x60>
 8006898:	68b5      	ldr	r5, [r6, #8]
 800689a:	e7df      	b.n	800685c <_vfiprintf_r+0x20>
 800689c:	4b79      	ldr	r3, [pc, #484]	; (8006a84 <_vfiprintf_r+0x248>)
 800689e:	429d      	cmp	r5, r3
 80068a0:	bf08      	it	eq
 80068a2:	68f5      	ldreq	r5, [r6, #12]
 80068a4:	e7da      	b.n	800685c <_vfiprintf_r+0x20>
 80068a6:	89ab      	ldrh	r3, [r5, #12]
 80068a8:	0598      	lsls	r0, r3, #22
 80068aa:	d4ed      	bmi.n	8006888 <_vfiprintf_r+0x4c>
 80068ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068ae:	f000 fb84 	bl	8006fba <__retarget_lock_release_recursive>
 80068b2:	e7e9      	b.n	8006888 <_vfiprintf_r+0x4c>
 80068b4:	2300      	movs	r3, #0
 80068b6:	9309      	str	r3, [sp, #36]	; 0x24
 80068b8:	2320      	movs	r3, #32
 80068ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068be:	2330      	movs	r3, #48	; 0x30
 80068c0:	f04f 0901 	mov.w	r9, #1
 80068c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80068c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006a88 <_vfiprintf_r+0x24c>
 80068cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068d0:	4623      	mov	r3, r4
 80068d2:	469a      	mov	sl, r3
 80068d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068d8:	b10a      	cbz	r2, 80068de <_vfiprintf_r+0xa2>
 80068da:	2a25      	cmp	r2, #37	; 0x25
 80068dc:	d1f9      	bne.n	80068d2 <_vfiprintf_r+0x96>
 80068de:	ebba 0b04 	subs.w	fp, sl, r4
 80068e2:	d00b      	beq.n	80068fc <_vfiprintf_r+0xc0>
 80068e4:	465b      	mov	r3, fp
 80068e6:	4622      	mov	r2, r4
 80068e8:	4629      	mov	r1, r5
 80068ea:	4630      	mov	r0, r6
 80068ec:	f7ff ff93 	bl	8006816 <__sfputs_r>
 80068f0:	3001      	adds	r0, #1
 80068f2:	f000 80aa 	beq.w	8006a4a <_vfiprintf_r+0x20e>
 80068f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068f8:	445a      	add	r2, fp
 80068fa:	9209      	str	r2, [sp, #36]	; 0x24
 80068fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 80a2 	beq.w	8006a4a <_vfiprintf_r+0x20e>
 8006906:	2300      	movs	r3, #0
 8006908:	f04f 32ff 	mov.w	r2, #4294967295
 800690c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006910:	f10a 0a01 	add.w	sl, sl, #1
 8006914:	9304      	str	r3, [sp, #16]
 8006916:	9307      	str	r3, [sp, #28]
 8006918:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800691c:	931a      	str	r3, [sp, #104]	; 0x68
 800691e:	4654      	mov	r4, sl
 8006920:	2205      	movs	r2, #5
 8006922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006926:	4858      	ldr	r0, [pc, #352]	; (8006a88 <_vfiprintf_r+0x24c>)
 8006928:	f7ff f914 	bl	8005b54 <memchr>
 800692c:	9a04      	ldr	r2, [sp, #16]
 800692e:	b9d8      	cbnz	r0, 8006968 <_vfiprintf_r+0x12c>
 8006930:	06d1      	lsls	r1, r2, #27
 8006932:	bf44      	itt	mi
 8006934:	2320      	movmi	r3, #32
 8006936:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800693a:	0713      	lsls	r3, r2, #28
 800693c:	bf44      	itt	mi
 800693e:	232b      	movmi	r3, #43	; 0x2b
 8006940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006944:	f89a 3000 	ldrb.w	r3, [sl]
 8006948:	2b2a      	cmp	r3, #42	; 0x2a
 800694a:	d015      	beq.n	8006978 <_vfiprintf_r+0x13c>
 800694c:	4654      	mov	r4, sl
 800694e:	2000      	movs	r0, #0
 8006950:	f04f 0c0a 	mov.w	ip, #10
 8006954:	9a07      	ldr	r2, [sp, #28]
 8006956:	4621      	mov	r1, r4
 8006958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800695c:	3b30      	subs	r3, #48	; 0x30
 800695e:	2b09      	cmp	r3, #9
 8006960:	d94e      	bls.n	8006a00 <_vfiprintf_r+0x1c4>
 8006962:	b1b0      	cbz	r0, 8006992 <_vfiprintf_r+0x156>
 8006964:	9207      	str	r2, [sp, #28]
 8006966:	e014      	b.n	8006992 <_vfiprintf_r+0x156>
 8006968:	eba0 0308 	sub.w	r3, r0, r8
 800696c:	fa09 f303 	lsl.w	r3, r9, r3
 8006970:	4313      	orrs	r3, r2
 8006972:	46a2      	mov	sl, r4
 8006974:	9304      	str	r3, [sp, #16]
 8006976:	e7d2      	b.n	800691e <_vfiprintf_r+0xe2>
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	1d19      	adds	r1, r3, #4
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	9103      	str	r1, [sp, #12]
 8006980:	2b00      	cmp	r3, #0
 8006982:	bfbb      	ittet	lt
 8006984:	425b      	neglt	r3, r3
 8006986:	f042 0202 	orrlt.w	r2, r2, #2
 800698a:	9307      	strge	r3, [sp, #28]
 800698c:	9307      	strlt	r3, [sp, #28]
 800698e:	bfb8      	it	lt
 8006990:	9204      	strlt	r2, [sp, #16]
 8006992:	7823      	ldrb	r3, [r4, #0]
 8006994:	2b2e      	cmp	r3, #46	; 0x2e
 8006996:	d10c      	bne.n	80069b2 <_vfiprintf_r+0x176>
 8006998:	7863      	ldrb	r3, [r4, #1]
 800699a:	2b2a      	cmp	r3, #42	; 0x2a
 800699c:	d135      	bne.n	8006a0a <_vfiprintf_r+0x1ce>
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	3402      	adds	r4, #2
 80069a2:	1d1a      	adds	r2, r3, #4
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	9203      	str	r2, [sp, #12]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	bfb8      	it	lt
 80069ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80069b0:	9305      	str	r3, [sp, #20]
 80069b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006a98 <_vfiprintf_r+0x25c>
 80069b6:	2203      	movs	r2, #3
 80069b8:	4650      	mov	r0, sl
 80069ba:	7821      	ldrb	r1, [r4, #0]
 80069bc:	f7ff f8ca 	bl	8005b54 <memchr>
 80069c0:	b140      	cbz	r0, 80069d4 <_vfiprintf_r+0x198>
 80069c2:	2340      	movs	r3, #64	; 0x40
 80069c4:	eba0 000a 	sub.w	r0, r0, sl
 80069c8:	fa03 f000 	lsl.w	r0, r3, r0
 80069cc:	9b04      	ldr	r3, [sp, #16]
 80069ce:	3401      	adds	r4, #1
 80069d0:	4303      	orrs	r3, r0
 80069d2:	9304      	str	r3, [sp, #16]
 80069d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d8:	2206      	movs	r2, #6
 80069da:	482c      	ldr	r0, [pc, #176]	; (8006a8c <_vfiprintf_r+0x250>)
 80069dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069e0:	f7ff f8b8 	bl	8005b54 <memchr>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d03f      	beq.n	8006a68 <_vfiprintf_r+0x22c>
 80069e8:	4b29      	ldr	r3, [pc, #164]	; (8006a90 <_vfiprintf_r+0x254>)
 80069ea:	bb1b      	cbnz	r3, 8006a34 <_vfiprintf_r+0x1f8>
 80069ec:	9b03      	ldr	r3, [sp, #12]
 80069ee:	3307      	adds	r3, #7
 80069f0:	f023 0307 	bic.w	r3, r3, #7
 80069f4:	3308      	adds	r3, #8
 80069f6:	9303      	str	r3, [sp, #12]
 80069f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069fa:	443b      	add	r3, r7
 80069fc:	9309      	str	r3, [sp, #36]	; 0x24
 80069fe:	e767      	b.n	80068d0 <_vfiprintf_r+0x94>
 8006a00:	460c      	mov	r4, r1
 8006a02:	2001      	movs	r0, #1
 8006a04:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a08:	e7a5      	b.n	8006956 <_vfiprintf_r+0x11a>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f04f 0c0a 	mov.w	ip, #10
 8006a10:	4619      	mov	r1, r3
 8006a12:	3401      	adds	r4, #1
 8006a14:	9305      	str	r3, [sp, #20]
 8006a16:	4620      	mov	r0, r4
 8006a18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a1c:	3a30      	subs	r2, #48	; 0x30
 8006a1e:	2a09      	cmp	r2, #9
 8006a20:	d903      	bls.n	8006a2a <_vfiprintf_r+0x1ee>
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d0c5      	beq.n	80069b2 <_vfiprintf_r+0x176>
 8006a26:	9105      	str	r1, [sp, #20]
 8006a28:	e7c3      	b.n	80069b2 <_vfiprintf_r+0x176>
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a32:	e7f0      	b.n	8006a16 <_vfiprintf_r+0x1da>
 8006a34:	ab03      	add	r3, sp, #12
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	462a      	mov	r2, r5
 8006a3a:	4630      	mov	r0, r6
 8006a3c:	4b15      	ldr	r3, [pc, #84]	; (8006a94 <_vfiprintf_r+0x258>)
 8006a3e:	a904      	add	r1, sp, #16
 8006a40:	f7fd fe1e 	bl	8004680 <_printf_float>
 8006a44:	4607      	mov	r7, r0
 8006a46:	1c78      	adds	r0, r7, #1
 8006a48:	d1d6      	bne.n	80069f8 <_vfiprintf_r+0x1bc>
 8006a4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a4c:	07d9      	lsls	r1, r3, #31
 8006a4e:	d405      	bmi.n	8006a5c <_vfiprintf_r+0x220>
 8006a50:	89ab      	ldrh	r3, [r5, #12]
 8006a52:	059a      	lsls	r2, r3, #22
 8006a54:	d402      	bmi.n	8006a5c <_vfiprintf_r+0x220>
 8006a56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a58:	f000 faaf 	bl	8006fba <__retarget_lock_release_recursive>
 8006a5c:	89ab      	ldrh	r3, [r5, #12]
 8006a5e:	065b      	lsls	r3, r3, #25
 8006a60:	f53f af12 	bmi.w	8006888 <_vfiprintf_r+0x4c>
 8006a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a66:	e711      	b.n	800688c <_vfiprintf_r+0x50>
 8006a68:	ab03      	add	r3, sp, #12
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	462a      	mov	r2, r5
 8006a6e:	4630      	mov	r0, r6
 8006a70:	4b08      	ldr	r3, [pc, #32]	; (8006a94 <_vfiprintf_r+0x258>)
 8006a72:	a904      	add	r1, sp, #16
 8006a74:	f7fe f8a0 	bl	8004bb8 <_printf_i>
 8006a78:	e7e4      	b.n	8006a44 <_vfiprintf_r+0x208>
 8006a7a:	bf00      	nop
 8006a7c:	08007694 	.word	0x08007694
 8006a80:	080076b4 	.word	0x080076b4
 8006a84:	08007674 	.word	0x08007674
 8006a88:	0800751c 	.word	0x0800751c
 8006a8c:	08007526 	.word	0x08007526
 8006a90:	08004681 	.word	0x08004681
 8006a94:	08006817 	.word	0x08006817
 8006a98:	08007522 	.word	0x08007522

08006a9c <__swbuf_r>:
 8006a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a9e:	460e      	mov	r6, r1
 8006aa0:	4614      	mov	r4, r2
 8006aa2:	4605      	mov	r5, r0
 8006aa4:	b118      	cbz	r0, 8006aae <__swbuf_r+0x12>
 8006aa6:	6983      	ldr	r3, [r0, #24]
 8006aa8:	b90b      	cbnz	r3, 8006aae <__swbuf_r+0x12>
 8006aaa:	f000 f9e7 	bl	8006e7c <__sinit>
 8006aae:	4b21      	ldr	r3, [pc, #132]	; (8006b34 <__swbuf_r+0x98>)
 8006ab0:	429c      	cmp	r4, r3
 8006ab2:	d12b      	bne.n	8006b0c <__swbuf_r+0x70>
 8006ab4:	686c      	ldr	r4, [r5, #4]
 8006ab6:	69a3      	ldr	r3, [r4, #24]
 8006ab8:	60a3      	str	r3, [r4, #8]
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	071a      	lsls	r2, r3, #28
 8006abe:	d52f      	bpl.n	8006b20 <__swbuf_r+0x84>
 8006ac0:	6923      	ldr	r3, [r4, #16]
 8006ac2:	b36b      	cbz	r3, 8006b20 <__swbuf_r+0x84>
 8006ac4:	6923      	ldr	r3, [r4, #16]
 8006ac6:	6820      	ldr	r0, [r4, #0]
 8006ac8:	b2f6      	uxtb	r6, r6
 8006aca:	1ac0      	subs	r0, r0, r3
 8006acc:	6963      	ldr	r3, [r4, #20]
 8006ace:	4637      	mov	r7, r6
 8006ad0:	4283      	cmp	r3, r0
 8006ad2:	dc04      	bgt.n	8006ade <__swbuf_r+0x42>
 8006ad4:	4621      	mov	r1, r4
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	f000 f93c 	bl	8006d54 <_fflush_r>
 8006adc:	bb30      	cbnz	r0, 8006b2c <__swbuf_r+0x90>
 8006ade:	68a3      	ldr	r3, [r4, #8]
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	60a3      	str	r3, [r4, #8]
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	1c5a      	adds	r2, r3, #1
 8006aea:	6022      	str	r2, [r4, #0]
 8006aec:	701e      	strb	r6, [r3, #0]
 8006aee:	6963      	ldr	r3, [r4, #20]
 8006af0:	4283      	cmp	r3, r0
 8006af2:	d004      	beq.n	8006afe <__swbuf_r+0x62>
 8006af4:	89a3      	ldrh	r3, [r4, #12]
 8006af6:	07db      	lsls	r3, r3, #31
 8006af8:	d506      	bpl.n	8006b08 <__swbuf_r+0x6c>
 8006afa:	2e0a      	cmp	r6, #10
 8006afc:	d104      	bne.n	8006b08 <__swbuf_r+0x6c>
 8006afe:	4621      	mov	r1, r4
 8006b00:	4628      	mov	r0, r5
 8006b02:	f000 f927 	bl	8006d54 <_fflush_r>
 8006b06:	b988      	cbnz	r0, 8006b2c <__swbuf_r+0x90>
 8006b08:	4638      	mov	r0, r7
 8006b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	; (8006b38 <__swbuf_r+0x9c>)
 8006b0e:	429c      	cmp	r4, r3
 8006b10:	d101      	bne.n	8006b16 <__swbuf_r+0x7a>
 8006b12:	68ac      	ldr	r4, [r5, #8]
 8006b14:	e7cf      	b.n	8006ab6 <__swbuf_r+0x1a>
 8006b16:	4b09      	ldr	r3, [pc, #36]	; (8006b3c <__swbuf_r+0xa0>)
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	bf08      	it	eq
 8006b1c:	68ec      	ldreq	r4, [r5, #12]
 8006b1e:	e7ca      	b.n	8006ab6 <__swbuf_r+0x1a>
 8006b20:	4621      	mov	r1, r4
 8006b22:	4628      	mov	r0, r5
 8006b24:	f000 f81a 	bl	8006b5c <__swsetup_r>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d0cb      	beq.n	8006ac4 <__swbuf_r+0x28>
 8006b2c:	f04f 37ff 	mov.w	r7, #4294967295
 8006b30:	e7ea      	b.n	8006b08 <__swbuf_r+0x6c>
 8006b32:	bf00      	nop
 8006b34:	08007694 	.word	0x08007694
 8006b38:	080076b4 	.word	0x080076b4
 8006b3c:	08007674 	.word	0x08007674

08006b40 <__ascii_wctomb>:
 8006b40:	4603      	mov	r3, r0
 8006b42:	4608      	mov	r0, r1
 8006b44:	b141      	cbz	r1, 8006b58 <__ascii_wctomb+0x18>
 8006b46:	2aff      	cmp	r2, #255	; 0xff
 8006b48:	d904      	bls.n	8006b54 <__ascii_wctomb+0x14>
 8006b4a:	228a      	movs	r2, #138	; 0x8a
 8006b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	4770      	bx	lr
 8006b54:	2001      	movs	r0, #1
 8006b56:	700a      	strb	r2, [r1, #0]
 8006b58:	4770      	bx	lr
	...

08006b5c <__swsetup_r>:
 8006b5c:	4b32      	ldr	r3, [pc, #200]	; (8006c28 <__swsetup_r+0xcc>)
 8006b5e:	b570      	push	{r4, r5, r6, lr}
 8006b60:	681d      	ldr	r5, [r3, #0]
 8006b62:	4606      	mov	r6, r0
 8006b64:	460c      	mov	r4, r1
 8006b66:	b125      	cbz	r5, 8006b72 <__swsetup_r+0x16>
 8006b68:	69ab      	ldr	r3, [r5, #24]
 8006b6a:	b913      	cbnz	r3, 8006b72 <__swsetup_r+0x16>
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	f000 f985 	bl	8006e7c <__sinit>
 8006b72:	4b2e      	ldr	r3, [pc, #184]	; (8006c2c <__swsetup_r+0xd0>)
 8006b74:	429c      	cmp	r4, r3
 8006b76:	d10f      	bne.n	8006b98 <__swsetup_r+0x3c>
 8006b78:	686c      	ldr	r4, [r5, #4]
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b80:	0719      	lsls	r1, r3, #28
 8006b82:	d42c      	bmi.n	8006bde <__swsetup_r+0x82>
 8006b84:	06dd      	lsls	r5, r3, #27
 8006b86:	d411      	bmi.n	8006bac <__swsetup_r+0x50>
 8006b88:	2309      	movs	r3, #9
 8006b8a:	6033      	str	r3, [r6, #0]
 8006b8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b90:	f04f 30ff 	mov.w	r0, #4294967295
 8006b94:	81a3      	strh	r3, [r4, #12]
 8006b96:	e03e      	b.n	8006c16 <__swsetup_r+0xba>
 8006b98:	4b25      	ldr	r3, [pc, #148]	; (8006c30 <__swsetup_r+0xd4>)
 8006b9a:	429c      	cmp	r4, r3
 8006b9c:	d101      	bne.n	8006ba2 <__swsetup_r+0x46>
 8006b9e:	68ac      	ldr	r4, [r5, #8]
 8006ba0:	e7eb      	b.n	8006b7a <__swsetup_r+0x1e>
 8006ba2:	4b24      	ldr	r3, [pc, #144]	; (8006c34 <__swsetup_r+0xd8>)
 8006ba4:	429c      	cmp	r4, r3
 8006ba6:	bf08      	it	eq
 8006ba8:	68ec      	ldreq	r4, [r5, #12]
 8006baa:	e7e6      	b.n	8006b7a <__swsetup_r+0x1e>
 8006bac:	0758      	lsls	r0, r3, #29
 8006bae:	d512      	bpl.n	8006bd6 <__swsetup_r+0x7a>
 8006bb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bb2:	b141      	cbz	r1, 8006bc6 <__swsetup_r+0x6a>
 8006bb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bb8:	4299      	cmp	r1, r3
 8006bba:	d002      	beq.n	8006bc2 <__swsetup_r+0x66>
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	f7ff fb75 	bl	80062ac <_free_r>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	6363      	str	r3, [r4, #52]	; 0x34
 8006bc6:	89a3      	ldrh	r3, [r4, #12]
 8006bc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006bcc:	81a3      	strh	r3, [r4, #12]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	6063      	str	r3, [r4, #4]
 8006bd2:	6923      	ldr	r3, [r4, #16]
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	89a3      	ldrh	r3, [r4, #12]
 8006bd8:	f043 0308 	orr.w	r3, r3, #8
 8006bdc:	81a3      	strh	r3, [r4, #12]
 8006bde:	6923      	ldr	r3, [r4, #16]
 8006be0:	b94b      	cbnz	r3, 8006bf6 <__swsetup_r+0x9a>
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bec:	d003      	beq.n	8006bf6 <__swsetup_r+0x9a>
 8006bee:	4621      	mov	r1, r4
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	f000 fa07 	bl	8007004 <__smakebuf_r>
 8006bf6:	89a0      	ldrh	r0, [r4, #12]
 8006bf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bfc:	f010 0301 	ands.w	r3, r0, #1
 8006c00:	d00a      	beq.n	8006c18 <__swsetup_r+0xbc>
 8006c02:	2300      	movs	r3, #0
 8006c04:	60a3      	str	r3, [r4, #8]
 8006c06:	6963      	ldr	r3, [r4, #20]
 8006c08:	425b      	negs	r3, r3
 8006c0a:	61a3      	str	r3, [r4, #24]
 8006c0c:	6923      	ldr	r3, [r4, #16]
 8006c0e:	b943      	cbnz	r3, 8006c22 <__swsetup_r+0xc6>
 8006c10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c14:	d1ba      	bne.n	8006b8c <__swsetup_r+0x30>
 8006c16:	bd70      	pop	{r4, r5, r6, pc}
 8006c18:	0781      	lsls	r1, r0, #30
 8006c1a:	bf58      	it	pl
 8006c1c:	6963      	ldrpl	r3, [r4, #20]
 8006c1e:	60a3      	str	r3, [r4, #8]
 8006c20:	e7f4      	b.n	8006c0c <__swsetup_r+0xb0>
 8006c22:	2000      	movs	r0, #0
 8006c24:	e7f7      	b.n	8006c16 <__swsetup_r+0xba>
 8006c26:	bf00      	nop
 8006c28:	2000000c 	.word	0x2000000c
 8006c2c:	08007694 	.word	0x08007694
 8006c30:	080076b4 	.word	0x080076b4
 8006c34:	08007674 	.word	0x08007674

08006c38 <abort>:
 8006c38:	2006      	movs	r0, #6
 8006c3a:	b508      	push	{r3, lr}
 8006c3c:	f000 fa52 	bl	80070e4 <raise>
 8006c40:	2001      	movs	r0, #1
 8006c42:	f7fa fd4a 	bl	80016da <_exit>
	...

08006c48 <__sflush_r>:
 8006c48:	898a      	ldrh	r2, [r1, #12]
 8006c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c4e:	4605      	mov	r5, r0
 8006c50:	0710      	lsls	r0, r2, #28
 8006c52:	460c      	mov	r4, r1
 8006c54:	d458      	bmi.n	8006d08 <__sflush_r+0xc0>
 8006c56:	684b      	ldr	r3, [r1, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	dc05      	bgt.n	8006c68 <__sflush_r+0x20>
 8006c5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	dc02      	bgt.n	8006c68 <__sflush_r+0x20>
 8006c62:	2000      	movs	r0, #0
 8006c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c6a:	2e00      	cmp	r6, #0
 8006c6c:	d0f9      	beq.n	8006c62 <__sflush_r+0x1a>
 8006c6e:	2300      	movs	r3, #0
 8006c70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c74:	682f      	ldr	r7, [r5, #0]
 8006c76:	602b      	str	r3, [r5, #0]
 8006c78:	d032      	beq.n	8006ce0 <__sflush_r+0x98>
 8006c7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c7c:	89a3      	ldrh	r3, [r4, #12]
 8006c7e:	075a      	lsls	r2, r3, #29
 8006c80:	d505      	bpl.n	8006c8e <__sflush_r+0x46>
 8006c82:	6863      	ldr	r3, [r4, #4]
 8006c84:	1ac0      	subs	r0, r0, r3
 8006c86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c88:	b10b      	cbz	r3, 8006c8e <__sflush_r+0x46>
 8006c8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c8c:	1ac0      	subs	r0, r0, r3
 8006c8e:	2300      	movs	r3, #0
 8006c90:	4602      	mov	r2, r0
 8006c92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c94:	4628      	mov	r0, r5
 8006c96:	6a21      	ldr	r1, [r4, #32]
 8006c98:	47b0      	blx	r6
 8006c9a:	1c43      	adds	r3, r0, #1
 8006c9c:	89a3      	ldrh	r3, [r4, #12]
 8006c9e:	d106      	bne.n	8006cae <__sflush_r+0x66>
 8006ca0:	6829      	ldr	r1, [r5, #0]
 8006ca2:	291d      	cmp	r1, #29
 8006ca4:	d82c      	bhi.n	8006d00 <__sflush_r+0xb8>
 8006ca6:	4a2a      	ldr	r2, [pc, #168]	; (8006d50 <__sflush_r+0x108>)
 8006ca8:	40ca      	lsrs	r2, r1
 8006caa:	07d6      	lsls	r6, r2, #31
 8006cac:	d528      	bpl.n	8006d00 <__sflush_r+0xb8>
 8006cae:	2200      	movs	r2, #0
 8006cb0:	6062      	str	r2, [r4, #4]
 8006cb2:	6922      	ldr	r2, [r4, #16]
 8006cb4:	04d9      	lsls	r1, r3, #19
 8006cb6:	6022      	str	r2, [r4, #0]
 8006cb8:	d504      	bpl.n	8006cc4 <__sflush_r+0x7c>
 8006cba:	1c42      	adds	r2, r0, #1
 8006cbc:	d101      	bne.n	8006cc2 <__sflush_r+0x7a>
 8006cbe:	682b      	ldr	r3, [r5, #0]
 8006cc0:	b903      	cbnz	r3, 8006cc4 <__sflush_r+0x7c>
 8006cc2:	6560      	str	r0, [r4, #84]	; 0x54
 8006cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cc6:	602f      	str	r7, [r5, #0]
 8006cc8:	2900      	cmp	r1, #0
 8006cca:	d0ca      	beq.n	8006c62 <__sflush_r+0x1a>
 8006ccc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	d002      	beq.n	8006cda <__sflush_r+0x92>
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	f7ff fae9 	bl	80062ac <_free_r>
 8006cda:	2000      	movs	r0, #0
 8006cdc:	6360      	str	r0, [r4, #52]	; 0x34
 8006cde:	e7c1      	b.n	8006c64 <__sflush_r+0x1c>
 8006ce0:	6a21      	ldr	r1, [r4, #32]
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	47b0      	blx	r6
 8006ce8:	1c41      	adds	r1, r0, #1
 8006cea:	d1c7      	bne.n	8006c7c <__sflush_r+0x34>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0c4      	beq.n	8006c7c <__sflush_r+0x34>
 8006cf2:	2b1d      	cmp	r3, #29
 8006cf4:	d001      	beq.n	8006cfa <__sflush_r+0xb2>
 8006cf6:	2b16      	cmp	r3, #22
 8006cf8:	d101      	bne.n	8006cfe <__sflush_r+0xb6>
 8006cfa:	602f      	str	r7, [r5, #0]
 8006cfc:	e7b1      	b.n	8006c62 <__sflush_r+0x1a>
 8006cfe:	89a3      	ldrh	r3, [r4, #12]
 8006d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d04:	81a3      	strh	r3, [r4, #12]
 8006d06:	e7ad      	b.n	8006c64 <__sflush_r+0x1c>
 8006d08:	690f      	ldr	r7, [r1, #16]
 8006d0a:	2f00      	cmp	r7, #0
 8006d0c:	d0a9      	beq.n	8006c62 <__sflush_r+0x1a>
 8006d0e:	0793      	lsls	r3, r2, #30
 8006d10:	bf18      	it	ne
 8006d12:	2300      	movne	r3, #0
 8006d14:	680e      	ldr	r6, [r1, #0]
 8006d16:	bf08      	it	eq
 8006d18:	694b      	ldreq	r3, [r1, #20]
 8006d1a:	eba6 0807 	sub.w	r8, r6, r7
 8006d1e:	600f      	str	r7, [r1, #0]
 8006d20:	608b      	str	r3, [r1, #8]
 8006d22:	f1b8 0f00 	cmp.w	r8, #0
 8006d26:	dd9c      	ble.n	8006c62 <__sflush_r+0x1a>
 8006d28:	4643      	mov	r3, r8
 8006d2a:	463a      	mov	r2, r7
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	6a21      	ldr	r1, [r4, #32]
 8006d30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d32:	47b0      	blx	r6
 8006d34:	2800      	cmp	r0, #0
 8006d36:	dc06      	bgt.n	8006d46 <__sflush_r+0xfe>
 8006d38:	89a3      	ldrh	r3, [r4, #12]
 8006d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d42:	81a3      	strh	r3, [r4, #12]
 8006d44:	e78e      	b.n	8006c64 <__sflush_r+0x1c>
 8006d46:	4407      	add	r7, r0
 8006d48:	eba8 0800 	sub.w	r8, r8, r0
 8006d4c:	e7e9      	b.n	8006d22 <__sflush_r+0xda>
 8006d4e:	bf00      	nop
 8006d50:	20400001 	.word	0x20400001

08006d54 <_fflush_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	690b      	ldr	r3, [r1, #16]
 8006d58:	4605      	mov	r5, r0
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	b913      	cbnz	r3, 8006d64 <_fflush_r+0x10>
 8006d5e:	2500      	movs	r5, #0
 8006d60:	4628      	mov	r0, r5
 8006d62:	bd38      	pop	{r3, r4, r5, pc}
 8006d64:	b118      	cbz	r0, 8006d6e <_fflush_r+0x1a>
 8006d66:	6983      	ldr	r3, [r0, #24]
 8006d68:	b90b      	cbnz	r3, 8006d6e <_fflush_r+0x1a>
 8006d6a:	f000 f887 	bl	8006e7c <__sinit>
 8006d6e:	4b14      	ldr	r3, [pc, #80]	; (8006dc0 <_fflush_r+0x6c>)
 8006d70:	429c      	cmp	r4, r3
 8006d72:	d11b      	bne.n	8006dac <_fflush_r+0x58>
 8006d74:	686c      	ldr	r4, [r5, #4]
 8006d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d0ef      	beq.n	8006d5e <_fflush_r+0xa>
 8006d7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d80:	07d0      	lsls	r0, r2, #31
 8006d82:	d404      	bmi.n	8006d8e <_fflush_r+0x3a>
 8006d84:	0599      	lsls	r1, r3, #22
 8006d86:	d402      	bmi.n	8006d8e <_fflush_r+0x3a>
 8006d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d8a:	f000 f915 	bl	8006fb8 <__retarget_lock_acquire_recursive>
 8006d8e:	4628      	mov	r0, r5
 8006d90:	4621      	mov	r1, r4
 8006d92:	f7ff ff59 	bl	8006c48 <__sflush_r>
 8006d96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d98:	4605      	mov	r5, r0
 8006d9a:	07da      	lsls	r2, r3, #31
 8006d9c:	d4e0      	bmi.n	8006d60 <_fflush_r+0xc>
 8006d9e:	89a3      	ldrh	r3, [r4, #12]
 8006da0:	059b      	lsls	r3, r3, #22
 8006da2:	d4dd      	bmi.n	8006d60 <_fflush_r+0xc>
 8006da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006da6:	f000 f908 	bl	8006fba <__retarget_lock_release_recursive>
 8006daa:	e7d9      	b.n	8006d60 <_fflush_r+0xc>
 8006dac:	4b05      	ldr	r3, [pc, #20]	; (8006dc4 <_fflush_r+0x70>)
 8006dae:	429c      	cmp	r4, r3
 8006db0:	d101      	bne.n	8006db6 <_fflush_r+0x62>
 8006db2:	68ac      	ldr	r4, [r5, #8]
 8006db4:	e7df      	b.n	8006d76 <_fflush_r+0x22>
 8006db6:	4b04      	ldr	r3, [pc, #16]	; (8006dc8 <_fflush_r+0x74>)
 8006db8:	429c      	cmp	r4, r3
 8006dba:	bf08      	it	eq
 8006dbc:	68ec      	ldreq	r4, [r5, #12]
 8006dbe:	e7da      	b.n	8006d76 <_fflush_r+0x22>
 8006dc0:	08007694 	.word	0x08007694
 8006dc4:	080076b4 	.word	0x080076b4
 8006dc8:	08007674 	.word	0x08007674

08006dcc <std>:
 8006dcc:	2300      	movs	r3, #0
 8006dce:	b510      	push	{r4, lr}
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	e9c0 3300 	strd	r3, r3, [r0]
 8006dd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dda:	6083      	str	r3, [r0, #8]
 8006ddc:	8181      	strh	r1, [r0, #12]
 8006dde:	6643      	str	r3, [r0, #100]	; 0x64
 8006de0:	81c2      	strh	r2, [r0, #14]
 8006de2:	6183      	str	r3, [r0, #24]
 8006de4:	4619      	mov	r1, r3
 8006de6:	2208      	movs	r2, #8
 8006de8:	305c      	adds	r0, #92	; 0x5c
 8006dea:	f7fd fba3 	bl	8004534 <memset>
 8006dee:	4b05      	ldr	r3, [pc, #20]	; (8006e04 <std+0x38>)
 8006df0:	6224      	str	r4, [r4, #32]
 8006df2:	6263      	str	r3, [r4, #36]	; 0x24
 8006df4:	4b04      	ldr	r3, [pc, #16]	; (8006e08 <std+0x3c>)
 8006df6:	62a3      	str	r3, [r4, #40]	; 0x28
 8006df8:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <std+0x40>)
 8006dfa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006dfc:	4b04      	ldr	r3, [pc, #16]	; (8006e10 <std+0x44>)
 8006dfe:	6323      	str	r3, [r4, #48]	; 0x30
 8006e00:	bd10      	pop	{r4, pc}
 8006e02:	bf00      	nop
 8006e04:	0800711d 	.word	0x0800711d
 8006e08:	0800713f 	.word	0x0800713f
 8006e0c:	08007177 	.word	0x08007177
 8006e10:	0800719b 	.word	0x0800719b

08006e14 <_cleanup_r>:
 8006e14:	4901      	ldr	r1, [pc, #4]	; (8006e1c <_cleanup_r+0x8>)
 8006e16:	f000 b8af 	b.w	8006f78 <_fwalk_reent>
 8006e1a:	bf00      	nop
 8006e1c:	08006d55 	.word	0x08006d55

08006e20 <__sfmoreglue>:
 8006e20:	b570      	push	{r4, r5, r6, lr}
 8006e22:	2568      	movs	r5, #104	; 0x68
 8006e24:	1e4a      	subs	r2, r1, #1
 8006e26:	4355      	muls	r5, r2
 8006e28:	460e      	mov	r6, r1
 8006e2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e2e:	f7ff fa89 	bl	8006344 <_malloc_r>
 8006e32:	4604      	mov	r4, r0
 8006e34:	b140      	cbz	r0, 8006e48 <__sfmoreglue+0x28>
 8006e36:	2100      	movs	r1, #0
 8006e38:	e9c0 1600 	strd	r1, r6, [r0]
 8006e3c:	300c      	adds	r0, #12
 8006e3e:	60a0      	str	r0, [r4, #8]
 8006e40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e44:	f7fd fb76 	bl	8004534 <memset>
 8006e48:	4620      	mov	r0, r4
 8006e4a:	bd70      	pop	{r4, r5, r6, pc}

08006e4c <__sfp_lock_acquire>:
 8006e4c:	4801      	ldr	r0, [pc, #4]	; (8006e54 <__sfp_lock_acquire+0x8>)
 8006e4e:	f000 b8b3 	b.w	8006fb8 <__retarget_lock_acquire_recursive>
 8006e52:	bf00      	nop
 8006e54:	20000334 	.word	0x20000334

08006e58 <__sfp_lock_release>:
 8006e58:	4801      	ldr	r0, [pc, #4]	; (8006e60 <__sfp_lock_release+0x8>)
 8006e5a:	f000 b8ae 	b.w	8006fba <__retarget_lock_release_recursive>
 8006e5e:	bf00      	nop
 8006e60:	20000334 	.word	0x20000334

08006e64 <__sinit_lock_acquire>:
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <__sinit_lock_acquire+0x8>)
 8006e66:	f000 b8a7 	b.w	8006fb8 <__retarget_lock_acquire_recursive>
 8006e6a:	bf00      	nop
 8006e6c:	2000032f 	.word	0x2000032f

08006e70 <__sinit_lock_release>:
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <__sinit_lock_release+0x8>)
 8006e72:	f000 b8a2 	b.w	8006fba <__retarget_lock_release_recursive>
 8006e76:	bf00      	nop
 8006e78:	2000032f 	.word	0x2000032f

08006e7c <__sinit>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	4604      	mov	r4, r0
 8006e80:	f7ff fff0 	bl	8006e64 <__sinit_lock_acquire>
 8006e84:	69a3      	ldr	r3, [r4, #24]
 8006e86:	b11b      	cbz	r3, 8006e90 <__sinit+0x14>
 8006e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e8c:	f7ff bff0 	b.w	8006e70 <__sinit_lock_release>
 8006e90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e94:	6523      	str	r3, [r4, #80]	; 0x50
 8006e96:	4b13      	ldr	r3, [pc, #76]	; (8006ee4 <__sinit+0x68>)
 8006e98:	4a13      	ldr	r2, [pc, #76]	; (8006ee8 <__sinit+0x6c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e9e:	42a3      	cmp	r3, r4
 8006ea0:	bf08      	it	eq
 8006ea2:	2301      	moveq	r3, #1
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	bf08      	it	eq
 8006ea8:	61a3      	streq	r3, [r4, #24]
 8006eaa:	f000 f81f 	bl	8006eec <__sfp>
 8006eae:	6060      	str	r0, [r4, #4]
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f000 f81b 	bl	8006eec <__sfp>
 8006eb6:	60a0      	str	r0, [r4, #8]
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f000 f817 	bl	8006eec <__sfp>
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2104      	movs	r1, #4
 8006ec2:	60e0      	str	r0, [r4, #12]
 8006ec4:	6860      	ldr	r0, [r4, #4]
 8006ec6:	f7ff ff81 	bl	8006dcc <std>
 8006eca:	2201      	movs	r2, #1
 8006ecc:	2109      	movs	r1, #9
 8006ece:	68a0      	ldr	r0, [r4, #8]
 8006ed0:	f7ff ff7c 	bl	8006dcc <std>
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	2112      	movs	r1, #18
 8006ed8:	68e0      	ldr	r0, [r4, #12]
 8006eda:	f7ff ff77 	bl	8006dcc <std>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	61a3      	str	r3, [r4, #24]
 8006ee2:	e7d1      	b.n	8006e88 <__sinit+0xc>
 8006ee4:	080072f0 	.word	0x080072f0
 8006ee8:	08006e15 	.word	0x08006e15

08006eec <__sfp>:
 8006eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eee:	4607      	mov	r7, r0
 8006ef0:	f7ff ffac 	bl	8006e4c <__sfp_lock_acquire>
 8006ef4:	4b1e      	ldr	r3, [pc, #120]	; (8006f70 <__sfp+0x84>)
 8006ef6:	681e      	ldr	r6, [r3, #0]
 8006ef8:	69b3      	ldr	r3, [r6, #24]
 8006efa:	b913      	cbnz	r3, 8006f02 <__sfp+0x16>
 8006efc:	4630      	mov	r0, r6
 8006efe:	f7ff ffbd 	bl	8006e7c <__sinit>
 8006f02:	3648      	adds	r6, #72	; 0x48
 8006f04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	d503      	bpl.n	8006f14 <__sfp+0x28>
 8006f0c:	6833      	ldr	r3, [r6, #0]
 8006f0e:	b30b      	cbz	r3, 8006f54 <__sfp+0x68>
 8006f10:	6836      	ldr	r6, [r6, #0]
 8006f12:	e7f7      	b.n	8006f04 <__sfp+0x18>
 8006f14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f18:	b9d5      	cbnz	r5, 8006f50 <__sfp+0x64>
 8006f1a:	4b16      	ldr	r3, [pc, #88]	; (8006f74 <__sfp+0x88>)
 8006f1c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f20:	60e3      	str	r3, [r4, #12]
 8006f22:	6665      	str	r5, [r4, #100]	; 0x64
 8006f24:	f000 f847 	bl	8006fb6 <__retarget_lock_init_recursive>
 8006f28:	f7ff ff96 	bl	8006e58 <__sfp_lock_release>
 8006f2c:	2208      	movs	r2, #8
 8006f2e:	4629      	mov	r1, r5
 8006f30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f38:	6025      	str	r5, [r4, #0]
 8006f3a:	61a5      	str	r5, [r4, #24]
 8006f3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f40:	f7fd faf8 	bl	8004534 <memset>
 8006f44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f50:	3468      	adds	r4, #104	; 0x68
 8006f52:	e7d9      	b.n	8006f08 <__sfp+0x1c>
 8006f54:	2104      	movs	r1, #4
 8006f56:	4638      	mov	r0, r7
 8006f58:	f7ff ff62 	bl	8006e20 <__sfmoreglue>
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	6030      	str	r0, [r6, #0]
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d1d5      	bne.n	8006f10 <__sfp+0x24>
 8006f64:	f7ff ff78 	bl	8006e58 <__sfp_lock_release>
 8006f68:	230c      	movs	r3, #12
 8006f6a:	603b      	str	r3, [r7, #0]
 8006f6c:	e7ee      	b.n	8006f4c <__sfp+0x60>
 8006f6e:	bf00      	nop
 8006f70:	080072f0 	.word	0x080072f0
 8006f74:	ffff0001 	.word	0xffff0001

08006f78 <_fwalk_reent>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	4606      	mov	r6, r0
 8006f7e:	4688      	mov	r8, r1
 8006f80:	2700      	movs	r7, #0
 8006f82:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f8a:	f1b9 0901 	subs.w	r9, r9, #1
 8006f8e:	d505      	bpl.n	8006f9c <_fwalk_reent+0x24>
 8006f90:	6824      	ldr	r4, [r4, #0]
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	d1f7      	bne.n	8006f86 <_fwalk_reent+0xe>
 8006f96:	4638      	mov	r0, r7
 8006f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9c:	89ab      	ldrh	r3, [r5, #12]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d907      	bls.n	8006fb2 <_fwalk_reent+0x3a>
 8006fa2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	d003      	beq.n	8006fb2 <_fwalk_reent+0x3a>
 8006faa:	4629      	mov	r1, r5
 8006fac:	4630      	mov	r0, r6
 8006fae:	47c0      	blx	r8
 8006fb0:	4307      	orrs	r7, r0
 8006fb2:	3568      	adds	r5, #104	; 0x68
 8006fb4:	e7e9      	b.n	8006f8a <_fwalk_reent+0x12>

08006fb6 <__retarget_lock_init_recursive>:
 8006fb6:	4770      	bx	lr

08006fb8 <__retarget_lock_acquire_recursive>:
 8006fb8:	4770      	bx	lr

08006fba <__retarget_lock_release_recursive>:
 8006fba:	4770      	bx	lr

08006fbc <__swhatbuf_r>:
 8006fbc:	b570      	push	{r4, r5, r6, lr}
 8006fbe:	460e      	mov	r6, r1
 8006fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc4:	4614      	mov	r4, r2
 8006fc6:	2900      	cmp	r1, #0
 8006fc8:	461d      	mov	r5, r3
 8006fca:	b096      	sub	sp, #88	; 0x58
 8006fcc:	da07      	bge.n	8006fde <__swhatbuf_r+0x22>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	602b      	str	r3, [r5, #0]
 8006fd2:	89b3      	ldrh	r3, [r6, #12]
 8006fd4:	061a      	lsls	r2, r3, #24
 8006fd6:	d410      	bmi.n	8006ffa <__swhatbuf_r+0x3e>
 8006fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fdc:	e00e      	b.n	8006ffc <__swhatbuf_r+0x40>
 8006fde:	466a      	mov	r2, sp
 8006fe0:	f000 f902 	bl	80071e8 <_fstat_r>
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	dbf2      	blt.n	8006fce <__swhatbuf_r+0x12>
 8006fe8:	9a01      	ldr	r2, [sp, #4]
 8006fea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006fee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006ff2:	425a      	negs	r2, r3
 8006ff4:	415a      	adcs	r2, r3
 8006ff6:	602a      	str	r2, [r5, #0]
 8006ff8:	e7ee      	b.n	8006fd8 <__swhatbuf_r+0x1c>
 8006ffa:	2340      	movs	r3, #64	; 0x40
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	6023      	str	r3, [r4, #0]
 8007000:	b016      	add	sp, #88	; 0x58
 8007002:	bd70      	pop	{r4, r5, r6, pc}

08007004 <__smakebuf_r>:
 8007004:	898b      	ldrh	r3, [r1, #12]
 8007006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007008:	079d      	lsls	r5, r3, #30
 800700a:	4606      	mov	r6, r0
 800700c:	460c      	mov	r4, r1
 800700e:	d507      	bpl.n	8007020 <__smakebuf_r+0x1c>
 8007010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	6123      	str	r3, [r4, #16]
 8007018:	2301      	movs	r3, #1
 800701a:	6163      	str	r3, [r4, #20]
 800701c:	b002      	add	sp, #8
 800701e:	bd70      	pop	{r4, r5, r6, pc}
 8007020:	466a      	mov	r2, sp
 8007022:	ab01      	add	r3, sp, #4
 8007024:	f7ff ffca 	bl	8006fbc <__swhatbuf_r>
 8007028:	9900      	ldr	r1, [sp, #0]
 800702a:	4605      	mov	r5, r0
 800702c:	4630      	mov	r0, r6
 800702e:	f7ff f989 	bl	8006344 <_malloc_r>
 8007032:	b948      	cbnz	r0, 8007048 <__smakebuf_r+0x44>
 8007034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007038:	059a      	lsls	r2, r3, #22
 800703a:	d4ef      	bmi.n	800701c <__smakebuf_r+0x18>
 800703c:	f023 0303 	bic.w	r3, r3, #3
 8007040:	f043 0302 	orr.w	r3, r3, #2
 8007044:	81a3      	strh	r3, [r4, #12]
 8007046:	e7e3      	b.n	8007010 <__smakebuf_r+0xc>
 8007048:	4b0d      	ldr	r3, [pc, #52]	; (8007080 <__smakebuf_r+0x7c>)
 800704a:	62b3      	str	r3, [r6, #40]	; 0x28
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	6020      	str	r0, [r4, #0]
 8007050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007054:	81a3      	strh	r3, [r4, #12]
 8007056:	9b00      	ldr	r3, [sp, #0]
 8007058:	6120      	str	r0, [r4, #16]
 800705a:	6163      	str	r3, [r4, #20]
 800705c:	9b01      	ldr	r3, [sp, #4]
 800705e:	b15b      	cbz	r3, 8007078 <__smakebuf_r+0x74>
 8007060:	4630      	mov	r0, r6
 8007062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007066:	f000 f8d1 	bl	800720c <_isatty_r>
 800706a:	b128      	cbz	r0, 8007078 <__smakebuf_r+0x74>
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	f023 0303 	bic.w	r3, r3, #3
 8007072:	f043 0301 	orr.w	r3, r3, #1
 8007076:	81a3      	strh	r3, [r4, #12]
 8007078:	89a0      	ldrh	r0, [r4, #12]
 800707a:	4305      	orrs	r5, r0
 800707c:	81a5      	strh	r5, [r4, #12]
 800707e:	e7cd      	b.n	800701c <__smakebuf_r+0x18>
 8007080:	08006e15 	.word	0x08006e15

08007084 <_malloc_usable_size_r>:
 8007084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007088:	1f18      	subs	r0, r3, #4
 800708a:	2b00      	cmp	r3, #0
 800708c:	bfbc      	itt	lt
 800708e:	580b      	ldrlt	r3, [r1, r0]
 8007090:	18c0      	addlt	r0, r0, r3
 8007092:	4770      	bx	lr

08007094 <_raise_r>:
 8007094:	291f      	cmp	r1, #31
 8007096:	b538      	push	{r3, r4, r5, lr}
 8007098:	4604      	mov	r4, r0
 800709a:	460d      	mov	r5, r1
 800709c:	d904      	bls.n	80070a8 <_raise_r+0x14>
 800709e:	2316      	movs	r3, #22
 80070a0:	6003      	str	r3, [r0, #0]
 80070a2:	f04f 30ff 	mov.w	r0, #4294967295
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070aa:	b112      	cbz	r2, 80070b2 <_raise_r+0x1e>
 80070ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070b0:	b94b      	cbnz	r3, 80070c6 <_raise_r+0x32>
 80070b2:	4620      	mov	r0, r4
 80070b4:	f000 f830 	bl	8007118 <_getpid_r>
 80070b8:	462a      	mov	r2, r5
 80070ba:	4601      	mov	r1, r0
 80070bc:	4620      	mov	r0, r4
 80070be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070c2:	f000 b817 	b.w	80070f4 <_kill_r>
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d00a      	beq.n	80070e0 <_raise_r+0x4c>
 80070ca:	1c59      	adds	r1, r3, #1
 80070cc:	d103      	bne.n	80070d6 <_raise_r+0x42>
 80070ce:	2316      	movs	r3, #22
 80070d0:	6003      	str	r3, [r0, #0]
 80070d2:	2001      	movs	r0, #1
 80070d4:	e7e7      	b.n	80070a6 <_raise_r+0x12>
 80070d6:	2400      	movs	r4, #0
 80070d8:	4628      	mov	r0, r5
 80070da:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070de:	4798      	blx	r3
 80070e0:	2000      	movs	r0, #0
 80070e2:	e7e0      	b.n	80070a6 <_raise_r+0x12>

080070e4 <raise>:
 80070e4:	4b02      	ldr	r3, [pc, #8]	; (80070f0 <raise+0xc>)
 80070e6:	4601      	mov	r1, r0
 80070e8:	6818      	ldr	r0, [r3, #0]
 80070ea:	f7ff bfd3 	b.w	8007094 <_raise_r>
 80070ee:	bf00      	nop
 80070f0:	2000000c 	.word	0x2000000c

080070f4 <_kill_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	2300      	movs	r3, #0
 80070f8:	4d06      	ldr	r5, [pc, #24]	; (8007114 <_kill_r+0x20>)
 80070fa:	4604      	mov	r4, r0
 80070fc:	4608      	mov	r0, r1
 80070fe:	4611      	mov	r1, r2
 8007100:	602b      	str	r3, [r5, #0]
 8007102:	f7fa fada 	bl	80016ba <_kill>
 8007106:	1c43      	adds	r3, r0, #1
 8007108:	d102      	bne.n	8007110 <_kill_r+0x1c>
 800710a:	682b      	ldr	r3, [r5, #0]
 800710c:	b103      	cbz	r3, 8007110 <_kill_r+0x1c>
 800710e:	6023      	str	r3, [r4, #0]
 8007110:	bd38      	pop	{r3, r4, r5, pc}
 8007112:	bf00      	nop
 8007114:	20000328 	.word	0x20000328

08007118 <_getpid_r>:
 8007118:	f7fa bac8 	b.w	80016ac <_getpid>

0800711c <__sread>:
 800711c:	b510      	push	{r4, lr}
 800711e:	460c      	mov	r4, r1
 8007120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007124:	f000 f894 	bl	8007250 <_read_r>
 8007128:	2800      	cmp	r0, #0
 800712a:	bfab      	itete	ge
 800712c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800712e:	89a3      	ldrhlt	r3, [r4, #12]
 8007130:	181b      	addge	r3, r3, r0
 8007132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007136:	bfac      	ite	ge
 8007138:	6563      	strge	r3, [r4, #84]	; 0x54
 800713a:	81a3      	strhlt	r3, [r4, #12]
 800713c:	bd10      	pop	{r4, pc}

0800713e <__swrite>:
 800713e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007142:	461f      	mov	r7, r3
 8007144:	898b      	ldrh	r3, [r1, #12]
 8007146:	4605      	mov	r5, r0
 8007148:	05db      	lsls	r3, r3, #23
 800714a:	460c      	mov	r4, r1
 800714c:	4616      	mov	r6, r2
 800714e:	d505      	bpl.n	800715c <__swrite+0x1e>
 8007150:	2302      	movs	r3, #2
 8007152:	2200      	movs	r2, #0
 8007154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007158:	f000 f868 	bl	800722c <_lseek_r>
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	4632      	mov	r2, r6
 8007160:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007164:	81a3      	strh	r3, [r4, #12]
 8007166:	4628      	mov	r0, r5
 8007168:	463b      	mov	r3, r7
 800716a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800716e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	f000 b817 	b.w	80071a4 <_write_r>

08007176 <__sseek>:
 8007176:	b510      	push	{r4, lr}
 8007178:	460c      	mov	r4, r1
 800717a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717e:	f000 f855 	bl	800722c <_lseek_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	89a3      	ldrh	r3, [r4, #12]
 8007186:	bf15      	itete	ne
 8007188:	6560      	strne	r0, [r4, #84]	; 0x54
 800718a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800718e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007192:	81a3      	strheq	r3, [r4, #12]
 8007194:	bf18      	it	ne
 8007196:	81a3      	strhne	r3, [r4, #12]
 8007198:	bd10      	pop	{r4, pc}

0800719a <__sclose>:
 800719a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719e:	f000 b813 	b.w	80071c8 <_close_r>
	...

080071a4 <_write_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4604      	mov	r4, r0
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	2200      	movs	r2, #0
 80071ae:	4d05      	ldr	r5, [pc, #20]	; (80071c4 <_write_r+0x20>)
 80071b0:	602a      	str	r2, [r5, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	f7fa fab8 	bl	8001728 <_write>
 80071b8:	1c43      	adds	r3, r0, #1
 80071ba:	d102      	bne.n	80071c2 <_write_r+0x1e>
 80071bc:	682b      	ldr	r3, [r5, #0]
 80071be:	b103      	cbz	r3, 80071c2 <_write_r+0x1e>
 80071c0:	6023      	str	r3, [r4, #0]
 80071c2:	bd38      	pop	{r3, r4, r5, pc}
 80071c4:	20000328 	.word	0x20000328

080071c8 <_close_r>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	2300      	movs	r3, #0
 80071cc:	4d05      	ldr	r5, [pc, #20]	; (80071e4 <_close_r+0x1c>)
 80071ce:	4604      	mov	r4, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	602b      	str	r3, [r5, #0]
 80071d4:	f7fa fac4 	bl	8001760 <_close>
 80071d8:	1c43      	adds	r3, r0, #1
 80071da:	d102      	bne.n	80071e2 <_close_r+0x1a>
 80071dc:	682b      	ldr	r3, [r5, #0]
 80071de:	b103      	cbz	r3, 80071e2 <_close_r+0x1a>
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
 80071e4:	20000328 	.word	0x20000328

080071e8 <_fstat_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	2300      	movs	r3, #0
 80071ec:	4d06      	ldr	r5, [pc, #24]	; (8007208 <_fstat_r+0x20>)
 80071ee:	4604      	mov	r4, r0
 80071f0:	4608      	mov	r0, r1
 80071f2:	4611      	mov	r1, r2
 80071f4:	602b      	str	r3, [r5, #0]
 80071f6:	f7fa fabe 	bl	8001776 <_fstat>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d102      	bne.n	8007204 <_fstat_r+0x1c>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	b103      	cbz	r3, 8007204 <_fstat_r+0x1c>
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	bd38      	pop	{r3, r4, r5, pc}
 8007206:	bf00      	nop
 8007208:	20000328 	.word	0x20000328

0800720c <_isatty_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	2300      	movs	r3, #0
 8007210:	4d05      	ldr	r5, [pc, #20]	; (8007228 <_isatty_r+0x1c>)
 8007212:	4604      	mov	r4, r0
 8007214:	4608      	mov	r0, r1
 8007216:	602b      	str	r3, [r5, #0]
 8007218:	f7fa fabc 	bl	8001794 <_isatty>
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d102      	bne.n	8007226 <_isatty_r+0x1a>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	b103      	cbz	r3, 8007226 <_isatty_r+0x1a>
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	bd38      	pop	{r3, r4, r5, pc}
 8007228:	20000328 	.word	0x20000328

0800722c <_lseek_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	4604      	mov	r4, r0
 8007230:	4608      	mov	r0, r1
 8007232:	4611      	mov	r1, r2
 8007234:	2200      	movs	r2, #0
 8007236:	4d05      	ldr	r5, [pc, #20]	; (800724c <_lseek_r+0x20>)
 8007238:	602a      	str	r2, [r5, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	f7fa fab4 	bl	80017a8 <_lseek>
 8007240:	1c43      	adds	r3, r0, #1
 8007242:	d102      	bne.n	800724a <_lseek_r+0x1e>
 8007244:	682b      	ldr	r3, [r5, #0]
 8007246:	b103      	cbz	r3, 800724a <_lseek_r+0x1e>
 8007248:	6023      	str	r3, [r4, #0]
 800724a:	bd38      	pop	{r3, r4, r5, pc}
 800724c:	20000328 	.word	0x20000328

08007250 <_read_r>:
 8007250:	b538      	push	{r3, r4, r5, lr}
 8007252:	4604      	mov	r4, r0
 8007254:	4608      	mov	r0, r1
 8007256:	4611      	mov	r1, r2
 8007258:	2200      	movs	r2, #0
 800725a:	4d05      	ldr	r5, [pc, #20]	; (8007270 <_read_r+0x20>)
 800725c:	602a      	str	r2, [r5, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	f7fa fa45 	bl	80016ee <_read>
 8007264:	1c43      	adds	r3, r0, #1
 8007266:	d102      	bne.n	800726e <_read_r+0x1e>
 8007268:	682b      	ldr	r3, [r5, #0]
 800726a:	b103      	cbz	r3, 800726e <_read_r+0x1e>
 800726c:	6023      	str	r3, [r4, #0]
 800726e:	bd38      	pop	{r3, r4, r5, pc}
 8007270:	20000328 	.word	0x20000328

08007274 <_init>:
 8007274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007276:	bf00      	nop
 8007278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727a:	bc08      	pop	{r3}
 800727c:	469e      	mov	lr, r3
 800727e:	4770      	bx	lr

08007280 <_fini>:
 8007280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007282:	bf00      	nop
 8007284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007286:	bc08      	pop	{r3}
 8007288:	469e      	mov	lr, r3
 800728a:	4770      	bx	lr
