

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Nov 16 11:43:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89  |fir_Pipeline_VITIS_LOOP_18_1  |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %input_r"   --->   Operation 24 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 25 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 26 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln20 = call void @fir_Pipeline_VITIS_LOOP_18_1, i32 %shift_reg_0_load, i32 %acc_loc, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 27 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln20 = call void @fir_Pipeline_VITIS_LOOP_18_1, i32 %shift_reg_0_load, i32 %acc_loc, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 28 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %input_r_read" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [6/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 30 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %input_r_read" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [6/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 32 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 33 [5/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 33 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 34 [5/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 34 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 35 [4/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 35 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 36 [4/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 37 [3/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 37 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 38 [3/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 38 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 39 [2/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 39 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 40 [2/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 40 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 41 [1/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 41 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 42 [1/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 42 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %conv, i32 %shift_reg_0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 44 [4/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 44 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 45 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 45 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 46 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 46 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 47 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 47 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 48 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [5/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 49 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 50 [4/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 50 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 51 [3/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 51 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 52 [2/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 52 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 53 [1/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 53 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 54 [5/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 54 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 55 [4/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 55 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 56 [3/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 56 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 57 [2/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 57 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 58 [1/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 58 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 59 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 59 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 60 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 61 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.88>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 62 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 63 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 64 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 65 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 66 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 67 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.42>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:8]   --->   Operation 68 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_s, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 76 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 77 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 78 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 79 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln68, i55 %zext_ln1488"   --->   Operation 80 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i55 %zext_ln68, i55 %zext_ln1488"   --->   Operation 81 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 82 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 83 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 84 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_1"   --->   Operation 85 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 86 [1/1] (1.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %output_r, i8 %val" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 86 'write' 'write_ln25' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:26]   --->   Operation 87 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_r_read      (read          ) [ 001000000000000000000000]
acc_loc           (alloca        ) [ 011111111111100000000000]
shift_reg_0_load  (load          ) [ 001000000000000000000000]
call_ln20         (call          ) [ 000000000000000000000000]
zext_ln23         (zext          ) [ 000111110000000000000000]
zext_ln24         (zext          ) [ 000111110000000000000000]
conv7             (sitofp        ) [ 000000001111000000000000]
conv              (uitofp        ) [ 000000000000000000000000]
store_ln24        (store         ) [ 000000000000000000000000]
mul8              (fmul          ) [ 000000000000111110000000]
acc_loc_load      (load          ) [ 000000000000011110000000]
acc               (fadd          ) [ 000000000000000001111100]
dc                (fadd          ) [ 000000000000000000000000]
data_V            (bitcast       ) [ 000000000000000000000000]
xs_exp_V          (partselect    ) [ 000000000000000000000010]
p_Result_s        (trunc         ) [ 000000000000000000000011]
zext_ln346        (zext          ) [ 000000000000000000000000]
add_ln346         (add           ) [ 000000000000000000000000]
isNeg             (bitselect     ) [ 000000000000000000000001]
sub_ln1512        (sub           ) [ 000000000000000000000000]
sext_ln1512       (sext          ) [ 000000000000000000000000]
ush               (select        ) [ 000000000000000000000001]
spectopmodule_ln8 (spectopmodule ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000]
mantissa          (bitconcatenate) [ 000000000000000000000000]
zext_ln68         (zext          ) [ 000000000000000000000000]
sext_ln1488       (sext          ) [ 000000000000000000000000]
zext_ln1488       (zext          ) [ 000000000000000000000000]
r_V               (lshr          ) [ 000000000000000000000000]
r_V_1             (shl           ) [ 000000000000000000000000]
tmp               (bitselect     ) [ 000000000000000000000000]
zext_ln818        (zext          ) [ 000000000000000000000000]
tmp_1             (partselect    ) [ 000000000000000000000000]
val               (select        ) [ 000000000000000000000000]
write_ln25        (write         ) [ 000000000000000000000000]
ret_ln26          (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_VITIS_LOOP_18_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="acc_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_r_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln25_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/23 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="0" index="3" bw="32" slack="0"/>
<pin id="94" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc/12 dc/17 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv7/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="shift_reg_0_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln23_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln24_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln24_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="acc_loc_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="11"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/12 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/21 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xs_exp_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/21 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Result_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/21 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln346_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/22 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln346_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/22 "/>
</bind>
</comp>

<comp id="163" class="1004" name="isNeg_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/22 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sub_ln1512_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/22 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln1512_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/22 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ush_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/22 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mantissa_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="25" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="23" slack="2"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/23 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln68_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="25" slack="0"/>
<pin id="199" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/23 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1488_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/23 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln1488_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/23 "/>
</bind>
</comp>

<comp id="208" class="1004" name="r_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/23 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="25" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/23 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="55" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln818_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/23 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="55" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="242" class="1004" name="val_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/23 "/>
</bind>
</comp>

<comp id="250" class="1005" name="input_r_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="acc_loc_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="265" class="1005" name="zext_ln23_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="270" class="1005" name="zext_ln24_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="275" class="1005" name="conv7_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="mul8_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="288" class="1005" name="acc_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="293" class="1005" name="xs_exp_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_Result_s_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="23" slack="2"/>
<pin id="301" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="304" class="1005" name="isNeg_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="309" class="1005" name="ush_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="1"/>
<pin id="311" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="70" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="130"><net_src comp="107" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="139"><net_src comp="97" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="163" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="157" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="200"><net_src comp="188" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="197" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="197" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="208" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="214" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="228" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="232" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="253"><net_src comp="76" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="259"><net_src comp="72" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="268"><net_src comp="118" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="273"><net_src comp="122" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="278"><net_src comp="110" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="283"><net_src comp="102" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="291"><net_src comp="97" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="296"><net_src comp="140" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="302"><net_src comp="150" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="307"><net_src comp="163" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="312"><net_src comp="180" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
	Port: shift_reg_0 | {7 }
	Port: shift_reg_1 | {1 2 }
 - Input state : 
	Port: fir : input_r | {1 }
	Port: fir : shift_reg_0 | {1 }
	Port: fir : shift_reg_1 | {1 2 }
  - Chain level:
	State 1
		call_ln20 : 1
	State 2
		conv7 : 1
		conv : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln24 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		acc : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		data_V : 1
		xs_exp_V : 2
		p_Result_s : 2
	State 22
		add_ln346 : 1
		isNeg : 2
		sext_ln1512 : 1
		ush : 3
	State 23
		zext_ln68 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln818 : 4
		tmp_1 : 3
		val : 5
		write_ln25 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89 |    5    |  3.176  |   544   |   787   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_97               |    2    |    0    |   205   |   390   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fmul   |               grp_fu_102               |    3    |    0    |   143   |   321   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   lshr   |               r_V_fu_208               |    0    |    0    |    0    |   100   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    shl   |              r_V_1_fu_214              |    0    |    0    |    0    |   100   |
|----------|----------------------------------------|---------|---------|---------|---------|
|  select  |               ush_fu_180               |    0    |    0    |    0    |    9    |
|          |               val_fu_242               |    0    |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |            add_ln346_fu_157            |    0    |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    sub   |            sub_ln1512_fu_171           |    0    |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |         input_r_read_read_fu_76        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln25_write_fu_82         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  uitofp  |               grp_fu_107               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  sitofp  |               grp_fu_110               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln23_fu_118            |    0    |    0    |    0    |    0    |
|          |            zext_ln24_fu_122            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln346_fu_154           |    0    |    0    |    0    |    0    |
|          |            zext_ln68_fu_197            |    0    |    0    |    0    |    0    |
|          |           zext_ln1488_fu_204           |    0    |    0    |    0    |    0    |
|          |            zext_ln818_fu_228           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|             xs_exp_V_fu_140            |    0    |    0    |    0    |    0    |
|          |              tmp_1_fu_232              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            p_Result_s_fu_150           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| bitselect|              isNeg_fu_163              |    0    |    0    |    0    |    0    |
|          |               tmp_fu_220               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   sext   |           sext_ln1512_fu_176           |    0    |    0    |    0    |    0    |
|          |           sext_ln1488_fu_201           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|             mantissa_fu_188            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    10   |  3.176  |   892   |   1745  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   acc_loc_reg_256  |   32   |
|     acc_reg_288    |   32   |
|    conv7_reg_275   |   32   |
|input_r_read_reg_250|    8   |
|    isNeg_reg_304   |    1   |
|    mul8_reg_280    |   32   |
| p_Result_s_reg_299 |   23   |
|     ush_reg_309    |    9   |
|  xs_exp_V_reg_293  |    8   |
|  zext_ln23_reg_265 |   32   |
|  zext_ln24_reg_270 |   32   |
+--------------------+--------+
|        Total       |   241  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_97 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   160  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    3   |   892  |  1745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   241  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    9   |  1133  |  1781  |
+-----------+--------+--------+--------+--------+
