
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/utils_1/imports/synth_1/shifter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/utils_1/imports/synth_1/shifter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 365809
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.676 ; gain = 381.738 ; free physical = 108447 ; free virtual = 117205
Synthesis current peak Physical Memory [PSS] (MB): peak = 2250.049; parent = 2063.721; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.492; parent = 2901.680; children = 972.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/shifter.v:23]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter METHOD bound to: FPGA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/shifter.v:23]
WARNING: [Synth 8-7071] port 'i_cpu_trap' of module 'shifter' is unconnected for instance 'u0' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:44]
WARNING: [Synth 8-7023] instance 'u0' of module 'shifter' has 9 connections declared, but only 8 given [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:44]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/synth_1/.Xil/Vivado-365745-binhkieudo/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/synth_1/.Xil/Vivado-365745-binhkieudo/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:55]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u0'. This will prevent further optimization [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/sources_1/new/top.v:44]
WARNING: [Synth 8-7129] Port i_cpu_trap in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_shift_arth in module shifter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2966.645 ; gain = 446.707 ; free physical = 108534 ; free virtual = 117293
Synthesis current peak Physical Memory [PSS] (MB): peak = 2250.049; parent = 2063.721; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3939.461; parent = 2966.648; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2981.488 ; gain = 461.551 ; free physical = 108533 ; free virtual = 117293
Synthesis current peak Physical Memory [PSS] (MB): peak = 2250.049; parent = 2063.721; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.305; parent = 2981.492; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2981.488 ; gain = 461.551 ; free physical = 108533 ; free virtual = 117293
Synthesis current peak Physical Memory [PSS] (MB): peak = 2250.049; parent = 2063.721; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.305; parent = 2981.492; children = 972.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.488 ; gain = 0.000 ; free physical = 108529 ; free virtual = 117288
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0'
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.207 ; gain = 0.000 ; free physical = 108421 ; free virtual = 117191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.207 ; gain = 0.000 ; free physical = 108421 ; free virtual = 117191
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108441 ; free virtual = 117212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.014; parent = 2066.034; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108442 ; free virtual = 117212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.014; parent = 2066.034; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108442 ; free virtual = 117212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.014; parent = 2066.034; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108441 ; free virtual = 117212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.014; parent = 2066.034; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_cpu_trap in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_shift_arth in module shifter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108427 ; free virtual = 117199
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.014; parent = 2066.034; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108345 ; free virtual = 117117
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.027; parent = 2159.144; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108345 ; free virtual = 117117
Synthesis current peak Physical Memory [PSS] (MB): peak = 2345.244; parent = 2159.360; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108336 ; free virtual = 117108
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.193; parent = 2160.310; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108284 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.326; parent = 2160.442; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108284 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.326; parent = 2160.442; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108283 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.342; parent = 2160.458; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108284 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.420; parent = 2160.536; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108284 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.420; parent = 2160.536; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108283 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.436; parent = 2160.552; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |vio  |     1|
|2     |BUFG |     1|
|3     |LUT3 |    12|
|4     |LUT4 |    16|
|5     |LUT5 |    34|
|6     |LUT6 |    98|
|7     |FDRE |    33|
|8     |IBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108284 ; free virtual = 117076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2346.467; parent = 2160.583; children = 186.328
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.008; parent = 3072.195; children = 972.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3104.207 ; gain = 461.551 ; free physical = 108342 ; free virtual = 117135
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3104.207 ; gain = 584.270 ; free physical = 108342 ; free virtual = 117134
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.207 ; gain = 0.000 ; free physical = 108330 ; free virtual = 117122
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.207 ; gain = 0.000 ; free physical = 108378 ; free virtual = 117171
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b9adc024
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3104.207 ; gain = 1062.828 ; free physical = 108587 ; free virtual = 117379
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/shifter/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:00:07 2023...
