$date
	Fri Aug  2 23:11:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_memory $end
$var wire 1 ! clk $end
$var wire 32 " read_address [31:0] $end
$var wire 1 # read_enable $end
$var reg 32 $ instruction [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
z#
bz "
z!
$end
