# Info: [9566]: Logging session transcript to file /home/skalldri/ece327/lab1/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux skalldri@ecelinux5.uwaterloo.ca #1 SMP Thu Dec 5 12:47:02 EST 2013 2.6.18-371.3.1.el5 x86_64
//  
//  Start time Sun Jan 19 13:51:10 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/skalldri/ece327/lab1/precision.log
# 
# COMMAND: dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# Info: [9575]: Results directory: /home/skalldri/ece327/lab1/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/skalldri/ece327/lab1/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/skalldri/ece327/lab1/myflipflop.vhd" ...
# Info: [641]: Current working directory: /home/skalldri/ece327/lab1/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.myflipflop(main): Pre-processing...
# Warning: [45787]: "/home/skalldri/ece327/lab1/myflipflop.vhd", line 41: Module work.myflipflop(main): Race condition may arise since clock variable is being used as data. This may lead to simulation mismatch.
# Warning: [45729]: "/home/skalldri/ece327/lab1/myflipflop.vhd", line 23: signal proc_c_intermediary has never been used.
# Info: [44523]: Root Module work.myflipflop(main): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 62.
# Info: [44513]: Overall running time 0.0 secs.
# Info: [641]: Current working directory: /home/skalldri/ece327/lab1/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: i_clock reg_proc_b_intermediary.out
# Info: -- Saving the design database in myflipflop_gate.xdb
# Info: [3026]: Writing file: myflipflop_gate.vho.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** synthesis to generic gates succeeded ***
dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# 
# COMMAND: view_trace_schematic -design rtl
view_trace_schematic -design rtl
# 
# COMMAND: view_rtl_schematic
# Error: [573]: invalid command name "view_rtl_schematic"
# 
# COMMAND: help
# Info:   "activate_impl" -- "activate the specified implementation"
# Info:   "add_custom_preference" -- "Adds a custom preference"
# Info:   "add_input_file" -- "Adds a file(s) to the input files list"
# Info:   "add_macro_file" -- "Adds macro(s) file, .mdb, to the macro files list"
# Info:   "add_placement_file" -- "Adds a physical database, pdb/fdb pair, to the list of physical databases"
# Info:   "alias" -- "define alternative command for a (set of) command(s)"
# Info:   "all_clocks" -- "list all clocks"
# Info:   "all_inouts" -- "list all the inout bidir ports"
# Info:   "all_inputs" -- "list all the input ports"
# Info:   "all_outputs" -- "list all the output ports"
# Info:   "all_registers" -- "list all the registers"
# Info:   "apply_constraints_file" -- "Apply the specified constraints file"
# Info:   "apply_macro_file" -- "Applies a macro file, .mdb, to the design"
# Info:   "archive_project" -- "Archive the current project."
# Info:   "close_project" -- "close the current project"
# Info:   "close_results_dir" -- "close the result directory"
# Info:   "compile" -- "Compiles the files in the input file list"
# Info:   "copy_impl" -- "create and activate a new implementation by copying the specified implementation"
# Info:   "create_clock" -- "set the clock information on an object(s)"
# Info:   "create_derived_clock" -- "set the clock information on an object(s)"
# Info:   "create_macro_wrapper" -- "Creates a script to load a macro and add I/Os to the ports."
# Info:   "create_partition" -- ""
# Info:   "create_path_definition_set" -- ""
# Info:   "current_design" -- "sets the working design"
# Info:   "current_instance" -- "sets the current instance"
# Info:   "delete_impl" -- "delete the specified implementation"
# Info:   "delete_path_definition_set" -- ""
# Info:   "delete_project" -- "completely deletes a project and its implementations"
# Info:   "dfs" -- "perform a depth first search of the data base"
# Info:   "dofile" -- "source the file with extensive feedback on commands being executed"
# Info:   "dsp_retiming" -- "perform DSP retiming operation on a design"
# Info:   "edit" -- "edit a file in the gui, if the line number option is used, only one file can be listed"
# Info:   "exec_interactive" -- "execute commands interactively"
# Info:   "execute" -- "Executes the process with the given arguments"
# Info:   "exit" -- "exit from Precision"
# Info:   "expand_altera_megafunctions_using_mapper" -- "Runs quartus_map to get netlist for post RTL altera blackbox megafunctions"
# Info:   "export_settings" -- "Export implementation settings as TCL commands"
# Info:   "find" -- "find object(s)"
# Info:   "find_clocks" -- "find clocks in design - top level and internal clocks"
# Info:   "find_inputs" -- "list all input ports that fan out to sequential elements driven by a clock"
# Info:   "find_outputs" -- "list all output ports that fan out from sequential elements driven by a clock"
# Info:   "fp" -- "execute the specified physical command"
# Info:   "free_scan" -- "delete the specified object list"
# Info:   "generate_pnr_script" -- "Generates PNR scripts."
# Info:   "get_applinfo" -- "get application information"
# Info:   "get_cells" -- "get cells (instances) from the current design relative to the current instance"
# Info:   "get_clock_domains" -- "get clock domains"
# Info:   "get_clocks" -- "get clocks"
# Info:   "get_designs" -- "find designs"
# Info:   "get_false_paths" -- "get_false_paths"
# Info:   "get_field" -- "return the value of the specified data field"
# Info:   "get_impl_property" -- "get the name and comment property of the specified implementation"
# Info:   "get_input_dir" -- "Returns Input Directory path"
# Info:   "get_lib_cells" -- "get library cells"
# Info:   "get_lib_pins" -- "get library cell pins (ports)"
# Info:   "get_libs" -- "get libraries"
# Info:   "get_multicycle_paths" -- "get_multicycle_paths"
# Info:   "get_nets" -- "get nets from the current design relative to the current instance"
# Info:   "get_next" -- "get the next object from the specified list"
# Info:   "get_path_definition_set" -- ""
# Info:   "get_pins" -- "get pins (port instances) from the current design relative to the current instance"
# Info:   "get_ports" -- "get ports from the current design relative to the current instance"
# Info:   "get_preferences" -- "get the list of preferences"
# Info:   "get_project_impls" -- "get the list of implementations in the current project"
# Info:   "get_project_name" -- "get the name of the current project"
# Info:   "get_project_property" -- "get the name and usetempdir property of the open project"
# Info:   "get_results_dir" -- "get the current results directory"
# Info:   "get_selected" -- "list the selected objects"
# Info:   "get_trace_list" -- "get all the object from the trace list for specified design"
# Info:   "get_version" -- "Return the current product version."
# Info:   "group" -- "group a list of instances into one instance of a new view"
# Info:   "help" -- "help on commands and aliases"
# Info:   "is_precise_analysis_altera_flow" -- "Returns true if precise analysis flag for altera device is ON"
# Info:   "list_design" -- "return list of objects in a design (libraries in the root, cells in a library, views in a cell, etc)"
# Info:   "load_macro" -- "Splits macro(s) file into .xdb, .fdb, .pdb files and adds them to the input files list"
# Info:   "load_project" -- "Load project from file (deprecated, use open_project)"
# Info:   "logfile" -- "configure the logfile name and location"
# Info:   "move_input_file" -- "Moves a file from in the input files list"
# Info:   "move_input_file_to_bottom" -- "Moves a file to the bottom in the input files list"
# Info:   "move_input_file_to_top" -- "Moves a file to the top in the input files list"
# Info:   "new_impl" -- "create a new implementation in the current project"
# Info:   "new_project" -- "create a new project"
# Info:   "open_project" -- "open a project"
# Info:   "pa_synthesize" aliased to "physically_aware_synthesize"
# Info:   "phy_convert_unpack_to_tech_cells" -- "Convert Altera unpack netlist to technology cells"
# Info:   "phy_lutmask_get_eqn" -- "Write out equation from a 4-input lutmask type"
# Info:   "phy_pin_rotate" -- "perform pin rotation over design"
# Info:   "physical_cpc" -- "compressing critical paths by rewiring (experimental)"
# Info:   "physical_eco_replace" -- "reuse placement and perform placement improvement"
# Info:   "physical_gen_ba_congestion_factor_table" -- "generate a  physical delay congestion factor table from physical backannotated delay"
# Info:   "physical_gen_ba_delay_table" -- "generate a delay table from physical backannotated delay"
# Info:   "physical_global_placement" -- "Perform global placement"
# Info:   "physical_remove_ba" -- "remove all backannotated delay"
# Info:   "physical_synthesis" -- "perform physical timing optimization and placement improvement on a design"
# Info:   "physical_unplace" -- "remove all placement information"
# Info:   "physically_aware_synthesize" -- "synthesize with location based delay estimator and advanced constrainer"
# Info:   "place_and_route" -- "Runs a place and route command."
# Info:   "present_design" -- "print or change the present design"
# Info:   "remove_annotated_delay" -- "remove_annotated_delay"
# Info:   "remove_attribute" -- "remove an attribute from object(s)"
# Info:   "remove_clock" -- "remove the clock information on an object(s)"
# Info:   "remove_clock_latency" -- "remove clock latency from objects"
# Info:   "remove_clock_transition" -- "remove clock transition"
# Info:   "remove_clock_uncertainty" -- "remove clock uncertainty"
# Info:   "remove_constraints" -- "remove constraints of given objects"
# Info:   "remove_custom_preference" -- "Removes a custom preference"
# Info:   "remove_design" -- "remove design. Default is current design, top level."
# Info:   "remove_input_delay" -- "remove an input delay"
# Info:   "remove_input_file" -- "Removes file(s) from the input files list"
# Info:   "remove_macro_file" -- "Removes file(s) from the macro files list"
# Info:   "remove_output_delay" -- "remove an output delay"
# Info:   "remove_propagated_clock" -- "remove propagated clock"
# Info:   "remove_resource_assignment" -- "Remove assignment criteria to an Operator Instance."
# Info:   "report_analysis" -- "Report on Analysis Options"
# Info:   "report_area" -- "report area information for the current design"
# Info:   "report_attributes" -- "report attributes on any object"
# Info:   "report_connections" -- "list connected objects to the specified object(s)"
# Info:   "report_constraints" -- "list User constraints on any object"
# Info:   "report_design_impl_list" -- "report the list of design implementations"
# Info:   "report_fanout" -- "Report the highest fanout nets on the gatelevel or rtl design"
# Info:   "report_input_file_list" -- "report the list of input files"
# Info:   "report_io_registers" -- "report IO register mapping information for the current design"
# Info:   "report_license" -- "report license usage information"
# Info:   "report_memory_utilization" -- "Reports the current memory utilization"
# Info:   "report_missing_constraints" -- "report missing constraints"
# Info:   "report_net" -- "report all nets in a design"
# Info:   "report_output_file_list" -- "report the list of output files"
# Info:   "report_project" -- "Report on Project"
# Info:   "report_technologies" -- "list all technology libraries used in a design"
# Info:   "report_timing" -- "report timing information for the current design"
# Info:   "reset_all" -- "resets Precision to clean state where no project is open and no results directory is set"
# Info:   "reset_trace" -- "Remove all trace object from the specified design"
# Info:   "reuse_placement" -- "Reuse the the placement information from .mdb file"
# Info:   "save_impl" -- "save the current implementation"
# Info:   "save_physical" -- "save physical files"
# Info:   "save_project" -- "save the current project"
# Info:   "scan_insts" -- "return a handle to a list of instances"
# Info:   "scan_nets" -- "return a handle to a list of nets"
# Info:   "scan_pins" -- "return a handle to a list of pins"
# Info:   "sdc_find" -- "find objects"
# Info:   "select" -- "select object(s) in the gui"
# Info:   "set_annotated_delay" -- "set_annotated_delay"
# Info:   "set_attribute" -- "create/set an attribute on object(s)"
# Info:   "set_case_analysys" -- "not yet supported"
# Info:   "set_case_insensitive" -- "set constraint naming system to be case insensitive or sensitive"
# Info:   "set_clock_gating_check" -- "not yet supported"
# Info:   "set_clock_latency" -- "set clock latency"
# Info:   "set_clock_transition" -- "set clock transition"
# Info:   "set_clock_uncertainty" -- "set clock uncertainty"
# Info:   "set_disable_timing" -- "not yet supported"
# Info:   "set_drive" -- "Set rise_drive or fall_drive attr resistance value on input/inout ports"
# Info:   "set_driving_cell" -- "Sets attribute on input/inout ports, specifying that a library cell or pin will drive the ports."
# Info:   "set_false_path" -- "set_false_path"
# Info:   "set_fanout_load" -- "Sets the fanout_load attr on output port of current design."
# Info:   "set_hierarchy_separator" -- "set the hierarchy separator"
# Info:   "set_impl_property" -- "set the name and comment property of the specified implementation"
# Info:   "set_input_delay" -- "create/set an input delay"
# Info:   "set_input_dir" -- "set the input directory"
# Info:   "set_input_file" -- "Set attributes for file(s)."
# Info:   "set_input_transition" -- "Sets max_trans_rise, max_trans_fall, min_trans_rise or min_trans_fall attr value on input and inout ports."
# Info:   "set_load" -- "Set the load attr on specified ports and nets"
# Info:   "set_logic_dc" -- "not yet supported"
# Info:   "set_logic_one" -- "not yet supported"
# Info:   "set_logic_zero" -- "not yet supported"
# Info:   "set_macro_file" -- "Set attributes for file(s)."
# Info:   "set_max_area" -- "not yet supported"
# Info:   "set_max_capacitance" -- "Set max_capacitance attr value on ports and design"
# Info:   "set_max_delay" -- "set_max_delay"
# Info:   "set_max_fanout" -- "Set max_fanout attr value on input ports and/or designs"
# Info:   "set_max_time_borrow" -- "not yet supported"
# Info:   "set_max_transition" -- "Set max_transition attr value on specified ports or designs"
# Info:   "set_min_capacitance" -- "Set min_capacitance attr value on specified input/inout ports"
# Info:   "set_min_delay" -- "set_min_delay"
# Info:   "set_multicycle_path" -- "set_multicycle_path"
# Info:   "set_operating_conditions" -- "not yet supported"
# Info:   "set_output_delay" -- "create/set an output delay"
# Info:   "set_path_compression_options" -- "setup options for path compression"
# Info:   "set_port_fanout_number" -- "Sets number of external fanout points driven by specified ports in current design"
# Info:   "set_preference" -- "Sets a preference"
# Info:   "set_project_property" -- "set a property of the current project"
# Info:   "set_propagated_clock" -- "set propagated clock"
# Info:   "set_resistance" -- "not yet supported"
# Info:   "set_resource_assignment" -- "Setting assignment criteria to an Operator Instance."
# Info:   "set_results_dir" -- "set the directory where result is written out"
# Info:   "set_state" -- "Set the state of the design."
# Info:   "set_wire_load_min_block_size" -- "not yet supported"
# Info:   "set_wire_load_mode" -- "not yet supported"
# Info:   "set_wire_load_model" -- "set wire_load_model for use in wire delay calculation"
# Info:   "set_wire_load_selection_group" -- "set wire_load_selection for use in wire delay calculation"
# Info:   "set_working_dir" -- "Sets current working directory (deprecated, use cd, set_input_dir or set_results_dir)"
# Info:   "setup_analysis" -- "Sets up the analysis envionment"
# Info:   "setup_design" -- "Sets up the design envionment"
# Info:   "setup_place_and_route" -- "Sets up place and route options."
# Info:   "synthesize" -- "Synthesizes the design."
# Info:   "tmpfile" -- "Retrieves temporary filename"
# Info:   "trace_backward" -- "Trace backward from specified object"
# Info:   "trace_forward" -- "Trace forward from specified object"
# Info:   "trace_objects" -- "To add the specified objects into trace set."
# Info:   "unarchive_project" -- "Unarchive the specified project archive."
# Info:   "ungroup" -- "flatten out hierarchy"
# Info:   "update_constraint_file" -- "Update the generated constraints file"
# Info:   "view_find" -- "Display the found objects from the find method for the specified design"
# Info:   "view_floorplan" -- "display the physical device"
# Info:   "view_schematic" -- "display a schematic view of the current design's cell (default), or of the specified design"
# Info:   "view_trace_schematic" -- "Display the object in the trace set of the specified design"
# Info:   "write_macro" -- "save macro to files"
# Info:   "write_path_definition_sets" -- ""
help
# 
# COMMAND: view_schematic
# Warning: [9570]: Project is not loaded.
# Warning: no schematic viewer is available.
view_schematic
# 
# COMMAND: exit -force
# 
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
exit -force
