{ Machine generated file created by SPI }
{ Last modified was 15:48:20 Tuesday, August 30, 2016 }
{ NOTE: Do not modify the contents of this file. If this is regenerated by }
{       SPI, your modifications will be overwritten. }


START_GLOBAL
view_pcb './worklib/pc053a_toplevel/physical'
library 'uob_hep_pc053a_lib' 'cnstandard' 'cnpower' 'cnconnector' 'cndiscrete' 'cninterface' 'cnlinear' 'cnmemory' 'cnspecial' 'cnmech' 'cncmos' 'standard' 'bris_cds_standard' 'bris_cds_logic' 'cnpassive'
physical_path './worklib/pc053a_toplevel/physical'
design_name 'pc053a_toplevel'
design_library 'uob_hep_pc053a_lib'
cpm_version '16.3'
ppt '$BRIS_CDSLIB/cds_analogue/cds_analogue.ptf' '$BRIS_CDSLIB/cds_connectors/cds_connectors.ptf' '$BRIS_CDSLIB/cds_logic/cds_logic.ptf' '$BRIS_CDSLIB/cds_pld/cds_pld.ptf' '$BRIS_CDSLIB/cds_special/cds_special.ptf' '$CERN_CDSLIB/lib_psd16.x/concept_libs/pe16/pe_cern_lib/cninterface' '$CERN_CDSLIB/lib_psd16.x/concept_libs/pe16/pe_cern_lib/parttables/cnconnector.ptf' '$CERN_CDSLIB/lib_psd16.x/concept_libs/pe16/pe_cern_lib/parttables/cndiscrete.ptf' '$CERN_CDSLIB/lib_psd16.x/concept_libs/pe16/pe_cern_lib/parttables/cnpassive.ptf'
trapezoidal_angle_in_degree '90.000000'
temp_dir 'temp'
cdsprop_file ''
session_name 'ProjectMgr5426'
END_GLOBAL

START_CONCEPTHDL
LOGIC_GRID_SIZE '0.0200'
LOGIC_GRID_MULTIPLE '1'
SYMBOL_GRID_SIZE '0.020'
SYMBOL_GRID_MULTIPLE '1'
DOC_GRID_SIZE '0. 0200'
DOC_GRID_MULTIPLE '1'
CHECK_VOLTAGE_ON_HDL 'OFF'
PLOT_FIT_TO_PAGE 'ON'
PRESELECT_FLAG 'ON'
WINDOWSMODE_FLAG 'ON'
AUTO_UPDATE_DEFAULT_MODELS 'ON'
PAPER_SIZE '9'
PAPER_ORIENTATION '2'
PAPER_SOURCE '15'
WPLOTTER_NAME 'Generic PostScript Printer'
PLOTTER_FACILITY 'DEVICE'
PLOT_EDGE_TO_EDGE 'ON'
SEARCH_HISTORY 'ctrlvcc' 'vpp' 'BOARD_SCL' 'FMC_SCL' 'FMC_LA07_N'
END_CONCEPTHDL

START_PKGRXL
repackage 'ON'
regenerate_physical_net_name 'OFF'
electrical_constraints 'ON'
f2b_overwrite_constraints 'OFF'
END_PKGRXL

START_DESIGNSYNC
ignore_fixed 'NO'
create_user_prop 'NO'
replace_symbol '1'
etch_removal 'YES'
run_packager 'YES'
run_netrev 'YES'
backannotate_forward 'YES'
last_board_file 'pc053a_toplevel_12.brd'
run_feedback 'YES'
run_genfeedformat 'YES'
backannotate_feedback 'YES'
show_report 'NO'
END_DESIGNSYNC

START_ERCDX
pin_direction_check 'OFF'
io_check 'OFF'
load_check 'OFF'
connect_check 'OFF'
END_ERCDX

START_PDV
Package_RefDesPrefix 'J'
Symbol_GridSize '0.010000000'
Symbol_Text_Height '28.000000000'
Symbol_Pinname_Height '28.000000000'
Symbol_SymProperty_DefaultHeight '42.000000000'
Symbol_Pintext_Height '21.000000000'
Shape_GridSize '0.050000000'
Symbol_Pinname_VectorBusBracket '0'
Symbol_PinProperty_Rotation_Left '0'
Symbol_PinProperty_Rotation_Right '0'
Symbol_PinProperty_Rotation_Top '90'
Symbol_PinProperty_Rotation_Bottom '90'
Symbol_PinProperty_Alignment_Left 'Right'
Symbol_PinProperty_Alignment_Right 'Left'
Symbol_PinProperty_Alignment_Top 'Left'
Symbol_PinProperty_Alignment_Bottom 'Right'
Symbol_PinPropertySetup_Rotation_Apply 'No'
Symbol_PinPropertySetup_Alignment_Apply 'No'
END_PDV

START_CREFERHDL
cref_data_file 'cref.dat'
END_CREFERHDL

START_CUSTOMVAR
PROJECT_TITLE 'TTC_FMC'
ABBREV 'PT'
EDMS 'EDA-02319-V3-1'
PCB_BY 'D.Lotte'
SYSTEM 'Cadence SPB16.3'
DSN_BY 'P. VICHOUDIS'
DATE '13/07/2012'
END_CUSTOMVAR

START_CONSTRAINT_MGR
EDIT_PHYSICAL_SPACING_CONSTRAINTS 'ON'
END_CONSTRAINT_MGR

START_ALLEGRO
hdl_padpath '.' 'symbols' '..' '../symbols' '$CADENCE_INST_DIR/share/pcb/pcb_lib/symbols' '$CADENCE_INST_DIR/share/pcb/allegrolib/symbols' '/projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/pads' '/projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/pads' '/projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/padstacks/padstack_smd' '/projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/padstacks/padstacks/padstack3'
hdl_psmpath '.' 'symbols' '..' '../symbols' '$CADENCE_INST_DIR/share/pcb/pcb_lib/symbols' '$CADENCE_INST_DIR/share/pcb/allegrolib/symbols' '/projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/symbols' '/projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/symbols' '/projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/connector' '/projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/discrete'
hdl_topology_template_path '.' 'templates' '..' '../templates' '$CADENCE_INST_DIR/share/pcb/pcb_lib/templates' '$CADENCE_INST_DIR/share/pcb/allegrolib/templates'
END_ALLEGRO

