0.7
2020.2
May 22 2024
19:03:11
D:/VeriLogProjects/SerialInSerialOutBiDirectionalRegister/SerialInSerialOutBiDirectionalRegister.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/VeriLogProjects/SerialInSerialOutBiDirectionalRegister/SerialInSerialOutBiDirectionalRegister.srcs/sim_1/new/testbench.v,1727426382,verilog,,,,testbench,,,,,,,,
D:/VeriLogProjects/SerialInSerialOutBiDirectionalRegister/SerialInSerialOutBiDirectionalRegister.srcs/sources_1/new/SISOBDR.v,1727426031,verilog,,D:/VeriLogProjects/SerialInSerialOutBiDirectionalRegister/SerialInSerialOutBiDirectionalRegister.srcs/sim_1/new/testbench.v,,SISOBDR,,,,,,,,
