Analysis & Synthesis report for ECE241Project
Thu Nov 22 00:03:17 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ECE241Project|car:CAR3|control_car:c0|current_state
 11. State Machine - |ECE241Project|car:CAR2|control_car:c0|current_state
 12. State Machine - |ECE241Project|car:CAR1|control_car:c0|current_state
 13. State Machine - |ECE241Project|car:CAR0|control_car:c0|current_state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated
 18. Source assignments for car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated
 19. Source assignments for car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 20. Source assignments for car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated
 21. Source assignments for car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 22. Source assignments for car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated
 23. Source assignments for car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 24. Source assignments for car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated
 25. Source assignments for car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 32. Parameter Settings for User Entity Instance: car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component
 40. altsyncram Parameter Settings by Entity Instance
 41. altpll Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "car:CAR3"
 43. Port Connectivity Checks: "car:CAR2"
 44. Port Connectivity Checks: "car:CAR1"
 45. Port Connectivity Checks: "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background"
 46. Port Connectivity Checks: "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit"
 47. Port Connectivity Checks: "car:CAR0"
 48. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 49. Port Connectivity Checks: "vga_adapter:VGA"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 22 00:03:17 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; ECE241Project                               ;
; Top-level Entity Name           ; ECE241Project                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 498                                         ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 878,400                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ECE241Project      ; ECE241Project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; car/draw_car.v                      ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v                          ;         ;
; car/data_car.v                      ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v                          ;         ;
; car/control_car.v                   ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v                       ;         ;
; car/car.v                           ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/car/car.v                               ;         ;
; vga_files/vga_pll.v                 ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v                     ;         ;
; vga_files/vga_controller.v          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v              ;         ;
; vga_files/vga_address_translator.v  ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v      ;         ;
; vga_files/vga_adapter.v             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v                 ;         ;
; ECE241Project.v                     ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v                         ;         ;
; ram400x9_car.v                      ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v                          ;         ;
; memory_address_translator_20x20.v   ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v       ;         ;
; ram19200x9_map_background.v         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v             ;         ;
; memory_address_translator_160x120.v ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v     ;         ;
; output_files/erase_car.v            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v                ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vsn1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf                  ;         ;
; defense_map_with_turn.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/ECE241Project/defense_map_with_turn.mif               ;         ;
; db/decode_7la.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf                       ;         ;
; db/decode_01a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf                       ;         ;
; db/mux_ofb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf                          ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf                       ;         ;
; db/altsyncram_43o1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf                  ;         ;
; car.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/ECE241Project/car.mif                                 ;         ;
; db/altsyncram_t3q1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf                  ;         ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 758            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1209           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 291            ;
;     -- 5 input functions                    ; 177            ;
;     -- 4 input functions                    ; 114            ;
;     -- <=3 input functions                  ; 617            ;
;                                             ;                ;
; Dedicated logic registers                   ; 498            ;
;                                             ;                ;
; I/O pins                                    ; 50             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 878400         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 368            ;
; Total fan-out                               ; 9200           ;
; Average fan-out                             ; 4.65           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ECE241Project                                          ; 1209 (42)           ; 498 (0)                   ; 878400            ; 0          ; 50   ; 0            ; |ECE241Project                                                                                                                                                                                 ; ECE241Project                     ; work         ;
;    |FrameCounter_30:FC1|                                ; 27 (27)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|FrameCounter_30:FC1                                                                                                                                                             ; FrameCounter_30                   ; work         ;
;    |car:CAR0|                                           ; 259 (0)             ; 107 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0                                                                                                                                                                        ; car                               ; work         ;
;       |control_car:c0|                                  ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;       |datapath_car:d0|                                 ; 252 (128)           ; 99 (43)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;          |DelayCounter:d1|                              ; 30 (30)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|DelayCounter:d1                                                                                                                                        ; DelayCounter                      ; work         ;
;          |draw_car:c1|                                  ; 29 (22)             ; 11 (11)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;             |memory_address_translator_20x20:m1|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;             |ram400x9_car:car_unit|                     ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_43o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated                                                       ; altsyncram_43o1                   ; work         ;
;          |erase_car_background:e1|                      ; 65 (44)             ; 23 (21)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;             |memory_address_translator_160x120:v1|      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;             |ram19200x9_map_background:map_background|  ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                |altsyncram:altsyncram_component|        ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                   |altsyncram_t3q1:auto_generated|      ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                      |decode_01a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;    |car:CAR1|                                           ; 268 (1)             ; 113 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1                                                                                                                                                                        ; car                               ; work         ;
;       |control_car:c0|                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;       |datapath_car:d0|                                 ; 261 (126)           ; 107 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;          |DelayCounter:d1|                              ; 41 (41)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|DelayCounter:d1                                                                                                                                        ; DelayCounter                      ; work         ;
;          |draw_car:c1|                                  ; 29 (22)             ; 11 (11)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;             |memory_address_translator_20x20:m1|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;             |ram400x9_car:car_unit|                     ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_43o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated                                                       ; altsyncram_43o1                   ; work         ;
;          |erase_car_background:e1|                      ; 65 (44)             ; 23 (21)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;             |memory_address_translator_160x120:v1|      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;             |ram19200x9_map_background:map_background|  ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                |altsyncram:altsyncram_component|        ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                   |altsyncram_t3q1:auto_generated|      ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                      |decode_01a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;    |car:CAR2|                                           ; 267 (1)             ; 113 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2                                                                                                                                                                        ; car                               ; work         ;
;       |control_car:c0|                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;       |datapath_car:d0|                                 ; 260 (126)           ; 107 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;          |DelayCounter:d1|                              ; 40 (40)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|DelayCounter:d1                                                                                                                                        ; DelayCounter                      ; work         ;
;          |draw_car:c1|                                  ; 29 (22)             ; 11 (11)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;             |memory_address_translator_20x20:m1|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;             |ram400x9_car:car_unit|                     ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_43o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated                                                       ; altsyncram_43o1                   ; work         ;
;          |erase_car_background:e1|                      ; 65 (44)             ; 23 (21)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;             |memory_address_translator_160x120:v1|      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;             |ram19200x9_map_background:map_background|  ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                |altsyncram:altsyncram_component|        ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                   |altsyncram_t3q1:auto_generated|      ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                      |decode_01a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;    |car:CAR3|                                           ; 268 (1)             ; 113 (0)                   ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3                                                                                                                                                                        ; car                               ; work         ;
;       |control_car:c0|                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|control_car:c0                                                                                                                                                         ; control_car                       ; work         ;
;       |datapath_car:d0|                                 ; 261 (126)           ; 107 (43)                  ; 176400            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0                                                                                                                                                        ; datapath_car                      ; work         ;
;          |DelayCounter:d1|                              ; 41 (41)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|DelayCounter:d1                                                                                                                                        ; DelayCounter                      ; work         ;
;          |draw_car:c1|                                  ; 29 (22)             ; 11 (11)                   ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1                                                                                                                                            ; draw_car                          ; work         ;
;             |memory_address_translator_20x20:m1|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1                                                                                                         ; memory_address_translator_20x20   ; work         ;
;             |ram400x9_car:car_unit|                     ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                                                                                                      ; ram400x9_car                      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_43o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 3600              ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated                                                       ; altsyncram_43o1                   ; work         ;
;          |erase_car_background:e1|                      ; 65 (44)             ; 23 (21)                   ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1                                                                                                                                ; erase_car_background              ; work         ;
;             |memory_address_translator_160x120:v1|      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1                                                                                           ; memory_address_translator_160x120 ; work         ;
;             |ram19200x9_map_background:map_background|  ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background                                                                                       ; ram19200x9_map_background         ; work         ;
;                |altsyncram:altsyncram_component|        ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component                                                       ; altsyncram                        ; work         ;
;                   |altsyncram_t3q1:auto_generated|      ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated                        ; altsyncram_t3q1                   ; work         ;
;                      |decode_01a:rden_decode|           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|decode_01a:rden_decode ; decode_01a                        ; work         ;
;    |vga_adapter:VGA|                                    ; 78 (5)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA                                                                                                                                                                 ; vga_adapter                       ; work         ;
;       |altsyncram:VideoMemory|                          ; 15 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_vsn1:auto_generated|               ; 15 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated                                                                                                           ; altsyncram_vsn1                   ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_01a:rden_decode_b                                                                                  ; decode_01a                        ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_7la:decode2                                                                                        ; decode_7la                        ; work         ;
;             |mux_ofb:mux3|                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3                                                                                              ; mux_ofb                           ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                    ; vga_address_translator            ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_controller:controller                                                                                                                                       ; vga_controller                    ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                          ; vga_address_translator            ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                   ; vga_pll                           ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                           ; altpll                            ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ECE241Project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                 ; altpll_80u                        ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; car.mif                   ;
; car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; car.mif                   ;
; car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; car.mif                   ;
; car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 400          ; 9            ; --           ; --           ; 3600   ; car.mif                   ;
; car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; defense_map_with_turn.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; defense_map_with_turn.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                          ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v              ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v              ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v              ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit                                ; ram400x9_car.v              ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background ; ram19200x9_map_background.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|car:CAR3|control_car:c0|current_state                                                                                                                                                             ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|car:CAR2|control_car:c0|current_state                                                                                                                                                             ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|car:CAR1|control_car:c0|current_state                                                                                                                                                             ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ECE241Project|car:CAR0|control_car:c0|current_state                                                                                                                                                             ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; Name                     ; current_state.DESTROYED ; current_state.INCREMENT ; current_state.ERASE_CAR ; current_state.WAIT_DRAW ; current_state.DRAW_CAR ; current_state.DELAY ; current_state.WAIT_START ; current_state.RESET ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+
; current_state.RESET      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 0                   ;
; current_state.WAIT_START ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 1                        ; 1                   ;
; current_state.DELAY      ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                   ; 0                        ; 1                   ;
; current_state.DRAW_CAR   ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                   ; 0                        ; 1                   ;
; current_state.WAIT_DRAW  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.ERASE_CAR  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.INCREMENT  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
; current_state.DESTROYED  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                   ; 0                        ; 1                   ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                           ;
+--------------------------------------------------------------+--------------------------------------------------------------+
; car:CAR0|datapath_car:d0|DelayCounter:d1|frame_counter[0..7] ; Stuck at GND due to stuck port data_in                       ;
; car:CAR3|control_car:c0|current_state~2                      ; Lost fanout                                                  ;
; car:CAR3|control_car:c0|current_state~3                      ; Lost fanout                                                  ;
; car:CAR3|control_car:c0|current_state~4                      ; Lost fanout                                                  ;
; car:CAR3|control_car:c0|current_state~5                      ; Lost fanout                                                  ;
; car:CAR2|control_car:c0|current_state~2                      ; Lost fanout                                                  ;
; car:CAR2|control_car:c0|current_state~3                      ; Lost fanout                                                  ;
; car:CAR2|control_car:c0|current_state~4                      ; Lost fanout                                                  ;
; car:CAR2|control_car:c0|current_state~5                      ; Lost fanout                                                  ;
; car:CAR1|control_car:c0|current_state~2                      ; Lost fanout                                                  ;
; car:CAR1|control_car:c0|current_state~3                      ; Lost fanout                                                  ;
; car:CAR1|control_car:c0|current_state~4                      ; Lost fanout                                                  ;
; car:CAR1|control_car:c0|current_state~5                      ; Lost fanout                                                  ;
; car:CAR0|control_car:c0|current_state~2                      ; Lost fanout                                                  ;
; car:CAR0|control_car:c0|current_state~3                      ; Lost fanout                                                  ;
; car:CAR0|control_car:c0|current_state~4                      ; Lost fanout                                                  ;
; car:CAR0|control_car:c0|current_state~5                      ; Lost fanout                                                  ;
; car:CAR1|control_car:c0|current_state.WAIT_START             ; Merged with car:CAR0|control_car:c0|current_state.WAIT_START ;
; car:CAR2|control_car:c0|current_state.WAIT_START             ; Merged with car:CAR0|control_car:c0|current_state.WAIT_START ;
; car:CAR3|control_car:c0|current_state.WAIT_START             ; Merged with car:CAR0|control_car:c0|current_state.WAIT_START ;
; car:CAR1|control_car:c0|current_state.RESET                  ; Merged with car:CAR0|control_car:c0|current_state.RESET      ;
; car:CAR2|control_car:c0|current_state.RESET                  ; Merged with car:CAR0|control_car:c0|current_state.RESET      ;
; car:CAR3|control_car:c0|current_state.RESET                  ; Merged with car:CAR0|control_car:c0|current_state.RESET      ;
; Total Number of Removed Registers = 30                       ;                                                              ;
+--------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 498   ;
; Number of registers using Synchronous Clear  ; 311   ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 269   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ECE241Project|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|DelayCounter:d1|frame_counter[5]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|DelayCounter:d1|frame_counter[0]                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|DelayCounter:d1|frame_counter[0]                                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|FrameCounter_30:FC1|Q[10]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|Counter_X[0]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|Counter_X[3]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|Counter_X[6]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|Counter_X[6]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|counter_y[3]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|draw_car:c1|counter_x[4]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|counter_y[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|draw_car:c1|counter_x[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|counter_y[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|draw_car:c1|counter_x[3]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|counter_y[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|draw_car:c1|counter_x[0]                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|DelayCounter:d1|clock_counter[8]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|counter_y[4]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|erase_car_background:e1|counter_x[1]                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|DelayCounter:d1|clock_counter[5]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|counter_y[4]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|erase_car_background:e1|counter_x[2]                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|DelayCounter:d1|clock_counter[9]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|counter_y[4]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|erase_car_background:e1|counter_x[4]                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|DelayCounter:d1|clock_counter[6]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|counter_y[3]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|erase_car_background:e1|counter_x[4]                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|colour[8]                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|colour[8]                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|colour[6]                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|colour[7]                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|Counter_Y[6]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|Counter_Y[5]                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|Counter_Y[6]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|Counter_Y[4]                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|Counter_Y[1]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|Counter_Y[3]                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|Counter_Y[6]                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|Counter_Y[5]                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|coordinates[6]                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|coordinates[4]                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|coordinates[6]                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|coordinates[4]                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|coordinates[6]                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|coordinates[3]                                                           ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|coordinates[6]                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|coordinates[3]                                                           ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|car:CAR3|datapath_car:d0|coordinates[14]                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|car:CAR2|datapath_car:d0|coordinates[12]                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|car:CAR1|datapath_car:d0|coordinates[12]                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |ECE241Project|car:CAR0|datapath_car:d0|coordinates[13]                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ECE241Project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3|result_node[0] ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |ECE241Project|y[3]                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA         ;
+-------------------------+---------------------------+----------------+
; Parameter Name          ; Value                     ; Type           ;
+-------------------------+---------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                         ; Signed Integer ;
; MONOCHROME              ; FALSE                     ; String         ;
; RESOLUTION              ; 160x120                   ; String         ;
; BACKGROUND_IMAGE        ; defense_map_with_turn.mif ; String         ;
+-------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+---------------------------+--------------------+
; Parameter Name                     ; Value                     ; Type               ;
+------------------------------------+---------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped            ;
; WIDTH_A                            ; 9                         ; Signed Integer     ;
; WIDTHAD_A                          ; 15                        ; Signed Integer     ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped            ;
; WIDTH_B                            ; 9                         ; Signed Integer     ;
; WIDTHAD_B                          ; 15                        ; Signed Integer     ;
; NUMWORDS_B                         ; 19200                     ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped            ;
; OUTDATA_REG_B                      ; CLOCK1                    ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped            ;
; BYTE_SIZE                          ; 8                         ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped            ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped            ;
; ENABLE_ECC                         ; FALSE                     ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_vsn1           ; Untyped            ;
+------------------------------------+---------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; car.mif              ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43o1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                  ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                               ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                               ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; car.mif              ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43o1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                  ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                               ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                               ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; car.mif              ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43o1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                  ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                               ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                               ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 400                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; car.mif              ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43o1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                  ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                               ;
; WIDTH_A                            ; 9                         ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                               ;
; INIT_FILE                          ; defense_map_with_turn.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_t3q1           ; Untyped                                                                                               ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                         ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 9                                                                                                                         ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 400                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 9                                                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR3"                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; delay_frames[6..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; delay_frames[7]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; car_done           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; car_location       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR2"                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; delay_frames[5..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; delay_frames[7]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; delay_frames[6]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; car_location       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR1"                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; delay_frames[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; delay_frames[7..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; delay_frames[0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; car_location       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                                                ;
; wren ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                 ;
; wren ; Input ; Info     ; Stuck at GND                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car:CAR0"                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; delay_frames ; Input  ; Info     ; Stuck at GND                                                                                             ;
; car_location ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 498                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 120                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 139                         ;
;     SCLR              ; 132                         ;
;     SCLR SLD          ; 20                          ;
;     plain             ; 67                          ;
; arriav_lcell_comb     ; 1211                        ;
;     arith             ; 513                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 329                         ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 9                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 678                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 81                          ;
;         5 data inputs ; 168                         ;
;         6 data inputs ; 291                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 171                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 22 00:02:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file car/draw_car.v
    Info (12023): Found entity 1: draw_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file car/data_car.v
    Info (12023): Found entity 1: datapath_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 1
    Info (12023): Found entity 2: DelayCounter File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 180
Info (12021): Found 1 design units, including 1 entities, in source file car/control_car.v
    Info (12023): Found entity 1: control_car File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file car/car.v
    Info (12023): Found entity 1: car File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_tower.v
    Info (12023): Found entity 1: draw_tower File: C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file data_towerplacer.v
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_towerplacer.v
    Info (12023): Found entity 1: control File: C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at ECE241Project.v(82): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 82
Warning (10275): Verilog HDL Module Instantiation warning at ECE241Project.v(98): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 98
Warning (10275): Verilog HDL Module Instantiation warning at ECE241Project.v(114): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 114
Warning (10275): Verilog HDL Module Instantiation warning at ECE241Project.v(130): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 130
Info (12021): Found 2 design units, including 2 entities, in source file ece241project.v
    Info (12023): Found entity 1: ECE241Project File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 1
    Info (12023): Found entity 2: FrameCounter_30 File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v
    Info (12023): Found entity 1: ram400x9_square_grid_selection File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_tower.v
    Info (12023): Found entity 1: ram400x9_tower File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram400x9_car.v
    Info (12023): Found entity 1: ram400x9_car File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v
    Info (12023): Found entity 1: memory_address_translator_20x20 File: C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v
    Info (12023): Found entity 1: ram19200x9_map_background File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tower.v
    Info (12023): Found entity 1: tower File: C:/intelFPGA_lite/18.0/ECE241Project/tower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grid_selection_square.v
    Info (12023): Found entity 1: grid_selection_square File: C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw_square.v
    Info (12023): Found entity 1: draw_square_grid File: C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file erase_square.v
    Info (12023): Found entity 1: erase_square File: C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v
    Info (12023): Found entity 1: memory_address_translator_160x120 File: C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/erase_car.v
    Info (12023): Found entity 1: erase_car_background File: C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v Line: 1
Info (12127): Elaborating entity "ECE241Project" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 42
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "defense_map_with_turn.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf
    Info (12023): Found entity 1: altsyncram_vsn1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vsn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_7la:decode2" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|decode_01a:rden_decode_b" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_vsn1:auto_generated|mux_ofb:mux3" File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v Line: 262
Info (12128): Elaborating entity "FrameCounter_30" for hierarchy "FrameCounter_30:FC1" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 65
Warning (10230): Verilog HDL assignment warning at ECE241Project.v(237): truncated value with size 32 to match size of target (21) File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 237
Info (12128): Elaborating entity "car" for hierarchy "car:CAR0" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 82
Info (12128): Elaborating entity "datapath_car" for hierarchy "car:CAR0|datapath_car:d0" File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at data_car.v(29): object "memory_address_map" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at data_car.v(32): object "counter_memory_x_car" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at data_car.v(33): object "counter_memory_y_car" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at data_car.v(36): object "game_grid" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 36
Warning (10230): Verilog HDL assignment warning at data_car.v(140): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 140
Warning (10230): Verilog HDL assignment warning at data_car.v(141): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 141
Warning (10230): Verilog HDL assignment warning at data_car.v(144): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 144
Warning (10230): Verilog HDL assignment warning at data_car.v(145): truncated value with size 40 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 145
Warning (10230): Verilog HDL assignment warning at data_car.v(148): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 148
Warning (10230): Verilog HDL assignment warning at data_car.v(149): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 149
Warning (10230): Verilog HDL assignment warning at data_car.v(152): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 152
Warning (10230): Verilog HDL assignment warning at data_car.v(153): truncated value with size 40 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 153
Warning (10230): Verilog HDL assignment warning at data_car.v(156): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 156
Warning (10230): Verilog HDL assignment warning at data_car.v(157): truncated value with size 39 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 157
Info (12128): Elaborating entity "DelayCounter" for hierarchy "car:CAR0|datapath_car:d0|DelayCounter:d1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 68
Warning (10230): Verilog HDL assignment warning at data_car.v(201): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 201
Warning (10230): Verilog HDL assignment warning at data_car.v(206): truncated value with size 32 to match size of target (21) File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 206
Info (12128): Elaborating entity "draw_car" for hierarchy "car:CAR0|datapath_car:d0|draw_car:c1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at draw_car.v(15): object "temp_x" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at draw_car.v(16): object "temp_y" assigned a value but never read File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 16
Warning (10230): Verilog HDL assignment warning at draw_car.v(21): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 21
Warning (10230): Verilog HDL assignment warning at draw_car.v(22): truncated value with size 7 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 22
Warning (10230): Verilog HDL assignment warning at draw_car.v(55): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 55
Warning (10230): Verilog HDL assignment warning at draw_car.v(57): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 57
Info (12128): Elaborating entity "memory_address_translator_20x20" for hierarchy "car:CAR0|datapath_car:d0|draw_car:c1|memory_address_translator_20x20:m1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 31
Info (12128): Elaborating entity "ram400x9_car" for hierarchy "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit" File: C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
Info (12130): Elaborated megafunction instantiation "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
Info (12133): Instantiated megafunction "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "car.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43o1.tdf
    Info (12023): Found entity 1: altsyncram_43o1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_43o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_43o1" for hierarchy "car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_43o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "erase_car_background" for hierarchy "car:CAR0|datapath_car:d0|erase_car_background:e1" File: C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v Line: 90
Warning (10230): Verilog HDL assignment warning at erase_car.v(63): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v Line: 63
Warning (10230): Verilog HDL assignment warning at erase_car.v(65): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v Line: 65
Info (12128): Elaborating entity "memory_address_translator_160x120" for hierarchy "car:CAR0|datapath_car:d0|erase_car_background:e1|memory_address_translator_160x120:v1" File: C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v Line: 38
Info (12128): Elaborating entity "ram19200x9_map_background" for hierarchy "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background" File: C:/intelFPGA_lite/18.0/ECE241Project/output_files/erase_car.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
Info (12130): Elaborated megafunction instantiation "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
Info (12133): Instantiated megafunction "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "defense_map_with_turn.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf
    Info (12023): Found entity 1: altsyncram_t3q1 File: C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_t3q1" for hierarchy "car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control_car" for hierarchy "car:CAR0|control_car:c0" File: C:/intelFPGA_lite/18.0/ECE241Project/car/car.v Line: 71
Warning (10270): Verilog HDL Case Statement warning at control_car.v(88): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 88
Info (10264): Verilog HDL Case Statement information at control_car.v(88): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v Line: 88
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 9
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 10
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 10
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 11
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 11
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 13
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v Line: 2
Info (21057): Implemented 1519 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 1297 logic cells
    Info (21064): Implemented 171 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Thu Nov 22 00:03:17 2018
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg.


