
TP_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08006e7c  08006e7c  00007e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007034  08007034  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007034  08007034  00008034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800703c  0800703c  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800703c  0800703c  0000803c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007040  08007040  00008040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007044  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015dc  2000006c  080070b0  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001648  080070b0  00009648  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017430  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003777  00000000  00000000  000204cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00023c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd4  00000000  00000000  000250d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a178  00000000  00000000  000260a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001896a  00000000  00000000  0005021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd086  00000000  00000000  00068b86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165c0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d54  00000000  00000000  00165c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  0016b9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e64 	.word	0x08006e64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006e64 	.word	0x08006e64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200003ec 	.word	0x200003ec
 80005cc:	2000048c 	.word	0x2000048c

080005d0 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b08e      	sub	sp, #56	@ 0x38
 80005d4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */
	printf("freertos init\n\r");
 80005d6:	4815      	ldr	r0, [pc, #84]	@ (800062c <MX_FREERTOS_Init+0x5c>)
 80005d8:	f005 fb8e 	bl	8005cf8 <iprintf>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005dc:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <MX_FREERTOS_Init+0x60>)
 80005de:	f107 041c 	add.w	r4, r7, #28
 80005e2:	461d      	mov	r5, r3
 80005e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f0:	f107 031c 	add.w	r3, r7, #28
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f004 f84f 	bl	800469a <osThreadCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000634 <MX_FREERTOS_Init+0x64>)
 8000600:	6013      	str	r3, [r2, #0]

	/* definition and creation of shellTask */
	osThreadDef(shellTask, StartShellTask, osPriorityIdle, 0, 128);
 8000602:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <MX_FREERTOS_Init+0x68>)
 8000604:	463c      	mov	r4, r7
 8000606:	461d      	mov	r5, r3
 8000608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800060c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000610:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	shellTaskHandle = osThreadCreate(osThread(shellTask), NULL);
 8000614:	463b      	mov	r3, r7
 8000616:	2100      	movs	r1, #0
 8000618:	4618      	mov	r0, r3
 800061a:	f004 f83e 	bl	800469a <osThreadCreate>
 800061e:	4603      	mov	r3, r0
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <MX_FREERTOS_Init+0x6c>)
 8000622:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 8000624:	bf00      	nop
 8000626:	3738      	adds	r7, #56	@ 0x38
 8000628:	46bd      	mov	sp, r7
 800062a:	bdb0      	pop	{r4, r5, r7, pc}
 800062c:	08006e7c 	.word	0x08006e7c
 8000630:	08006e98 	.word	0x08006e98
 8000634:	200003e4 	.word	0x200003e4
 8000638:	08006ec0 	.word	0x08006ec0
 800063c:	200003e8 	.word	0x200003e8

08000640 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000648:	2120      	movs	r1, #32
 800064a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800064e:	f001 f885 	bl	800175c <HAL_GPIO_TogglePin>
//		printf("Led toggled\n\r");
		osDelay(1000);
 8000652:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000656:	f004 f86c 	bl	8004732 <osDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800065a:	bf00      	nop
 800065c:	e7f4      	b.n	8000648 <StartDefaultTask+0x8>
	...

08000660 <fonction.0>:
/* USER CODE END Header_StartShellTask */
void StartShellTask(void const * argument)
{
	/* USER CODE BEGIN StartShellTask */
	int fonction(h_shell_t * h_shell, int argc, char ** argv)
	{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	60b9      	str	r1, [r7, #8]
 800066a:	607a      	str	r2, [r7, #4]
 800066c:	f8c7 c000 	str.w	ip, [r7]
		int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000676:	4a0a      	ldr	r2, [pc, #40]	@ (80006a0 <fonction.0+0x40>)
 8000678:	2128      	movs	r1, #40	@ 0x28
 800067a:	4618      	mov	r0, r3
 800067c:	f005 fb4e 	bl	8005d1c <sniprintf>
 8000680:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800068e:	6979      	ldr	r1, [r7, #20]
 8000690:	b289      	uxth	r1, r1
 8000692:	4610      	mov	r0, r2
 8000694:	4798      	blx	r3

		return 0;
 8000696:	2300      	movs	r3, #0
	}
 8000698:	4618      	mov	r0, r3
 800069a:	3718      	adds	r7, #24
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	08006edc 	.word	0x08006edc

080006a4 <StartShellTask>:
{
 80006a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a6:	b089      	sub	sp, #36	@ 0x24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
void StartShellTask(void const * argument)
 80006ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80006b0:	61fb      	str	r3, [r7, #28]
 80006b2:	f107 040c 	add.w	r4, r7, #12
 80006b6:	f107 050c 	add.w	r5, r7, #12
 80006ba:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <StartShellTask+0x60>)
 80006bc:	4626      	mov	r6, r4
 80006be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006c0:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80006c4:	60a5      	str	r5, [r4, #8]
 80006c6:	4b10      	ldr	r3, [pc, #64]	@ (8000708 <StartShellTask+0x64>)
 80006c8:	60e3      	str	r3, [r4, #12]

	h_shell.drv.receive = drv_uart2_receive;
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <StartShellTask+0x68>)
 80006cc:	4a10      	ldr	r2, [pc, #64]	@ (8000710 <StartShellTask+0x6c>)
 80006ce:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.transmit = drv_uart2_transmit;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <StartShellTask+0x68>)
 80006d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000714 <StartShellTask+0x70>)
 80006d6:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

	shell_init(&h_shell);
 80006da:	480c      	ldr	r0, [pc, #48]	@ (800070c <StartShellTask+0x68>)
 80006dc:	f000 fbe2 	bl	8000ea4 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 80006e0:	f107 030c 	add.w	r3, r7, #12
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000718 <StartShellTask+0x74>)
 80006ec:	2166      	movs	r1, #102	@ 0x66
 80006ee:	4807      	ldr	r0, [pc, #28]	@ (800070c <StartShellTask+0x68>)
 80006f0:	f000 fc1a 	bl	8000f28 <shell_add>
	/* Infinite loop */
	for(;;)
	{
		shell_run(&h_shell);
 80006f4:	4805      	ldr	r0, [pc, #20]	@ (800070c <StartShellTask+0x68>)
 80006f6:	f000 fcc3 	bl	8001080 <shell_run>
		osDelay(100);
 80006fa:	2064      	movs	r0, #100	@ 0x64
 80006fc:	f004 f819 	bl	8004732 <osDelay>
		shell_run(&h_shell);
 8000700:	bf00      	nop
 8000702:	e7f7      	b.n	80006f4 <StartShellTask+0x50>
 8000704:	08006efc 	.word	0x08006efc
 8000708:	08000661 	.word	0x08000661
 800070c:	20000088 	.word	0x20000088
 8000710:	08000dd5 	.word	0x08000dd5
 8000714:	08000dfd 	.word	0x08000dfd
 8000718:	08006f0c 	.word	0x08006f0c

0800071c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	@ 0x28
 8000720:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	4a2a      	ldr	r2, [pc, #168]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073e:	4b28      	ldr	r3, [pc, #160]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	4b25      	ldr	r3, [pc, #148]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	4a24      	ldr	r2, [pc, #144]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000756:	4b22      	ldr	r3, [pc, #136]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	4b1f      	ldr	r3, [pc, #124]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	4a1e      	ldr	r2, [pc, #120]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800076e:	4b1c      	ldr	r3, [pc, #112]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	4a18      	ldr	r2, [pc, #96]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000786:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_GPIO_Init+0xc4>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078a:	f003 0302 	and.w	r3, r3, #2
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	2120      	movs	r1, #32
 8000796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800079a:	f000 ffc7 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800079e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007a4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	4619      	mov	r1, r3
 80007b4:	480b      	ldr	r0, [pc, #44]	@ (80007e4 <MX_GPIO_Init+0xc8>)
 80007b6:	f000 fe0f 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007ba:	2320      	movs	r3, #32
 80007bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007be:	2301      	movs	r3, #1
 80007c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c6:	2300      	movs	r3, #0
 80007c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4619      	mov	r1, r3
 80007d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007d4:	f000 fe00 	bl	80013d8 <HAL_GPIO_Init>

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	@ 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40021000 	.word	0x40021000
 80007e4:	48000800 	.word	0x48000800

080007e8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80007f0:	1d39      	adds	r1, r7, #4
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	2201      	movs	r2, #1
 80007f8:	4803      	ldr	r0, [pc, #12]	@ (8000808 <__io_putchar+0x20>)
 80007fa:	f002 fe2f 	bl	800345c <HAL_UART_Transmit>

	return ch;
 80007fe:	687b      	ldr	r3, [r7, #4]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000764 	.word	0x20000764

0800080c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000810:	f000 fcc0 	bl	8001194 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000814:	f000 f80a 	bl	800082c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000818:	f7ff ff80 	bl	800071c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800081c:	f000 f9ee 	bl	8000bfc <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000820:	f7ff fed6 	bl	80005d0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000824:	f003 ff32 	bl	800468c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <main+0x1c>

0800082c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b096      	sub	sp, #88	@ 0x58
 8000830:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2244      	movs	r2, #68	@ 0x44
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f005 fae7 	bl	8005e0e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	463b      	mov	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800084e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000852:	f000 ffab 	bl	80017ac <HAL_PWREx_ControlVoltageScaling>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x34>
	{
		Error_Handler();
 800085c:	f000 f84a 	bl	80008f4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000860:	2302      	movs	r3, #2
 8000862:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000868:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800086a:	2310      	movs	r3, #16
 800086c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800086e:	2302      	movs	r3, #2
 8000870:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000872:	2302      	movs	r3, #2
 8000874:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000876:	2301      	movs	r3, #1
 8000878:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 800087a:	230a      	movs	r3, #10
 800087c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800087e:	2307      	movs	r3, #7
 8000880:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000882:	2302      	movs	r3, #2
 8000884:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000886:	2302      	movs	r3, #2
 8000888:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4618      	mov	r0, r3
 8000890:	f000 ffe2 	bl	8001858 <HAL_RCC_OscConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0x72>
	{
		Error_Handler();
 800089a:	f000 f82b 	bl	80008f4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089e:	230f      	movs	r3, #15
 80008a0:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a2:	2303      	movs	r3, #3
 80008a4:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008b2:	463b      	mov	r3, r7
 80008b4:	2104      	movs	r1, #4
 80008b6:	4618      	mov	r0, r3
 80008b8:	f001 fbaa 	bl	8002010 <HAL_RCC_ClockConfig>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80008c2:	f000 f817 	bl	80008f4 <Error_Handler>
	}
}
 80008c6:	bf00      	nop
 80008c8:	3758      	adds	r7, #88	@ 0x58
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
	...

080008d0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d101      	bne.n	80008e6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 80008e2:	f000 fc77 	bl	80011d4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40001400 	.word	0x40001400

080008f4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	4b11      	ldr	r3, [pc, #68]	@ (800094c <HAL_MspInit+0x4c>)
 8000908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800090a:	4a10      	ldr	r2, [pc, #64]	@ (800094c <HAL_MspInit+0x4c>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6613      	str	r3, [r2, #96]	@ 0x60
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <HAL_MspInit+0x4c>)
 8000914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <HAL_MspInit+0x4c>)
 8000920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <HAL_MspInit+0x4c>)
 8000924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000928:	6593      	str	r3, [r2, #88]	@ 0x58
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <HAL_MspInit+0x4c>)
 800092c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800092e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	210f      	movs	r1, #15
 800093a:	f06f 0001 	mvn.w	r0, #1
 800093e:	f000 fd21 	bl	8001384 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40021000 	.word	0x40021000

08000950 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08e      	sub	sp, #56	@ 0x38
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000958:	2300      	movs	r3, #0
 800095a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800095e:	4b34      	ldr	r3, [pc, #208]	@ (8000a30 <HAL_InitTick+0xe0>)
 8000960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000962:	4a33      	ldr	r2, [pc, #204]	@ (8000a30 <HAL_InitTick+0xe0>)
 8000964:	f043 0320 	orr.w	r3, r3, #32
 8000968:	6593      	str	r3, [r2, #88]	@ 0x58
 800096a:	4b31      	ldr	r3, [pc, #196]	@ (8000a30 <HAL_InitTick+0xe0>)
 800096c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800096e:	f003 0320 	and.w	r3, r3, #32
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000976:	f107 0210 	add.w	r2, r7, #16
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4611      	mov	r1, r2
 8000980:	4618      	mov	r0, r3
 8000982:	f001 fd09 	bl	8002398 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000986:	6a3b      	ldr	r3, [r7, #32]
 8000988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800098a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800098c:	2b00      	cmp	r3, #0
 800098e:	d103      	bne.n	8000998 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000990:	f001 fcd6 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
 8000994:	6378      	str	r0, [r7, #52]	@ 0x34
 8000996:	e004      	b.n	80009a2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000998:	f001 fcd2 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
 800099c:	4603      	mov	r3, r0
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009a4:	4a23      	ldr	r2, [pc, #140]	@ (8000a34 <HAL_InitTick+0xe4>)
 80009a6:	fba2 2303 	umull	r2, r3, r2, r3
 80009aa:	0c9b      	lsrs	r3, r3, #18
 80009ac:	3b01      	subs	r3, #1
 80009ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80009b0:	4b21      	ldr	r3, [pc, #132]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009b2:	4a22      	ldr	r2, [pc, #136]	@ (8000a3c <HAL_InitTick+0xec>)
 80009b4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80009b6:	4b20      	ldr	r3, [pc, #128]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009bc:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80009be:	4a1e      	ldr	r2, [pc, #120]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009c2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80009c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80009d6:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009d8:	f002 fa2c 	bl	8002e34 <HAL_TIM_Base_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80009e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d11b      	bne.n	8000a22 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80009ea:	4813      	ldr	r0, [pc, #76]	@ (8000a38 <HAL_InitTick+0xe8>)
 80009ec:	f002 fa84 	bl	8002ef8 <HAL_TIM_Base_Start_IT>
 80009f0:	4603      	mov	r3, r0
 80009f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80009f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d111      	bne.n	8000a22 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80009fe:	2037      	movs	r0, #55	@ 0x37
 8000a00:	f000 fcdc 	bl	80013bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b0f      	cmp	r3, #15
 8000a08:	d808      	bhi.n	8000a1c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	6879      	ldr	r1, [r7, #4]
 8000a0e:	2037      	movs	r0, #55	@ 0x37
 8000a10:	f000 fcb8 	bl	8001384 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a14:	4a0a      	ldr	r2, [pc, #40]	@ (8000a40 <HAL_InitTick+0xf0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6013      	str	r3, [r2, #0]
 8000a1a:	e002      	b.n	8000a22 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3738      	adds	r7, #56	@ 0x38
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40021000 	.word	0x40021000
 8000a34:	431bde83 	.word	0x431bde83
 8000a38:	2000068c 	.word	0x2000068c
 8000a3c:	40001400 	.word	0x40001400
 8000a40:	20000004 	.word	0x20000004

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <NMI_Handler+0x4>

08000a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <HardFault_Handler+0x4>

08000a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <MemManage_Handler+0x4>

08000a5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <BusFault_Handler+0x4>

08000a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <UsageFault_Handler+0x4>

08000a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000a80:	4802      	ldr	r0, [pc, #8]	@ (8000a8c <TIM7_IRQHandler+0x10>)
 8000a82:	f002 faa9 	bl	8002fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	2000068c 	.word	0x2000068c

08000a90 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	e00a      	b.n	8000ab8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aa2:	f3af 8000 	nop.w
 8000aa6:	4601      	mov	r1, r0
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	1c5a      	adds	r2, r3, #1
 8000aac:	60ba      	str	r2, [r7, #8]
 8000aae:	b2ca      	uxtb	r2, r1
 8000ab0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	697a      	ldr	r2, [r7, #20]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dbf0      	blt.n	8000aa2 <_read+0x12>
  }

  return len;
 8000ac0:	687b      	ldr	r3, [r7, #4]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b086      	sub	sp, #24
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	60f8      	str	r0, [r7, #12]
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
 8000ada:	e009      	b.n	8000af0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	1c5a      	adds	r2, r3, #1
 8000ae0:	60ba      	str	r2, [r7, #8]
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff fe7f 	bl	80007e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	3301      	adds	r3, #1
 8000aee:	617b      	str	r3, [r7, #20]
 8000af0:	697a      	ldr	r2, [r7, #20]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	dbf1      	blt.n	8000adc <_write+0x12>
  }
  return len;
 8000af8:	687b      	ldr	r3, [r7, #4]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <_close>:

int _close(int file)
{
 8000b02:	b480      	push	{r7}
 8000b04:	b083      	sub	sp, #12
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	b083      	sub	sp, #12
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
 8000b22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b2a:	605a      	str	r2, [r3, #4]
  return 0;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <_isatty>:

int _isatty(int file)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b083      	sub	sp, #12
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b42:	2301      	movs	r3, #1
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3714      	adds	r7, #20
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
	...

08000b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b74:	4a14      	ldr	r2, [pc, #80]	@ (8000bc8 <_sbrk+0x5c>)
 8000b76:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <_sbrk+0x60>)
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b80:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d102      	bne.n	8000b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b88:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <_sbrk+0x64>)
 8000b8a:	4a12      	ldr	r2, [pc, #72]	@ (8000bd4 <_sbrk+0x68>)
 8000b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8e:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d207      	bcs.n	8000bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b9c:	f005 f9e4 	bl	8005f68 <__errno>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	220c      	movs	r2, #12
 8000ba4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8000baa:	e009      	b.n	8000bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bac:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	4a05      	ldr	r2, [pc, #20]	@ (8000bd0 <_sbrk+0x64>)
 8000bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20018000 	.word	0x20018000
 8000bcc:	00000400 	.word	0x00000400
 8000bd0:	200006d8 	.word	0x200006d8
 8000bd4:	20001648 	.word	0x20001648

08000bd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <SystemInit+0x20>)
 8000bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000be2:	4a05      	ldr	r2, [pc, #20]	@ (8000bf8 <SystemInit+0x20>)
 8000be4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000be8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c00:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c02:	4a17      	ldr	r2, [pc, #92]	@ (8000c60 <MX_USART2_UART_Init+0x64>)
 8000c04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c06:	4b15      	ldr	r3, [pc, #84]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0e:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c14:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c1a:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c20:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c22:	220c      	movs	r2, #12
 8000c24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b0d      	ldr	r3, [pc, #52]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c32:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c38:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3e:	4807      	ldr	r0, [pc, #28]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c40:	f002 fbbe 	bl	80033c0 <HAL_UART_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c4a:	f7ff fe53 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	4904      	ldr	r1, [pc, #16]	@ (8000c64 <MX_USART2_UART_Init+0x68>)
 8000c52:	4802      	ldr	r0, [pc, #8]	@ (8000c5c <MX_USART2_UART_Init+0x60>)
 8000c54:	f002 fd54 	bl	8003700 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000764 	.word	0x20000764
 8000c60:	40004400 	.word	0x40004400
 8000c64:	200006dc 	.word	0x200006dc

08000c68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b0ac      	sub	sp, #176	@ 0xb0
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2288      	movs	r2, #136	@ 0x88
 8000c86:	2100      	movs	r1, #0
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f005 f8c0 	bl	8005e0e <memset>
  if(uartHandle->Instance==USART2)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a21      	ldr	r2, [pc, #132]	@ (8000d18 <HAL_UART_MspInit+0xb0>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d13b      	bne.n	8000d10 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 fc09 	bl	80024bc <HAL_RCCEx_PeriphCLKConfig>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cb0:	f7ff fe20 	bl	80008f4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cb4:	4b19      	ldr	r3, [pc, #100]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cb8:	4a18      	ldr	r2, [pc, #96]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc8:	613b      	str	r3, [r7, #16]
 8000cca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd0:	4a12      	ldr	r2, [pc, #72]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cd2:	f043 0301 	orr.w	r3, r3, #1
 8000cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <HAL_UART_MspInit+0xb4>)
 8000cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ce4:	230c      	movs	r3, #12
 8000ce6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cfc:	2307      	movs	r3, #7
 8000cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d06:	4619      	mov	r1, r3
 8000d08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d0c:	f000 fb64 	bl	80013d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d10:	bf00      	nop
 8000d12:	37b0      	adds	r7, #176	@ 0xb0
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40004400 	.word	0x40004400
 8000d1c:	40021000 	.word	0x40021000

08000d20 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <HAL_UART_RxCpltCallback+0x4c>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d118      	bne.n	8000d64 <HAL_UART_RxCpltCallback+0x44>
        // Stocker le caractre reu dans le buffer circulaire
        rx_buffer[rx_write_index++] = rx_char;
 8000d32:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <HAL_UART_RxCpltCallback+0x50>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	1c5a      	adds	r2, r3, #1
 8000d3a:	b291      	uxth	r1, r2
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_UART_RxCpltCallback+0x50>)
 8000d3e:	8011      	strh	r1, [r2, #0]
 8000d40:	461a      	mov	r2, r3
 8000d42:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <HAL_UART_RxCpltCallback+0x54>)
 8000d44:	7819      	ldrb	r1, [r3, #0]
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <HAL_UART_RxCpltCallback+0x58>)
 8000d48:	5499      	strb	r1, [r3, r2]
        if (rx_write_index >= RX_BUFFER_SIZE)
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_UART_RxCpltCallback+0x50>)
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d52:	d902      	bls.n	8000d5a <HAL_UART_RxCpltCallback+0x3a>
            rx_write_index = 0; // wrap
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_UART_RxCpltCallback+0x50>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	801a      	strh	r2, [r3, #0]

        // Relancer la rception dun nouveau caractre
        HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4905      	ldr	r1, [pc, #20]	@ (8000d74 <HAL_UART_RxCpltCallback+0x54>)
 8000d5e:	4807      	ldr	r0, [pc, #28]	@ (8000d7c <HAL_UART_RxCpltCallback+0x5c>)
 8000d60:	f002 fcce 	bl	8003700 <HAL_UART_Receive_IT>
    }
}
 8000d64:	bf00      	nop
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40004400 	.word	0x40004400
 8000d70:	20000760 	.word	0x20000760
 8000d74:	200006dc 	.word	0x200006dc
 8000d78:	200006e0 	.word	0x200006e0
 8000d7c:	20000764 	.word	0x20000764

08000d80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000db8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d84:	f7ff ff28 	bl	8000bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d88:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8a:	490d      	ldr	r1, [pc, #52]	@ (8000dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc4 <LoopForever+0xe>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da0:	4c0a      	ldr	r4, [pc, #40]	@ (8000dcc <LoopForever+0x16>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dae:	f005 f8e1 	bl	8005f74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000db2:	f7ff fd2b 	bl	800080c <main>

08000db6 <LoopForever>:

LoopForever:
    b LoopForever
 8000db6:	e7fe      	b.n	8000db6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000db8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000dc4:	08007044 	.word	0x08007044
  ldr r2, =_sbss
 8000dc8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000dcc:	20001648 	.word	0x20001648

08000dd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC1_2_IRQHandler>
	...

08000dd4 <drv_uart2_receive>:

#include "usart.h"
#include "gpio.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 8000de0:	887a      	ldrh	r2, [r7, #2]
 8000de2:	f04f 33ff 	mov.w	r3, #4294967295
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	4803      	ldr	r0, [pc, #12]	@ (8000df8 <drv_uart2_receive+0x24>)
 8000dea:	f002 fbc0 	bl	800356e <HAL_UART_Receive>

	return 0;	// Life's too short for error management
 8000dee:	2300      	movs	r3, #0
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	20000764 	.word	0x20000764

08000dfc <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000e08:	887a      	ldrh	r2, [r7, #2]
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0e:	6879      	ldr	r1, [r7, #4]
 8000e10:	4803      	ldr	r0, [pc, #12]	@ (8000e20 <drv_uart2_transmit+0x24>)
 8000e12:	f002 fb23 	bl	800345c <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000764 	.word	0x20000764

08000e24 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b089      	sub	sp, #36	@ 0x24
 8000e28:	af02      	add	r7, sp, #8
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	e029      	b.n	8000e8a <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000e3c:	68f9      	ldr	r1, [r7, #12]
 8000e3e:	697a      	ldr	r2, [r7, #20]
 8000e40:	4613      	mov	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	4413      	add	r3, r2
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	440b      	add	r3, r1
 8000e4a:	3304      	adds	r3, #4
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461c      	mov	r4, r3
 8000e50:	68f9      	ldr	r1, [r7, #12]
 8000e52:	697a      	ldr	r2, [r7, #20]
 8000e54:	4613      	mov	r3, r2
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	4413      	add	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	440b      	add	r3, r1
 8000e5e:	330c      	adds	r3, #12
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4623      	mov	r3, r4
 8000e66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <sh_help+0x7c>)
 8000e68:	2128      	movs	r1, #40	@ 0x28
 8000e6a:	f004 ff57 	bl	8005d1c <sniprintf>
 8000e6e:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000e7c:	6939      	ldr	r1, [r7, #16]
 8000e7e:	b289      	uxth	r1, r1
 8000e80:	4610      	mov	r0, r2
 8000e82:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	3301      	adds	r3, #1
 8000e88:	617b      	str	r3, [r7, #20]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	697a      	ldr	r2, [r7, #20]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	dbd0      	blt.n	8000e36 <sh_help+0x12>
	}

	return 0;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	371c      	adds	r7, #28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd90      	pop	{r4, r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	08006f24 	.word	0x08006f24

08000ea4 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000ebc:	4a16      	ldr	r2, [pc, #88]	@ (8000f18 <shell_init+0x74>)
 8000ebe:	2128      	movs	r1, #40	@ 0x28
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f004 ff2b 	bl	8005d1c <sniprintf>
 8000ec6:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000ed4:	68f9      	ldr	r1, [r7, #12]
 8000ed6:	b289      	uxth	r1, r1
 8000ed8:	4610      	mov	r0, r2
 8000eda:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000ee2:	4a0e      	ldr	r2, [pc, #56]	@ (8000f1c <shell_init+0x78>)
 8000ee4:	2128      	movs	r1, #40	@ 0x28
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f004 ff18 	bl	8005d1c <sniprintf>
 8000eec:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000efa:	68f9      	ldr	r1, [r7, #12]
 8000efc:	b289      	uxth	r1, r1
 8000efe:	4610      	mov	r0, r2
 8000f00:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8000f02:	4b07      	ldr	r3, [pc, #28]	@ (8000f20 <shell_init+0x7c>)
 8000f04:	4a07      	ldr	r2, [pc, #28]	@ (8000f24 <shell_init+0x80>)
 8000f06:	2168      	movs	r1, #104	@ 0x68
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f80d 	bl	8000f28 <shell_add>
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	08006f30 	.word	0x08006f30
 8000f1c:	08006f58 	.word	0x08006f58
 8000f20:	08006f7c 	.word	0x08006f7c
 8000f24:	08000e25 	.word	0x08000e25

08000f28 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	607a      	str	r2, [r7, #4]
 8000f32:	603b      	str	r3, [r7, #0]
 8000f34:	460b      	mov	r3, r1
 8000f36:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f3e:	dc27      	bgt.n	8000f90 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	68f9      	ldr	r1, [r7, #12]
 8000f46:	4613      	mov	r3, r2
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	4413      	add	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	3304      	adds	r3, #4
 8000f52:	7afa      	ldrb	r2, [r7, #11]
 8000f54:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	68f9      	ldr	r1, [r7, #12]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	4413      	add	r3, r2
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	3308      	adds	r3, #8
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	68f9      	ldr	r1, [r7, #12]
 8000f72:	4613      	mov	r3, r2
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	4413      	add	r3, r2
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	330c      	adds	r3, #12
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	1c5a      	adds	r2, r3, #1
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	601a      	str	r2, [r3, #0]
		return 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	e001      	b.n	8000f94 <shell_add+0x6c>
	}

	return -1;
 8000f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b090      	sub	sp, #64	@ 0x40
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000fb6:	e041      	b.n	800103c <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8000fb8:	6879      	ldr	r1, [r7, #4]
 8000fba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4413      	add	r3, r2
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d131      	bne.n	8001036 <shell_exec+0x96>
			argc = 1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fde:	e013      	b.n	8001008 <shell_exec+0x68>
				if(*p == ' ') {
 8000fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b20      	cmp	r3, #32
 8000fe6:	d10c      	bne.n	8001002 <shell_exec+0x62>
					*p = '\0';
 8000fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000ff4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ff6:	3201      	adds	r2, #1
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	3340      	adds	r3, #64	@ 0x40
 8000ffc:	443b      	add	r3, r7
 8000ffe:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001004:	3301      	adds	r3, #1
 8001006:	637b      	str	r3, [r7, #52]	@ 0x34
 8001008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d002      	beq.n	8001016 <shell_exec+0x76>
 8001010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001012:	2b07      	cmp	r3, #7
 8001014:	dde4      	ble.n	8000fe0 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	440b      	add	r3, r1
 8001024:	3308      	adds	r3, #8
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f107 020c 	add.w	r2, r7, #12
 800102c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	4798      	blx	r3
 8001032:	4603      	mov	r3, r0
 8001034:	e01d      	b.n	8001072 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001038:	3301      	adds	r3, #1
 800103a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001042:	429a      	cmp	r2, r3
 8001044:	dbb8      	blt.n	8000fb8 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800104c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001050:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <shell_exec+0xdc>)
 8001052:	2128      	movs	r1, #40	@ 0x28
 8001054:	f004 fe62 	bl	8005d1c <sniprintf>
 8001058:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001068:	b289      	uxth	r1, r1
 800106a:	4610      	mov	r0, r2
 800106c:	4798      	blx	r3
	return -1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001072:	4618      	mov	r0, r3
 8001074:	3740      	adds	r7, #64	@ 0x40
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	08006f84 	.word	0x08006f84

08001080 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001096:	2102      	movs	r1, #2
 8001098:	483a      	ldr	r0, [pc, #232]	@ (8001184 <shell_run+0x104>)
 800109a:	4798      	blx	r3
		reading = 1;
 800109c:	2301      	movs	r3, #1
 800109e:	617b      	str	r3, [r7, #20]

		while(reading) {
 80010a0:	e064      	b.n	800116c <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80010a8:	f107 020b 	add.w	r2, r7, #11
 80010ac:	2101      	movs	r1, #1
 80010ae:	4610      	mov	r0, r2
 80010b0:	4798      	blx	r3
			int size;

			switch (c) {
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d036      	beq.n	8001126 <shell_run+0xa6>
 80010b8:	2b0d      	cmp	r3, #13
 80010ba:	d141      	bne.n	8001140 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80010c2:	4a31      	ldr	r2, [pc, #196]	@ (8001188 <shell_run+0x108>)
 80010c4:	2128      	movs	r1, #40	@ 0x28
 80010c6:	4618      	mov	r0, r3
 80010c8:	f004 fe28 	bl	8005d1c <sniprintf>
 80010cc:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80010da:	68f9      	ldr	r1, [r7, #12]
 80010dc:	b289      	uxth	r1, r1
 80010de:	4610      	mov	r0, r2
 80010e0:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1c5a      	adds	r2, r3, #1
 80010e6:	613a      	str	r2, [r7, #16]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	4413      	add	r3, r2
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80010fe:	4a23      	ldr	r2, [pc, #140]	@ (800118c <shell_run+0x10c>)
 8001100:	2128      	movs	r1, #40	@ 0x28
 8001102:	f004 fe0b 	bl	8005d1c <sniprintf>
 8001106:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001114:	68f9      	ldr	r1, [r7, #12]
 8001116:	b289      	uxth	r1, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4798      	blx	r3
				reading = 0;        //exit read loop
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
				break;
 8001124:	e022      	b.n	800116c <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	2b00      	cmp	r3, #0
 800112a:	dd1e      	ble.n	800116a <shell_run+0xea>
					pos--;          //remove it in buffer
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	3b01      	subs	r3, #1
 8001130:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001138:	2103      	movs	r1, #3
 800113a:	4815      	ldr	r0, [pc, #84]	@ (8001190 <shell_run+0x110>)
 800113c:	4798      	blx	r3
				}
				break;
 800113e:	e014      	b.n	800116a <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	2b27      	cmp	r3, #39	@ 0x27
 8001144:	dc12      	bgt.n	800116c <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800114c:	f107 020b 	add.w	r2, r7, #11
 8001150:	2101      	movs	r1, #1
 8001152:	4610      	mov	r0, r2
 8001154:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1c5a      	adds	r2, r3, #1
 800115a:	613a      	str	r2, [r7, #16]
 800115c:	7af9      	ldrb	r1, [r7, #11]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	460a      	mov	r2, r1
 8001164:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001168:	e000      	b.n	800116c <shell_run+0xec>
				break;
 800116a:	bf00      	nop
		while(reading) {
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d197      	bne.n	80010a2 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff ff10 	bl	8000fa0 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8001180:	e786      	b.n	8001090 <shell_run+0x10>
 8001182:	bf00      	nop
 8001184:	08006ffc 	.word	0x08006ffc
 8001188:	08006f9c 	.word	0x08006f9c
 800118c:	08006fa0 	.word	0x08006fa0
 8001190:	08006ff8 	.word	0x08006ff8

08001194 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800119e:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <HAL_Init+0x3c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <HAL_Init+0x3c>)
 80011a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011aa:	2003      	movs	r0, #3
 80011ac:	f000 f8df 	bl	800136e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011b0:	200f      	movs	r0, #15
 80011b2:	f7ff fbcd 	bl	8000950 <HAL_InitTick>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d002      	beq.n	80011c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	71fb      	strb	r3, [r7, #7]
 80011c0:	e001      	b.n	80011c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011c2:	f7ff fb9d 	bl	8000900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011c6:	79fb      	ldrb	r3, [r7, #7]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40022000 	.word	0x40022000

080011d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <HAL_IncTick+0x20>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <HAL_IncTick+0x24>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <HAL_IncTick+0x24>)
 80011e6:	6013      	str	r3, [r2, #0]
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000008 	.word	0x20000008
 80011f8:	200007ec 	.word	0x200007ec

080011fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b03      	ldr	r3, [pc, #12]	@ (8001210 <HAL_GetTick+0x14>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	200007ec 	.word	0x200007ec

08001214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <__NVIC_SetPriorityGrouping+0x44>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001230:	4013      	ands	r3, r2
 8001232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800123c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001246:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <__NVIC_SetPriorityGrouping+0x44>)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	60d3      	str	r3, [r2, #12]
}
 800124c:	bf00      	nop
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001260:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <__NVIC_GetPriorityGrouping+0x18>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	f003 0307 	and.w	r3, r3, #7
}
 800126a:	4618      	mov	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	2b00      	cmp	r3, #0
 8001288:	db0b      	blt.n	80012a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	f003 021f 	and.w	r2, r3, #31
 8001290:	4907      	ldr	r1, [pc, #28]	@ (80012b0 <__NVIC_EnableIRQ+0x38>)
 8001292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001296:	095b      	lsrs	r3, r3, #5
 8001298:	2001      	movs	r0, #1
 800129a:	fa00 f202 	lsl.w	r2, r0, r2
 800129e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000e100 	.word	0xe000e100

080012b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	6039      	str	r1, [r7, #0]
 80012be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	db0a      	blt.n	80012de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	490c      	ldr	r1, [pc, #48]	@ (8001300 <__NVIC_SetPriority+0x4c>)
 80012ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d2:	0112      	lsls	r2, r2, #4
 80012d4:	b2d2      	uxtb	r2, r2
 80012d6:	440b      	add	r3, r1
 80012d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012dc:	e00a      	b.n	80012f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	4908      	ldr	r1, [pc, #32]	@ (8001304 <__NVIC_SetPriority+0x50>)
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	f003 030f 	and.w	r3, r3, #15
 80012ea:	3b04      	subs	r3, #4
 80012ec:	0112      	lsls	r2, r2, #4
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	761a      	strb	r2, [r3, #24]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	e000e100 	.word	0xe000e100
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001308:	b480      	push	{r7}
 800130a:	b089      	sub	sp, #36	@ 0x24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	f1c3 0307 	rsb	r3, r3, #7
 8001322:	2b04      	cmp	r3, #4
 8001324:	bf28      	it	cs
 8001326:	2304      	movcs	r3, #4
 8001328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	3304      	adds	r3, #4
 800132e:	2b06      	cmp	r3, #6
 8001330:	d902      	bls.n	8001338 <NVIC_EncodePriority+0x30>
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3b03      	subs	r3, #3
 8001336:	e000      	b.n	800133a <NVIC_EncodePriority+0x32>
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800133c:	f04f 32ff 	mov.w	r2, #4294967295
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43da      	mvns	r2, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	401a      	ands	r2, r3
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001350:	f04f 31ff 	mov.w	r1, #4294967295
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	fa01 f303 	lsl.w	r3, r1, r3
 800135a:	43d9      	mvns	r1, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001360:	4313      	orrs	r3, r2
         );
}
 8001362:	4618      	mov	r0, r3
 8001364:	3724      	adds	r7, #36	@ 0x24
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr

0800136e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ff4c 	bl	8001214 <__NVIC_SetPriorityGrouping>
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
 8001390:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001396:	f7ff ff61 	bl	800125c <__NVIC_GetPriorityGrouping>
 800139a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	68b9      	ldr	r1, [r7, #8]
 80013a0:	6978      	ldr	r0, [r7, #20]
 80013a2:	f7ff ffb1 	bl	8001308 <NVIC_EncodePriority>
 80013a6:	4602      	mov	r2, r0
 80013a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ac:	4611      	mov	r1, r2
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ff80 	bl	80012b4 <__NVIC_SetPriority>
}
 80013b4:	bf00      	nop
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ff54 	bl	8001278 <__NVIC_EnableIRQ>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	b480      	push	{r7}
 80013da:	b087      	sub	sp, #28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013e6:	e17f      	b.n	80016e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	2101      	movs	r1, #1
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	4013      	ands	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f000 8171 	beq.w	80016e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f003 0303 	and.w	r3, r3, #3
 8001408:	2b01      	cmp	r3, #1
 800140a:	d005      	beq.n	8001418 <HAL_GPIO_Init+0x40>
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 0303 	and.w	r3, r3, #3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d130      	bne.n	800147a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	2203      	movs	r2, #3
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	68da      	ldr	r2, [r3, #12]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	fa02 f303 	lsl.w	r3, r2, r3
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	4313      	orrs	r3, r2
 8001440:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800144e:	2201      	movs	r2, #1
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4013      	ands	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	091b      	lsrs	r3, r3, #4
 8001464:	f003 0201 	and.w	r2, r3, #1
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0303 	and.w	r3, r3, #3
 8001482:	2b03      	cmp	r3, #3
 8001484:	d118      	bne.n	80014b8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800148c:	2201      	movs	r2, #1
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	08db      	lsrs	r3, r3, #3
 80014a2:	f003 0201 	and.w	r2, r3, #1
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 0303 	and.w	r3, r3, #3
 80014c0:	2b03      	cmp	r3, #3
 80014c2:	d017      	beq.n	80014f4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	2203      	movs	r2, #3
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	fa02 f303 	lsl.w	r3, r2, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d123      	bne.n	8001548 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	08da      	lsrs	r2, r3, #3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3208      	adds	r2, #8
 8001508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	220f      	movs	r2, #15
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	43db      	mvns	r3, r3
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	4013      	ands	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	691a      	ldr	r2, [r3, #16]
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	08da      	lsrs	r2, r3, #3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3208      	adds	r2, #8
 8001542:	6939      	ldr	r1, [r7, #16]
 8001544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	2203      	movs	r2, #3
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 0203 	and.w	r2, r3, #3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	fa02 f303 	lsl.w	r3, r2, r3
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 80ac 	beq.w	80016e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158a:	4b5f      	ldr	r3, [pc, #380]	@ (8001708 <HAL_GPIO_Init+0x330>)
 800158c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800158e:	4a5e      	ldr	r2, [pc, #376]	@ (8001708 <HAL_GPIO_Init+0x330>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6613      	str	r3, [r2, #96]	@ 0x60
 8001596:	4b5c      	ldr	r3, [pc, #368]	@ (8001708 <HAL_GPIO_Init+0x330>)
 8001598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015a2:	4a5a      	ldr	r2, [pc, #360]	@ (800170c <HAL_GPIO_Init+0x334>)
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	089b      	lsrs	r3, r3, #2
 80015a8:	3302      	adds	r3, #2
 80015aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	220f      	movs	r2, #15
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015cc:	d025      	beq.n	800161a <HAL_GPIO_Init+0x242>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4f      	ldr	r2, [pc, #316]	@ (8001710 <HAL_GPIO_Init+0x338>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d01f      	beq.n	8001616 <HAL_GPIO_Init+0x23e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4e      	ldr	r2, [pc, #312]	@ (8001714 <HAL_GPIO_Init+0x33c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d019      	beq.n	8001612 <HAL_GPIO_Init+0x23a>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001718 <HAL_GPIO_Init+0x340>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d013      	beq.n	800160e <HAL_GPIO_Init+0x236>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a4c      	ldr	r2, [pc, #304]	@ (800171c <HAL_GPIO_Init+0x344>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d00d      	beq.n	800160a <HAL_GPIO_Init+0x232>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001720 <HAL_GPIO_Init+0x348>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d007      	beq.n	8001606 <HAL_GPIO_Init+0x22e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001724 <HAL_GPIO_Init+0x34c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d101      	bne.n	8001602 <HAL_GPIO_Init+0x22a>
 80015fe:	2306      	movs	r3, #6
 8001600:	e00c      	b.n	800161c <HAL_GPIO_Init+0x244>
 8001602:	2307      	movs	r3, #7
 8001604:	e00a      	b.n	800161c <HAL_GPIO_Init+0x244>
 8001606:	2305      	movs	r3, #5
 8001608:	e008      	b.n	800161c <HAL_GPIO_Init+0x244>
 800160a:	2304      	movs	r3, #4
 800160c:	e006      	b.n	800161c <HAL_GPIO_Init+0x244>
 800160e:	2303      	movs	r3, #3
 8001610:	e004      	b.n	800161c <HAL_GPIO_Init+0x244>
 8001612:	2302      	movs	r3, #2
 8001614:	e002      	b.n	800161c <HAL_GPIO_Init+0x244>
 8001616:	2301      	movs	r3, #1
 8001618:	e000      	b.n	800161c <HAL_GPIO_Init+0x244>
 800161a:	2300      	movs	r3, #0
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	f002 0203 	and.w	r2, r2, #3
 8001622:	0092      	lsls	r2, r2, #2
 8001624:	4093      	lsls	r3, r2
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	4313      	orrs	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800162c:	4937      	ldr	r1, [pc, #220]	@ (800170c <HAL_GPIO_Init+0x334>)
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	089b      	lsrs	r3, r3, #2
 8001632:	3302      	adds	r3, #2
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800163a:	4b3b      	ldr	r3, [pc, #236]	@ (8001728 <HAL_GPIO_Init+0x350>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800165e:	4a32      	ldr	r2, [pc, #200]	@ (8001728 <HAL_GPIO_Init+0x350>)
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001664:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <HAL_GPIO_Init+0x350>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	43db      	mvns	r3, r3
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	4313      	orrs	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001688:	4a27      	ldr	r2, [pc, #156]	@ (8001728 <HAL_GPIO_Init+0x350>)
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800168e:	4b26      	ldr	r3, [pc, #152]	@ (8001728 <HAL_GPIO_Init+0x350>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	43db      	mvns	r3, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4013      	ands	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d003      	beq.n	80016b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <HAL_GPIO_Init+0x350>)
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <HAL_GPIO_Init+0x350>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	43db      	mvns	r3, r3
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4013      	ands	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4313      	orrs	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016dc:	4a12      	ldr	r2, [pc, #72]	@ (8001728 <HAL_GPIO_Init+0x350>)
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	fa22 f303 	lsr.w	r3, r2, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f47f ae78 	bne.w	80013e8 <HAL_GPIO_Init+0x10>
  }
}
 80016f8:	bf00      	nop
 80016fa:	bf00      	nop
 80016fc:	371c      	adds	r7, #28
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000
 8001710:	48000400 	.word	0x48000400
 8001714:	48000800 	.word	0x48000800
 8001718:	48000c00 	.word	0x48000c00
 800171c:	48001000 	.word	0x48001000
 8001720:	48001400 	.word	0x48001400
 8001724:	48001800 	.word	0x48001800
 8001728:	40010400 	.word	0x40010400

0800172c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800173c:	787b      	ldrb	r3, [r7, #1]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001748:	e002      	b.n	8001750 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800174a:	887a      	ldrh	r2, [r7, #2]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	460b      	mov	r3, r1
 8001766:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800176e:	887a      	ldrh	r2, [r7, #2]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4013      	ands	r3, r2
 8001774:	041a      	lsls	r2, r3, #16
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	43d9      	mvns	r1, r3
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	400b      	ands	r3, r1
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	619a      	str	r2, [r3, #24]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001794:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800179c:	4618      	mov	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40007000 	.word	0x40007000

080017ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017ba:	d130      	bne.n	800181e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017bc:	4b23      	ldr	r3, [pc, #140]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017c8:	d038      	beq.n	800183c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017ca:	4b20      	ldr	r3, [pc, #128]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017d2:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017da:	4b1d      	ldr	r3, [pc, #116]	@ (8001850 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2232      	movs	r2, #50	@ 0x32
 80017e0:	fb02 f303 	mul.w	r3, r2, r3
 80017e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001854 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017e6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ea:	0c9b      	lsrs	r3, r3, #18
 80017ec:	3301      	adds	r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017f0:	e002      	b.n	80017f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001804:	d102      	bne.n	800180c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1f2      	bne.n	80017f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800180c:	4b0f      	ldr	r3, [pc, #60]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001818:	d110      	bne.n	800183c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e00f      	b.n	800183e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800182a:	d007      	beq.n	800183c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800182c:	4b07      	ldr	r3, [pc, #28]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001834:	4a05      	ldr	r2, [pc, #20]	@ (800184c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001836:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800183a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40007000 	.word	0x40007000
 8001850:	20000000 	.word	0x20000000
 8001854:	431bde83 	.word	0x431bde83

08001858 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e3ca      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800186a:	4b97      	ldr	r3, [pc, #604]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
 8001872:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001874:	4b94      	ldr	r3, [pc, #592]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	f003 0303 	and.w	r3, r3, #3
 800187c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0310 	and.w	r3, r3, #16
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 80e4 	beq.w	8001a54 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d007      	beq.n	80018a2 <HAL_RCC_OscConfig+0x4a>
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	2b0c      	cmp	r3, #12
 8001896:	f040 808b 	bne.w	80019b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	2b01      	cmp	r3, #1
 800189e:	f040 8087 	bne.w	80019b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018a2:	4b89      	ldr	r3, [pc, #548]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d005      	beq.n	80018ba <HAL_RCC_OscConfig+0x62>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e3a2      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a1a      	ldr	r2, [r3, #32]
 80018be:	4b82      	ldr	r3, [pc, #520]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d004      	beq.n	80018d4 <HAL_RCC_OscConfig+0x7c>
 80018ca:	4b7f      	ldr	r3, [pc, #508]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018d2:	e005      	b.n	80018e0 <HAL_RCC_OscConfig+0x88>
 80018d4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d223      	bcs.n	800192c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a1b      	ldr	r3, [r3, #32]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fd87 	bl	80023fc <RCC_SetFlashLatencyFromMSIRange>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e383      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018f8:	4b73      	ldr	r3, [pc, #460]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a72      	ldr	r2, [pc, #456]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80018fe:	f043 0308 	orr.w	r3, r3, #8
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	4b70      	ldr	r3, [pc, #448]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	496d      	ldr	r1, [pc, #436]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001912:	4313      	orrs	r3, r2
 8001914:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001916:	4b6c      	ldr	r3, [pc, #432]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	4968      	ldr	r1, [pc, #416]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001926:	4313      	orrs	r3, r2
 8001928:	604b      	str	r3, [r1, #4]
 800192a:	e025      	b.n	8001978 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800192c:	4b66      	ldr	r3, [pc, #408]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a65      	ldr	r2, [pc, #404]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	4b63      	ldr	r3, [pc, #396]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	4960      	ldr	r1, [pc, #384]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001946:	4313      	orrs	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800194a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	495b      	ldr	r1, [pc, #364]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 800195a:	4313      	orrs	r3, r2
 800195c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d109      	bne.n	8001978 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	4618      	mov	r0, r3
 800196a:	f000 fd47 	bl	80023fc <RCC_SetFlashLatencyFromMSIRange>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e343      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001978:	f000 fc4a 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 800197c:	4602      	mov	r2, r0
 800197e:	4b52      	ldr	r3, [pc, #328]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	091b      	lsrs	r3, r3, #4
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	4950      	ldr	r1, [pc, #320]	@ (8001acc <HAL_RCC_OscConfig+0x274>)
 800198a:	5ccb      	ldrb	r3, [r1, r3]
 800198c:	f003 031f 	and.w	r3, r3, #31
 8001990:	fa22 f303 	lsr.w	r3, r2, r3
 8001994:	4a4e      	ldr	r2, [pc, #312]	@ (8001ad0 <HAL_RCC_OscConfig+0x278>)
 8001996:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001998:	4b4e      	ldr	r3, [pc, #312]	@ (8001ad4 <HAL_RCC_OscConfig+0x27c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe ffd7 	bl	8000950 <HAL_InitTick>
 80019a2:	4603      	mov	r3, r0
 80019a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d052      	beq.n	8001a52 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
 80019ae:	e327      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d032      	beq.n	8001a1e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019b8:	4b43      	ldr	r3, [pc, #268]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a42      	ldr	r2, [pc, #264]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c4:	f7ff fc1a 	bl	80011fc <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019cc:	f7ff fc16 	bl	80011fc <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e310      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019de:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ea:	4b37      	ldr	r3, [pc, #220]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a36      	ldr	r2, [pc, #216]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019f0:	f043 0308 	orr.w	r3, r3, #8
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	4b34      	ldr	r3, [pc, #208]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	4931      	ldr	r1, [pc, #196]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a08:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	492c      	ldr	r1, [pc, #176]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	604b      	str	r3, [r1, #4]
 8001a1c:	e01a      	b.n	8001a54 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a29      	ldr	r2, [pc, #164]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a24:	f023 0301 	bic.w	r3, r3, #1
 8001a28:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a2a:	f7ff fbe7 	bl	80011fc <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a32:	f7ff fbe3 	bl	80011fc <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e2dd      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f0      	bne.n	8001a32 <HAL_RCC_OscConfig+0x1da>
 8001a50:	e000      	b.n	8001a54 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a52:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d074      	beq.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	2b08      	cmp	r3, #8
 8001a64:	d005      	beq.n	8001a72 <HAL_RCC_OscConfig+0x21a>
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	2b0c      	cmp	r3, #12
 8001a6a:	d10e      	bne.n	8001a8a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d10b      	bne.n	8001a8a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d064      	beq.n	8001b48 <HAL_RCC_OscConfig+0x2f0>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d160      	bne.n	8001b48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e2ba      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a92:	d106      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x24a>
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001a9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a9e:	6013      	str	r3, [r2, #0]
 8001aa0:	e026      	b.n	8001af0 <HAL_RCC_OscConfig+0x298>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001aaa:	d115      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x280>
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a05      	ldr	r2, [pc, #20]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b03      	ldr	r3, [pc, #12]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a02      	ldr	r2, [pc, #8]	@ (8001ac8 <HAL_RCC_OscConfig+0x270>)
 8001abe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	e014      	b.n	8001af0 <HAL_RCC_OscConfig+0x298>
 8001ac6:	bf00      	nop
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	08006fb0 	.word	0x08006fb0
 8001ad0:	20000000 	.word	0x20000000
 8001ad4:	20000004 	.word	0x20000004
 8001ad8:	4ba0      	ldr	r3, [pc, #640]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a9f      	ldr	r2, [pc, #636]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b9d      	ldr	r3, [pc, #628]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a9c      	ldr	r2, [pc, #624]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001aea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d013      	beq.n	8001b20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff fb80 	bl	80011fc <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff fb7c 	bl	80011fc <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	@ 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e276      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b12:	4b92      	ldr	r3, [pc, #584]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0x2a8>
 8001b1e:	e014      	b.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff fb6c 	bl	80011fc <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff fb68 	bl	80011fc <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	@ 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e262      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b3a:	4b88      	ldr	r3, [pc, #544]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x2d0>
 8001b46:	e000      	b.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d060      	beq.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	2b04      	cmp	r3, #4
 8001b5a:	d005      	beq.n	8001b68 <HAL_RCC_OscConfig+0x310>
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	2b0c      	cmp	r3, #12
 8001b60:	d119      	bne.n	8001b96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d116      	bne.n	8001b96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b68:	4b7c      	ldr	r3, [pc, #496]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d005      	beq.n	8001b80 <HAL_RCC_OscConfig+0x328>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e23f      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b80:	4b76      	ldr	r3, [pc, #472]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	061b      	lsls	r3, r3, #24
 8001b8e:	4973      	ldr	r1, [pc, #460]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b94:	e040      	b.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d023      	beq.n	8001be6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b9e:	4b6f      	ldr	r3, [pc, #444]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6e      	ldr	r2, [pc, #440]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001baa:	f7ff fb27 	bl	80011fc <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb2:	f7ff fb23 	bl	80011fc <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e21d      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc4:	4b65      	ldr	r3, [pc, #404]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd0:	4b62      	ldr	r3, [pc, #392]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	061b      	lsls	r3, r3, #24
 8001bde:	495f      	ldr	r1, [pc, #380]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
 8001be4:	e018      	b.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a5c      	ldr	r2, [pc, #368]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001bec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf2:	f7ff fb03 	bl	80011fc <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf8:	e008      	b.n	8001c0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bfa:	f7ff faff 	bl	80011fc <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e1f9      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c0c:	4b53      	ldr	r3, [pc, #332]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f0      	bne.n	8001bfa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d03c      	beq.n	8001c9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d01c      	beq.n	8001c66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c2c:	4b4b      	ldr	r3, [pc, #300]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c32:	4a4a      	ldr	r2, [pc, #296]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c3c:	f7ff fade 	bl	80011fc <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c44:	f7ff fada 	bl	80011fc <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e1d4      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c56:	4b41      	ldr	r3, [pc, #260]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0ef      	beq.n	8001c44 <HAL_RCC_OscConfig+0x3ec>
 8001c64:	e01b      	b.n	8001c9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c66:	4b3d      	ldr	r3, [pc, #244]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c6e:	f023 0301 	bic.w	r3, r3, #1
 8001c72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c76:	f7ff fac1 	bl	80011fc <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c7e:	f7ff fabd 	bl	80011fc <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e1b7      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c90:	4b32      	ldr	r3, [pc, #200]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1ef      	bne.n	8001c7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 80a6 	beq.w	8001df8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10d      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbc:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc0:	4a26      	ldr	r2, [pc, #152]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cc8:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cd8:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <HAL_RCC_OscConfig+0x508>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d118      	bne.n	8001d16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d60 <HAL_RCC_OscConfig+0x508>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d60 <HAL_RCC_OscConfig+0x508>)
 8001cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf0:	f7ff fa84 	bl	80011fc <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf8:	f7ff fa80 	bl	80011fc <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e17a      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_RCC_OscConfig+0x508>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0f0      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d108      	bne.n	8001d30 <HAL_RCC_OscConfig+0x4d8>
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d2e:	e029      	b.n	8001d84 <HAL_RCC_OscConfig+0x52c>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	2b05      	cmp	r3, #5
 8001d36:	d115      	bne.n	8001d64 <HAL_RCC_OscConfig+0x50c>
 8001d38:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3e:	4a07      	ldr	r2, [pc, #28]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d40:	f043 0304 	orr.w	r3, r3, #4
 8001d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d48:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d4e:	4a03      	ldr	r2, [pc, #12]	@ (8001d5c <HAL_RCC_OscConfig+0x504>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d58:	e014      	b.n	8001d84 <HAL_RCC_OscConfig+0x52c>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40007000 	.word	0x40007000
 8001d64:	4b9c      	ldr	r3, [pc, #624]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d6a:	4a9b      	ldr	r2, [pc, #620]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001d6c:	f023 0301 	bic.w	r3, r3, #1
 8001d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d74:	4b98      	ldr	r3, [pc, #608]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d7a:	4a97      	ldr	r2, [pc, #604]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001d7c:	f023 0304 	bic.w	r3, r3, #4
 8001d80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d016      	beq.n	8001dba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fa36 	bl	80011fc <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d92:	e00a      	b.n	8001daa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d94:	f7ff fa32 	bl	80011fc <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e12a      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001daa:	4b8b      	ldr	r3, [pc, #556]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0ed      	beq.n	8001d94 <HAL_RCC_OscConfig+0x53c>
 8001db8:	e015      	b.n	8001de6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dba:	f7ff fa1f 	bl	80011fc <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dc0:	e00a      	b.n	8001dd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc2:	f7ff fa1b 	bl	80011fc <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e113      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dd8:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1ed      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001de6:	7ffb      	ldrb	r3, [r7, #31]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d105      	bne.n	8001df8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dec:	4b7a      	ldr	r3, [pc, #488]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	4a79      	ldr	r2, [pc, #484]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001df6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80fe 	beq.w	8001ffe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	f040 80d0 	bne.w	8001fac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e0c:	4b72      	ldr	r3, [pc, #456]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	f003 0203 	and.w	r2, r3, #3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d130      	bne.n	8001e82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d127      	bne.n	8001e82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d11f      	bne.n	8001e82 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e4c:	2a07      	cmp	r2, #7
 8001e4e:	bf14      	ite	ne
 8001e50:	2201      	movne	r2, #1
 8001e52:	2200      	moveq	r2, #0
 8001e54:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d113      	bne.n	8001e82 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e64:	085b      	lsrs	r3, r3, #1
 8001e66:	3b01      	subs	r3, #1
 8001e68:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d109      	bne.n	8001e82 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	085b      	lsrs	r3, r3, #1
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d06e      	beq.n	8001f60 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	2b0c      	cmp	r3, #12
 8001e86:	d069      	beq.n	8001f5c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e88:	4b53      	ldr	r3, [pc, #332]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d105      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e94:	4b50      	ldr	r3, [pc, #320]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e0ad      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ea4:	4b4c      	ldr	r3, [pc, #304]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a4b      	ldr	r2, [pc, #300]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001eaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001eae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001eb0:	f7ff f9a4 	bl	80011fc <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb8:	f7ff f9a0 	bl	80011fc <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e09a      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eca:	4b43      	ldr	r3, [pc, #268]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ed6:	4b40      	ldr	r3, [pc, #256]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	4b40      	ldr	r3, [pc, #256]	@ (8001fdc <HAL_RCC_OscConfig+0x784>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ee6:	3a01      	subs	r2, #1
 8001ee8:	0112      	lsls	r2, r2, #4
 8001eea:	4311      	orrs	r1, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ef0:	0212      	lsls	r2, r2, #8
 8001ef2:	4311      	orrs	r1, r2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ef8:	0852      	lsrs	r2, r2, #1
 8001efa:	3a01      	subs	r2, #1
 8001efc:	0552      	lsls	r2, r2, #21
 8001efe:	4311      	orrs	r1, r2
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f04:	0852      	lsrs	r2, r2, #1
 8001f06:	3a01      	subs	r2, #1
 8001f08:	0652      	lsls	r2, r2, #25
 8001f0a:	4311      	orrs	r1, r2
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f10:	0912      	lsrs	r2, r2, #4
 8001f12:	0452      	lsls	r2, r2, #17
 8001f14:	430a      	orrs	r2, r1
 8001f16:	4930      	ldr	r1, [pc, #192]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a2d      	ldr	r2, [pc, #180]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f26:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f28:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f32:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f34:	f7ff f962 	bl	80011fc <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3c:	f7ff f95e 	bl	80011fc <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e058      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f4e:	4b22      	ldr	r3, [pc, #136]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f5a:	e050      	b.n	8001ffe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e04f      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f60:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d148      	bne.n	8001ffe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a19      	ldr	r2, [pc, #100]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f78:	4b17      	ldr	r3, [pc, #92]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	4a16      	ldr	r2, [pc, #88]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001f7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f84:	f7ff f93a 	bl	80011fc <HAL_GetTick>
 8001f88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8c:	f7ff f936 	bl	80011fc <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e030      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0f0      	beq.n	8001f8c <HAL_RCC_OscConfig+0x734>
 8001faa:	e028      	b.n	8001ffe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	2b0c      	cmp	r3, #12
 8001fb0:	d023      	beq.n	8001ffa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb2:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a08      	ldr	r2, [pc, #32]	@ (8001fd8 <HAL_RCC_OscConfig+0x780>)
 8001fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbe:	f7ff f91d 	bl	80011fc <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fc4:	e00c      	b.n	8001fe0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc6:	f7ff f919 	bl	80011fc <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d905      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e013      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fe0:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_RCC_OscConfig+0x7b0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1ec      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <HAL_RCC_OscConfig+0x7b0>)
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	4905      	ldr	r1, [pc, #20]	@ (8002008 <HAL_RCC_OscConfig+0x7b0>)
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x7b4>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60cb      	str	r3, [r1, #12]
 8001ff8:	e001      	b.n	8001ffe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e000      	b.n	8002000 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40021000 	.word	0x40021000
 800200c:	feeefffc 	.word	0xfeeefffc

08002010 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0e7      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002024:	4b75      	ldr	r3, [pc, #468]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d910      	bls.n	8002054 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b72      	ldr	r3, [pc, #456]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 0207 	bic.w	r2, r3, #7
 800203a:	4970      	ldr	r1, [pc, #448]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b6e      	ldr	r3, [pc, #440]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0cf      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d010      	beq.n	8002082 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	4b66      	ldr	r3, [pc, #408]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800206c:	429a      	cmp	r2, r3
 800206e:	d908      	bls.n	8002082 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002070:	4b63      	ldr	r3, [pc, #396]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	4960      	ldr	r1, [pc, #384]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 800207e:	4313      	orrs	r3, r2
 8002080:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d04c      	beq.n	8002128 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b03      	cmp	r3, #3
 8002094:	d107      	bne.n	80020a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002096:	4b5a      	ldr	r3, [pc, #360]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d121      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e0a6      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d107      	bne.n	80020be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ae:	4b54      	ldr	r3, [pc, #336]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d115      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e09a      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e08e      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e086      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020e6:	4b46      	ldr	r3, [pc, #280]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f023 0203 	bic.w	r2, r3, #3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	4943      	ldr	r1, [pc, #268]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020f8:	f7ff f880 	bl	80011fc <HAL_GetTick>
 80020fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fe:	e00a      	b.n	8002116 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002100:	f7ff f87c 	bl	80011fc <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e06e      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002116:	4b3a      	ldr	r3, [pc, #232]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 020c 	and.w	r2, r3, #12
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	429a      	cmp	r2, r3
 8002126:	d1eb      	bne.n	8002100 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d010      	beq.n	8002156 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002140:	429a      	cmp	r2, r3
 8002142:	d208      	bcs.n	8002156 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002144:	4b2e      	ldr	r3, [pc, #184]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	492b      	ldr	r1, [pc, #172]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002152:	4313      	orrs	r3, r2
 8002154:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002156:	4b29      	ldr	r3, [pc, #164]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d210      	bcs.n	8002186 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002164:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f023 0207 	bic.w	r2, r3, #7
 800216c:	4923      	ldr	r1, [pc, #140]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002174:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <HAL_RCC_ClockConfig+0x1ec>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d001      	beq.n	8002186 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e036      	b.n	80021f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	2b00      	cmp	r3, #0
 8002190:	d008      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002192:	4b1b      	ldr	r3, [pc, #108]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	4918      	ldr	r1, [pc, #96]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0308 	and.w	r3, r3, #8
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d009      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	4910      	ldr	r1, [pc, #64]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021c4:	f000 f824 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021c8:	4602      	mov	r2, r0
 80021ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002200 <HAL_RCC_ClockConfig+0x1f0>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	f003 030f 	and.w	r3, r3, #15
 80021d4:	490b      	ldr	r1, [pc, #44]	@ (8002204 <HAL_RCC_ClockConfig+0x1f4>)
 80021d6:	5ccb      	ldrb	r3, [r1, r3]
 80021d8:	f003 031f 	and.w	r3, r3, #31
 80021dc:	fa22 f303 	lsr.w	r3, r2, r3
 80021e0:	4a09      	ldr	r2, [pc, #36]	@ (8002208 <HAL_RCC_ClockConfig+0x1f8>)
 80021e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021e4:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RCC_ClockConfig+0x1fc>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe fbb1 	bl	8000950 <HAL_InitTick>
 80021ee:	4603      	mov	r3, r0
 80021f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80021f2:	7afb      	ldrb	r3, [r7, #11]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40022000 	.word	0x40022000
 8002200:	40021000 	.word	0x40021000
 8002204:	08006fb0 	.word	0x08006fb0
 8002208:	20000000 	.word	0x20000000
 800220c:	20000004 	.word	0x20000004

08002210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b089      	sub	sp, #36	@ 0x24
 8002214:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800221e:	4b3e      	ldr	r3, [pc, #248]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 030c 	and.w	r3, r3, #12
 8002226:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002228:	4b3b      	ldr	r3, [pc, #236]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_RCC_GetSysClockFreq+0x34>
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	2b0c      	cmp	r3, #12
 800223c:	d121      	bne.n	8002282 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d11e      	bne.n	8002282 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002244:	4b34      	ldr	r3, [pc, #208]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	2b00      	cmp	r3, #0
 800224e:	d107      	bne.n	8002260 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002250:	4b31      	ldr	r3, [pc, #196]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 8002252:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002256:	0a1b      	lsrs	r3, r3, #8
 8002258:	f003 030f 	and.w	r3, r3, #15
 800225c:	61fb      	str	r3, [r7, #28]
 800225e:	e005      	b.n	800226c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002260:	4b2d      	ldr	r3, [pc, #180]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800226c:	4a2b      	ldr	r2, [pc, #172]	@ (800231c <HAL_RCC_GetSysClockFreq+0x10c>)
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002274:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10d      	bne.n	8002298 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002280:	e00a      	b.n	8002298 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	2b04      	cmp	r3, #4
 8002286:	d102      	bne.n	800228e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002288:	4b25      	ldr	r3, [pc, #148]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x110>)
 800228a:	61bb      	str	r3, [r7, #24]
 800228c:	e004      	b.n	8002298 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b08      	cmp	r3, #8
 8002292:	d101      	bne.n	8002298 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002294:	4b23      	ldr	r3, [pc, #140]	@ (8002324 <HAL_RCC_GetSysClockFreq+0x114>)
 8002296:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	2b0c      	cmp	r3, #12
 800229c:	d134      	bne.n	8002308 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800229e:	4b1e      	ldr	r3, [pc, #120]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d003      	beq.n	80022b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d003      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0xac>
 80022b4:	e005      	b.n	80022c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x110>)
 80022b8:	617b      	str	r3, [r7, #20]
      break;
 80022ba:	e005      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022bc:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <HAL_RCC_GetSysClockFreq+0x114>)
 80022be:	617b      	str	r3, [r7, #20]
      break;
 80022c0:	e002      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	617b      	str	r3, [r7, #20]
      break;
 80022c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022c8:	4b13      	ldr	r3, [pc, #76]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	091b      	lsrs	r3, r3, #4
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	3301      	adds	r3, #1
 80022d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	0a1b      	lsrs	r3, r3, #8
 80022dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	fb03 f202 	mul.w	r2, r3, r2
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x108>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	0e5b      	lsrs	r3, r3, #25
 80022f4:	f003 0303 	and.w	r3, r3, #3
 80022f8:	3301      	adds	r3, #1
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	fbb2 f3f3 	udiv	r3, r2, r3
 8002306:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002308:	69bb      	ldr	r3, [r7, #24]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3724      	adds	r7, #36	@ 0x24
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	40021000 	.word	0x40021000
 800231c:	08006fc8 	.word	0x08006fc8
 8002320:	00f42400 	.word	0x00f42400
 8002324:	007a1200 	.word	0x007a1200

08002328 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800232c:	4b03      	ldr	r3, [pc, #12]	@ (800233c <HAL_RCC_GetHCLKFreq+0x14>)
 800232e:	681b      	ldr	r3, [r3, #0]
}
 8002330:	4618      	mov	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20000000 	.word	0x20000000

08002340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002344:	f7ff fff0 	bl	8002328 <HAL_RCC_GetHCLKFreq>
 8002348:	4602      	mov	r2, r0
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <HAL_RCC_GetPCLK1Freq+0x24>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	0a1b      	lsrs	r3, r3, #8
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	4904      	ldr	r1, [pc, #16]	@ (8002368 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002356:	5ccb      	ldrb	r3, [r1, r3]
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002360:	4618      	mov	r0, r3
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40021000 	.word	0x40021000
 8002368:	08006fc0 	.word	0x08006fc0

0800236c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002370:	f7ff ffda 	bl	8002328 <HAL_RCC_GetHCLKFreq>
 8002374:	4602      	mov	r2, r0
 8002376:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	0adb      	lsrs	r3, r3, #11
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	4904      	ldr	r1, [pc, #16]	@ (8002394 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002382:	5ccb      	ldrb	r3, [r1, r3]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800238c:	4618      	mov	r0, r3
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40021000 	.word	0x40021000
 8002394:	08006fc0 	.word	0x08006fc0

08002398 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	220f      	movs	r2, #15
 80023a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80023a8:	4b12      	ldr	r3, [pc, #72]	@ (80023f4 <HAL_RCC_GetClockConfig+0x5c>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 0203 	and.w	r2, r3, #3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80023b4:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <HAL_RCC_GetClockConfig+0x5c>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_RCC_GetClockConfig+0x5c>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80023cc:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_RCC_GetClockConfig+0x5c>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	08db      	lsrs	r3, r3, #3
 80023d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80023da:	4b07      	ldr	r3, [pc, #28]	@ (80023f8 <HAL_RCC_GetClockConfig+0x60>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0207 	and.w	r2, r3, #7
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	601a      	str	r2, [r3, #0]
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40022000 	.word	0x40022000

080023fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002404:	2300      	movs	r3, #0
 8002406:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002408:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002414:	f7ff f9bc 	bl	8001790 <HAL_PWREx_GetVoltageRange>
 8002418:	6178      	str	r0, [r7, #20]
 800241a:	e014      	b.n	8002446 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800241c:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800241e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002420:	4a24      	ldr	r2, [pc, #144]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002426:	6593      	str	r3, [r2, #88]	@ 0x58
 8002428:	4b22      	ldr	r3, [pc, #136]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800242a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002434:	f7ff f9ac 	bl	8001790 <HAL_PWREx_GetVoltageRange>
 8002438:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800243a:	4b1e      	ldr	r3, [pc, #120]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243e:	4a1d      	ldr	r2, [pc, #116]	@ (80024b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002444:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800244c:	d10b      	bne.n	8002466 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b80      	cmp	r3, #128	@ 0x80
 8002452:	d919      	bls.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2ba0      	cmp	r3, #160	@ 0xa0
 8002458:	d902      	bls.n	8002460 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800245a:	2302      	movs	r3, #2
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	e013      	b.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002460:	2301      	movs	r3, #1
 8002462:	613b      	str	r3, [r7, #16]
 8002464:	e010      	b.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b80      	cmp	r3, #128	@ 0x80
 800246a:	d902      	bls.n	8002472 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800246c:	2303      	movs	r3, #3
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	e00a      	b.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b80      	cmp	r3, #128	@ 0x80
 8002476:	d102      	bne.n	800247e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002478:	2302      	movs	r3, #2
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	e004      	b.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b70      	cmp	r3, #112	@ 0x70
 8002482:	d101      	bne.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002484:	2301      	movs	r3, #1
 8002486:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002488:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f023 0207 	bic.w	r2, r3, #7
 8002490:	4909      	ldr	r1, [pc, #36]	@ (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002498:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d001      	beq.n	80024aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40022000 	.word	0x40022000

080024bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024c4:	2300      	movs	r3, #0
 80024c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024c8:	2300      	movs	r3, #0
 80024ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d041      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80024e0:	d02a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80024e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80024e6:	d824      	bhi.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80024e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80024ec:	d008      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80024ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80024f2:	d81e      	bhi.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00a      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80024f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024fc:	d010      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80024fe:	e018      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002500:	4b86      	ldr	r3, [pc, #536]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	4a85      	ldr	r2, [pc, #532]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800250a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800250c:	e015      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fabb 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 800251a:	4603      	mov	r3, r0
 800251c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800251e:	e00c      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3320      	adds	r3, #32
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fba6 	bl	8002c78 <RCCEx_PLLSAI2_Config>
 800252c:	4603      	mov	r3, r0
 800252e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002530:	e003      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	74fb      	strb	r3, [r7, #19]
      break;
 8002536:	e000      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800253a:	7cfb      	ldrb	r3, [r7, #19]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002540:	4b76      	ldr	r3, [pc, #472]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002546:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800254e:	4973      	ldr	r1, [pc, #460]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002556:	e001      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d041      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800256c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002570:	d02a      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002572:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002576:	d824      	bhi.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002578:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800257c:	d008      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800257e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002582:	d81e      	bhi.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00a      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800258c:	d010      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800258e:	e018      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002590:	4b62      	ldr	r3, [pc, #392]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4a61      	ldr	r2, [pc, #388]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800259a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800259c:	e015      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3304      	adds	r3, #4
 80025a2:	2100      	movs	r1, #0
 80025a4:	4618      	mov	r0, r3
 80025a6:	f000 fa73 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 80025aa:	4603      	mov	r3, r0
 80025ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80025ae:	e00c      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3320      	adds	r3, #32
 80025b4:	2100      	movs	r1, #0
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 fb5e 	bl	8002c78 <RCCEx_PLLSAI2_Config>
 80025bc:	4603      	mov	r3, r0
 80025be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80025c0:	e003      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	74fb      	strb	r3, [r7, #19]
      break;
 80025c6:	e000      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80025c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025ca:	7cfb      	ldrb	r3, [r7, #19]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10b      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80025d0:	4b52      	ldr	r3, [pc, #328]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025de:	494f      	ldr	r1, [pc, #316]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80025e6:	e001      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025e8:	7cfb      	ldrb	r3, [r7, #19]
 80025ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80a0 	beq.w	800273a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025fa:	2300      	movs	r3, #0
 80025fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025fe:	4b47      	ldr	r3, [pc, #284]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800260e:	2300      	movs	r3, #0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00d      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002614:	4b41      	ldr	r3, [pc, #260]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002618:	4a40      	ldr	r2, [pc, #256]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800261a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800261e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002620:	4b3e      	ldr	r3, [pc, #248]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262c:	2301      	movs	r3, #1
 800262e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002630:	4b3b      	ldr	r3, [pc, #236]	@ (8002720 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a3a      	ldr	r2, [pc, #232]	@ (8002720 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800263a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800263c:	f7fe fdde 	bl	80011fc <HAL_GetTick>
 8002640:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002642:	e009      	b.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002644:	f7fe fdda 	bl	80011fc <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d902      	bls.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	74fb      	strb	r3, [r7, #19]
        break;
 8002656:	e005      	b.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002658:	4b31      	ldr	r3, [pc, #196]	@ (8002720 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0ef      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d15c      	bne.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800266a:	4b2c      	ldr	r3, [pc, #176]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002674:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01f      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	429a      	cmp	r2, r3
 8002686:	d019      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002688:	4b24      	ldr	r3, [pc, #144]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800268a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800268e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002692:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002694:	4b21      	ldr	r3, [pc, #132]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269a:	4a20      	ldr	r2, [pc, #128]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800269c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026a4:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026aa:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026b4:	4a19      	ldr	r2, [pc, #100]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d016      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7fe fd99 	bl	80011fc <HAL_GetTick>
 80026ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026cc:	e00b      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ce:	f7fe fd95 	bl	80011fc <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026dc:	4293      	cmp	r3, r2
 80026de:	d902      	bls.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	74fb      	strb	r3, [r7, #19]
            break;
 80026e4:	e006      	b.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e6:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ec      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10c      	bne.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026fa:	4b08      	ldr	r3, [pc, #32]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002700:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800270a:	4904      	ldr	r1, [pc, #16]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800270c:	4313      	orrs	r3, r2
 800270e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002712:	e009      	b.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	74bb      	strb	r3, [r7, #18]
 8002718:	e006      	b.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800271a:	bf00      	nop
 800271c:	40021000 	.word	0x40021000
 8002720:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002724:	7cfb      	ldrb	r3, [r7, #19]
 8002726:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002728:	7c7b      	ldrb	r3, [r7, #17]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d105      	bne.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272e:	4b9e      	ldr	r3, [pc, #632]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002732:	4a9d      	ldr	r2, [pc, #628]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002738:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00a      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002746:	4b98      	ldr	r3, [pc, #608]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800274c:	f023 0203 	bic.w	r2, r3, #3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002754:	4994      	ldr	r1, [pc, #592]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002768:	4b8f      	ldr	r3, [pc, #572]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800276a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800276e:	f023 020c 	bic.w	r2, r3, #12
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002776:	498c      	ldr	r1, [pc, #560]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002778:	4313      	orrs	r3, r2
 800277a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800278a:	4b87      	ldr	r3, [pc, #540]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800278c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002790:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	4983      	ldr	r1, [pc, #524]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800279a:	4313      	orrs	r3, r2
 800279c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0308 	and.w	r3, r3, #8
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00a      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027ac:	4b7e      	ldr	r3, [pc, #504]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	497b      	ldr	r1, [pc, #492]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00a      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027ce:	4b76      	ldr	r3, [pc, #472]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027dc:	4972      	ldr	r1, [pc, #456]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00a      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027f0:	4b6d      	ldr	r3, [pc, #436]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fe:	496a      	ldr	r1, [pc, #424]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002800:	4313      	orrs	r3, r2
 8002802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00a      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002812:	4b65      	ldr	r3, [pc, #404]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002818:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002820:	4961      	ldr	r1, [pc, #388]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002822:	4313      	orrs	r3, r2
 8002824:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002834:	4b5c      	ldr	r3, [pc, #368]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800283a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002842:	4959      	ldr	r1, [pc, #356]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002844:	4313      	orrs	r3, r2
 8002846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002856:	4b54      	ldr	r3, [pc, #336]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002864:	4950      	ldr	r1, [pc, #320]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002878:	4b4b      	ldr	r3, [pc, #300]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800287e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002886:	4948      	ldr	r1, [pc, #288]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800289a:	4b43      	ldr	r3, [pc, #268]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a8:	493f      	ldr	r1, [pc, #252]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d028      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028bc:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ca:	4937      	ldr	r1, [pc, #220]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028da:	d106      	bne.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028dc:	4b32      	ldr	r3, [pc, #200]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	4a31      	ldr	r2, [pc, #196]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028e6:	60d3      	str	r3, [r2, #12]
 80028e8:	e011      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028f2:	d10c      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	3304      	adds	r3, #4
 80028f8:	2101      	movs	r1, #1
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f8c8 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 8002900:	4603      	mov	r3, r0
 8002902:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002904:	7cfb      	ldrb	r3, [r7, #19]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800290a:	7cfb      	ldrb	r3, [r7, #19]
 800290c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d028      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800291a:	4b23      	ldr	r3, [pc, #140]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002920:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002928:	491f      	ldr	r1, [pc, #124]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292a:	4313      	orrs	r3, r2
 800292c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002934:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002938:	d106      	bne.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800293a:	4b1b      	ldr	r3, [pc, #108]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	4a1a      	ldr	r2, [pc, #104]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002940:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002944:	60d3      	str	r3, [r2, #12]
 8002946:	e011      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002950:	d10c      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3304      	adds	r3, #4
 8002956:	2101      	movs	r1, #1
 8002958:	4618      	mov	r0, r3
 800295a:	f000 f899 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 800295e:	4603      	mov	r3, r0
 8002960:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002962:	7cfb      	ldrb	r3, [r7, #19]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002968:	7cfb      	ldrb	r3, [r7, #19]
 800296a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d02b      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002986:	4908      	ldr	r1, [pc, #32]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002988:	4313      	orrs	r3, r2
 800298a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002996:	d109      	bne.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	4a02      	ldr	r2, [pc, #8]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029a2:	60d3      	str	r3, [r2, #12]
 80029a4:	e014      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029b4:	d10c      	bne.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3304      	adds	r3, #4
 80029ba:	2101      	movs	r1, #1
 80029bc:	4618      	mov	r0, r3
 80029be:	f000 f867 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 80029c2:	4603      	mov	r3, r0
 80029c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029c6:	7cfb      	ldrb	r3, [r7, #19]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80029cc:	7cfb      	ldrb	r3, [r7, #19]
 80029ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d02f      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029dc:	4b2b      	ldr	r3, [pc, #172]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80029ea:	4928      	ldr	r1, [pc, #160]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80029f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029fa:	d10d      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3304      	adds	r3, #4
 8002a00:	2102      	movs	r1, #2
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 f844 	bl	8002a90 <RCCEx_PLLSAI1_Config>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a0c:	7cfb      	ldrb	r3, [r7, #19]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d014      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002a12:	7cfb      	ldrb	r3, [r7, #19]
 8002a14:	74bb      	strb	r3, [r7, #18]
 8002a16:	e011      	b.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a20:	d10c      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3320      	adds	r3, #32
 8002a26:	2102      	movs	r1, #2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 f925 	bl	8002c78 <RCCEx_PLLSAI2_Config>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a32:	7cfb      	ldrb	r3, [r7, #19]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002a38:	7cfb      	ldrb	r3, [r7, #19]
 8002a3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00a      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a48:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a56:	490d      	ldr	r1, [pc, #52]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00b      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a6a:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7a:	4904      	ldr	r1, [pc, #16]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a82:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40021000 	.word	0x40021000

08002a90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a9e:	4b75      	ldr	r3, [pc, #468]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d018      	beq.n	8002adc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002aaa:	4b72      	ldr	r3, [pc, #456]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0203 	and.w	r2, r3, #3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d10d      	bne.n	8002ad6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
       ||
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ac2:	4b6c      	ldr	r3, [pc, #432]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	091b      	lsrs	r3, r3, #4
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
       ||
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d047      	beq.n	8002b66 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
 8002ada:	e044      	b.n	8002b66 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b03      	cmp	r3, #3
 8002ae2:	d018      	beq.n	8002b16 <RCCEx_PLLSAI1_Config+0x86>
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d825      	bhi.n	8002b34 <RCCEx_PLLSAI1_Config+0xa4>
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d002      	beq.n	8002af2 <RCCEx_PLLSAI1_Config+0x62>
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d009      	beq.n	8002b04 <RCCEx_PLLSAI1_Config+0x74>
 8002af0:	e020      	b.n	8002b34 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002af2:	4b60      	ldr	r3, [pc, #384]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11d      	bne.n	8002b3a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b02:	e01a      	b.n	8002b3a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b04:	4b5b      	ldr	r3, [pc, #364]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d116      	bne.n	8002b3e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b14:	e013      	b.n	8002b3e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b16:	4b57      	ldr	r3, [pc, #348]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10f      	bne.n	8002b42 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b22:	4b54      	ldr	r3, [pc, #336]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d109      	bne.n	8002b42 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b32:	e006      	b.n	8002b42 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      break;
 8002b38:	e004      	b.n	8002b44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b3a:	bf00      	nop
 8002b3c:	e002      	b.n	8002b44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b3e:	bf00      	nop
 8002b40:	e000      	b.n	8002b44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b42:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10d      	bne.n	8002b66 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6819      	ldr	r1, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	430b      	orrs	r3, r1
 8002b60:	4944      	ldr	r1, [pc, #272]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d17d      	bne.n	8002c68 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b6c:	4b41      	ldr	r3, [pc, #260]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a40      	ldr	r2, [pc, #256]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002b76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b78:	f7fe fb40 	bl	80011fc <HAL_GetTick>
 8002b7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b7e:	e009      	b.n	8002b94 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b80:	f7fe fb3c 	bl	80011fc <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d902      	bls.n	8002b94 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	73fb      	strb	r3, [r7, #15]
        break;
 8002b92:	e005      	b.n	8002ba0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b94:	4b37      	ldr	r3, [pc, #220]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1ef      	bne.n	8002b80 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d160      	bne.n	8002c68 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d111      	bne.n	8002bd0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bac:	4b31      	ldr	r3, [pc, #196]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002bb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6892      	ldr	r2, [r2, #8]
 8002bbc:	0211      	lsls	r1, r2, #8
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	68d2      	ldr	r2, [r2, #12]
 8002bc2:	0912      	lsrs	r2, r2, #4
 8002bc4:	0452      	lsls	r2, r2, #17
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	492a      	ldr	r1, [pc, #168]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	610b      	str	r3, [r1, #16]
 8002bce:	e027      	b.n	8002c20 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d112      	bne.n	8002bfc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bd6:	4b27      	ldr	r3, [pc, #156]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002bde:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6892      	ldr	r2, [r2, #8]
 8002be6:	0211      	lsls	r1, r2, #8
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6912      	ldr	r2, [r2, #16]
 8002bec:	0852      	lsrs	r2, r2, #1
 8002bee:	3a01      	subs	r2, #1
 8002bf0:	0552      	lsls	r2, r2, #21
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	491f      	ldr	r1, [pc, #124]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	610b      	str	r3, [r1, #16]
 8002bfa:	e011      	b.n	8002c20 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002c04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6892      	ldr	r2, [r2, #8]
 8002c0c:	0211      	lsls	r1, r2, #8
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6952      	ldr	r2, [r2, #20]
 8002c12:	0852      	lsrs	r2, r2, #1
 8002c14:	3a01      	subs	r2, #1
 8002c16:	0652      	lsls	r2, r2, #25
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	4916      	ldr	r1, [pc, #88]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c20:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a13      	ldr	r2, [pc, #76]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c26:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002c2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2c:	f7fe fae6 	bl	80011fc <HAL_GetTick>
 8002c30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c32:	e009      	b.n	8002c48 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c34:	f7fe fae2 	bl	80011fc <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d902      	bls.n	8002c48 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	73fb      	strb	r3, [r7, #15]
          break;
 8002c46:	e005      	b.n	8002c54 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0ef      	beq.n	8002c34 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d106      	bne.n	8002c68 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	4904      	ldr	r1, [pc, #16]	@ (8002c74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40021000 	.word	0x40021000

08002c78 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c86:	4b6a      	ldr	r3, [pc, #424]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d018      	beq.n	8002cc4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c92:	4b67      	ldr	r3, [pc, #412]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f003 0203 	and.w	r2, r3, #3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d10d      	bne.n	8002cbe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
       ||
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002caa:	4b61      	ldr	r3, [pc, #388]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	091b      	lsrs	r3, r3, #4
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
       ||
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d047      	beq.n	8002d4e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
 8002cc2:	e044      	b.n	8002d4e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d018      	beq.n	8002cfe <RCCEx_PLLSAI2_Config+0x86>
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d825      	bhi.n	8002d1c <RCCEx_PLLSAI2_Config+0xa4>
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d002      	beq.n	8002cda <RCCEx_PLLSAI2_Config+0x62>
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d009      	beq.n	8002cec <RCCEx_PLLSAI2_Config+0x74>
 8002cd8:	e020      	b.n	8002d1c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cda:	4b55      	ldr	r3, [pc, #340]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d11d      	bne.n	8002d22 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cea:	e01a      	b.n	8002d22 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cec:	4b50      	ldr	r3, [pc, #320]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d116      	bne.n	8002d26 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cfc:	e013      	b.n	8002d26 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10f      	bne.n	8002d2a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d0a:	4b49      	ldr	r3, [pc, #292]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d1a:	e006      	b.n	8002d2a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e004      	b.n	8002d2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d22:	bf00      	nop
 8002d24:	e002      	b.n	8002d2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d26:	bf00      	nop
 8002d28:	e000      	b.n	8002d2c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d32:	4b3f      	ldr	r3, [pc, #252]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6819      	ldr	r1, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	430b      	orrs	r3, r1
 8002d48:	4939      	ldr	r1, [pc, #228]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d167      	bne.n	8002e24 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002d54:	4b36      	ldr	r3, [pc, #216]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a35      	ldr	r2, [pc, #212]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d60:	f7fe fa4c 	bl	80011fc <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d66:	e009      	b.n	8002d7c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d68:	f7fe fa48 	bl	80011fc <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d902      	bls.n	8002d7c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	73fb      	strb	r3, [r7, #15]
        break;
 8002d7a:	e005      	b.n	8002d88 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d7c:	4b2c      	ldr	r3, [pc, #176]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1ef      	bne.n	8002d68 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d88:	7bfb      	ldrb	r3, [r7, #15]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d14a      	bne.n	8002e24 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d111      	bne.n	8002db8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d94:	4b26      	ldr	r3, [pc, #152]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6892      	ldr	r2, [r2, #8]
 8002da4:	0211      	lsls	r1, r2, #8
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68d2      	ldr	r2, [r2, #12]
 8002daa:	0912      	lsrs	r2, r2, #4
 8002dac:	0452      	lsls	r2, r2, #17
 8002dae:	430a      	orrs	r2, r1
 8002db0:	491f      	ldr	r1, [pc, #124]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	614b      	str	r3, [r1, #20]
 8002db6:	e011      	b.n	8002ddc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002db8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002dc0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6892      	ldr	r2, [r2, #8]
 8002dc8:	0211      	lsls	r1, r2, #8
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6912      	ldr	r2, [r2, #16]
 8002dce:	0852      	lsrs	r2, r2, #1
 8002dd0:	3a01      	subs	r2, #1
 8002dd2:	0652      	lsls	r2, r2, #25
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	4916      	ldr	r1, [pc, #88]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ddc:	4b14      	ldr	r3, [pc, #80]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a13      	ldr	r2, [pc, #76]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de8:	f7fe fa08 	bl	80011fc <HAL_GetTick>
 8002dec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dee:	e009      	b.n	8002e04 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002df0:	f7fe fa04 	bl	80011fc <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d902      	bls.n	8002e04 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	73fb      	strb	r3, [r7, #15]
          break;
 8002e02:	e005      	b.n	8002e10 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e04:	4b0a      	ldr	r3, [pc, #40]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0ef      	beq.n	8002df0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002e10:	7bfb      	ldrb	r3, [r7, #15]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d106      	bne.n	8002e24 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002e16:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	4904      	ldr	r1, [pc, #16]	@ (8002e30 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000

08002e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e049      	b.n	8002eda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f841 	bl	8002ee2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3304      	adds	r3, #4
 8002e70:	4619      	mov	r1, r3
 8002e72:	4610      	mov	r0, r2
 8002e74:	f000 f9e0 	bl	8003238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
	...

08002ef8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d001      	beq.n	8002f10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e04f      	b.n	8002fb0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a23      	ldr	r2, [pc, #140]	@ (8002fbc <HAL_TIM_Base_Start_IT+0xc4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d01d      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f3a:	d018      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a1f      	ldr	r2, [pc, #124]	@ (8002fc0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d00e      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d009      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8002fcc <HAL_TIM_Base_Start_IT+0xd4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d004      	beq.n	8002f6e <HAL_TIM_Base_Start_IT+0x76>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a19      	ldr	r2, [pc, #100]	@ (8002fd0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d115      	bne.n	8002f9a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	4b17      	ldr	r3, [pc, #92]	@ (8002fd4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f76:	4013      	ands	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2b06      	cmp	r3, #6
 8002f7e:	d015      	beq.n	8002fac <HAL_TIM_Base_Start_IT+0xb4>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f86:	d011      	beq.n	8002fac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0201 	orr.w	r2, r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f98:	e008      	b.n	8002fac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	e000      	b.n	8002fae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40000800 	.word	0x40000800
 8002fc8:	40000c00 	.word	0x40000c00
 8002fcc:	40013400 	.word	0x40013400
 8002fd0:	40014000 	.word	0x40014000
 8002fd4:	00010007 	.word	0x00010007

08002fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d020      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0202 	mvn.w	r2, #2
 800300c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f8e9 	bl	80031fa <HAL_TIM_IC_CaptureCallback>
 8003028:	e005      	b.n	8003036 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8db 	bl	80031e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f8ec 	bl	800320e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	2b00      	cmp	r3, #0
 8003044:	d020      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01b      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0204 	mvn.w	r2, #4
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f8c3 	bl	80031fa <HAL_TIM_IC_CaptureCallback>
 8003074:	e005      	b.n	8003082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f8b5 	bl	80031e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f8c6 	bl	800320e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d020      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01b      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0208 	mvn.w	r2, #8
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f89d 	bl	80031fa <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f88f 	bl	80031e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f8a0 	bl	800320e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d020      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01b      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0210 	mvn.w	r2, #16
 80030f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2208      	movs	r2, #8
 80030f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f877 	bl	80031fa <HAL_TIM_IC_CaptureCallback>
 800310c:	e005      	b.n	800311a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f869 	bl	80031e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f87a 	bl	800320e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00c      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f06f 0201 	mvn.w	r2, #1
 800313c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fd fbc6 	bl	80008d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314a:	2b00      	cmp	r3, #0
 800314c:	d104      	bne.n	8003158 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00c      	beq.n	8003172 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315e:	2b00      	cmp	r3, #0
 8003160:	d007      	beq.n	8003172 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800316a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 f913 	bl	8003398 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00c      	beq.n	8003196 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003182:	2b00      	cmp	r3, #0
 8003184:	d007      	beq.n	8003196 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800318e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f90b 	bl	80033ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00c      	beq.n	80031ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d007      	beq.n	80031ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80031b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 f834 	bl	8003222 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00c      	beq.n	80031de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f003 0320 	and.w	r3, r3, #32
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f06f 0220 	mvn.w	r2, #32
 80031d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f000 f8d3 	bl	8003384 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
	...

08003238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a46      	ldr	r2, [pc, #280]	@ (8003364 <TIM_Base_SetConfig+0x12c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d013      	beq.n	8003278 <TIM_Base_SetConfig+0x40>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003256:	d00f      	beq.n	8003278 <TIM_Base_SetConfig+0x40>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a43      	ldr	r2, [pc, #268]	@ (8003368 <TIM_Base_SetConfig+0x130>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00b      	beq.n	8003278 <TIM_Base_SetConfig+0x40>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a42      	ldr	r2, [pc, #264]	@ (800336c <TIM_Base_SetConfig+0x134>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d007      	beq.n	8003278 <TIM_Base_SetConfig+0x40>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a41      	ldr	r2, [pc, #260]	@ (8003370 <TIM_Base_SetConfig+0x138>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d003      	beq.n	8003278 <TIM_Base_SetConfig+0x40>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a40      	ldr	r2, [pc, #256]	@ (8003374 <TIM_Base_SetConfig+0x13c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d108      	bne.n	800328a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a35      	ldr	r2, [pc, #212]	@ (8003364 <TIM_Base_SetConfig+0x12c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d01f      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003298:	d01b      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a32      	ldr	r2, [pc, #200]	@ (8003368 <TIM_Base_SetConfig+0x130>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d017      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a31      	ldr	r2, [pc, #196]	@ (800336c <TIM_Base_SetConfig+0x134>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d013      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a30      	ldr	r2, [pc, #192]	@ (8003370 <TIM_Base_SetConfig+0x138>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d00f      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003374 <TIM_Base_SetConfig+0x13c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d00b      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003378 <TIM_Base_SetConfig+0x140>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d007      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a2d      	ldr	r2, [pc, #180]	@ (800337c <TIM_Base_SetConfig+0x144>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d003      	beq.n	80032d2 <TIM_Base_SetConfig+0x9a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003380 <TIM_Base_SetConfig+0x148>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d108      	bne.n	80032e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a16      	ldr	r2, [pc, #88]	@ (8003364 <TIM_Base_SetConfig+0x12c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d00f      	beq.n	8003330 <TIM_Base_SetConfig+0xf8>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a18      	ldr	r2, [pc, #96]	@ (8003374 <TIM_Base_SetConfig+0x13c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00b      	beq.n	8003330 <TIM_Base_SetConfig+0xf8>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a17      	ldr	r2, [pc, #92]	@ (8003378 <TIM_Base_SetConfig+0x140>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d007      	beq.n	8003330 <TIM_Base_SetConfig+0xf8>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a16      	ldr	r2, [pc, #88]	@ (800337c <TIM_Base_SetConfig+0x144>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d003      	beq.n	8003330 <TIM_Base_SetConfig+0xf8>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a15      	ldr	r2, [pc, #84]	@ (8003380 <TIM_Base_SetConfig+0x148>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d103      	bne.n	8003338 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d105      	bne.n	8003356 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f023 0201 	bic.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	611a      	str	r2, [r3, #16]
  }
}
 8003356:	bf00      	nop
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40012c00 	.word	0x40012c00
 8003368:	40000400 	.word	0x40000400
 800336c:	40000800 	.word	0x40000800
 8003370:	40000c00 	.word	0x40000c00
 8003374:	40013400 	.word	0x40013400
 8003378:	40014000 	.word	0x40014000
 800337c:	40014400 	.word	0x40014400
 8003380:	40014800 	.word	0x40014800

08003384 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e040      	b.n	8003454 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd fc40 	bl	8000c68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2224      	movs	r2, #36	@ 0x24
 80033ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0201 	bic.w	r2, r2, #1
 80033fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	2b00      	cmp	r3, #0
 8003404:	d002      	beq.n	800340c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 fc8a 	bl	8003d20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f9cf 	bl	80037b0 <UART_SetConfig>
 8003412:	4603      	mov	r3, r0
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e01b      	b.n	8003454 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800342a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800343a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0201 	orr.w	r2, r2, #1
 800344a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 fd09 	bl	8003e64 <UART_CheckIdleState>
 8003452:	4603      	mov	r3, r0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08a      	sub	sp, #40	@ 0x28
 8003460:	af02      	add	r7, sp, #8
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	603b      	str	r3, [r7, #0]
 8003468:	4613      	mov	r3, r2
 800346a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003470:	2b20      	cmp	r3, #32
 8003472:	d177      	bne.n	8003564 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <HAL_UART_Transmit+0x24>
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e070      	b.n	8003566 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2221      	movs	r2, #33	@ 0x21
 8003490:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003492:	f7fd feb3 	bl	80011fc <HAL_GetTick>
 8003496:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	88fa      	ldrh	r2, [r7, #6]
 800349c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	88fa      	ldrh	r2, [r7, #6]
 80034a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034b0:	d108      	bne.n	80034c4 <HAL_UART_Transmit+0x68>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d104      	bne.n	80034c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	e003      	b.n	80034cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034cc:	e02f      	b.n	800352e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2200      	movs	r2, #0
 80034d6:	2180      	movs	r1, #128	@ 0x80
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fd6b 	bl	8003fb4 <UART_WaitOnFlagUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d004      	beq.n	80034ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2220      	movs	r2, #32
 80034e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e03b      	b.n	8003566 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	881a      	ldrh	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003500:	b292      	uxth	r2, r2
 8003502:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	3302      	adds	r3, #2
 8003508:	61bb      	str	r3, [r7, #24]
 800350a:	e007      	b.n	800351c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	781a      	ldrb	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3301      	adds	r3, #1
 800351a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1c9      	bne.n	80034ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2200      	movs	r2, #0
 8003542:	2140      	movs	r1, #64	@ 0x40
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 fd35 	bl	8003fb4 <UART_WaitOnFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d004      	beq.n	800355a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e005      	b.n	8003566 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2220      	movs	r2, #32
 800355e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	e000      	b.n	8003566 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003564:	2302      	movs	r3, #2
  }
}
 8003566:	4618      	mov	r0, r3
 8003568:	3720      	adds	r7, #32
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b08a      	sub	sp, #40	@ 0x28
 8003572:	af02      	add	r7, sp, #8
 8003574:	60f8      	str	r0, [r7, #12]
 8003576:	60b9      	str	r1, [r7, #8]
 8003578:	603b      	str	r3, [r7, #0]
 800357a:	4613      	mov	r3, r2
 800357c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003584:	2b20      	cmp	r3, #32
 8003586:	f040 80b6 	bne.w	80036f6 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <HAL_UART_Receive+0x28>
 8003590:	88fb      	ldrh	r3, [r7, #6]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e0ae      	b.n	80036f8 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2222      	movs	r2, #34	@ 0x22
 80035a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035b0:	f7fd fe24 	bl	80011fc <HAL_GetTick>
 80035b4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	88fa      	ldrh	r2, [r7, #6]
 80035ba:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	88fa      	ldrh	r2, [r7, #6]
 80035c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ce:	d10e      	bne.n	80035ee <HAL_UART_Receive+0x80>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d105      	bne.n	80035e4 <HAL_UART_Receive+0x76>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80035de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80035e2:	e02d      	b.n	8003640 <HAL_UART_Receive+0xd2>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	22ff      	movs	r2, #255	@ 0xff
 80035e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80035ec:	e028      	b.n	8003640 <HAL_UART_Receive+0xd2>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10d      	bne.n	8003612 <HAL_UART_Receive+0xa4>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d104      	bne.n	8003608 <HAL_UART_Receive+0x9a>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	22ff      	movs	r2, #255	@ 0xff
 8003602:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003606:	e01b      	b.n	8003640 <HAL_UART_Receive+0xd2>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	227f      	movs	r2, #127	@ 0x7f
 800360c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003610:	e016      	b.n	8003640 <HAL_UART_Receive+0xd2>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800361a:	d10d      	bne.n	8003638 <HAL_UART_Receive+0xca>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d104      	bne.n	800362e <HAL_UART_Receive+0xc0>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	227f      	movs	r2, #127	@ 0x7f
 8003628:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800362c:	e008      	b.n	8003640 <HAL_UART_Receive+0xd2>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	223f      	movs	r2, #63	@ 0x3f
 8003632:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003636:	e003      	b.n	8003640 <HAL_UART_Receive+0xd2>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003646:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003650:	d108      	bne.n	8003664 <HAL_UART_Receive+0xf6>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d104      	bne.n	8003664 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800365a:	2300      	movs	r3, #0
 800365c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	61bb      	str	r3, [r7, #24]
 8003662:	e003      	b.n	800366c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003668:	2300      	movs	r3, #0
 800366a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800366c:	e037      	b.n	80036de <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	2200      	movs	r2, #0
 8003676:	2120      	movs	r1, #32
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 fc9b 	bl	8003fb4 <UART_WaitOnFlagUntilTimeout>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2220      	movs	r2, #32
 8003688:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e033      	b.n	80036f8 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10c      	bne.n	80036b0 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800369c:	b29a      	uxth	r2, r3
 800369e:	8a7b      	ldrh	r3, [r7, #18]
 80036a0:	4013      	ands	r3, r2
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	3302      	adds	r3, #2
 80036ac:	61bb      	str	r3, [r7, #24]
 80036ae:	e00d      	b.n	80036cc <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	8a7b      	ldrh	r3, [r7, #18]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	4013      	ands	r3, r2
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	3301      	adds	r3, #1
 80036ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1c1      	bne.n	800366e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e000      	b.n	80036f8 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80036f6:	2302      	movs	r3, #2
  }
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3720      	adds	r7, #32
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b08a      	sub	sp, #40	@ 0x28
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	4613      	mov	r3, r2
 800370c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003714:	2b20      	cmp	r3, #32
 8003716:	d137      	bne.n	8003788 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d002      	beq.n	8003724 <HAL_UART_Receive_IT+0x24>
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d101      	bne.n	8003728 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e030      	b.n	800378a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a18      	ldr	r2, [pc, #96]	@ (8003794 <HAL_UART_Receive_IT+0x94>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d01f      	beq.n	8003778 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d018      	beq.n	8003778 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	e853 3f00 	ldrex	r3, [r3]
 8003752:	613b      	str	r3, [r7, #16]
   return(result);
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800375a:	627b      	str	r3, [r7, #36]	@ 0x24
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	623b      	str	r3, [r7, #32]
 8003766:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003768:	69f9      	ldr	r1, [r7, #28]
 800376a:	6a3a      	ldr	r2, [r7, #32]
 800376c:	e841 2300 	strex	r3, r2, [r1]
 8003770:	61bb      	str	r3, [r7, #24]
   return(result);
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1e6      	bne.n	8003746 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003778:	88fb      	ldrh	r3, [r7, #6]
 800377a:	461a      	mov	r2, r3
 800377c:	68b9      	ldr	r1, [r7, #8]
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fc86 	bl	8004090 <UART_Start_Receive_IT>
 8003784:	4603      	mov	r3, r0
 8003786:	e000      	b.n	800378a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003788:	2302      	movs	r3, #2
  }
}
 800378a:	4618      	mov	r0, r3
 800378c:	3728      	adds	r7, #40	@ 0x28
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40008000 	.word	0x40008000

08003798 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b4:	b08a      	sub	sp, #40	@ 0x28
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	431a      	orrs	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	431a      	orrs	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4ba4      	ldr	r3, [pc, #656]	@ (8003a70 <UART_SetConfig+0x2c0>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037e8:	430b      	orrs	r3, r1
 80037ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a99      	ldr	r2, [pc, #612]	@ (8003a74 <UART_SetConfig+0x2c4>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d004      	beq.n	800381c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003818:	4313      	orrs	r3, r2
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382c:	430a      	orrs	r2, r1
 800382e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a90      	ldr	r2, [pc, #576]	@ (8003a78 <UART_SetConfig+0x2c8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d126      	bne.n	8003888 <UART_SetConfig+0xd8>
 800383a:	4b90      	ldr	r3, [pc, #576]	@ (8003a7c <UART_SetConfig+0x2cc>)
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003840:	f003 0303 	and.w	r3, r3, #3
 8003844:	2b03      	cmp	r3, #3
 8003846:	d81b      	bhi.n	8003880 <UART_SetConfig+0xd0>
 8003848:	a201      	add	r2, pc, #4	@ (adr r2, 8003850 <UART_SetConfig+0xa0>)
 800384a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384e:	bf00      	nop
 8003850:	08003861 	.word	0x08003861
 8003854:	08003871 	.word	0x08003871
 8003858:	08003869 	.word	0x08003869
 800385c:	08003879 	.word	0x08003879
 8003860:	2301      	movs	r3, #1
 8003862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003866:	e116      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003868:	2302      	movs	r3, #2
 800386a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800386e:	e112      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003870:	2304      	movs	r3, #4
 8003872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003876:	e10e      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003878:	2308      	movs	r3, #8
 800387a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800387e:	e10a      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003880:	2310      	movs	r3, #16
 8003882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003886:	e106      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a7c      	ldr	r2, [pc, #496]	@ (8003a80 <UART_SetConfig+0x2d0>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d138      	bne.n	8003904 <UART_SetConfig+0x154>
 8003892:	4b7a      	ldr	r3, [pc, #488]	@ (8003a7c <UART_SetConfig+0x2cc>)
 8003894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003898:	f003 030c 	and.w	r3, r3, #12
 800389c:	2b0c      	cmp	r3, #12
 800389e:	d82d      	bhi.n	80038fc <UART_SetConfig+0x14c>
 80038a0:	a201      	add	r2, pc, #4	@ (adr r2, 80038a8 <UART_SetConfig+0xf8>)
 80038a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a6:	bf00      	nop
 80038a8:	080038dd 	.word	0x080038dd
 80038ac:	080038fd 	.word	0x080038fd
 80038b0:	080038fd 	.word	0x080038fd
 80038b4:	080038fd 	.word	0x080038fd
 80038b8:	080038ed 	.word	0x080038ed
 80038bc:	080038fd 	.word	0x080038fd
 80038c0:	080038fd 	.word	0x080038fd
 80038c4:	080038fd 	.word	0x080038fd
 80038c8:	080038e5 	.word	0x080038e5
 80038cc:	080038fd 	.word	0x080038fd
 80038d0:	080038fd 	.word	0x080038fd
 80038d4:	080038fd 	.word	0x080038fd
 80038d8:	080038f5 	.word	0x080038f5
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038e2:	e0d8      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80038e4:	2302      	movs	r3, #2
 80038e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038ea:	e0d4      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80038ec:	2304      	movs	r3, #4
 80038ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038f2:	e0d0      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80038f4:	2308      	movs	r3, #8
 80038f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038fa:	e0cc      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80038fc:	2310      	movs	r3, #16
 80038fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003902:	e0c8      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a5e      	ldr	r2, [pc, #376]	@ (8003a84 <UART_SetConfig+0x2d4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d125      	bne.n	800395a <UART_SetConfig+0x1aa>
 800390e:	4b5b      	ldr	r3, [pc, #364]	@ (8003a7c <UART_SetConfig+0x2cc>)
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003914:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003918:	2b30      	cmp	r3, #48	@ 0x30
 800391a:	d016      	beq.n	800394a <UART_SetConfig+0x19a>
 800391c:	2b30      	cmp	r3, #48	@ 0x30
 800391e:	d818      	bhi.n	8003952 <UART_SetConfig+0x1a2>
 8003920:	2b20      	cmp	r3, #32
 8003922:	d00a      	beq.n	800393a <UART_SetConfig+0x18a>
 8003924:	2b20      	cmp	r3, #32
 8003926:	d814      	bhi.n	8003952 <UART_SetConfig+0x1a2>
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <UART_SetConfig+0x182>
 800392c:	2b10      	cmp	r3, #16
 800392e:	d008      	beq.n	8003942 <UART_SetConfig+0x192>
 8003930:	e00f      	b.n	8003952 <UART_SetConfig+0x1a2>
 8003932:	2300      	movs	r3, #0
 8003934:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003938:	e0ad      	b.n	8003a96 <UART_SetConfig+0x2e6>
 800393a:	2302      	movs	r3, #2
 800393c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003940:	e0a9      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003942:	2304      	movs	r3, #4
 8003944:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003948:	e0a5      	b.n	8003a96 <UART_SetConfig+0x2e6>
 800394a:	2308      	movs	r3, #8
 800394c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003950:	e0a1      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003952:	2310      	movs	r3, #16
 8003954:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003958:	e09d      	b.n	8003a96 <UART_SetConfig+0x2e6>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a4a      	ldr	r2, [pc, #296]	@ (8003a88 <UART_SetConfig+0x2d8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d125      	bne.n	80039b0 <UART_SetConfig+0x200>
 8003964:	4b45      	ldr	r3, [pc, #276]	@ (8003a7c <UART_SetConfig+0x2cc>)
 8003966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800396e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003970:	d016      	beq.n	80039a0 <UART_SetConfig+0x1f0>
 8003972:	2bc0      	cmp	r3, #192	@ 0xc0
 8003974:	d818      	bhi.n	80039a8 <UART_SetConfig+0x1f8>
 8003976:	2b80      	cmp	r3, #128	@ 0x80
 8003978:	d00a      	beq.n	8003990 <UART_SetConfig+0x1e0>
 800397a:	2b80      	cmp	r3, #128	@ 0x80
 800397c:	d814      	bhi.n	80039a8 <UART_SetConfig+0x1f8>
 800397e:	2b00      	cmp	r3, #0
 8003980:	d002      	beq.n	8003988 <UART_SetConfig+0x1d8>
 8003982:	2b40      	cmp	r3, #64	@ 0x40
 8003984:	d008      	beq.n	8003998 <UART_SetConfig+0x1e8>
 8003986:	e00f      	b.n	80039a8 <UART_SetConfig+0x1f8>
 8003988:	2300      	movs	r3, #0
 800398a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800398e:	e082      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003990:	2302      	movs	r3, #2
 8003992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003996:	e07e      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003998:	2304      	movs	r3, #4
 800399a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800399e:	e07a      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80039a0:	2308      	movs	r3, #8
 80039a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039a6:	e076      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80039a8:	2310      	movs	r3, #16
 80039aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ae:	e072      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a35      	ldr	r2, [pc, #212]	@ (8003a8c <UART_SetConfig+0x2dc>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d12a      	bne.n	8003a10 <UART_SetConfig+0x260>
 80039ba:	4b30      	ldr	r3, [pc, #192]	@ (8003a7c <UART_SetConfig+0x2cc>)
 80039bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039c8:	d01a      	beq.n	8003a00 <UART_SetConfig+0x250>
 80039ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039ce:	d81b      	bhi.n	8003a08 <UART_SetConfig+0x258>
 80039d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039d4:	d00c      	beq.n	80039f0 <UART_SetConfig+0x240>
 80039d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039da:	d815      	bhi.n	8003a08 <UART_SetConfig+0x258>
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <UART_SetConfig+0x238>
 80039e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039e4:	d008      	beq.n	80039f8 <UART_SetConfig+0x248>
 80039e6:	e00f      	b.n	8003a08 <UART_SetConfig+0x258>
 80039e8:	2300      	movs	r3, #0
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039ee:	e052      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80039f0:	2302      	movs	r3, #2
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039f6:	e04e      	b.n	8003a96 <UART_SetConfig+0x2e6>
 80039f8:	2304      	movs	r3, #4
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80039fe:	e04a      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a00:	2308      	movs	r3, #8
 8003a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a06:	e046      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a08:	2310      	movs	r3, #16
 8003a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a0e:	e042      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a17      	ldr	r2, [pc, #92]	@ (8003a74 <UART_SetConfig+0x2c4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d13a      	bne.n	8003a90 <UART_SetConfig+0x2e0>
 8003a1a:	4b18      	ldr	r3, [pc, #96]	@ (8003a7c <UART_SetConfig+0x2cc>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a28:	d01a      	beq.n	8003a60 <UART_SetConfig+0x2b0>
 8003a2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a2e:	d81b      	bhi.n	8003a68 <UART_SetConfig+0x2b8>
 8003a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a34:	d00c      	beq.n	8003a50 <UART_SetConfig+0x2a0>
 8003a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a3a:	d815      	bhi.n	8003a68 <UART_SetConfig+0x2b8>
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <UART_SetConfig+0x298>
 8003a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a44:	d008      	beq.n	8003a58 <UART_SetConfig+0x2a8>
 8003a46:	e00f      	b.n	8003a68 <UART_SetConfig+0x2b8>
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a4e:	e022      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a50:	2302      	movs	r3, #2
 8003a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a56:	e01e      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a58:	2304      	movs	r3, #4
 8003a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a5e:	e01a      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a60:	2308      	movs	r3, #8
 8003a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a66:	e016      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a68:	2310      	movs	r3, #16
 8003a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a6e:	e012      	b.n	8003a96 <UART_SetConfig+0x2e6>
 8003a70:	efff69f3 	.word	0xefff69f3
 8003a74:	40008000 	.word	0x40008000
 8003a78:	40013800 	.word	0x40013800
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	40004400 	.word	0x40004400
 8003a84:	40004800 	.word	0x40004800
 8003a88:	40004c00 	.word	0x40004c00
 8003a8c:	40005000 	.word	0x40005000
 8003a90:	2310      	movs	r3, #16
 8003a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a9f      	ldr	r2, [pc, #636]	@ (8003d18 <UART_SetConfig+0x568>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d17a      	bne.n	8003b96 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003aa0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d824      	bhi.n	8003af2 <UART_SetConfig+0x342>
 8003aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab0 <UART_SetConfig+0x300>)
 8003aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aae:	bf00      	nop
 8003ab0:	08003ad5 	.word	0x08003ad5
 8003ab4:	08003af3 	.word	0x08003af3
 8003ab8:	08003add 	.word	0x08003add
 8003abc:	08003af3 	.word	0x08003af3
 8003ac0:	08003ae3 	.word	0x08003ae3
 8003ac4:	08003af3 	.word	0x08003af3
 8003ac8:	08003af3 	.word	0x08003af3
 8003acc:	08003af3 	.word	0x08003af3
 8003ad0:	08003aeb 	.word	0x08003aeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ad4:	f7fe fc34 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
 8003ad8:	61f8      	str	r0, [r7, #28]
        break;
 8003ada:	e010      	b.n	8003afe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003adc:	4b8f      	ldr	r3, [pc, #572]	@ (8003d1c <UART_SetConfig+0x56c>)
 8003ade:	61fb      	str	r3, [r7, #28]
        break;
 8003ae0:	e00d      	b.n	8003afe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ae2:	f7fe fb95 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8003ae6:	61f8      	str	r0, [r7, #28]
        break;
 8003ae8:	e009      	b.n	8003afe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aee:	61fb      	str	r3, [r7, #28]
        break;
 8003af0:	e005      	b.n	8003afe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003afc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 80fb 	beq.w	8003cfc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	4413      	add	r3, r2
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d305      	bcc.n	8003b22 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b1c:	69fa      	ldr	r2, [r7, #28]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d903      	bls.n	8003b2a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003b28:	e0e8      	b.n	8003cfc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	461c      	mov	r4, r3
 8003b30:	4615      	mov	r5, r2
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	f04f 0300 	mov.w	r3, #0
 8003b3a:	022b      	lsls	r3, r5, #8
 8003b3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003b40:	0222      	lsls	r2, r4, #8
 8003b42:	68f9      	ldr	r1, [r7, #12]
 8003b44:	6849      	ldr	r1, [r1, #4]
 8003b46:	0849      	lsrs	r1, r1, #1
 8003b48:	2000      	movs	r0, #0
 8003b4a:	4688      	mov	r8, r1
 8003b4c:	4681      	mov	r9, r0
 8003b4e:	eb12 0a08 	adds.w	sl, r2, r8
 8003b52:	eb43 0b09 	adc.w	fp, r3, r9
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	603b      	str	r3, [r7, #0]
 8003b5e:	607a      	str	r2, [r7, #4]
 8003b60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b64:	4650      	mov	r0, sl
 8003b66:	4659      	mov	r1, fp
 8003b68:	f7fc fb82 	bl	8000270 <__aeabi_uldivmod>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4613      	mov	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b7a:	d308      	bcc.n	8003b8e <UART_SetConfig+0x3de>
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b82:	d204      	bcs.n	8003b8e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	60da      	str	r2, [r3, #12]
 8003b8c:	e0b6      	b.n	8003cfc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003b94:	e0b2      	b.n	8003cfc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b9e:	d15e      	bne.n	8003c5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003ba0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d828      	bhi.n	8003bfa <UART_SetConfig+0x44a>
 8003ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb0 <UART_SetConfig+0x400>)
 8003baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bae:	bf00      	nop
 8003bb0:	08003bd5 	.word	0x08003bd5
 8003bb4:	08003bdd 	.word	0x08003bdd
 8003bb8:	08003be5 	.word	0x08003be5
 8003bbc:	08003bfb 	.word	0x08003bfb
 8003bc0:	08003beb 	.word	0x08003beb
 8003bc4:	08003bfb 	.word	0x08003bfb
 8003bc8:	08003bfb 	.word	0x08003bfb
 8003bcc:	08003bfb 	.word	0x08003bfb
 8003bd0:	08003bf3 	.word	0x08003bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bd4:	f7fe fbb4 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
 8003bd8:	61f8      	str	r0, [r7, #28]
        break;
 8003bda:	e014      	b.n	8003c06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bdc:	f7fe fbc6 	bl	800236c <HAL_RCC_GetPCLK2Freq>
 8003be0:	61f8      	str	r0, [r7, #28]
        break;
 8003be2:	e010      	b.n	8003c06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003be4:	4b4d      	ldr	r3, [pc, #308]	@ (8003d1c <UART_SetConfig+0x56c>)
 8003be6:	61fb      	str	r3, [r7, #28]
        break;
 8003be8:	e00d      	b.n	8003c06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bea:	f7fe fb11 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8003bee:	61f8      	str	r0, [r7, #28]
        break;
 8003bf0:	e009      	b.n	8003c06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bf6:	61fb      	str	r3, [r7, #28]
        break;
 8003bf8:	e005      	b.n	8003c06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003c04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d077      	beq.n	8003cfc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	005a      	lsls	r2, r3, #1
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	085b      	lsrs	r3, r3, #1
 8003c16:	441a      	add	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d916      	bls.n	8003c56 <UART_SetConfig+0x4a6>
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c2e:	d212      	bcs.n	8003c56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	f023 030f 	bic.w	r3, r3, #15
 8003c38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	085b      	lsrs	r3, r3, #1
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	8afb      	ldrh	r3, [r7, #22]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	8afa      	ldrh	r2, [r7, #22]
 8003c52:	60da      	str	r2, [r3, #12]
 8003c54:	e052      	b.n	8003cfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003c5c:	e04e      	b.n	8003cfc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d827      	bhi.n	8003cb6 <UART_SetConfig+0x506>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <UART_SetConfig+0x4bc>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003c91 	.word	0x08003c91
 8003c70:	08003c99 	.word	0x08003c99
 8003c74:	08003ca1 	.word	0x08003ca1
 8003c78:	08003cb7 	.word	0x08003cb7
 8003c7c:	08003ca7 	.word	0x08003ca7
 8003c80:	08003cb7 	.word	0x08003cb7
 8003c84:	08003cb7 	.word	0x08003cb7
 8003c88:	08003cb7 	.word	0x08003cb7
 8003c8c:	08003caf 	.word	0x08003caf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c90:	f7fe fb56 	bl	8002340 <HAL_RCC_GetPCLK1Freq>
 8003c94:	61f8      	str	r0, [r7, #28]
        break;
 8003c96:	e014      	b.n	8003cc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c98:	f7fe fb68 	bl	800236c <HAL_RCC_GetPCLK2Freq>
 8003c9c:	61f8      	str	r0, [r7, #28]
        break;
 8003c9e:	e010      	b.n	8003cc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d1c <UART_SetConfig+0x56c>)
 8003ca2:	61fb      	str	r3, [r7, #28]
        break;
 8003ca4:	e00d      	b.n	8003cc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca6:	f7fe fab3 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8003caa:	61f8      	str	r0, [r7, #28]
        break;
 8003cac:	e009      	b.n	8003cc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cb2:	61fb      	str	r3, [r7, #28]
        break;
 8003cb4:	e005      	b.n	8003cc2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003cc0:	bf00      	nop
    }

    if (pclk != 0U)
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d019      	beq.n	8003cfc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	085a      	lsrs	r2, r3, #1
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	441a      	add	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cda:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	2b0f      	cmp	r3, #15
 8003ce0:	d909      	bls.n	8003cf6 <UART_SetConfig+0x546>
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce8:	d205      	bcs.n	8003cf6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	60da      	str	r2, [r3, #12]
 8003cf4:	e002      	b.n	8003cfc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003d08:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3728      	adds	r7, #40	@ 0x28
 8003d10:	46bd      	mov	sp, r7
 8003d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d16:	bf00      	nop
 8003d18:	40008000 	.word	0x40008000
 8003d1c:	00f42400 	.word	0x00f42400

08003d20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	f003 0308 	and.w	r3, r3, #8
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00a      	beq.n	8003d6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00a      	beq.n	8003d8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	f003 0304 	and.w	r3, r3, #4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00a      	beq.n	8003db0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db4:	f003 0310 	and.w	r3, r3, #16
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00a      	beq.n	8003dd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	f003 0320 	and.w	r3, r3, #32
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01a      	beq.n	8003e36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e1e:	d10a      	bne.n	8003e36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	605a      	str	r2, [r3, #4]
  }
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b098      	sub	sp, #96	@ 0x60
 8003e68:	af02      	add	r7, sp, #8
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e74:	f7fd f9c2 	bl	80011fc <HAL_GetTick>
 8003e78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0308 	and.w	r3, r3, #8
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d12e      	bne.n	8003ee6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e90:	2200      	movs	r2, #0
 8003e92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f88c 	bl	8003fb4 <UART_WaitOnFlagUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d021      	beq.n	8003ee6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eaa:	e853 3f00 	ldrex	r3, [r3]
 8003eae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ec6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ec8:	e841 2300 	strex	r3, r2, [r1]
 8003ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1e6      	bne.n	8003ea2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e062      	b.n	8003fac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d149      	bne.n	8003f88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ef4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003efc:	2200      	movs	r2, #0
 8003efe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f856 	bl	8003fb4 <UART_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d03c      	beq.n	8003f88 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f16:	e853 3f00 	ldrex	r3, [r3]
 8003f1a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f1c:	6a3b      	ldr	r3, [r7, #32]
 8003f1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f34:	e841 2300 	strex	r3, r2, [r1]
 8003f38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1e6      	bne.n	8003f0e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3308      	adds	r3, #8
 8003f46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	e853 3f00 	ldrex	r3, [r3]
 8003f4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0301 	bic.w	r3, r3, #1
 8003f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	3308      	adds	r3, #8
 8003f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f60:	61fa      	str	r2, [r7, #28]
 8003f62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f64:	69b9      	ldr	r1, [r7, #24]
 8003f66:	69fa      	ldr	r2, [r7, #28]
 8003f68:	e841 2300 	strex	r3, r2, [r1]
 8003f6c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1e5      	bne.n	8003f40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2220      	movs	r2, #32
 8003f78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e011      	b.n	8003fac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3758      	adds	r7, #88	@ 0x58
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc4:	e04f      	b.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fcc:	d04b      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fce:	f7fd f915 	bl	80011fc <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d302      	bcc.n	8003fe4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e04e      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d037      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b80      	cmp	r3, #128	@ 0x80
 8003ffa:	d034      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b40      	cmp	r3, #64	@ 0x40
 8004000:	d031      	beq.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b08      	cmp	r3, #8
 800400e:	d110      	bne.n	8004032 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2208      	movs	r2, #8
 8004016:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f8ff 	bl	800421c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2208      	movs	r2, #8
 8004022:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e029      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69db      	ldr	r3, [r3, #28]
 8004038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800403c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004040:	d111      	bne.n	8004066 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800404a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f8e5 	bl	800421c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2220      	movs	r2, #32
 8004056:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e00f      	b.n	8004086 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69da      	ldr	r2, [r3, #28]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	4013      	ands	r3, r2
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	429a      	cmp	r2, r3
 8004074:	bf0c      	ite	eq
 8004076:	2301      	moveq	r3, #1
 8004078:	2300      	movne	r3, #0
 800407a:	b2db      	uxtb	r3, r3
 800407c:	461a      	mov	r2, r3
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	429a      	cmp	r2, r3
 8004082:	d0a0      	beq.n	8003fc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004090:	b480      	push	{r7}
 8004092:	b097      	sub	sp, #92	@ 0x5c
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	4613      	mov	r3, r2
 800409c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	88fa      	ldrh	r2, [r7, #6]
 80040a8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	88fa      	ldrh	r2, [r7, #6]
 80040b0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c2:	d10e      	bne.n	80040e2 <UART_Start_Receive_IT+0x52>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d105      	bne.n	80040d8 <UART_Start_Receive_IT+0x48>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80040d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80040d6:	e02d      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	22ff      	movs	r2, #255	@ 0xff
 80040dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80040e0:	e028      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10d      	bne.n	8004106 <UART_Start_Receive_IT+0x76>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d104      	bne.n	80040fc <UART_Start_Receive_IT+0x6c>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	22ff      	movs	r2, #255	@ 0xff
 80040f6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80040fa:	e01b      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	227f      	movs	r2, #127	@ 0x7f
 8004100:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004104:	e016      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800410e:	d10d      	bne.n	800412c <UART_Start_Receive_IT+0x9c>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <UART_Start_Receive_IT+0x92>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	227f      	movs	r2, #127	@ 0x7f
 800411c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004120:	e008      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	223f      	movs	r2, #63	@ 0x3f
 8004126:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800412a:	e003      	b.n	8004134 <UART_Start_Receive_IT+0xa4>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2222      	movs	r2, #34	@ 0x22
 8004140:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3308      	adds	r3, #8
 800414a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800414e:	e853 3f00 	ldrex	r3, [r3]
 8004152:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004156:	f043 0301 	orr.w	r3, r3, #1
 800415a:	657b      	str	r3, [r7, #84]	@ 0x54
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	3308      	adds	r3, #8
 8004162:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004164:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004166:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004168:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800416a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800416c:	e841 2300 	strex	r3, r2, [r1]
 8004170:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1e5      	bne.n	8004144 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004180:	d107      	bne.n	8004192 <UART_Start_Receive_IT+0x102>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d103      	bne.n	8004192 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4a21      	ldr	r2, [pc, #132]	@ (8004214 <UART_Start_Receive_IT+0x184>)
 800418e:	669a      	str	r2, [r3, #104]	@ 0x68
 8004190:	e002      	b.n	8004198 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4a20      	ldr	r2, [pc, #128]	@ (8004218 <UART_Start_Receive_IT+0x188>)
 8004196:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d019      	beq.n	80041d4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a8:	e853 3f00 	ldrex	r3, [r3]
 80041ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80041b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	461a      	mov	r2, r3
 80041bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041be:	637b      	str	r3, [r7, #52]	@ 0x34
 80041c0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80041c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80041cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e6      	bne.n	80041a0 <UART_Start_Receive_IT+0x110>
 80041d2:	e018      	b.n	8004206 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	613b      	str	r3, [r7, #16]
   return(result);
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f043 0320 	orr.w	r3, r3, #32
 80041e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	461a      	mov	r2, r3
 80041f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041f2:	623b      	str	r3, [r7, #32]
 80041f4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f6:	69f9      	ldr	r1, [r7, #28]
 80041f8:	6a3a      	ldr	r2, [r7, #32]
 80041fa:	e841 2300 	strex	r3, r2, [r1]
 80041fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1e6      	bne.n	80041d4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	375c      	adds	r7, #92	@ 0x5c
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	080044a1 	.word	0x080044a1
 8004218:	080042e5 	.word	0x080042e5

0800421c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b095      	sub	sp, #84	@ 0x54
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800422c:	e853 3f00 	ldrex	r3, [r3]
 8004230:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004238:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	461a      	mov	r2, r3
 8004240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004242:	643b      	str	r3, [r7, #64]	@ 0x40
 8004244:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004248:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800424a:	e841 2300 	strex	r3, r2, [r1]
 800424e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1e6      	bne.n	8004224 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3308      	adds	r3, #8
 800425c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	e853 3f00 	ldrex	r3, [r3]
 8004264:	61fb      	str	r3, [r7, #28]
   return(result);
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f023 0301 	bic.w	r3, r3, #1
 800426c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3308      	adds	r3, #8
 8004274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004278:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800427c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800427e:	e841 2300 	strex	r3, r2, [r1]
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1e5      	bne.n	8004256 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800428e:	2b01      	cmp	r3, #1
 8004290:	d118      	bne.n	80042c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	e853 3f00 	ldrex	r3, [r3]
 800429e:	60bb      	str	r3, [r7, #8]
   return(result);
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f023 0310 	bic.w	r3, r3, #16
 80042a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	461a      	mov	r2, r3
 80042ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042b0:	61bb      	str	r3, [r7, #24]
 80042b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b4:	6979      	ldr	r1, [r7, #20]
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	e841 2300 	strex	r3, r2, [r1]
 80042bc:	613b      	str	r3, [r7, #16]
   return(result);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d1e6      	bne.n	8004292 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80042d8:	bf00      	nop
 80042da:	3754      	adds	r7, #84	@ 0x54
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b09c      	sub	sp, #112	@ 0x70
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fc:	2b22      	cmp	r3, #34	@ 0x22
 80042fe:	f040 80be 	bne.w	800447e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004308:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800430c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004310:	b2d9      	uxtb	r1, r3
 8004312:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004316:	b2da      	uxtb	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431c:	400a      	ands	r2, r1
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	f040 80a3 	bne.w	8004492 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004354:	e853 3f00 	ldrex	r3, [r3]
 8004358:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800435a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800435c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004360:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800436a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800436c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004370:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004372:	e841 2300 	strex	r3, r2, [r1]
 8004376:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e6      	bne.n	800434c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3308      	adds	r3, #8
 8004384:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004388:	e853 3f00 	ldrex	r3, [r3]
 800438c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800438e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004390:	f023 0301 	bic.w	r3, r3, #1
 8004394:	667b      	str	r3, [r7, #100]	@ 0x64
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	3308      	adds	r3, #8
 800439c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800439e:	647a      	str	r2, [r7, #68]	@ 0x44
 80043a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e5      	bne.n	800437e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2220      	movs	r2, #32
 80043b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a34      	ldr	r2, [pc, #208]	@ (800449c <UART_RxISR_8BIT+0x1b8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d01f      	beq.n	8004410 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d018      	beq.n	8004410 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	623b      	str	r3, [r7, #32]
   return(result);
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80043fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800440a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e6      	bne.n	80043de <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004414:	2b01      	cmp	r3, #1
 8004416:	d12e      	bne.n	8004476 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	e853 3f00 	ldrex	r3, [r3]
 800442a:	60fb      	str	r3, [r7, #12]
   return(result);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f023 0310 	bic.w	r3, r3, #16
 8004432:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	461a      	mov	r2, r3
 800443a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800443c:	61fb      	str	r3, [r7, #28]
 800443e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	69b9      	ldr	r1, [r7, #24]
 8004442:	69fa      	ldr	r2, [r7, #28]
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	617b      	str	r3, [r7, #20]
   return(result);
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e6      	bne.n	800441e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0310 	and.w	r3, r3, #16
 800445a:	2b10      	cmp	r3, #16
 800445c:	d103      	bne.n	8004466 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2210      	movs	r2, #16
 8004464:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800446c:	4619      	mov	r1, r3
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7ff f992 	bl	8003798 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004474:	e00d      	b.n	8004492 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7fc fc52 	bl	8000d20 <HAL_UART_RxCpltCallback>
}
 800447c:	e009      	b.n	8004492 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	8b1b      	ldrh	r3, [r3, #24]
 8004484:	b29a      	uxth	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0208 	orr.w	r2, r2, #8
 800448e:	b292      	uxth	r2, r2
 8004490:	831a      	strh	r2, [r3, #24]
}
 8004492:	bf00      	nop
 8004494:	3770      	adds	r7, #112	@ 0x70
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40008000 	.word	0x40008000

080044a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b09c      	sub	sp, #112	@ 0x70
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80044ae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044b8:	2b22      	cmp	r3, #34	@ 0x22
 80044ba:	f040 80be 	bne.w	800463a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80044c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80044ce:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80044d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80044d6:	4013      	ands	r3, r2
 80044d8:	b29a      	uxth	r2, r3
 80044da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044dc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e2:	1c9a      	adds	r2, r3, #2
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	f040 80a3 	bne.w	800464e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800451c:	667b      	str	r3, [r7, #100]	@ 0x64
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004526:	657b      	str	r3, [r7, #84]	@ 0x54
 8004528:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800452c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e6      	bne.n	8004508 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	3308      	adds	r3, #8
 8004540:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800454a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454c:	f023 0301 	bic.w	r3, r3, #1
 8004550:	663b      	str	r3, [r7, #96]	@ 0x60
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3308      	adds	r3, #8
 8004558:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800455a:	643a      	str	r2, [r7, #64]	@ 0x40
 800455c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004560:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e5      	bne.n	800453a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2220      	movs	r2, #32
 8004572:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a34      	ldr	r2, [pc, #208]	@ (8004658 <UART_RxISR_16BIT+0x1b8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d01f      	beq.n	80045cc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d018      	beq.n	80045cc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	e853 3f00 	ldrex	r3, [r3]
 80045a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	461a      	mov	r2, r3
 80045b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045c0:	e841 2300 	strex	r3, r2, [r1]
 80045c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1e6      	bne.n	800459a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d12e      	bne.n	8004632 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	e853 3f00 	ldrex	r3, [r3]
 80045e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 0310 	bic.w	r3, r3, #16
 80045ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	461a      	mov	r2, r3
 80045f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80045f8:	61bb      	str	r3, [r7, #24]
 80045fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	6979      	ldr	r1, [r7, #20]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	e841 2300 	strex	r3, r2, [r1]
 8004604:	613b      	str	r3, [r7, #16]
   return(result);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1e6      	bne.n	80045da <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	2b10      	cmp	r3, #16
 8004618:	d103      	bne.n	8004622 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2210      	movs	r2, #16
 8004620:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004628:	4619      	mov	r1, r3
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7ff f8b4 	bl	8003798 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004630:	e00d      	b.n	800464e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fc fb74 	bl	8000d20 <HAL_UART_RxCpltCallback>
}
 8004638:	e009      	b.n	800464e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	8b1b      	ldrh	r3, [r3, #24]
 8004640:	b29a      	uxth	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0208 	orr.w	r2, r2, #8
 800464a:	b292      	uxth	r2, r2
 800464c:	831a      	strh	r2, [r3, #24]
}
 800464e:	bf00      	nop
 8004650:	3770      	adds	r7, #112	@ 0x70
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	40008000 	.word	0x40008000

0800465c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800466a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800466e:	2b84      	cmp	r3, #132	@ 0x84
 8004670:	d005      	beq.n	800467e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004672:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	4413      	add	r3, r2
 800467a:	3303      	adds	r3, #3
 800467c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800467e:	68fb      	ldr	r3, [r7, #12]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3714      	adds	r7, #20
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004690:	f000 fafc 	bl	8004c8c <vTaskStartScheduler>
  
  return osOK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	bd80      	pop	{r7, pc}

0800469a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800469a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800469c:	b089      	sub	sp, #36	@ 0x24
 800469e:	af04      	add	r7, sp, #16
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d020      	beq.n	80046ee <osThreadCreate+0x54>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01c      	beq.n	80046ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685c      	ldr	r4, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691e      	ldr	r6, [r3, #16]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ffc8 	bl	800465c <makeFreeRtosPriority>
 80046cc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046d6:	9202      	str	r2, [sp, #8]
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	9100      	str	r1, [sp, #0]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	4632      	mov	r2, r6
 80046e0:	4629      	mov	r1, r5
 80046e2:	4620      	mov	r0, r4
 80046e4:	f000 f8ed 	bl	80048c2 <xTaskCreateStatic>
 80046e8:	4603      	mov	r3, r0
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	e01c      	b.n	8004728 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685c      	ldr	r4, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046fa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004702:	4618      	mov	r0, r3
 8004704:	f7ff ffaa 	bl	800465c <makeFreeRtosPriority>
 8004708:	4602      	mov	r2, r0
 800470a:	f107 030c 	add.w	r3, r7, #12
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	9200      	str	r2, [sp, #0]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	4632      	mov	r2, r6
 8004716:	4629      	mov	r1, r5
 8004718:	4620      	mov	r0, r4
 800471a:	f000 f932 	bl	8004982 <xTaskCreate>
 800471e:	4603      	mov	r3, r0
 8004720:	2b01      	cmp	r3, #1
 8004722:	d001      	beq.n	8004728 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004728:	68fb      	ldr	r3, [r7, #12]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004732 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <osDelay+0x16>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	e000      	b.n	800474a <osDelay+0x18>
 8004748:	2301      	movs	r3, #1
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fa68 	bl	8004c20 <vTaskDelay>
  
  return osOK;
 8004750:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f103 0208 	add.w	r2, r3, #8
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f04f 32ff 	mov.w	r2, #4294967295
 8004772:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f103 0208 	add.w	r2, r3, #8
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f103 0208 	add.w	r2, r3, #8
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	1c5a      	adds	r2, r3, #1
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	601a      	str	r2, [r3, #0]
}
 80047f0:	bf00      	nop
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004812:	d103      	bne.n	800481c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	60fb      	str	r3, [r7, #12]
 800481a:	e00c      	b.n	8004836 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3308      	adds	r3, #8
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	e002      	b.n	800482a <vListInsert+0x2e>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	429a      	cmp	r2, r3
 8004834:	d2f6      	bcs.n	8004824 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	683a      	ldr	r2, [r7, #0]
 8004850:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	601a      	str	r2, [r3, #0]
}
 8004862:	bf00      	nop
 8004864:	3714      	adds	r7, #20
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800486e:	b480      	push	{r7}
 8004870:	b085      	sub	sp, #20
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6892      	ldr	r2, [r2, #8]
 8004884:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6852      	ldr	r2, [r2, #4]
 800488e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	429a      	cmp	r2, r3
 8004898:	d103      	bne.n	80048a2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	1e5a      	subs	r2, r3, #1
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b08e      	sub	sp, #56	@ 0x38
 80048c6:	af04      	add	r7, sp, #16
 80048c8:	60f8      	str	r0, [r7, #12]
 80048ca:	60b9      	str	r1, [r7, #8]
 80048cc:	607a      	str	r2, [r7, #4]
 80048ce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80048d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10b      	bne.n	80048ee <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048e8:	bf00      	nop
 80048ea:	bf00      	nop
 80048ec:	e7fd      	b.n	80048ea <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80048ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10b      	bne.n	800490c <xTaskCreateStatic+0x4a>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	61fb      	str	r3, [r7, #28]
}
 8004906:	bf00      	nop
 8004908:	bf00      	nop
 800490a:	e7fd      	b.n	8004908 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800490c:	23a0      	movs	r3, #160	@ 0xa0
 800490e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	2ba0      	cmp	r3, #160	@ 0xa0
 8004914:	d00b      	beq.n	800492e <xTaskCreateStatic+0x6c>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	61bb      	str	r3, [r7, #24]
}
 8004928:	bf00      	nop
 800492a:	bf00      	nop
 800492c:	e7fd      	b.n	800492a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800492e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004932:	2b00      	cmp	r3, #0
 8004934:	d01e      	beq.n	8004974 <xTaskCreateStatic+0xb2>
 8004936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004938:	2b00      	cmp	r3, #0
 800493a:	d01b      	beq.n	8004974 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800493c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004942:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004944:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004948:	2202      	movs	r2, #2
 800494a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800494e:	2300      	movs	r3, #0
 8004950:	9303      	str	r3, [sp, #12]
 8004952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004954:	9302      	str	r3, [sp, #8]
 8004956:	f107 0314 	add.w	r3, r7, #20
 800495a:	9301      	str	r3, [sp, #4]
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	68b9      	ldr	r1, [r7, #8]
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 f850 	bl	8004a0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800496c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800496e:	f000 f8ed 	bl	8004b4c <prvAddNewTaskToReadyList>
 8004972:	e001      	b.n	8004978 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004974:	2300      	movs	r3, #0
 8004976:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004978:	697b      	ldr	r3, [r7, #20]
	}
 800497a:	4618      	mov	r0, r3
 800497c:	3728      	adds	r7, #40	@ 0x28
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004982:	b580      	push	{r7, lr}
 8004984:	b08c      	sub	sp, #48	@ 0x30
 8004986:	af04      	add	r7, sp, #16
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	603b      	str	r3, [r7, #0]
 800498e:	4613      	mov	r3, r2
 8004990:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4618      	mov	r0, r3
 8004998:	f000 fefe 	bl	8005798 <pvPortMalloc>
 800499c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00e      	beq.n	80049c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049a4:	20a0      	movs	r0, #160	@ 0xa0
 80049a6:	f000 fef7 	bl	8005798 <pvPortMalloc>
 80049aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d003      	beq.n	80049ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80049b8:	e005      	b.n	80049c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049ba:	6978      	ldr	r0, [r7, #20]
 80049bc:	f000 ffba 	bl	8005934 <vPortFree>
 80049c0:	e001      	b.n	80049c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d017      	beq.n	80049fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80049d4:	88fa      	ldrh	r2, [r7, #6]
 80049d6:	2300      	movs	r3, #0
 80049d8:	9303      	str	r3, [sp, #12]
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	9302      	str	r3, [sp, #8]
 80049de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68b9      	ldr	r1, [r7, #8]
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f000 f80e 	bl	8004a0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049f0:	69f8      	ldr	r0, [r7, #28]
 80049f2:	f000 f8ab 	bl	8004b4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80049f6:	2301      	movs	r3, #1
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	e002      	b.n	8004a02 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004a00:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a02:	69bb      	ldr	r3, [r7, #24]
	}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3720      	adds	r7, #32
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a24:	3b01      	subs	r3, #1
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	f023 0307 	bic.w	r3, r3, #7
 8004a32:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00b      	beq.n	8004a56 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a42:	f383 8811 	msr	BASEPRI, r3
 8004a46:	f3bf 8f6f 	isb	sy
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	617b      	str	r3, [r7, #20]
}
 8004a50:	bf00      	nop
 8004a52:	bf00      	nop
 8004a54:	e7fd      	b.n	8004a52 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d01f      	beq.n	8004a9c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61fb      	str	r3, [r7, #28]
 8004a60:	e012      	b.n	8004a88 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	4413      	add	r3, r2
 8004a68:	7819      	ldrb	r1, [r3, #0]
 8004a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	4413      	add	r3, r2
 8004a70:	3334      	adds	r3, #52	@ 0x34
 8004a72:	460a      	mov	r2, r1
 8004a74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d006      	beq.n	8004a90 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	3301      	adds	r3, #1
 8004a86:	61fb      	str	r3, [r7, #28]
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	2b0f      	cmp	r3, #15
 8004a8c:	d9e9      	bls.n	8004a62 <prvInitialiseNewTask+0x56>
 8004a8e:	e000      	b.n	8004a92 <prvInitialiseNewTask+0x86>
			{
				break;
 8004a90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a9a:	e003      	b.n	8004aa4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa6:	2b06      	cmp	r3, #6
 8004aa8:	d901      	bls.n	8004aae <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004aaa:	2306      	movs	r3, #6
 8004aac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ab8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abc:	2200      	movs	r2, #0
 8004abe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7ff fe68 	bl	800479a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004acc:	3318      	adds	r3, #24
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7ff fe63 	bl	800479a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ad8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004adc:	f1c3 0207 	rsb	r2, r3, #7
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ae8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	334c      	adds	r3, #76	@ 0x4c
 8004afe:	224c      	movs	r2, #76	@ 0x4c
 8004b00:	2100      	movs	r1, #0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f001 f983 	bl	8005e0e <memset>
 8004b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0a:	4a0d      	ldr	r2, [pc, #52]	@ (8004b40 <prvInitialiseNewTask+0x134>)
 8004b0c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b10:	4a0c      	ldr	r2, [pc, #48]	@ (8004b44 <prvInitialiseNewTask+0x138>)
 8004b12:	655a      	str	r2, [r3, #84]	@ 0x54
 8004b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b16:	4a0c      	ldr	r2, [pc, #48]	@ (8004b48 <prvInitialiseNewTask+0x13c>)
 8004b18:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b1a:	683a      	ldr	r2, [r7, #0]
 8004b1c:	68f9      	ldr	r1, [r7, #12]
 8004b1e:	69b8      	ldr	r0, [r7, #24]
 8004b20:	f000 fc2a 	bl	8005378 <pxPortInitialiseStack>
 8004b24:	4602      	mov	r2, r0
 8004b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d002      	beq.n	8004b36 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b36:	bf00      	nop
 8004b38:	3720      	adds	r7, #32
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	200014fc 	.word	0x200014fc
 8004b44:	20001564 	.word	0x20001564
 8004b48:	200015cc 	.word	0x200015cc

08004b4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b54:	f000 fd40 	bl	80055d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b58:	4b2a      	ldr	r3, [pc, #168]	@ (8004c04 <prvAddNewTaskToReadyList+0xb8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	4a29      	ldr	r2, [pc, #164]	@ (8004c04 <prvAddNewTaskToReadyList+0xb8>)
 8004b60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b62:	4b29      	ldr	r3, [pc, #164]	@ (8004c08 <prvAddNewTaskToReadyList+0xbc>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b6a:	4a27      	ldr	r2, [pc, #156]	@ (8004c08 <prvAddNewTaskToReadyList+0xbc>)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b70:	4b24      	ldr	r3, [pc, #144]	@ (8004c04 <prvAddNewTaskToReadyList+0xb8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d110      	bne.n	8004b9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b78:	f000 fad4 	bl	8005124 <prvInitialiseTaskLists>
 8004b7c:	e00d      	b.n	8004b9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b7e:	4b23      	ldr	r3, [pc, #140]	@ (8004c0c <prvAddNewTaskToReadyList+0xc0>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d109      	bne.n	8004b9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b86:	4b20      	ldr	r3, [pc, #128]	@ (8004c08 <prvAddNewTaskToReadyList+0xbc>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d802      	bhi.n	8004b9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004b94:	4a1c      	ldr	r2, [pc, #112]	@ (8004c08 <prvAddNewTaskToReadyList+0xbc>)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c10 <prvAddNewTaskToReadyList+0xc4>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8004c10 <prvAddNewTaskToReadyList+0xc4>)
 8004ba2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba8:	2201      	movs	r2, #1
 8004baa:	409a      	lsls	r2, r3
 8004bac:	4b19      	ldr	r3, [pc, #100]	@ (8004c14 <prvAddNewTaskToReadyList+0xc8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	4a18      	ldr	r2, [pc, #96]	@ (8004c14 <prvAddNewTaskToReadyList+0xc8>)
 8004bb4:	6013      	str	r3, [r2, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bba:	4613      	mov	r3, r2
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	4a15      	ldr	r2, [pc, #84]	@ (8004c18 <prvAddNewTaskToReadyList+0xcc>)
 8004bc4:	441a      	add	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4610      	mov	r0, r2
 8004bce:	f7ff fdf1 	bl	80047b4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004bd2:	f000 fd33 	bl	800563c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004c0c <prvAddNewTaskToReadyList+0xc0>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00e      	beq.n	8004bfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bde:	4b0a      	ldr	r3, [pc, #40]	@ (8004c08 <prvAddNewTaskToReadyList+0xbc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d207      	bcs.n	8004bfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004bec:	4b0b      	ldr	r3, [pc, #44]	@ (8004c1c <prvAddNewTaskToReadyList+0xd0>)
 8004bee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	f3bf 8f4f 	dsb	sy
 8004bf8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bfc:	bf00      	nop
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	200008f0 	.word	0x200008f0
 8004c08:	200007f0 	.word	0x200007f0
 8004c0c:	200008fc 	.word	0x200008fc
 8004c10:	2000090c 	.word	0x2000090c
 8004c14:	200008f8 	.word	0x200008f8
 8004c18:	200007f4 	.word	0x200007f4
 8004c1c:	e000ed04 	.word	0xe000ed04

08004c20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d018      	beq.n	8004c64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c32:	4b14      	ldr	r3, [pc, #80]	@ (8004c84 <vTaskDelay+0x64>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00b      	beq.n	8004c52 <vTaskDelay+0x32>
	__asm volatile
 8004c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3e:	f383 8811 	msr	BASEPRI, r3
 8004c42:	f3bf 8f6f 	isb	sy
 8004c46:	f3bf 8f4f 	dsb	sy
 8004c4a:	60bb      	str	r3, [r7, #8]
}
 8004c4c:	bf00      	nop
 8004c4e:	bf00      	nop
 8004c50:	e7fd      	b.n	8004c4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004c52:	f000 f885 	bl	8004d60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c56:	2100      	movs	r1, #0
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fb27 	bl	80052ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c5e:	f000 f88d 	bl	8004d7c <xTaskResumeAll>
 8004c62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d107      	bne.n	8004c7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004c6a:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <vTaskDelay+0x68>)
 8004c6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c7a:	bf00      	nop
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000918 	.word	0x20000918
 8004c88:	e000ed04 	.word	0xe000ed04

08004c8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08a      	sub	sp, #40	@ 0x28
 8004c90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004c92:	2300      	movs	r3, #0
 8004c94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004c9a:	463a      	mov	r2, r7
 8004c9c:	1d39      	adds	r1, r7, #4
 8004c9e:	f107 0308 	add.w	r3, r7, #8
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7fb fc7a 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	9202      	str	r2, [sp, #8]
 8004cb0:	9301      	str	r3, [sp, #4]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	460a      	mov	r2, r1
 8004cba:	4921      	ldr	r1, [pc, #132]	@ (8004d40 <vTaskStartScheduler+0xb4>)
 8004cbc:	4821      	ldr	r0, [pc, #132]	@ (8004d44 <vTaskStartScheduler+0xb8>)
 8004cbe:	f7ff fe00 	bl	80048c2 <xTaskCreateStatic>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4a20      	ldr	r2, [pc, #128]	@ (8004d48 <vTaskStartScheduler+0xbc>)
 8004cc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004d48 <vTaskStartScheduler+0xbc>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	e001      	b.n	8004cda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d11b      	bne.n	8004d18 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	613b      	str	r3, [r7, #16]
}
 8004cf2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004cf4:	4b15      	ldr	r3, [pc, #84]	@ (8004d4c <vTaskStartScheduler+0xc0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	334c      	adds	r3, #76	@ 0x4c
 8004cfa:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <vTaskStartScheduler+0xc4>)
 8004cfc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004cfe:	4b15      	ldr	r3, [pc, #84]	@ (8004d54 <vTaskStartScheduler+0xc8>)
 8004d00:	f04f 32ff 	mov.w	r2, #4294967295
 8004d04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d06:	4b14      	ldr	r3, [pc, #80]	@ (8004d58 <vTaskStartScheduler+0xcc>)
 8004d08:	2201      	movs	r2, #1
 8004d0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004d0c:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <vTaskStartScheduler+0xd0>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d12:	f000 fbbd 	bl	8005490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d16:	e00f      	b.n	8004d38 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1e:	d10b      	bne.n	8004d38 <vTaskStartScheduler+0xac>
	__asm volatile
 8004d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d24:	f383 8811 	msr	BASEPRI, r3
 8004d28:	f3bf 8f6f 	isb	sy
 8004d2c:	f3bf 8f4f 	dsb	sy
 8004d30:	60fb      	str	r3, [r7, #12]
}
 8004d32:	bf00      	nop
 8004d34:	bf00      	nop
 8004d36:	e7fd      	b.n	8004d34 <vTaskStartScheduler+0xa8>
}
 8004d38:	bf00      	nop
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	08006fa8 	.word	0x08006fa8
 8004d44:	080050f5 	.word	0x080050f5
 8004d48:	20000914 	.word	0x20000914
 8004d4c:	200007f0 	.word	0x200007f0
 8004d50:	2000001c 	.word	0x2000001c
 8004d54:	20000910 	.word	0x20000910
 8004d58:	200008fc 	.word	0x200008fc
 8004d5c:	200008f4 	.word	0x200008f4

08004d60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d60:	b480      	push	{r7}
 8004d62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004d64:	4b04      	ldr	r3, [pc, #16]	@ (8004d78 <vTaskSuspendAll+0x18>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	4a03      	ldr	r2, [pc, #12]	@ (8004d78 <vTaskSuspendAll+0x18>)
 8004d6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004d6e:	bf00      	nop
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	20000918 	.word	0x20000918

08004d7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d8a:	4b42      	ldr	r3, [pc, #264]	@ (8004e94 <xTaskResumeAll+0x118>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10b      	bne.n	8004daa <xTaskResumeAll+0x2e>
	__asm volatile
 8004d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d96:	f383 8811 	msr	BASEPRI, r3
 8004d9a:	f3bf 8f6f 	isb	sy
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	603b      	str	r3, [r7, #0]
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	e7fd      	b.n	8004da6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004daa:	f000 fc15 	bl	80055d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004dae:	4b39      	ldr	r3, [pc, #228]	@ (8004e94 <xTaskResumeAll+0x118>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	4a37      	ldr	r2, [pc, #220]	@ (8004e94 <xTaskResumeAll+0x118>)
 8004db6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db8:	4b36      	ldr	r3, [pc, #216]	@ (8004e94 <xTaskResumeAll+0x118>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d161      	bne.n	8004e84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004dc0:	4b35      	ldr	r3, [pc, #212]	@ (8004e98 <xTaskResumeAll+0x11c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d05d      	beq.n	8004e84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dc8:	e02e      	b.n	8004e28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dca:	4b34      	ldr	r3, [pc, #208]	@ (8004e9c <xTaskResumeAll+0x120>)
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	3318      	adds	r3, #24
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff fd49 	bl	800486e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	3304      	adds	r3, #4
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff fd44 	bl	800486e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dea:	2201      	movs	r2, #1
 8004dec:	409a      	lsls	r2, r3
 8004dee:	4b2c      	ldr	r3, [pc, #176]	@ (8004ea0 <xTaskResumeAll+0x124>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	4a2a      	ldr	r2, [pc, #168]	@ (8004ea0 <xTaskResumeAll+0x124>)
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4a27      	ldr	r2, [pc, #156]	@ (8004ea4 <xTaskResumeAll+0x128>)
 8004e06:	441a      	add	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	f7ff fcd0 	bl	80047b4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e18:	4b23      	ldr	r3, [pc, #140]	@ (8004ea8 <xTaskResumeAll+0x12c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004e22:	4b22      	ldr	r3, [pc, #136]	@ (8004eac <xTaskResumeAll+0x130>)
 8004e24:	2201      	movs	r2, #1
 8004e26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e28:	4b1c      	ldr	r3, [pc, #112]	@ (8004e9c <xTaskResumeAll+0x120>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1cc      	bne.n	8004dca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d001      	beq.n	8004e3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004e36:	f000 fa19 	bl	800526c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb0 <xTaskResumeAll+0x134>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d010      	beq.n	8004e68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e46:	f000 f837 	bl	8004eb8 <xTaskIncrementTick>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004e50:	4b16      	ldr	r3, [pc, #88]	@ (8004eac <xTaskResumeAll+0x130>)
 8004e52:	2201      	movs	r2, #1
 8004e54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1f1      	bne.n	8004e46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004e62:	4b13      	ldr	r3, [pc, #76]	@ (8004eb0 <xTaskResumeAll+0x134>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e68:	4b10      	ldr	r3, [pc, #64]	@ (8004eac <xTaskResumeAll+0x130>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d009      	beq.n	8004e84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e70:	2301      	movs	r3, #1
 8004e72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e74:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb4 <xTaskResumeAll+0x138>)
 8004e76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e84:	f000 fbda 	bl	800563c <vPortExitCritical>

	return xAlreadyYielded;
 8004e88:	68bb      	ldr	r3, [r7, #8]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	20000918 	.word	0x20000918
 8004e98:	200008f0 	.word	0x200008f0
 8004e9c:	200008b0 	.word	0x200008b0
 8004ea0:	200008f8 	.word	0x200008f8
 8004ea4:	200007f4 	.word	0x200007f4
 8004ea8:	200007f0 	.word	0x200007f0
 8004eac:	20000904 	.word	0x20000904
 8004eb0:	20000900 	.word	0x20000900
 8004eb4:	e000ed04 	.word	0xe000ed04

08004eb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ec2:	4b4f      	ldr	r3, [pc, #316]	@ (8005000 <xTaskIncrementTick+0x148>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f040 808f 	bne.w	8004fea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ecc:	4b4d      	ldr	r3, [pc, #308]	@ (8005004 <xTaskIncrementTick+0x14c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004ed4:	4a4b      	ldr	r2, [pc, #300]	@ (8005004 <xTaskIncrementTick+0x14c>)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d121      	bne.n	8004f24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ee0:	4b49      	ldr	r3, [pc, #292]	@ (8005008 <xTaskIncrementTick+0x150>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00b      	beq.n	8004f02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eee:	f383 8811 	msr	BASEPRI, r3
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
 8004efa:	603b      	str	r3, [r7, #0]
}
 8004efc:	bf00      	nop
 8004efe:	bf00      	nop
 8004f00:	e7fd      	b.n	8004efe <xTaskIncrementTick+0x46>
 8004f02:	4b41      	ldr	r3, [pc, #260]	@ (8005008 <xTaskIncrementTick+0x150>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	4b40      	ldr	r3, [pc, #256]	@ (800500c <xTaskIncrementTick+0x154>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a3e      	ldr	r2, [pc, #248]	@ (8005008 <xTaskIncrementTick+0x150>)
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	4a3e      	ldr	r2, [pc, #248]	@ (800500c <xTaskIncrementTick+0x154>)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	4b3e      	ldr	r3, [pc, #248]	@ (8005010 <xTaskIncrementTick+0x158>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	4a3c      	ldr	r2, [pc, #240]	@ (8005010 <xTaskIncrementTick+0x158>)
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	f000 f9a4 	bl	800526c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f24:	4b3b      	ldr	r3, [pc, #236]	@ (8005014 <xTaskIncrementTick+0x15c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d348      	bcc.n	8004fc0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f2e:	4b36      	ldr	r3, [pc, #216]	@ (8005008 <xTaskIncrementTick+0x150>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d104      	bne.n	8004f42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f38:	4b36      	ldr	r3, [pc, #216]	@ (8005014 <xTaskIncrementTick+0x15c>)
 8004f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f3e:	601a      	str	r2, [r3, #0]
					break;
 8004f40:	e03e      	b.n	8004fc0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f42:	4b31      	ldr	r3, [pc, #196]	@ (8005008 <xTaskIncrementTick+0x150>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d203      	bcs.n	8004f62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f5a:	4a2e      	ldr	r2, [pc, #184]	@ (8005014 <xTaskIncrementTick+0x15c>)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004f60:	e02e      	b.n	8004fc0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	3304      	adds	r3, #4
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7ff fc81 	bl	800486e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	3318      	adds	r3, #24
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff fc78 	bl	800486e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f82:	2201      	movs	r2, #1
 8004f84:	409a      	lsls	r2, r3
 8004f86:	4b24      	ldr	r3, [pc, #144]	@ (8005018 <xTaskIncrementTick+0x160>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	4a22      	ldr	r2, [pc, #136]	@ (8005018 <xTaskIncrementTick+0x160>)
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f94:	4613      	mov	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800501c <xTaskIncrementTick+0x164>)
 8004f9e:	441a      	add	r2, r3
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f7ff fc04 	bl	80047b4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8005020 <xTaskIncrementTick+0x168>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d3b9      	bcc.n	8004f2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fbe:	e7b6      	b.n	8004f2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004fc0:	4b17      	ldr	r3, [pc, #92]	@ (8005020 <xTaskIncrementTick+0x168>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc6:	4915      	ldr	r1, [pc, #84]	@ (800501c <xTaskIncrementTick+0x164>)
 8004fc8:	4613      	mov	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	440b      	add	r3, r1
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d901      	bls.n	8004fdc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004fdc:	4b11      	ldr	r3, [pc, #68]	@ (8005024 <xTaskIncrementTick+0x16c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	e004      	b.n	8004ff4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004fea:	4b0f      	ldr	r3, [pc, #60]	@ (8005028 <xTaskIncrementTick+0x170>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8005028 <xTaskIncrementTick+0x170>)
 8004ff2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ff4:	697b      	ldr	r3, [r7, #20]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000918 	.word	0x20000918
 8005004:	200008f4 	.word	0x200008f4
 8005008:	200008a8 	.word	0x200008a8
 800500c:	200008ac 	.word	0x200008ac
 8005010:	20000908 	.word	0x20000908
 8005014:	20000910 	.word	0x20000910
 8005018:	200008f8 	.word	0x200008f8
 800501c:	200007f4 	.word	0x200007f4
 8005020:	200007f0 	.word	0x200007f0
 8005024:	20000904 	.word	0x20000904
 8005028:	20000900 	.word	0x20000900

0800502c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005032:	4b2a      	ldr	r3, [pc, #168]	@ (80050dc <vTaskSwitchContext+0xb0>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800503a:	4b29      	ldr	r3, [pc, #164]	@ (80050e0 <vTaskSwitchContext+0xb4>)
 800503c:	2201      	movs	r2, #1
 800503e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005040:	e045      	b.n	80050ce <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005042:	4b27      	ldr	r3, [pc, #156]	@ (80050e0 <vTaskSwitchContext+0xb4>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005048:	4b26      	ldr	r3, [pc, #152]	@ (80050e4 <vTaskSwitchContext+0xb8>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	fab3 f383 	clz	r3, r3
 8005054:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005056:	7afb      	ldrb	r3, [r7, #11]
 8005058:	f1c3 031f 	rsb	r3, r3, #31
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	4922      	ldr	r1, [pc, #136]	@ (80050e8 <vTaskSwitchContext+0xbc>)
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	4613      	mov	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	440b      	add	r3, r1
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10b      	bne.n	800508a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005076:	f383 8811 	msr	BASEPRI, r3
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	607b      	str	r3, [r7, #4]
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	e7fd      	b.n	8005086 <vTaskSwitchContext+0x5a>
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	4613      	mov	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4413      	add	r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	4a14      	ldr	r2, [pc, #80]	@ (80050e8 <vTaskSwitchContext+0xbc>)
 8005096:	4413      	add	r3, r2
 8005098:	613b      	str	r3, [r7, #16]
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	605a      	str	r2, [r3, #4]
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	3308      	adds	r3, #8
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d104      	bne.n	80050ba <vTaskSwitchContext+0x8e>
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	605a      	str	r2, [r3, #4]
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4a0a      	ldr	r2, [pc, #40]	@ (80050ec <vTaskSwitchContext+0xc0>)
 80050c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050c4:	4b09      	ldr	r3, [pc, #36]	@ (80050ec <vTaskSwitchContext+0xc0>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	334c      	adds	r3, #76	@ 0x4c
 80050ca:	4a09      	ldr	r2, [pc, #36]	@ (80050f0 <vTaskSwitchContext+0xc4>)
 80050cc:	6013      	str	r3, [r2, #0]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000918 	.word	0x20000918
 80050e0:	20000904 	.word	0x20000904
 80050e4:	200008f8 	.word	0x200008f8
 80050e8:	200007f4 	.word	0x200007f4
 80050ec:	200007f0 	.word	0x200007f0
 80050f0:	2000001c 	.word	0x2000001c

080050f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80050fc:	f000 f852 	bl	80051a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005100:	4b06      	ldr	r3, [pc, #24]	@ (800511c <prvIdleTask+0x28>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d9f9      	bls.n	80050fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005108:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <prvIdleTask+0x2c>)
 800510a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005118:	e7f0      	b.n	80050fc <prvIdleTask+0x8>
 800511a:	bf00      	nop
 800511c:	200007f4 	.word	0x200007f4
 8005120:	e000ed04 	.word	0xe000ed04

08005124 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800512a:	2300      	movs	r3, #0
 800512c:	607b      	str	r3, [r7, #4]
 800512e:	e00c      	b.n	800514a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	4613      	mov	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	4413      	add	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4a12      	ldr	r2, [pc, #72]	@ (8005184 <prvInitialiseTaskLists+0x60>)
 800513c:	4413      	add	r3, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f7ff fb0b 	bl	800475a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3301      	adds	r3, #1
 8005148:	607b      	str	r3, [r7, #4]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b06      	cmp	r3, #6
 800514e:	d9ef      	bls.n	8005130 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005150:	480d      	ldr	r0, [pc, #52]	@ (8005188 <prvInitialiseTaskLists+0x64>)
 8005152:	f7ff fb02 	bl	800475a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005156:	480d      	ldr	r0, [pc, #52]	@ (800518c <prvInitialiseTaskLists+0x68>)
 8005158:	f7ff faff 	bl	800475a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800515c:	480c      	ldr	r0, [pc, #48]	@ (8005190 <prvInitialiseTaskLists+0x6c>)
 800515e:	f7ff fafc 	bl	800475a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005162:	480c      	ldr	r0, [pc, #48]	@ (8005194 <prvInitialiseTaskLists+0x70>)
 8005164:	f7ff faf9 	bl	800475a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005168:	480b      	ldr	r0, [pc, #44]	@ (8005198 <prvInitialiseTaskLists+0x74>)
 800516a:	f7ff faf6 	bl	800475a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800516e:	4b0b      	ldr	r3, [pc, #44]	@ (800519c <prvInitialiseTaskLists+0x78>)
 8005170:	4a05      	ldr	r2, [pc, #20]	@ (8005188 <prvInitialiseTaskLists+0x64>)
 8005172:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005174:	4b0a      	ldr	r3, [pc, #40]	@ (80051a0 <prvInitialiseTaskLists+0x7c>)
 8005176:	4a05      	ldr	r2, [pc, #20]	@ (800518c <prvInitialiseTaskLists+0x68>)
 8005178:	601a      	str	r2, [r3, #0]
}
 800517a:	bf00      	nop
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	200007f4 	.word	0x200007f4
 8005188:	20000880 	.word	0x20000880
 800518c:	20000894 	.word	0x20000894
 8005190:	200008b0 	.word	0x200008b0
 8005194:	200008c4 	.word	0x200008c4
 8005198:	200008dc 	.word	0x200008dc
 800519c:	200008a8 	.word	0x200008a8
 80051a0:	200008ac 	.word	0x200008ac

080051a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051aa:	e019      	b.n	80051e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80051ac:	f000 fa14 	bl	80055d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051b0:	4b10      	ldr	r3, [pc, #64]	@ (80051f4 <prvCheckTasksWaitingTermination+0x50>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff fb56 	bl	800486e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80051c2:	4b0d      	ldr	r3, [pc, #52]	@ (80051f8 <prvCheckTasksWaitingTermination+0x54>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	4a0b      	ldr	r2, [pc, #44]	@ (80051f8 <prvCheckTasksWaitingTermination+0x54>)
 80051ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80051cc:	4b0b      	ldr	r3, [pc, #44]	@ (80051fc <prvCheckTasksWaitingTermination+0x58>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3b01      	subs	r3, #1
 80051d2:	4a0a      	ldr	r2, [pc, #40]	@ (80051fc <prvCheckTasksWaitingTermination+0x58>)
 80051d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80051d6:	f000 fa31 	bl	800563c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f810 	bl	8005200 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051e0:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <prvCheckTasksWaitingTermination+0x58>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e1      	bne.n	80051ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	200008c4 	.word	0x200008c4
 80051f8:	200008f0 	.word	0x200008f0
 80051fc:	200008d8 	.word	0x200008d8

08005200 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	334c      	adds	r3, #76	@ 0x4c
 800520c:	4618      	mov	r0, r3
 800520e:	f000 fe17 	bl	8005e40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005218:	2b00      	cmp	r3, #0
 800521a:	d108      	bne.n	800522e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fb87 	bl	8005934 <vPortFree>
				vPortFree( pxTCB );
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 fb84 	bl	8005934 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800522c:	e019      	b.n	8005262 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005234:	2b01      	cmp	r3, #1
 8005236:	d103      	bne.n	8005240 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 fb7b 	bl	8005934 <vPortFree>
	}
 800523e:	e010      	b.n	8005262 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005246:	2b02      	cmp	r3, #2
 8005248:	d00b      	beq.n	8005262 <prvDeleteTCB+0x62>
	__asm volatile
 800524a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	60fb      	str	r3, [r7, #12]
}
 800525c:	bf00      	nop
 800525e:	bf00      	nop
 8005260:	e7fd      	b.n	800525e <prvDeleteTCB+0x5e>
	}
 8005262:	bf00      	nop
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
	...

0800526c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005272:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <prvResetNextTaskUnblockTime+0x38>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d104      	bne.n	8005286 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800527c:	4b0a      	ldr	r3, [pc, #40]	@ (80052a8 <prvResetNextTaskUnblockTime+0x3c>)
 800527e:	f04f 32ff 	mov.w	r2, #4294967295
 8005282:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005284:	e008      	b.n	8005298 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005286:	4b07      	ldr	r3, [pc, #28]	@ (80052a4 <prvResetNextTaskUnblockTime+0x38>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4a04      	ldr	r2, [pc, #16]	@ (80052a8 <prvResetNextTaskUnblockTime+0x3c>)
 8005296:	6013      	str	r3, [r2, #0]
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	200008a8 	.word	0x200008a8
 80052a8:	20000910 	.word	0x20000910

080052ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80052b6:	4b29      	ldr	r3, [pc, #164]	@ (800535c <prvAddCurrentTaskToDelayedList+0xb0>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052bc:	4b28      	ldr	r3, [pc, #160]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3304      	adds	r3, #4
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7ff fad3 	bl	800486e <uxListRemove>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10b      	bne.n	80052e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80052ce:	4b24      	ldr	r3, [pc, #144]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d4:	2201      	movs	r2, #1
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	43da      	mvns	r2, r3
 80052dc:	4b21      	ldr	r3, [pc, #132]	@ (8005364 <prvAddCurrentTaskToDelayedList+0xb8>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4013      	ands	r3, r2
 80052e2:	4a20      	ldr	r2, [pc, #128]	@ (8005364 <prvAddCurrentTaskToDelayedList+0xb8>)
 80052e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ec:	d10a      	bne.n	8005304 <prvAddCurrentTaskToDelayedList+0x58>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d007      	beq.n	8005304 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3304      	adds	r3, #4
 80052fa:	4619      	mov	r1, r3
 80052fc:	481a      	ldr	r0, [pc, #104]	@ (8005368 <prvAddCurrentTaskToDelayedList+0xbc>)
 80052fe:	f7ff fa59 	bl	80047b4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005302:	e026      	b.n	8005352 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4413      	add	r3, r2
 800530a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800530c:	4b14      	ldr	r3, [pc, #80]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68ba      	ldr	r2, [r7, #8]
 8005312:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	429a      	cmp	r2, r3
 800531a:	d209      	bcs.n	8005330 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800531c:	4b13      	ldr	r3, [pc, #76]	@ (800536c <prvAddCurrentTaskToDelayedList+0xc0>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b0f      	ldr	r3, [pc, #60]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3304      	adds	r3, #4
 8005326:	4619      	mov	r1, r3
 8005328:	4610      	mov	r0, r2
 800532a:	f7ff fa67 	bl	80047fc <vListInsert>
}
 800532e:	e010      	b.n	8005352 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005330:	4b0f      	ldr	r3, [pc, #60]	@ (8005370 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	4b0a      	ldr	r3, [pc, #40]	@ (8005360 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3304      	adds	r3, #4
 800533a:	4619      	mov	r1, r3
 800533c:	4610      	mov	r0, r2
 800533e:	f7ff fa5d 	bl	80047fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005342:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	429a      	cmp	r2, r3
 800534a:	d202      	bcs.n	8005352 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800534c:	4a09      	ldr	r2, [pc, #36]	@ (8005374 <prvAddCurrentTaskToDelayedList+0xc8>)
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	6013      	str	r3, [r2, #0]
}
 8005352:	bf00      	nop
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	200008f4 	.word	0x200008f4
 8005360:	200007f0 	.word	0x200007f0
 8005364:	200008f8 	.word	0x200008f8
 8005368:	200008dc 	.word	0x200008dc
 800536c:	200008ac 	.word	0x200008ac
 8005370:	200008a8 	.word	0x200008a8
 8005374:	20000910 	.word	0x20000910

08005378 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	3b04      	subs	r3, #4
 8005388:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	3b04      	subs	r3, #4
 8005396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f023 0201 	bic.w	r2, r3, #1
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3b04      	subs	r3, #4
 80053a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80053a8:	4a0c      	ldr	r2, [pc, #48]	@ (80053dc <pxPortInitialiseStack+0x64>)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	3b14      	subs	r3, #20
 80053b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	3b04      	subs	r3, #4
 80053be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f06f 0202 	mvn.w	r2, #2
 80053c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	3b20      	subs	r3, #32
 80053cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80053ce:	68fb      	ldr	r3, [r7, #12]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr
 80053dc:	080053e1 	.word	0x080053e1

080053e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80053e6:	2300      	movs	r3, #0
 80053e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80053ea:	4b13      	ldr	r3, [pc, #76]	@ (8005438 <prvTaskExitError+0x58>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d00b      	beq.n	800540c <prvTaskExitError+0x2c>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	60fb      	str	r3, [r7, #12]
}
 8005406:	bf00      	nop
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <prvTaskExitError+0x28>
	__asm volatile
 800540c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005410:	f383 8811 	msr	BASEPRI, r3
 8005414:	f3bf 8f6f 	isb	sy
 8005418:	f3bf 8f4f 	dsb	sy
 800541c:	60bb      	str	r3, [r7, #8]
}
 800541e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005420:	bf00      	nop
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d0fc      	beq.n	8005422 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005428:	bf00      	nop
 800542a:	bf00      	nop
 800542c:	3714      	adds	r7, #20
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	2000000c 	.word	0x2000000c
 800543c:	00000000 	.word	0x00000000

08005440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005440:	4b07      	ldr	r3, [pc, #28]	@ (8005460 <pxCurrentTCBConst2>)
 8005442:	6819      	ldr	r1, [r3, #0]
 8005444:	6808      	ldr	r0, [r1, #0]
 8005446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544a:	f380 8809 	msr	PSP, r0
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f04f 0000 	mov.w	r0, #0
 8005456:	f380 8811 	msr	BASEPRI, r0
 800545a:	4770      	bx	lr
 800545c:	f3af 8000 	nop.w

08005460 <pxCurrentTCBConst2>:
 8005460:	200007f0 	.word	0x200007f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005464:	bf00      	nop
 8005466:	bf00      	nop

08005468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005468:	4808      	ldr	r0, [pc, #32]	@ (800548c <prvPortStartFirstTask+0x24>)
 800546a:	6800      	ldr	r0, [r0, #0]
 800546c:	6800      	ldr	r0, [r0, #0]
 800546e:	f380 8808 	msr	MSP, r0
 8005472:	f04f 0000 	mov.w	r0, #0
 8005476:	f380 8814 	msr	CONTROL, r0
 800547a:	b662      	cpsie	i
 800547c:	b661      	cpsie	f
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	df00      	svc	0
 8005488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800548a:	bf00      	nop
 800548c:	e000ed08 	.word	0xe000ed08

08005490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005496:	4b47      	ldr	r3, [pc, #284]	@ (80055b4 <xPortStartScheduler+0x124>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a47      	ldr	r2, [pc, #284]	@ (80055b8 <xPortStartScheduler+0x128>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d10b      	bne.n	80054b8 <xPortStartScheduler+0x28>
	__asm volatile
 80054a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a4:	f383 8811 	msr	BASEPRI, r3
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	f3bf 8f4f 	dsb	sy
 80054b0:	60fb      	str	r3, [r7, #12]
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	e7fd      	b.n	80054b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80054b8:	4b3e      	ldr	r3, [pc, #248]	@ (80055b4 <xPortStartScheduler+0x124>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3f      	ldr	r2, [pc, #252]	@ (80055bc <xPortStartScheduler+0x12c>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d10b      	bne.n	80054da <xPortStartScheduler+0x4a>
	__asm volatile
 80054c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c6:	f383 8811 	msr	BASEPRI, r3
 80054ca:	f3bf 8f6f 	isb	sy
 80054ce:	f3bf 8f4f 	dsb	sy
 80054d2:	613b      	str	r3, [r7, #16]
}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	e7fd      	b.n	80054d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80054da:	4b39      	ldr	r3, [pc, #228]	@ (80055c0 <xPortStartScheduler+0x130>)
 80054dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	22ff      	movs	r2, #255	@ 0xff
 80054ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	4b31      	ldr	r3, [pc, #196]	@ (80055c4 <xPortStartScheduler+0x134>)
 8005500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005502:	4b31      	ldr	r3, [pc, #196]	@ (80055c8 <xPortStartScheduler+0x138>)
 8005504:	2207      	movs	r2, #7
 8005506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005508:	e009      	b.n	800551e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800550a:	4b2f      	ldr	r3, [pc, #188]	@ (80055c8 <xPortStartScheduler+0x138>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3b01      	subs	r3, #1
 8005510:	4a2d      	ldr	r2, [pc, #180]	@ (80055c8 <xPortStartScheduler+0x138>)
 8005512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005514:	78fb      	ldrb	r3, [r7, #3]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	b2db      	uxtb	r3, r3
 800551c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800551e:	78fb      	ldrb	r3, [r7, #3]
 8005520:	b2db      	uxtb	r3, r3
 8005522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005526:	2b80      	cmp	r3, #128	@ 0x80
 8005528:	d0ef      	beq.n	800550a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800552a:	4b27      	ldr	r3, [pc, #156]	@ (80055c8 <xPortStartScheduler+0x138>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f1c3 0307 	rsb	r3, r3, #7
 8005532:	2b04      	cmp	r3, #4
 8005534:	d00b      	beq.n	800554e <xPortStartScheduler+0xbe>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	60bb      	str	r3, [r7, #8]
}
 8005548:	bf00      	nop
 800554a:	bf00      	nop
 800554c:	e7fd      	b.n	800554a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800554e:	4b1e      	ldr	r3, [pc, #120]	@ (80055c8 <xPortStartScheduler+0x138>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	021b      	lsls	r3, r3, #8
 8005554:	4a1c      	ldr	r2, [pc, #112]	@ (80055c8 <xPortStartScheduler+0x138>)
 8005556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005558:	4b1b      	ldr	r3, [pc, #108]	@ (80055c8 <xPortStartScheduler+0x138>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005560:	4a19      	ldr	r2, [pc, #100]	@ (80055c8 <xPortStartScheduler+0x138>)
 8005562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	b2da      	uxtb	r2, r3
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800556c:	4b17      	ldr	r3, [pc, #92]	@ (80055cc <xPortStartScheduler+0x13c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a16      	ldr	r2, [pc, #88]	@ (80055cc <xPortStartScheduler+0x13c>)
 8005572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005578:	4b14      	ldr	r3, [pc, #80]	@ (80055cc <xPortStartScheduler+0x13c>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a13      	ldr	r2, [pc, #76]	@ (80055cc <xPortStartScheduler+0x13c>)
 800557e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005584:	f000 f8da 	bl	800573c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005588:	4b11      	ldr	r3, [pc, #68]	@ (80055d0 <xPortStartScheduler+0x140>)
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800558e:	f000 f8f9 	bl	8005784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005592:	4b10      	ldr	r3, [pc, #64]	@ (80055d4 <xPortStartScheduler+0x144>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a0f      	ldr	r2, [pc, #60]	@ (80055d4 <xPortStartScheduler+0x144>)
 8005598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800559c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800559e:	f7ff ff63 	bl	8005468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80055a2:	f7ff fd43 	bl	800502c <vTaskSwitchContext>
	prvTaskExitError();
 80055a6:	f7ff ff1b 	bl	80053e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	e000ed00 	.word	0xe000ed00
 80055b8:	410fc271 	.word	0x410fc271
 80055bc:	410fc270 	.word	0x410fc270
 80055c0:	e000e400 	.word	0xe000e400
 80055c4:	2000091c 	.word	0x2000091c
 80055c8:	20000920 	.word	0x20000920
 80055cc:	e000ed20 	.word	0xe000ed20
 80055d0:	2000000c 	.word	0x2000000c
 80055d4:	e000ef34 	.word	0xe000ef34

080055d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	607b      	str	r3, [r7, #4]
}
 80055f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80055f2:	4b10      	ldr	r3, [pc, #64]	@ (8005634 <vPortEnterCritical+0x5c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3301      	adds	r3, #1
 80055f8:	4a0e      	ldr	r2, [pc, #56]	@ (8005634 <vPortEnterCritical+0x5c>)
 80055fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80055fc:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <vPortEnterCritical+0x5c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d110      	bne.n	8005626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005604:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <vPortEnterCritical+0x60>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <vPortEnterCritical+0x4e>
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	603b      	str	r3, [r7, #0]
}
 8005620:	bf00      	nop
 8005622:	bf00      	nop
 8005624:	e7fd      	b.n	8005622 <vPortEnterCritical+0x4a>
	}
}
 8005626:	bf00      	nop
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	2000000c 	.word	0x2000000c
 8005638:	e000ed04 	.word	0xe000ed04

0800563c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005642:	4b12      	ldr	r3, [pc, #72]	@ (800568c <vPortExitCritical+0x50>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10b      	bne.n	8005662 <vPortExitCritical+0x26>
	__asm volatile
 800564a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564e:	f383 8811 	msr	BASEPRI, r3
 8005652:	f3bf 8f6f 	isb	sy
 8005656:	f3bf 8f4f 	dsb	sy
 800565a:	607b      	str	r3, [r7, #4]
}
 800565c:	bf00      	nop
 800565e:	bf00      	nop
 8005660:	e7fd      	b.n	800565e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005662:	4b0a      	ldr	r3, [pc, #40]	@ (800568c <vPortExitCritical+0x50>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3b01      	subs	r3, #1
 8005668:	4a08      	ldr	r2, [pc, #32]	@ (800568c <vPortExitCritical+0x50>)
 800566a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800566c:	4b07      	ldr	r3, [pc, #28]	@ (800568c <vPortExitCritical+0x50>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d105      	bne.n	8005680 <vPortExitCritical+0x44>
 8005674:	2300      	movs	r3, #0
 8005676:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800567e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	2000000c 	.word	0x2000000c

08005690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005690:	f3ef 8009 	mrs	r0, PSP
 8005694:	f3bf 8f6f 	isb	sy
 8005698:	4b15      	ldr	r3, [pc, #84]	@ (80056f0 <pxCurrentTCBConst>)
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	f01e 0f10 	tst.w	lr, #16
 80056a0:	bf08      	it	eq
 80056a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80056a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056aa:	6010      	str	r0, [r2, #0]
 80056ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80056b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80056b4:	f380 8811 	msr	BASEPRI, r0
 80056b8:	f3bf 8f4f 	dsb	sy
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f7ff fcb4 	bl	800502c <vTaskSwitchContext>
 80056c4:	f04f 0000 	mov.w	r0, #0
 80056c8:	f380 8811 	msr	BASEPRI, r0
 80056cc:	bc09      	pop	{r0, r3}
 80056ce:	6819      	ldr	r1, [r3, #0]
 80056d0:	6808      	ldr	r0, [r1, #0]
 80056d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d6:	f01e 0f10 	tst.w	lr, #16
 80056da:	bf08      	it	eq
 80056dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80056e0:	f380 8809 	msr	PSP, r0
 80056e4:	f3bf 8f6f 	isb	sy
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	f3af 8000 	nop.w

080056f0 <pxCurrentTCBConst>:
 80056f0:	200007f0 	.word	0x200007f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop

080056f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	607b      	str	r3, [r7, #4]
}
 8005710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005712:	f7ff fbd1 	bl	8004eb8 <xTaskIncrementTick>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800571c:	4b06      	ldr	r3, [pc, #24]	@ (8005738 <SysTick_Handler+0x40>)
 800571e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	2300      	movs	r3, #0
 8005726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	f383 8811 	msr	BASEPRI, r3
}
 800572e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	e000ed04 	.word	0xe000ed04

0800573c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005740:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <vPortSetupTimerInterrupt+0x34>)
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005746:	4b0b      	ldr	r3, [pc, #44]	@ (8005774 <vPortSetupTimerInterrupt+0x38>)
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800574c:	4b0a      	ldr	r3, [pc, #40]	@ (8005778 <vPortSetupTimerInterrupt+0x3c>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a0a      	ldr	r2, [pc, #40]	@ (800577c <vPortSetupTimerInterrupt+0x40>)
 8005752:	fba2 2303 	umull	r2, r3, r2, r3
 8005756:	099b      	lsrs	r3, r3, #6
 8005758:	4a09      	ldr	r2, [pc, #36]	@ (8005780 <vPortSetupTimerInterrupt+0x44>)
 800575a:	3b01      	subs	r3, #1
 800575c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800575e:	4b04      	ldr	r3, [pc, #16]	@ (8005770 <vPortSetupTimerInterrupt+0x34>)
 8005760:	2207      	movs	r2, #7
 8005762:	601a      	str	r2, [r3, #0]
}
 8005764:	bf00      	nop
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	e000e010 	.word	0xe000e010
 8005774:	e000e018 	.word	0xe000e018
 8005778:	20000000 	.word	0x20000000
 800577c:	10624dd3 	.word	0x10624dd3
 8005780:	e000e014 	.word	0xe000e014

08005784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005794 <vPortEnableVFP+0x10>
 8005788:	6801      	ldr	r1, [r0, #0]
 800578a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800578e:	6001      	str	r1, [r0, #0]
 8005790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005792:	bf00      	nop
 8005794:	e000ed88 	.word	0xe000ed88

08005798 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08a      	sub	sp, #40	@ 0x28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80057a4:	f7ff fadc 	bl	8004d60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80057a8:	4b5c      	ldr	r3, [pc, #368]	@ (800591c <pvPortMalloc+0x184>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80057b0:	f000 f924 	bl	80059fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80057b4:	4b5a      	ldr	r3, [pc, #360]	@ (8005920 <pvPortMalloc+0x188>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f040 8095 	bne.w	80058ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01e      	beq.n	8005806 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80057c8:	2208      	movs	r2, #8
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4413      	add	r3, r2
 80057ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d015      	beq.n	8005806 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f023 0307 	bic.w	r3, r3, #7
 80057e0:	3308      	adds	r3, #8
 80057e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00b      	beq.n	8005806 <pvPortMalloc+0x6e>
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	617b      	str	r3, [r7, #20]
}
 8005800:	bf00      	nop
 8005802:	bf00      	nop
 8005804:	e7fd      	b.n	8005802 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d06f      	beq.n	80058ec <pvPortMalloc+0x154>
 800580c:	4b45      	ldr	r3, [pc, #276]	@ (8005924 <pvPortMalloc+0x18c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	429a      	cmp	r2, r3
 8005814:	d86a      	bhi.n	80058ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005816:	4b44      	ldr	r3, [pc, #272]	@ (8005928 <pvPortMalloc+0x190>)
 8005818:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800581a:	4b43      	ldr	r3, [pc, #268]	@ (8005928 <pvPortMalloc+0x190>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005820:	e004      	b.n	800582c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800582c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	429a      	cmp	r2, r3
 8005834:	d903      	bls.n	800583e <pvPortMalloc+0xa6>
 8005836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1f1      	bne.n	8005822 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800583e:	4b37      	ldr	r3, [pc, #220]	@ (800591c <pvPortMalloc+0x184>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005844:	429a      	cmp	r2, r3
 8005846:	d051      	beq.n	80058ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2208      	movs	r2, #8
 800584e:	4413      	add	r3, r2
 8005850:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	1ad2      	subs	r2, r2, r3
 8005862:	2308      	movs	r3, #8
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	429a      	cmp	r2, r3
 8005868:	d920      	bls.n	80058ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800586a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4413      	add	r3, r2
 8005870:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	f003 0307 	and.w	r3, r3, #7
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00b      	beq.n	8005894 <pvPortMalloc+0xfc>
	__asm volatile
 800587c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005880:	f383 8811 	msr	BASEPRI, r3
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	f3bf 8f4f 	dsb	sy
 800588c:	613b      	str	r3, [r7, #16]
}
 800588e:	bf00      	nop
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	1ad2      	subs	r2, r2, r3
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80058a6:	69b8      	ldr	r0, [r7, #24]
 80058a8:	f000 f90a 	bl	8005ac0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005924 <pvPortMalloc+0x18c>)
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005924 <pvPortMalloc+0x18c>)
 80058b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005924 <pvPortMalloc+0x18c>)
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	4b1b      	ldr	r3, [pc, #108]	@ (800592c <pvPortMalloc+0x194>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d203      	bcs.n	80058ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80058c6:	4b17      	ldr	r3, [pc, #92]	@ (8005924 <pvPortMalloc+0x18c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a18      	ldr	r2, [pc, #96]	@ (800592c <pvPortMalloc+0x194>)
 80058cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80058ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	4b13      	ldr	r3, [pc, #76]	@ (8005920 <pvPortMalloc+0x188>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	431a      	orrs	r2, r3
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80058dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80058e2:	4b13      	ldr	r3, [pc, #76]	@ (8005930 <pvPortMalloc+0x198>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3301      	adds	r3, #1
 80058e8:	4a11      	ldr	r2, [pc, #68]	@ (8005930 <pvPortMalloc+0x198>)
 80058ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80058ec:	f7ff fa46 	bl	8004d7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f003 0307 	and.w	r3, r3, #7
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00b      	beq.n	8005912 <pvPortMalloc+0x17a>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	60fb      	str	r3, [r7, #12]
}
 800590c:	bf00      	nop
 800590e:	bf00      	nop
 8005910:	e7fd      	b.n	800590e <pvPortMalloc+0x176>
	return pvReturn;
 8005912:	69fb      	ldr	r3, [r7, #28]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3728      	adds	r7, #40	@ 0x28
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	200014e4 	.word	0x200014e4
 8005920:	200014f8 	.word	0x200014f8
 8005924:	200014e8 	.word	0x200014e8
 8005928:	200014dc 	.word	0x200014dc
 800592c:	200014ec 	.word	0x200014ec
 8005930:	200014f0 	.word	0x200014f0

08005934 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d04f      	beq.n	80059e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005946:	2308      	movs	r3, #8
 8005948:	425b      	negs	r3, r3
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4413      	add	r3, r2
 800594e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	4b25      	ldr	r3, [pc, #148]	@ (80059f0 <vPortFree+0xbc>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4013      	ands	r3, r2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10b      	bne.n	800597a <vPortFree+0x46>
	__asm volatile
 8005962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	60fb      	str	r3, [r7, #12]
}
 8005974:	bf00      	nop
 8005976:	bf00      	nop
 8005978:	e7fd      	b.n	8005976 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00b      	beq.n	800599a <vPortFree+0x66>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	60bb      	str	r3, [r7, #8]
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	4b14      	ldr	r3, [pc, #80]	@ (80059f0 <vPortFree+0xbc>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4013      	ands	r3, r2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d01e      	beq.n	80059e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d11a      	bne.n	80059e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	4b0e      	ldr	r3, [pc, #56]	@ (80059f0 <vPortFree+0xbc>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	43db      	mvns	r3, r3
 80059ba:	401a      	ands	r2, r3
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80059c0:	f7ff f9ce 	bl	8004d60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	4b0a      	ldr	r3, [pc, #40]	@ (80059f4 <vPortFree+0xc0>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4413      	add	r3, r2
 80059ce:	4a09      	ldr	r2, [pc, #36]	@ (80059f4 <vPortFree+0xc0>)
 80059d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80059d2:	6938      	ldr	r0, [r7, #16]
 80059d4:	f000 f874 	bl	8005ac0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80059d8:	4b07      	ldr	r3, [pc, #28]	@ (80059f8 <vPortFree+0xc4>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3301      	adds	r3, #1
 80059de:	4a06      	ldr	r2, [pc, #24]	@ (80059f8 <vPortFree+0xc4>)
 80059e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80059e2:	f7ff f9cb 	bl	8004d7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80059e6:	bf00      	nop
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	200014f8 	.word	0x200014f8
 80059f4:	200014e8 	.word	0x200014e8
 80059f8:	200014f4 	.word	0x200014f4

080059fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a02:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005a06:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a08:	4b27      	ldr	r3, [pc, #156]	@ (8005aa8 <prvHeapInit+0xac>)
 8005a0a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00c      	beq.n	8005a30 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	3307      	adds	r3, #7
 8005a1a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0307 	bic.w	r3, r3, #7
 8005a22:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8005aa8 <prvHeapInit+0xac>)
 8005a2c:	4413      	add	r3, r2
 8005a2e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a34:	4a1d      	ldr	r2, [pc, #116]	@ (8005aac <prvHeapInit+0xb0>)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8005aac <prvHeapInit+0xb0>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	4413      	add	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005a48:	2208      	movs	r2, #8
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	1a9b      	subs	r3, r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0307 	bic.w	r3, r3, #7
 8005a56:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4a15      	ldr	r2, [pc, #84]	@ (8005ab0 <prvHeapInit+0xb4>)
 8005a5c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005a5e:	4b14      	ldr	r3, [pc, #80]	@ (8005ab0 <prvHeapInit+0xb4>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2200      	movs	r2, #0
 8005a64:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005a66:	4b12      	ldr	r3, [pc, #72]	@ (8005ab0 <prvHeapInit+0xb4>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	1ad2      	subs	r2, r2, r3
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab0 <prvHeapInit+0xb4>)
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	4a0a      	ldr	r2, [pc, #40]	@ (8005ab4 <prvHeapInit+0xb8>)
 8005a8a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	4a09      	ldr	r2, [pc, #36]	@ (8005ab8 <prvHeapInit+0xbc>)
 8005a92:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a94:	4b09      	ldr	r3, [pc, #36]	@ (8005abc <prvHeapInit+0xc0>)
 8005a96:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005a9a:	601a      	str	r2, [r3, #0]
}
 8005a9c:	bf00      	nop
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	20000924 	.word	0x20000924
 8005aac:	200014dc 	.word	0x200014dc
 8005ab0:	200014e4 	.word	0x200014e4
 8005ab4:	200014ec 	.word	0x200014ec
 8005ab8:	200014e8 	.word	0x200014e8
 8005abc:	200014f8 	.word	0x200014f8

08005ac0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ac8:	4b28      	ldr	r3, [pc, #160]	@ (8005b6c <prvInsertBlockIntoFreeList+0xac>)
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	e002      	b.n	8005ad4 <prvInsertBlockIntoFreeList+0x14>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d8f7      	bhi.n	8005ace <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	4413      	add	r3, r2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d108      	bne.n	8005b02 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	441a      	add	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	441a      	add	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d118      	bne.n	8005b48 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	4b15      	ldr	r3, [pc, #84]	@ (8005b70 <prvInsertBlockIntoFreeList+0xb0>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d00d      	beq.n	8005b3e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	441a      	add	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	e008      	b.n	8005b50 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b70 <prvInsertBlockIntoFreeList+0xb0>)
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	e003      	b.n	8005b50 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d002      	beq.n	8005b5e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b5e:	bf00      	nop
 8005b60:	3714      	adds	r7, #20
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	200014dc 	.word	0x200014dc
 8005b70:	200014e4 	.word	0x200014e4

08005b74 <std>:
 8005b74:	2300      	movs	r3, #0
 8005b76:	b510      	push	{r4, lr}
 8005b78:	4604      	mov	r4, r0
 8005b7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b82:	6083      	str	r3, [r0, #8]
 8005b84:	8181      	strh	r1, [r0, #12]
 8005b86:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b88:	81c2      	strh	r2, [r0, #14]
 8005b8a:	6183      	str	r3, [r0, #24]
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	2208      	movs	r2, #8
 8005b90:	305c      	adds	r0, #92	@ 0x5c
 8005b92:	f000 f93c 	bl	8005e0e <memset>
 8005b96:	4b0d      	ldr	r3, [pc, #52]	@ (8005bcc <std+0x58>)
 8005b98:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd0 <std+0x5c>)
 8005b9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd4 <std+0x60>)
 8005ba0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd8 <std+0x64>)
 8005ba4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bdc <std+0x68>)
 8005ba8:	6224      	str	r4, [r4, #32]
 8005baa:	429c      	cmp	r4, r3
 8005bac:	d006      	beq.n	8005bbc <std+0x48>
 8005bae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bb2:	4294      	cmp	r4, r2
 8005bb4:	d002      	beq.n	8005bbc <std+0x48>
 8005bb6:	33d0      	adds	r3, #208	@ 0xd0
 8005bb8:	429c      	cmp	r4, r3
 8005bba:	d105      	bne.n	8005bc8 <std+0x54>
 8005bbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bc4:	f000 b9fa 	b.w	8005fbc <__retarget_lock_init_recursive>
 8005bc8:	bd10      	pop	{r4, pc}
 8005bca:	bf00      	nop
 8005bcc:	08005d89 	.word	0x08005d89
 8005bd0:	08005dab 	.word	0x08005dab
 8005bd4:	08005de3 	.word	0x08005de3
 8005bd8:	08005e07 	.word	0x08005e07
 8005bdc:	200014fc 	.word	0x200014fc

08005be0 <stdio_exit_handler>:
 8005be0:	4a02      	ldr	r2, [pc, #8]	@ (8005bec <stdio_exit_handler+0xc>)
 8005be2:	4903      	ldr	r1, [pc, #12]	@ (8005bf0 <stdio_exit_handler+0x10>)
 8005be4:	4803      	ldr	r0, [pc, #12]	@ (8005bf4 <stdio_exit_handler+0x14>)
 8005be6:	f000 b869 	b.w	8005cbc <_fwalk_sglue>
 8005bea:	bf00      	nop
 8005bec:	20000010 	.word	0x20000010
 8005bf0:	08006b25 	.word	0x08006b25
 8005bf4:	20000020 	.word	0x20000020

08005bf8 <cleanup_stdio>:
 8005bf8:	6841      	ldr	r1, [r0, #4]
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8005c2c <cleanup_stdio+0x34>)
 8005bfc:	4299      	cmp	r1, r3
 8005bfe:	b510      	push	{r4, lr}
 8005c00:	4604      	mov	r4, r0
 8005c02:	d001      	beq.n	8005c08 <cleanup_stdio+0x10>
 8005c04:	f000 ff8e 	bl	8006b24 <_fflush_r>
 8005c08:	68a1      	ldr	r1, [r4, #8]
 8005c0a:	4b09      	ldr	r3, [pc, #36]	@ (8005c30 <cleanup_stdio+0x38>)
 8005c0c:	4299      	cmp	r1, r3
 8005c0e:	d002      	beq.n	8005c16 <cleanup_stdio+0x1e>
 8005c10:	4620      	mov	r0, r4
 8005c12:	f000 ff87 	bl	8006b24 <_fflush_r>
 8005c16:	68e1      	ldr	r1, [r4, #12]
 8005c18:	4b06      	ldr	r3, [pc, #24]	@ (8005c34 <cleanup_stdio+0x3c>)
 8005c1a:	4299      	cmp	r1, r3
 8005c1c:	d004      	beq.n	8005c28 <cleanup_stdio+0x30>
 8005c1e:	4620      	mov	r0, r4
 8005c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c24:	f000 bf7e 	b.w	8006b24 <_fflush_r>
 8005c28:	bd10      	pop	{r4, pc}
 8005c2a:	bf00      	nop
 8005c2c:	200014fc 	.word	0x200014fc
 8005c30:	20001564 	.word	0x20001564
 8005c34:	200015cc 	.word	0x200015cc

08005c38 <global_stdio_init.part.0>:
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c68 <global_stdio_init.part.0+0x30>)
 8005c3c:	4c0b      	ldr	r4, [pc, #44]	@ (8005c6c <global_stdio_init.part.0+0x34>)
 8005c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c70 <global_stdio_init.part.0+0x38>)
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	4620      	mov	r0, r4
 8005c44:	2200      	movs	r2, #0
 8005c46:	2104      	movs	r1, #4
 8005c48:	f7ff ff94 	bl	8005b74 <std>
 8005c4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c50:	2201      	movs	r2, #1
 8005c52:	2109      	movs	r1, #9
 8005c54:	f7ff ff8e 	bl	8005b74 <std>
 8005c58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c62:	2112      	movs	r1, #18
 8005c64:	f7ff bf86 	b.w	8005b74 <std>
 8005c68:	20001634 	.word	0x20001634
 8005c6c:	200014fc 	.word	0x200014fc
 8005c70:	08005be1 	.word	0x08005be1

08005c74 <__sfp_lock_acquire>:
 8005c74:	4801      	ldr	r0, [pc, #4]	@ (8005c7c <__sfp_lock_acquire+0x8>)
 8005c76:	f000 b9a2 	b.w	8005fbe <__retarget_lock_acquire_recursive>
 8005c7a:	bf00      	nop
 8005c7c:	2000163d 	.word	0x2000163d

08005c80 <__sfp_lock_release>:
 8005c80:	4801      	ldr	r0, [pc, #4]	@ (8005c88 <__sfp_lock_release+0x8>)
 8005c82:	f000 b99d 	b.w	8005fc0 <__retarget_lock_release_recursive>
 8005c86:	bf00      	nop
 8005c88:	2000163d 	.word	0x2000163d

08005c8c <__sinit>:
 8005c8c:	b510      	push	{r4, lr}
 8005c8e:	4604      	mov	r4, r0
 8005c90:	f7ff fff0 	bl	8005c74 <__sfp_lock_acquire>
 8005c94:	6a23      	ldr	r3, [r4, #32]
 8005c96:	b11b      	cbz	r3, 8005ca0 <__sinit+0x14>
 8005c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c9c:	f7ff bff0 	b.w	8005c80 <__sfp_lock_release>
 8005ca0:	4b04      	ldr	r3, [pc, #16]	@ (8005cb4 <__sinit+0x28>)
 8005ca2:	6223      	str	r3, [r4, #32]
 8005ca4:	4b04      	ldr	r3, [pc, #16]	@ (8005cb8 <__sinit+0x2c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1f5      	bne.n	8005c98 <__sinit+0xc>
 8005cac:	f7ff ffc4 	bl	8005c38 <global_stdio_init.part.0>
 8005cb0:	e7f2      	b.n	8005c98 <__sinit+0xc>
 8005cb2:	bf00      	nop
 8005cb4:	08005bf9 	.word	0x08005bf9
 8005cb8:	20001634 	.word	0x20001634

08005cbc <_fwalk_sglue>:
 8005cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cc0:	4607      	mov	r7, r0
 8005cc2:	4688      	mov	r8, r1
 8005cc4:	4614      	mov	r4, r2
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ccc:	f1b9 0901 	subs.w	r9, r9, #1
 8005cd0:	d505      	bpl.n	8005cde <_fwalk_sglue+0x22>
 8005cd2:	6824      	ldr	r4, [r4, #0]
 8005cd4:	2c00      	cmp	r4, #0
 8005cd6:	d1f7      	bne.n	8005cc8 <_fwalk_sglue+0xc>
 8005cd8:	4630      	mov	r0, r6
 8005cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cde:	89ab      	ldrh	r3, [r5, #12]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d907      	bls.n	8005cf4 <_fwalk_sglue+0x38>
 8005ce4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	d003      	beq.n	8005cf4 <_fwalk_sglue+0x38>
 8005cec:	4629      	mov	r1, r5
 8005cee:	4638      	mov	r0, r7
 8005cf0:	47c0      	blx	r8
 8005cf2:	4306      	orrs	r6, r0
 8005cf4:	3568      	adds	r5, #104	@ 0x68
 8005cf6:	e7e9      	b.n	8005ccc <_fwalk_sglue+0x10>

08005cf8 <iprintf>:
 8005cf8:	b40f      	push	{r0, r1, r2, r3}
 8005cfa:	b507      	push	{r0, r1, r2, lr}
 8005cfc:	4906      	ldr	r1, [pc, #24]	@ (8005d18 <iprintf+0x20>)
 8005cfe:	ab04      	add	r3, sp, #16
 8005d00:	6808      	ldr	r0, [r1, #0]
 8005d02:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d06:	6881      	ldr	r1, [r0, #8]
 8005d08:	9301      	str	r3, [sp, #4]
 8005d0a:	f000 fbe3 	bl	80064d4 <_vfiprintf_r>
 8005d0e:	b003      	add	sp, #12
 8005d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d14:	b004      	add	sp, #16
 8005d16:	4770      	bx	lr
 8005d18:	2000001c 	.word	0x2000001c

08005d1c <sniprintf>:
 8005d1c:	b40c      	push	{r2, r3}
 8005d1e:	b530      	push	{r4, r5, lr}
 8005d20:	4b18      	ldr	r3, [pc, #96]	@ (8005d84 <sniprintf+0x68>)
 8005d22:	1e0c      	subs	r4, r1, #0
 8005d24:	681d      	ldr	r5, [r3, #0]
 8005d26:	b09d      	sub	sp, #116	@ 0x74
 8005d28:	da08      	bge.n	8005d3c <sniprintf+0x20>
 8005d2a:	238b      	movs	r3, #139	@ 0x8b
 8005d2c:	602b      	str	r3, [r5, #0]
 8005d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d32:	b01d      	add	sp, #116	@ 0x74
 8005d34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d38:	b002      	add	sp, #8
 8005d3a:	4770      	bx	lr
 8005d3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d44:	f04f 0300 	mov.w	r3, #0
 8005d48:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d4a:	bf14      	ite	ne
 8005d4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d50:	4623      	moveq	r3, r4
 8005d52:	9304      	str	r3, [sp, #16]
 8005d54:	9307      	str	r3, [sp, #28]
 8005d56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d5a:	9002      	str	r0, [sp, #8]
 8005d5c:	9006      	str	r0, [sp, #24]
 8005d5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d64:	ab21      	add	r3, sp, #132	@ 0x84
 8005d66:	a902      	add	r1, sp, #8
 8005d68:	4628      	mov	r0, r5
 8005d6a:	9301      	str	r3, [sp, #4]
 8005d6c:	f000 fa8c 	bl	8006288 <_svfiprintf_r>
 8005d70:	1c43      	adds	r3, r0, #1
 8005d72:	bfbc      	itt	lt
 8005d74:	238b      	movlt	r3, #139	@ 0x8b
 8005d76:	602b      	strlt	r3, [r5, #0]
 8005d78:	2c00      	cmp	r4, #0
 8005d7a:	d0da      	beq.n	8005d32 <sniprintf+0x16>
 8005d7c:	9b02      	ldr	r3, [sp, #8]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	701a      	strb	r2, [r3, #0]
 8005d82:	e7d6      	b.n	8005d32 <sniprintf+0x16>
 8005d84:	2000001c 	.word	0x2000001c

08005d88 <__sread>:
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d90:	f000 f8c6 	bl	8005f20 <_read_r>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	bfab      	itete	ge
 8005d98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d9c:	181b      	addge	r3, r3, r0
 8005d9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005da2:	bfac      	ite	ge
 8005da4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005da6:	81a3      	strhlt	r3, [r4, #12]
 8005da8:	bd10      	pop	{r4, pc}

08005daa <__swrite>:
 8005daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dae:	461f      	mov	r7, r3
 8005db0:	898b      	ldrh	r3, [r1, #12]
 8005db2:	05db      	lsls	r3, r3, #23
 8005db4:	4605      	mov	r5, r0
 8005db6:	460c      	mov	r4, r1
 8005db8:	4616      	mov	r6, r2
 8005dba:	d505      	bpl.n	8005dc8 <__swrite+0x1e>
 8005dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc0:	2302      	movs	r3, #2
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f000 f89a 	bl	8005efc <_lseek_r>
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dd2:	81a3      	strh	r3, [r4, #12]
 8005dd4:	4632      	mov	r2, r6
 8005dd6:	463b      	mov	r3, r7
 8005dd8:	4628      	mov	r0, r5
 8005dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dde:	f000 b8b1 	b.w	8005f44 <_write_r>

08005de2 <__sseek>:
 8005de2:	b510      	push	{r4, lr}
 8005de4:	460c      	mov	r4, r1
 8005de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dea:	f000 f887 	bl	8005efc <_lseek_r>
 8005dee:	1c43      	adds	r3, r0, #1
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	bf15      	itete	ne
 8005df4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005df6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dfe:	81a3      	strheq	r3, [r4, #12]
 8005e00:	bf18      	it	ne
 8005e02:	81a3      	strhne	r3, [r4, #12]
 8005e04:	bd10      	pop	{r4, pc}

08005e06 <__sclose>:
 8005e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e0a:	f000 b809 	b.w	8005e20 <_close_r>

08005e0e <memset>:
 8005e0e:	4402      	add	r2, r0
 8005e10:	4603      	mov	r3, r0
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d100      	bne.n	8005e18 <memset+0xa>
 8005e16:	4770      	bx	lr
 8005e18:	f803 1b01 	strb.w	r1, [r3], #1
 8005e1c:	e7f9      	b.n	8005e12 <memset+0x4>
	...

08005e20 <_close_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4d06      	ldr	r5, [pc, #24]	@ (8005e3c <_close_r+0x1c>)
 8005e24:	2300      	movs	r3, #0
 8005e26:	4604      	mov	r4, r0
 8005e28:	4608      	mov	r0, r1
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	f7fa fe69 	bl	8000b02 <_close>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_close_r+0x1a>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_close_r+0x1a>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	20001638 	.word	0x20001638

08005e40 <_reclaim_reent>:
 8005e40:	4b2d      	ldr	r3, [pc, #180]	@ (8005ef8 <_reclaim_reent+0xb8>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4283      	cmp	r3, r0
 8005e46:	b570      	push	{r4, r5, r6, lr}
 8005e48:	4604      	mov	r4, r0
 8005e4a:	d053      	beq.n	8005ef4 <_reclaim_reent+0xb4>
 8005e4c:	69c3      	ldr	r3, [r0, #28]
 8005e4e:	b31b      	cbz	r3, 8005e98 <_reclaim_reent+0x58>
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	b163      	cbz	r3, 8005e6e <_reclaim_reent+0x2e>
 8005e54:	2500      	movs	r5, #0
 8005e56:	69e3      	ldr	r3, [r4, #28]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	5959      	ldr	r1, [r3, r5]
 8005e5c:	b9b1      	cbnz	r1, 8005e8c <_reclaim_reent+0x4c>
 8005e5e:	3504      	adds	r5, #4
 8005e60:	2d80      	cmp	r5, #128	@ 0x80
 8005e62:	d1f8      	bne.n	8005e56 <_reclaim_reent+0x16>
 8005e64:	69e3      	ldr	r3, [r4, #28]
 8005e66:	4620      	mov	r0, r4
 8005e68:	68d9      	ldr	r1, [r3, #12]
 8005e6a:	f000 f8b9 	bl	8005fe0 <_free_r>
 8005e6e:	69e3      	ldr	r3, [r4, #28]
 8005e70:	6819      	ldr	r1, [r3, #0]
 8005e72:	b111      	cbz	r1, 8005e7a <_reclaim_reent+0x3a>
 8005e74:	4620      	mov	r0, r4
 8005e76:	f000 f8b3 	bl	8005fe0 <_free_r>
 8005e7a:	69e3      	ldr	r3, [r4, #28]
 8005e7c:	689d      	ldr	r5, [r3, #8]
 8005e7e:	b15d      	cbz	r5, 8005e98 <_reclaim_reent+0x58>
 8005e80:	4629      	mov	r1, r5
 8005e82:	4620      	mov	r0, r4
 8005e84:	682d      	ldr	r5, [r5, #0]
 8005e86:	f000 f8ab 	bl	8005fe0 <_free_r>
 8005e8a:	e7f8      	b.n	8005e7e <_reclaim_reent+0x3e>
 8005e8c:	680e      	ldr	r6, [r1, #0]
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f000 f8a6 	bl	8005fe0 <_free_r>
 8005e94:	4631      	mov	r1, r6
 8005e96:	e7e1      	b.n	8005e5c <_reclaim_reent+0x1c>
 8005e98:	6961      	ldr	r1, [r4, #20]
 8005e9a:	b111      	cbz	r1, 8005ea2 <_reclaim_reent+0x62>
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f000 f89f 	bl	8005fe0 <_free_r>
 8005ea2:	69e1      	ldr	r1, [r4, #28]
 8005ea4:	b111      	cbz	r1, 8005eac <_reclaim_reent+0x6c>
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f000 f89a 	bl	8005fe0 <_free_r>
 8005eac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005eae:	b111      	cbz	r1, 8005eb6 <_reclaim_reent+0x76>
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f000 f895 	bl	8005fe0 <_free_r>
 8005eb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eb8:	b111      	cbz	r1, 8005ec0 <_reclaim_reent+0x80>
 8005eba:	4620      	mov	r0, r4
 8005ebc:	f000 f890 	bl	8005fe0 <_free_r>
 8005ec0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005ec2:	b111      	cbz	r1, 8005eca <_reclaim_reent+0x8a>
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	f000 f88b 	bl	8005fe0 <_free_r>
 8005eca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005ecc:	b111      	cbz	r1, 8005ed4 <_reclaim_reent+0x94>
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 f886 	bl	8005fe0 <_free_r>
 8005ed4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005ed6:	b111      	cbz	r1, 8005ede <_reclaim_reent+0x9e>
 8005ed8:	4620      	mov	r0, r4
 8005eda:	f000 f881 	bl	8005fe0 <_free_r>
 8005ede:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005ee0:	b111      	cbz	r1, 8005ee8 <_reclaim_reent+0xa8>
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f000 f87c 	bl	8005fe0 <_free_r>
 8005ee8:	6a23      	ldr	r3, [r4, #32]
 8005eea:	b11b      	cbz	r3, 8005ef4 <_reclaim_reent+0xb4>
 8005eec:	4620      	mov	r0, r4
 8005eee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005ef2:	4718      	bx	r3
 8005ef4:	bd70      	pop	{r4, r5, r6, pc}
 8005ef6:	bf00      	nop
 8005ef8:	2000001c 	.word	0x2000001c

08005efc <_lseek_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	4d07      	ldr	r5, [pc, #28]	@ (8005f1c <_lseek_r+0x20>)
 8005f00:	4604      	mov	r4, r0
 8005f02:	4608      	mov	r0, r1
 8005f04:	4611      	mov	r1, r2
 8005f06:	2200      	movs	r2, #0
 8005f08:	602a      	str	r2, [r5, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f7fa fe20 	bl	8000b50 <_lseek>
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	d102      	bne.n	8005f1a <_lseek_r+0x1e>
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	b103      	cbz	r3, 8005f1a <_lseek_r+0x1e>
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	20001638 	.word	0x20001638

08005f20 <_read_r>:
 8005f20:	b538      	push	{r3, r4, r5, lr}
 8005f22:	4d07      	ldr	r5, [pc, #28]	@ (8005f40 <_read_r+0x20>)
 8005f24:	4604      	mov	r4, r0
 8005f26:	4608      	mov	r0, r1
 8005f28:	4611      	mov	r1, r2
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	602a      	str	r2, [r5, #0]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	f7fa fdae 	bl	8000a90 <_read>
 8005f34:	1c43      	adds	r3, r0, #1
 8005f36:	d102      	bne.n	8005f3e <_read_r+0x1e>
 8005f38:	682b      	ldr	r3, [r5, #0]
 8005f3a:	b103      	cbz	r3, 8005f3e <_read_r+0x1e>
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	bd38      	pop	{r3, r4, r5, pc}
 8005f40:	20001638 	.word	0x20001638

08005f44 <_write_r>:
 8005f44:	b538      	push	{r3, r4, r5, lr}
 8005f46:	4d07      	ldr	r5, [pc, #28]	@ (8005f64 <_write_r+0x20>)
 8005f48:	4604      	mov	r4, r0
 8005f4a:	4608      	mov	r0, r1
 8005f4c:	4611      	mov	r1, r2
 8005f4e:	2200      	movs	r2, #0
 8005f50:	602a      	str	r2, [r5, #0]
 8005f52:	461a      	mov	r2, r3
 8005f54:	f7fa fdb9 	bl	8000aca <_write>
 8005f58:	1c43      	adds	r3, r0, #1
 8005f5a:	d102      	bne.n	8005f62 <_write_r+0x1e>
 8005f5c:	682b      	ldr	r3, [r5, #0]
 8005f5e:	b103      	cbz	r3, 8005f62 <_write_r+0x1e>
 8005f60:	6023      	str	r3, [r4, #0]
 8005f62:	bd38      	pop	{r3, r4, r5, pc}
 8005f64:	20001638 	.word	0x20001638

08005f68 <__errno>:
 8005f68:	4b01      	ldr	r3, [pc, #4]	@ (8005f70 <__errno+0x8>)
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	2000001c 	.word	0x2000001c

08005f74 <__libc_init_array>:
 8005f74:	b570      	push	{r4, r5, r6, lr}
 8005f76:	4d0d      	ldr	r5, [pc, #52]	@ (8005fac <__libc_init_array+0x38>)
 8005f78:	4c0d      	ldr	r4, [pc, #52]	@ (8005fb0 <__libc_init_array+0x3c>)
 8005f7a:	1b64      	subs	r4, r4, r5
 8005f7c:	10a4      	asrs	r4, r4, #2
 8005f7e:	2600      	movs	r6, #0
 8005f80:	42a6      	cmp	r6, r4
 8005f82:	d109      	bne.n	8005f98 <__libc_init_array+0x24>
 8005f84:	4d0b      	ldr	r5, [pc, #44]	@ (8005fb4 <__libc_init_array+0x40>)
 8005f86:	4c0c      	ldr	r4, [pc, #48]	@ (8005fb8 <__libc_init_array+0x44>)
 8005f88:	f000 ff6c 	bl	8006e64 <_init>
 8005f8c:	1b64      	subs	r4, r4, r5
 8005f8e:	10a4      	asrs	r4, r4, #2
 8005f90:	2600      	movs	r6, #0
 8005f92:	42a6      	cmp	r6, r4
 8005f94:	d105      	bne.n	8005fa2 <__libc_init_array+0x2e>
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
 8005f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9c:	4798      	blx	r3
 8005f9e:	3601      	adds	r6, #1
 8005fa0:	e7ee      	b.n	8005f80 <__libc_init_array+0xc>
 8005fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa6:	4798      	blx	r3
 8005fa8:	3601      	adds	r6, #1
 8005faa:	e7f2      	b.n	8005f92 <__libc_init_array+0x1e>
 8005fac:	0800703c 	.word	0x0800703c
 8005fb0:	0800703c 	.word	0x0800703c
 8005fb4:	0800703c 	.word	0x0800703c
 8005fb8:	08007040 	.word	0x08007040

08005fbc <__retarget_lock_init_recursive>:
 8005fbc:	4770      	bx	lr

08005fbe <__retarget_lock_acquire_recursive>:
 8005fbe:	4770      	bx	lr

08005fc0 <__retarget_lock_release_recursive>:
 8005fc0:	4770      	bx	lr

08005fc2 <memcpy>:
 8005fc2:	440a      	add	r2, r1
 8005fc4:	4291      	cmp	r1, r2
 8005fc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fca:	d100      	bne.n	8005fce <memcpy+0xc>
 8005fcc:	4770      	bx	lr
 8005fce:	b510      	push	{r4, lr}
 8005fd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fd8:	4291      	cmp	r1, r2
 8005fda:	d1f9      	bne.n	8005fd0 <memcpy+0xe>
 8005fdc:	bd10      	pop	{r4, pc}
	...

08005fe0 <_free_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4605      	mov	r5, r0
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d041      	beq.n	800606c <_free_r+0x8c>
 8005fe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fec:	1f0c      	subs	r4, r1, #4
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	bfb8      	it	lt
 8005ff2:	18e4      	addlt	r4, r4, r3
 8005ff4:	f000 f8e0 	bl	80061b8 <__malloc_lock>
 8005ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8006070 <_free_r+0x90>)
 8005ffa:	6813      	ldr	r3, [r2, #0]
 8005ffc:	b933      	cbnz	r3, 800600c <_free_r+0x2c>
 8005ffe:	6063      	str	r3, [r4, #4]
 8006000:	6014      	str	r4, [r2, #0]
 8006002:	4628      	mov	r0, r5
 8006004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006008:	f000 b8dc 	b.w	80061c4 <__malloc_unlock>
 800600c:	42a3      	cmp	r3, r4
 800600e:	d908      	bls.n	8006022 <_free_r+0x42>
 8006010:	6820      	ldr	r0, [r4, #0]
 8006012:	1821      	adds	r1, r4, r0
 8006014:	428b      	cmp	r3, r1
 8006016:	bf01      	itttt	eq
 8006018:	6819      	ldreq	r1, [r3, #0]
 800601a:	685b      	ldreq	r3, [r3, #4]
 800601c:	1809      	addeq	r1, r1, r0
 800601e:	6021      	streq	r1, [r4, #0]
 8006020:	e7ed      	b.n	8005ffe <_free_r+0x1e>
 8006022:	461a      	mov	r2, r3
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	b10b      	cbz	r3, 800602c <_free_r+0x4c>
 8006028:	42a3      	cmp	r3, r4
 800602a:	d9fa      	bls.n	8006022 <_free_r+0x42>
 800602c:	6811      	ldr	r1, [r2, #0]
 800602e:	1850      	adds	r0, r2, r1
 8006030:	42a0      	cmp	r0, r4
 8006032:	d10b      	bne.n	800604c <_free_r+0x6c>
 8006034:	6820      	ldr	r0, [r4, #0]
 8006036:	4401      	add	r1, r0
 8006038:	1850      	adds	r0, r2, r1
 800603a:	4283      	cmp	r3, r0
 800603c:	6011      	str	r1, [r2, #0]
 800603e:	d1e0      	bne.n	8006002 <_free_r+0x22>
 8006040:	6818      	ldr	r0, [r3, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	6053      	str	r3, [r2, #4]
 8006046:	4408      	add	r0, r1
 8006048:	6010      	str	r0, [r2, #0]
 800604a:	e7da      	b.n	8006002 <_free_r+0x22>
 800604c:	d902      	bls.n	8006054 <_free_r+0x74>
 800604e:	230c      	movs	r3, #12
 8006050:	602b      	str	r3, [r5, #0]
 8006052:	e7d6      	b.n	8006002 <_free_r+0x22>
 8006054:	6820      	ldr	r0, [r4, #0]
 8006056:	1821      	adds	r1, r4, r0
 8006058:	428b      	cmp	r3, r1
 800605a:	bf04      	itt	eq
 800605c:	6819      	ldreq	r1, [r3, #0]
 800605e:	685b      	ldreq	r3, [r3, #4]
 8006060:	6063      	str	r3, [r4, #4]
 8006062:	bf04      	itt	eq
 8006064:	1809      	addeq	r1, r1, r0
 8006066:	6021      	streq	r1, [r4, #0]
 8006068:	6054      	str	r4, [r2, #4]
 800606a:	e7ca      	b.n	8006002 <_free_r+0x22>
 800606c:	bd38      	pop	{r3, r4, r5, pc}
 800606e:	bf00      	nop
 8006070:	20001644 	.word	0x20001644

08006074 <sbrk_aligned>:
 8006074:	b570      	push	{r4, r5, r6, lr}
 8006076:	4e0f      	ldr	r6, [pc, #60]	@ (80060b4 <sbrk_aligned+0x40>)
 8006078:	460c      	mov	r4, r1
 800607a:	6831      	ldr	r1, [r6, #0]
 800607c:	4605      	mov	r5, r0
 800607e:	b911      	cbnz	r1, 8006086 <sbrk_aligned+0x12>
 8006080:	f000 fe26 	bl	8006cd0 <_sbrk_r>
 8006084:	6030      	str	r0, [r6, #0]
 8006086:	4621      	mov	r1, r4
 8006088:	4628      	mov	r0, r5
 800608a:	f000 fe21 	bl	8006cd0 <_sbrk_r>
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	d103      	bne.n	800609a <sbrk_aligned+0x26>
 8006092:	f04f 34ff 	mov.w	r4, #4294967295
 8006096:	4620      	mov	r0, r4
 8006098:	bd70      	pop	{r4, r5, r6, pc}
 800609a:	1cc4      	adds	r4, r0, #3
 800609c:	f024 0403 	bic.w	r4, r4, #3
 80060a0:	42a0      	cmp	r0, r4
 80060a2:	d0f8      	beq.n	8006096 <sbrk_aligned+0x22>
 80060a4:	1a21      	subs	r1, r4, r0
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 fe12 	bl	8006cd0 <_sbrk_r>
 80060ac:	3001      	adds	r0, #1
 80060ae:	d1f2      	bne.n	8006096 <sbrk_aligned+0x22>
 80060b0:	e7ef      	b.n	8006092 <sbrk_aligned+0x1e>
 80060b2:	bf00      	nop
 80060b4:	20001640 	.word	0x20001640

080060b8 <_malloc_r>:
 80060b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060bc:	1ccd      	adds	r5, r1, #3
 80060be:	f025 0503 	bic.w	r5, r5, #3
 80060c2:	3508      	adds	r5, #8
 80060c4:	2d0c      	cmp	r5, #12
 80060c6:	bf38      	it	cc
 80060c8:	250c      	movcc	r5, #12
 80060ca:	2d00      	cmp	r5, #0
 80060cc:	4606      	mov	r6, r0
 80060ce:	db01      	blt.n	80060d4 <_malloc_r+0x1c>
 80060d0:	42a9      	cmp	r1, r5
 80060d2:	d904      	bls.n	80060de <_malloc_r+0x26>
 80060d4:	230c      	movs	r3, #12
 80060d6:	6033      	str	r3, [r6, #0]
 80060d8:	2000      	movs	r0, #0
 80060da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061b4 <_malloc_r+0xfc>
 80060e2:	f000 f869 	bl	80061b8 <__malloc_lock>
 80060e6:	f8d8 3000 	ldr.w	r3, [r8]
 80060ea:	461c      	mov	r4, r3
 80060ec:	bb44      	cbnz	r4, 8006140 <_malloc_r+0x88>
 80060ee:	4629      	mov	r1, r5
 80060f0:	4630      	mov	r0, r6
 80060f2:	f7ff ffbf 	bl	8006074 <sbrk_aligned>
 80060f6:	1c43      	adds	r3, r0, #1
 80060f8:	4604      	mov	r4, r0
 80060fa:	d158      	bne.n	80061ae <_malloc_r+0xf6>
 80060fc:	f8d8 4000 	ldr.w	r4, [r8]
 8006100:	4627      	mov	r7, r4
 8006102:	2f00      	cmp	r7, #0
 8006104:	d143      	bne.n	800618e <_malloc_r+0xd6>
 8006106:	2c00      	cmp	r4, #0
 8006108:	d04b      	beq.n	80061a2 <_malloc_r+0xea>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	4639      	mov	r1, r7
 800610e:	4630      	mov	r0, r6
 8006110:	eb04 0903 	add.w	r9, r4, r3
 8006114:	f000 fddc 	bl	8006cd0 <_sbrk_r>
 8006118:	4581      	cmp	r9, r0
 800611a:	d142      	bne.n	80061a2 <_malloc_r+0xea>
 800611c:	6821      	ldr	r1, [r4, #0]
 800611e:	1a6d      	subs	r5, r5, r1
 8006120:	4629      	mov	r1, r5
 8006122:	4630      	mov	r0, r6
 8006124:	f7ff ffa6 	bl	8006074 <sbrk_aligned>
 8006128:	3001      	adds	r0, #1
 800612a:	d03a      	beq.n	80061a2 <_malloc_r+0xea>
 800612c:	6823      	ldr	r3, [r4, #0]
 800612e:	442b      	add	r3, r5
 8006130:	6023      	str	r3, [r4, #0]
 8006132:	f8d8 3000 	ldr.w	r3, [r8]
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	bb62      	cbnz	r2, 8006194 <_malloc_r+0xdc>
 800613a:	f8c8 7000 	str.w	r7, [r8]
 800613e:	e00f      	b.n	8006160 <_malloc_r+0xa8>
 8006140:	6822      	ldr	r2, [r4, #0]
 8006142:	1b52      	subs	r2, r2, r5
 8006144:	d420      	bmi.n	8006188 <_malloc_r+0xd0>
 8006146:	2a0b      	cmp	r2, #11
 8006148:	d917      	bls.n	800617a <_malloc_r+0xc2>
 800614a:	1961      	adds	r1, r4, r5
 800614c:	42a3      	cmp	r3, r4
 800614e:	6025      	str	r5, [r4, #0]
 8006150:	bf18      	it	ne
 8006152:	6059      	strne	r1, [r3, #4]
 8006154:	6863      	ldr	r3, [r4, #4]
 8006156:	bf08      	it	eq
 8006158:	f8c8 1000 	streq.w	r1, [r8]
 800615c:	5162      	str	r2, [r4, r5]
 800615e:	604b      	str	r3, [r1, #4]
 8006160:	4630      	mov	r0, r6
 8006162:	f000 f82f 	bl	80061c4 <__malloc_unlock>
 8006166:	f104 000b 	add.w	r0, r4, #11
 800616a:	1d23      	adds	r3, r4, #4
 800616c:	f020 0007 	bic.w	r0, r0, #7
 8006170:	1ac2      	subs	r2, r0, r3
 8006172:	bf1c      	itt	ne
 8006174:	1a1b      	subne	r3, r3, r0
 8006176:	50a3      	strne	r3, [r4, r2]
 8006178:	e7af      	b.n	80060da <_malloc_r+0x22>
 800617a:	6862      	ldr	r2, [r4, #4]
 800617c:	42a3      	cmp	r3, r4
 800617e:	bf0c      	ite	eq
 8006180:	f8c8 2000 	streq.w	r2, [r8]
 8006184:	605a      	strne	r2, [r3, #4]
 8006186:	e7eb      	b.n	8006160 <_malloc_r+0xa8>
 8006188:	4623      	mov	r3, r4
 800618a:	6864      	ldr	r4, [r4, #4]
 800618c:	e7ae      	b.n	80060ec <_malloc_r+0x34>
 800618e:	463c      	mov	r4, r7
 8006190:	687f      	ldr	r7, [r7, #4]
 8006192:	e7b6      	b.n	8006102 <_malloc_r+0x4a>
 8006194:	461a      	mov	r2, r3
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	42a3      	cmp	r3, r4
 800619a:	d1fb      	bne.n	8006194 <_malloc_r+0xdc>
 800619c:	2300      	movs	r3, #0
 800619e:	6053      	str	r3, [r2, #4]
 80061a0:	e7de      	b.n	8006160 <_malloc_r+0xa8>
 80061a2:	230c      	movs	r3, #12
 80061a4:	6033      	str	r3, [r6, #0]
 80061a6:	4630      	mov	r0, r6
 80061a8:	f000 f80c 	bl	80061c4 <__malloc_unlock>
 80061ac:	e794      	b.n	80060d8 <_malloc_r+0x20>
 80061ae:	6005      	str	r5, [r0, #0]
 80061b0:	e7d6      	b.n	8006160 <_malloc_r+0xa8>
 80061b2:	bf00      	nop
 80061b4:	20001644 	.word	0x20001644

080061b8 <__malloc_lock>:
 80061b8:	4801      	ldr	r0, [pc, #4]	@ (80061c0 <__malloc_lock+0x8>)
 80061ba:	f7ff bf00 	b.w	8005fbe <__retarget_lock_acquire_recursive>
 80061be:	bf00      	nop
 80061c0:	2000163c 	.word	0x2000163c

080061c4 <__malloc_unlock>:
 80061c4:	4801      	ldr	r0, [pc, #4]	@ (80061cc <__malloc_unlock+0x8>)
 80061c6:	f7ff befb 	b.w	8005fc0 <__retarget_lock_release_recursive>
 80061ca:	bf00      	nop
 80061cc:	2000163c 	.word	0x2000163c

080061d0 <__ssputs_r>:
 80061d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061d4:	688e      	ldr	r6, [r1, #8]
 80061d6:	461f      	mov	r7, r3
 80061d8:	42be      	cmp	r6, r7
 80061da:	680b      	ldr	r3, [r1, #0]
 80061dc:	4682      	mov	sl, r0
 80061de:	460c      	mov	r4, r1
 80061e0:	4690      	mov	r8, r2
 80061e2:	d82d      	bhi.n	8006240 <__ssputs_r+0x70>
 80061e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80061ec:	d026      	beq.n	800623c <__ssputs_r+0x6c>
 80061ee:	6965      	ldr	r5, [r4, #20]
 80061f0:	6909      	ldr	r1, [r1, #16]
 80061f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061f6:	eba3 0901 	sub.w	r9, r3, r1
 80061fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061fe:	1c7b      	adds	r3, r7, #1
 8006200:	444b      	add	r3, r9
 8006202:	106d      	asrs	r5, r5, #1
 8006204:	429d      	cmp	r5, r3
 8006206:	bf38      	it	cc
 8006208:	461d      	movcc	r5, r3
 800620a:	0553      	lsls	r3, r2, #21
 800620c:	d527      	bpl.n	800625e <__ssputs_r+0x8e>
 800620e:	4629      	mov	r1, r5
 8006210:	f7ff ff52 	bl	80060b8 <_malloc_r>
 8006214:	4606      	mov	r6, r0
 8006216:	b360      	cbz	r0, 8006272 <__ssputs_r+0xa2>
 8006218:	6921      	ldr	r1, [r4, #16]
 800621a:	464a      	mov	r2, r9
 800621c:	f7ff fed1 	bl	8005fc2 <memcpy>
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800622a:	81a3      	strh	r3, [r4, #12]
 800622c:	6126      	str	r6, [r4, #16]
 800622e:	6165      	str	r5, [r4, #20]
 8006230:	444e      	add	r6, r9
 8006232:	eba5 0509 	sub.w	r5, r5, r9
 8006236:	6026      	str	r6, [r4, #0]
 8006238:	60a5      	str	r5, [r4, #8]
 800623a:	463e      	mov	r6, r7
 800623c:	42be      	cmp	r6, r7
 800623e:	d900      	bls.n	8006242 <__ssputs_r+0x72>
 8006240:	463e      	mov	r6, r7
 8006242:	6820      	ldr	r0, [r4, #0]
 8006244:	4632      	mov	r2, r6
 8006246:	4641      	mov	r1, r8
 8006248:	f000 fd28 	bl	8006c9c <memmove>
 800624c:	68a3      	ldr	r3, [r4, #8]
 800624e:	1b9b      	subs	r3, r3, r6
 8006250:	60a3      	str	r3, [r4, #8]
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	4433      	add	r3, r6
 8006256:	6023      	str	r3, [r4, #0]
 8006258:	2000      	movs	r0, #0
 800625a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800625e:	462a      	mov	r2, r5
 8006260:	f000 fd46 	bl	8006cf0 <_realloc_r>
 8006264:	4606      	mov	r6, r0
 8006266:	2800      	cmp	r0, #0
 8006268:	d1e0      	bne.n	800622c <__ssputs_r+0x5c>
 800626a:	6921      	ldr	r1, [r4, #16]
 800626c:	4650      	mov	r0, sl
 800626e:	f7ff feb7 	bl	8005fe0 <_free_r>
 8006272:	230c      	movs	r3, #12
 8006274:	f8ca 3000 	str.w	r3, [sl]
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800627e:	81a3      	strh	r3, [r4, #12]
 8006280:	f04f 30ff 	mov.w	r0, #4294967295
 8006284:	e7e9      	b.n	800625a <__ssputs_r+0x8a>
	...

08006288 <_svfiprintf_r>:
 8006288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628c:	4698      	mov	r8, r3
 800628e:	898b      	ldrh	r3, [r1, #12]
 8006290:	061b      	lsls	r3, r3, #24
 8006292:	b09d      	sub	sp, #116	@ 0x74
 8006294:	4607      	mov	r7, r0
 8006296:	460d      	mov	r5, r1
 8006298:	4614      	mov	r4, r2
 800629a:	d510      	bpl.n	80062be <_svfiprintf_r+0x36>
 800629c:	690b      	ldr	r3, [r1, #16]
 800629e:	b973      	cbnz	r3, 80062be <_svfiprintf_r+0x36>
 80062a0:	2140      	movs	r1, #64	@ 0x40
 80062a2:	f7ff ff09 	bl	80060b8 <_malloc_r>
 80062a6:	6028      	str	r0, [r5, #0]
 80062a8:	6128      	str	r0, [r5, #16]
 80062aa:	b930      	cbnz	r0, 80062ba <_svfiprintf_r+0x32>
 80062ac:	230c      	movs	r3, #12
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	f04f 30ff 	mov.w	r0, #4294967295
 80062b4:	b01d      	add	sp, #116	@ 0x74
 80062b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ba:	2340      	movs	r3, #64	@ 0x40
 80062bc:	616b      	str	r3, [r5, #20]
 80062be:	2300      	movs	r3, #0
 80062c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80062c2:	2320      	movs	r3, #32
 80062c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80062cc:	2330      	movs	r3, #48	@ 0x30
 80062ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800646c <_svfiprintf_r+0x1e4>
 80062d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062d6:	f04f 0901 	mov.w	r9, #1
 80062da:	4623      	mov	r3, r4
 80062dc:	469a      	mov	sl, r3
 80062de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062e2:	b10a      	cbz	r2, 80062e8 <_svfiprintf_r+0x60>
 80062e4:	2a25      	cmp	r2, #37	@ 0x25
 80062e6:	d1f9      	bne.n	80062dc <_svfiprintf_r+0x54>
 80062e8:	ebba 0b04 	subs.w	fp, sl, r4
 80062ec:	d00b      	beq.n	8006306 <_svfiprintf_r+0x7e>
 80062ee:	465b      	mov	r3, fp
 80062f0:	4622      	mov	r2, r4
 80062f2:	4629      	mov	r1, r5
 80062f4:	4638      	mov	r0, r7
 80062f6:	f7ff ff6b 	bl	80061d0 <__ssputs_r>
 80062fa:	3001      	adds	r0, #1
 80062fc:	f000 80a7 	beq.w	800644e <_svfiprintf_r+0x1c6>
 8006300:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006302:	445a      	add	r2, fp
 8006304:	9209      	str	r2, [sp, #36]	@ 0x24
 8006306:	f89a 3000 	ldrb.w	r3, [sl]
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 809f 	beq.w	800644e <_svfiprintf_r+0x1c6>
 8006310:	2300      	movs	r3, #0
 8006312:	f04f 32ff 	mov.w	r2, #4294967295
 8006316:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800631a:	f10a 0a01 	add.w	sl, sl, #1
 800631e:	9304      	str	r3, [sp, #16]
 8006320:	9307      	str	r3, [sp, #28]
 8006322:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006326:	931a      	str	r3, [sp, #104]	@ 0x68
 8006328:	4654      	mov	r4, sl
 800632a:	2205      	movs	r2, #5
 800632c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006330:	484e      	ldr	r0, [pc, #312]	@ (800646c <_svfiprintf_r+0x1e4>)
 8006332:	f7f9 ff4d 	bl	80001d0 <memchr>
 8006336:	9a04      	ldr	r2, [sp, #16]
 8006338:	b9d8      	cbnz	r0, 8006372 <_svfiprintf_r+0xea>
 800633a:	06d0      	lsls	r0, r2, #27
 800633c:	bf44      	itt	mi
 800633e:	2320      	movmi	r3, #32
 8006340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006344:	0711      	lsls	r1, r2, #28
 8006346:	bf44      	itt	mi
 8006348:	232b      	movmi	r3, #43	@ 0x2b
 800634a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800634e:	f89a 3000 	ldrb.w	r3, [sl]
 8006352:	2b2a      	cmp	r3, #42	@ 0x2a
 8006354:	d015      	beq.n	8006382 <_svfiprintf_r+0xfa>
 8006356:	9a07      	ldr	r2, [sp, #28]
 8006358:	4654      	mov	r4, sl
 800635a:	2000      	movs	r0, #0
 800635c:	f04f 0c0a 	mov.w	ip, #10
 8006360:	4621      	mov	r1, r4
 8006362:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006366:	3b30      	subs	r3, #48	@ 0x30
 8006368:	2b09      	cmp	r3, #9
 800636a:	d94b      	bls.n	8006404 <_svfiprintf_r+0x17c>
 800636c:	b1b0      	cbz	r0, 800639c <_svfiprintf_r+0x114>
 800636e:	9207      	str	r2, [sp, #28]
 8006370:	e014      	b.n	800639c <_svfiprintf_r+0x114>
 8006372:	eba0 0308 	sub.w	r3, r0, r8
 8006376:	fa09 f303 	lsl.w	r3, r9, r3
 800637a:	4313      	orrs	r3, r2
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	46a2      	mov	sl, r4
 8006380:	e7d2      	b.n	8006328 <_svfiprintf_r+0xa0>
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	1d19      	adds	r1, r3, #4
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	9103      	str	r1, [sp, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	bfbb      	ittet	lt
 800638e:	425b      	neglt	r3, r3
 8006390:	f042 0202 	orrlt.w	r2, r2, #2
 8006394:	9307      	strge	r3, [sp, #28]
 8006396:	9307      	strlt	r3, [sp, #28]
 8006398:	bfb8      	it	lt
 800639a:	9204      	strlt	r2, [sp, #16]
 800639c:	7823      	ldrb	r3, [r4, #0]
 800639e:	2b2e      	cmp	r3, #46	@ 0x2e
 80063a0:	d10a      	bne.n	80063b8 <_svfiprintf_r+0x130>
 80063a2:	7863      	ldrb	r3, [r4, #1]
 80063a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80063a6:	d132      	bne.n	800640e <_svfiprintf_r+0x186>
 80063a8:	9b03      	ldr	r3, [sp, #12]
 80063aa:	1d1a      	adds	r2, r3, #4
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	9203      	str	r2, [sp, #12]
 80063b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063b4:	3402      	adds	r4, #2
 80063b6:	9305      	str	r3, [sp, #20]
 80063b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800647c <_svfiprintf_r+0x1f4>
 80063bc:	7821      	ldrb	r1, [r4, #0]
 80063be:	2203      	movs	r2, #3
 80063c0:	4650      	mov	r0, sl
 80063c2:	f7f9 ff05 	bl	80001d0 <memchr>
 80063c6:	b138      	cbz	r0, 80063d8 <_svfiprintf_r+0x150>
 80063c8:	9b04      	ldr	r3, [sp, #16]
 80063ca:	eba0 000a 	sub.w	r0, r0, sl
 80063ce:	2240      	movs	r2, #64	@ 0x40
 80063d0:	4082      	lsls	r2, r0
 80063d2:	4313      	orrs	r3, r2
 80063d4:	3401      	adds	r4, #1
 80063d6:	9304      	str	r3, [sp, #16]
 80063d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063dc:	4824      	ldr	r0, [pc, #144]	@ (8006470 <_svfiprintf_r+0x1e8>)
 80063de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063e2:	2206      	movs	r2, #6
 80063e4:	f7f9 fef4 	bl	80001d0 <memchr>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d036      	beq.n	800645a <_svfiprintf_r+0x1d2>
 80063ec:	4b21      	ldr	r3, [pc, #132]	@ (8006474 <_svfiprintf_r+0x1ec>)
 80063ee:	bb1b      	cbnz	r3, 8006438 <_svfiprintf_r+0x1b0>
 80063f0:	9b03      	ldr	r3, [sp, #12]
 80063f2:	3307      	adds	r3, #7
 80063f4:	f023 0307 	bic.w	r3, r3, #7
 80063f8:	3308      	adds	r3, #8
 80063fa:	9303      	str	r3, [sp, #12]
 80063fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063fe:	4433      	add	r3, r6
 8006400:	9309      	str	r3, [sp, #36]	@ 0x24
 8006402:	e76a      	b.n	80062da <_svfiprintf_r+0x52>
 8006404:	fb0c 3202 	mla	r2, ip, r2, r3
 8006408:	460c      	mov	r4, r1
 800640a:	2001      	movs	r0, #1
 800640c:	e7a8      	b.n	8006360 <_svfiprintf_r+0xd8>
 800640e:	2300      	movs	r3, #0
 8006410:	3401      	adds	r4, #1
 8006412:	9305      	str	r3, [sp, #20]
 8006414:	4619      	mov	r1, r3
 8006416:	f04f 0c0a 	mov.w	ip, #10
 800641a:	4620      	mov	r0, r4
 800641c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006420:	3a30      	subs	r2, #48	@ 0x30
 8006422:	2a09      	cmp	r2, #9
 8006424:	d903      	bls.n	800642e <_svfiprintf_r+0x1a6>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d0c6      	beq.n	80063b8 <_svfiprintf_r+0x130>
 800642a:	9105      	str	r1, [sp, #20]
 800642c:	e7c4      	b.n	80063b8 <_svfiprintf_r+0x130>
 800642e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006432:	4604      	mov	r4, r0
 8006434:	2301      	movs	r3, #1
 8006436:	e7f0      	b.n	800641a <_svfiprintf_r+0x192>
 8006438:	ab03      	add	r3, sp, #12
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	462a      	mov	r2, r5
 800643e:	4b0e      	ldr	r3, [pc, #56]	@ (8006478 <_svfiprintf_r+0x1f0>)
 8006440:	a904      	add	r1, sp, #16
 8006442:	4638      	mov	r0, r7
 8006444:	f3af 8000 	nop.w
 8006448:	1c42      	adds	r2, r0, #1
 800644a:	4606      	mov	r6, r0
 800644c:	d1d6      	bne.n	80063fc <_svfiprintf_r+0x174>
 800644e:	89ab      	ldrh	r3, [r5, #12]
 8006450:	065b      	lsls	r3, r3, #25
 8006452:	f53f af2d 	bmi.w	80062b0 <_svfiprintf_r+0x28>
 8006456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006458:	e72c      	b.n	80062b4 <_svfiprintf_r+0x2c>
 800645a:	ab03      	add	r3, sp, #12
 800645c:	9300      	str	r3, [sp, #0]
 800645e:	462a      	mov	r2, r5
 8006460:	4b05      	ldr	r3, [pc, #20]	@ (8006478 <_svfiprintf_r+0x1f0>)
 8006462:	a904      	add	r1, sp, #16
 8006464:	4638      	mov	r0, r7
 8006466:	f000 f9bb 	bl	80067e0 <_printf_i>
 800646a:	e7ed      	b.n	8006448 <_svfiprintf_r+0x1c0>
 800646c:	08006fff 	.word	0x08006fff
 8006470:	08007009 	.word	0x08007009
 8006474:	00000000 	.word	0x00000000
 8006478:	080061d1 	.word	0x080061d1
 800647c:	08007005 	.word	0x08007005

08006480 <__sfputc_r>:
 8006480:	6893      	ldr	r3, [r2, #8]
 8006482:	3b01      	subs	r3, #1
 8006484:	2b00      	cmp	r3, #0
 8006486:	b410      	push	{r4}
 8006488:	6093      	str	r3, [r2, #8]
 800648a:	da08      	bge.n	800649e <__sfputc_r+0x1e>
 800648c:	6994      	ldr	r4, [r2, #24]
 800648e:	42a3      	cmp	r3, r4
 8006490:	db01      	blt.n	8006496 <__sfputc_r+0x16>
 8006492:	290a      	cmp	r1, #10
 8006494:	d103      	bne.n	800649e <__sfputc_r+0x1e>
 8006496:	f85d 4b04 	ldr.w	r4, [sp], #4
 800649a:	f000 bb6b 	b.w	8006b74 <__swbuf_r>
 800649e:	6813      	ldr	r3, [r2, #0]
 80064a0:	1c58      	adds	r0, r3, #1
 80064a2:	6010      	str	r0, [r2, #0]
 80064a4:	7019      	strb	r1, [r3, #0]
 80064a6:	4608      	mov	r0, r1
 80064a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <__sfputs_r>:
 80064ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b0:	4606      	mov	r6, r0
 80064b2:	460f      	mov	r7, r1
 80064b4:	4614      	mov	r4, r2
 80064b6:	18d5      	adds	r5, r2, r3
 80064b8:	42ac      	cmp	r4, r5
 80064ba:	d101      	bne.n	80064c0 <__sfputs_r+0x12>
 80064bc:	2000      	movs	r0, #0
 80064be:	e007      	b.n	80064d0 <__sfputs_r+0x22>
 80064c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064c4:	463a      	mov	r2, r7
 80064c6:	4630      	mov	r0, r6
 80064c8:	f7ff ffda 	bl	8006480 <__sfputc_r>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d1f3      	bne.n	80064b8 <__sfputs_r+0xa>
 80064d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064d4 <_vfiprintf_r>:
 80064d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d8:	460d      	mov	r5, r1
 80064da:	b09d      	sub	sp, #116	@ 0x74
 80064dc:	4614      	mov	r4, r2
 80064de:	4698      	mov	r8, r3
 80064e0:	4606      	mov	r6, r0
 80064e2:	b118      	cbz	r0, 80064ec <_vfiprintf_r+0x18>
 80064e4:	6a03      	ldr	r3, [r0, #32]
 80064e6:	b90b      	cbnz	r3, 80064ec <_vfiprintf_r+0x18>
 80064e8:	f7ff fbd0 	bl	8005c8c <__sinit>
 80064ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064ee:	07d9      	lsls	r1, r3, #31
 80064f0:	d405      	bmi.n	80064fe <_vfiprintf_r+0x2a>
 80064f2:	89ab      	ldrh	r3, [r5, #12]
 80064f4:	059a      	lsls	r2, r3, #22
 80064f6:	d402      	bmi.n	80064fe <_vfiprintf_r+0x2a>
 80064f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064fa:	f7ff fd60 	bl	8005fbe <__retarget_lock_acquire_recursive>
 80064fe:	89ab      	ldrh	r3, [r5, #12]
 8006500:	071b      	lsls	r3, r3, #28
 8006502:	d501      	bpl.n	8006508 <_vfiprintf_r+0x34>
 8006504:	692b      	ldr	r3, [r5, #16]
 8006506:	b99b      	cbnz	r3, 8006530 <_vfiprintf_r+0x5c>
 8006508:	4629      	mov	r1, r5
 800650a:	4630      	mov	r0, r6
 800650c:	f000 fb70 	bl	8006bf0 <__swsetup_r>
 8006510:	b170      	cbz	r0, 8006530 <_vfiprintf_r+0x5c>
 8006512:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006514:	07dc      	lsls	r4, r3, #31
 8006516:	d504      	bpl.n	8006522 <_vfiprintf_r+0x4e>
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	b01d      	add	sp, #116	@ 0x74
 800651e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006522:	89ab      	ldrh	r3, [r5, #12]
 8006524:	0598      	lsls	r0, r3, #22
 8006526:	d4f7      	bmi.n	8006518 <_vfiprintf_r+0x44>
 8006528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800652a:	f7ff fd49 	bl	8005fc0 <__retarget_lock_release_recursive>
 800652e:	e7f3      	b.n	8006518 <_vfiprintf_r+0x44>
 8006530:	2300      	movs	r3, #0
 8006532:	9309      	str	r3, [sp, #36]	@ 0x24
 8006534:	2320      	movs	r3, #32
 8006536:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800653a:	f8cd 800c 	str.w	r8, [sp, #12]
 800653e:	2330      	movs	r3, #48	@ 0x30
 8006540:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80066f0 <_vfiprintf_r+0x21c>
 8006544:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006548:	f04f 0901 	mov.w	r9, #1
 800654c:	4623      	mov	r3, r4
 800654e:	469a      	mov	sl, r3
 8006550:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006554:	b10a      	cbz	r2, 800655a <_vfiprintf_r+0x86>
 8006556:	2a25      	cmp	r2, #37	@ 0x25
 8006558:	d1f9      	bne.n	800654e <_vfiprintf_r+0x7a>
 800655a:	ebba 0b04 	subs.w	fp, sl, r4
 800655e:	d00b      	beq.n	8006578 <_vfiprintf_r+0xa4>
 8006560:	465b      	mov	r3, fp
 8006562:	4622      	mov	r2, r4
 8006564:	4629      	mov	r1, r5
 8006566:	4630      	mov	r0, r6
 8006568:	f7ff ffa1 	bl	80064ae <__sfputs_r>
 800656c:	3001      	adds	r0, #1
 800656e:	f000 80a7 	beq.w	80066c0 <_vfiprintf_r+0x1ec>
 8006572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006574:	445a      	add	r2, fp
 8006576:	9209      	str	r2, [sp, #36]	@ 0x24
 8006578:	f89a 3000 	ldrb.w	r3, [sl]
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 809f 	beq.w	80066c0 <_vfiprintf_r+0x1ec>
 8006582:	2300      	movs	r3, #0
 8006584:	f04f 32ff 	mov.w	r2, #4294967295
 8006588:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800658c:	f10a 0a01 	add.w	sl, sl, #1
 8006590:	9304      	str	r3, [sp, #16]
 8006592:	9307      	str	r3, [sp, #28]
 8006594:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006598:	931a      	str	r3, [sp, #104]	@ 0x68
 800659a:	4654      	mov	r4, sl
 800659c:	2205      	movs	r2, #5
 800659e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065a2:	4853      	ldr	r0, [pc, #332]	@ (80066f0 <_vfiprintf_r+0x21c>)
 80065a4:	f7f9 fe14 	bl	80001d0 <memchr>
 80065a8:	9a04      	ldr	r2, [sp, #16]
 80065aa:	b9d8      	cbnz	r0, 80065e4 <_vfiprintf_r+0x110>
 80065ac:	06d1      	lsls	r1, r2, #27
 80065ae:	bf44      	itt	mi
 80065b0:	2320      	movmi	r3, #32
 80065b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065b6:	0713      	lsls	r3, r2, #28
 80065b8:	bf44      	itt	mi
 80065ba:	232b      	movmi	r3, #43	@ 0x2b
 80065bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065c0:	f89a 3000 	ldrb.w	r3, [sl]
 80065c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80065c6:	d015      	beq.n	80065f4 <_vfiprintf_r+0x120>
 80065c8:	9a07      	ldr	r2, [sp, #28]
 80065ca:	4654      	mov	r4, sl
 80065cc:	2000      	movs	r0, #0
 80065ce:	f04f 0c0a 	mov.w	ip, #10
 80065d2:	4621      	mov	r1, r4
 80065d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065d8:	3b30      	subs	r3, #48	@ 0x30
 80065da:	2b09      	cmp	r3, #9
 80065dc:	d94b      	bls.n	8006676 <_vfiprintf_r+0x1a2>
 80065de:	b1b0      	cbz	r0, 800660e <_vfiprintf_r+0x13a>
 80065e0:	9207      	str	r2, [sp, #28]
 80065e2:	e014      	b.n	800660e <_vfiprintf_r+0x13a>
 80065e4:	eba0 0308 	sub.w	r3, r0, r8
 80065e8:	fa09 f303 	lsl.w	r3, r9, r3
 80065ec:	4313      	orrs	r3, r2
 80065ee:	9304      	str	r3, [sp, #16]
 80065f0:	46a2      	mov	sl, r4
 80065f2:	e7d2      	b.n	800659a <_vfiprintf_r+0xc6>
 80065f4:	9b03      	ldr	r3, [sp, #12]
 80065f6:	1d19      	adds	r1, r3, #4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	9103      	str	r1, [sp, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	bfbb      	ittet	lt
 8006600:	425b      	neglt	r3, r3
 8006602:	f042 0202 	orrlt.w	r2, r2, #2
 8006606:	9307      	strge	r3, [sp, #28]
 8006608:	9307      	strlt	r3, [sp, #28]
 800660a:	bfb8      	it	lt
 800660c:	9204      	strlt	r2, [sp, #16]
 800660e:	7823      	ldrb	r3, [r4, #0]
 8006610:	2b2e      	cmp	r3, #46	@ 0x2e
 8006612:	d10a      	bne.n	800662a <_vfiprintf_r+0x156>
 8006614:	7863      	ldrb	r3, [r4, #1]
 8006616:	2b2a      	cmp	r3, #42	@ 0x2a
 8006618:	d132      	bne.n	8006680 <_vfiprintf_r+0x1ac>
 800661a:	9b03      	ldr	r3, [sp, #12]
 800661c:	1d1a      	adds	r2, r3, #4
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	9203      	str	r2, [sp, #12]
 8006622:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006626:	3402      	adds	r4, #2
 8006628:	9305      	str	r3, [sp, #20]
 800662a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006700 <_vfiprintf_r+0x22c>
 800662e:	7821      	ldrb	r1, [r4, #0]
 8006630:	2203      	movs	r2, #3
 8006632:	4650      	mov	r0, sl
 8006634:	f7f9 fdcc 	bl	80001d0 <memchr>
 8006638:	b138      	cbz	r0, 800664a <_vfiprintf_r+0x176>
 800663a:	9b04      	ldr	r3, [sp, #16]
 800663c:	eba0 000a 	sub.w	r0, r0, sl
 8006640:	2240      	movs	r2, #64	@ 0x40
 8006642:	4082      	lsls	r2, r0
 8006644:	4313      	orrs	r3, r2
 8006646:	3401      	adds	r4, #1
 8006648:	9304      	str	r3, [sp, #16]
 800664a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800664e:	4829      	ldr	r0, [pc, #164]	@ (80066f4 <_vfiprintf_r+0x220>)
 8006650:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006654:	2206      	movs	r2, #6
 8006656:	f7f9 fdbb 	bl	80001d0 <memchr>
 800665a:	2800      	cmp	r0, #0
 800665c:	d03f      	beq.n	80066de <_vfiprintf_r+0x20a>
 800665e:	4b26      	ldr	r3, [pc, #152]	@ (80066f8 <_vfiprintf_r+0x224>)
 8006660:	bb1b      	cbnz	r3, 80066aa <_vfiprintf_r+0x1d6>
 8006662:	9b03      	ldr	r3, [sp, #12]
 8006664:	3307      	adds	r3, #7
 8006666:	f023 0307 	bic.w	r3, r3, #7
 800666a:	3308      	adds	r3, #8
 800666c:	9303      	str	r3, [sp, #12]
 800666e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006670:	443b      	add	r3, r7
 8006672:	9309      	str	r3, [sp, #36]	@ 0x24
 8006674:	e76a      	b.n	800654c <_vfiprintf_r+0x78>
 8006676:	fb0c 3202 	mla	r2, ip, r2, r3
 800667a:	460c      	mov	r4, r1
 800667c:	2001      	movs	r0, #1
 800667e:	e7a8      	b.n	80065d2 <_vfiprintf_r+0xfe>
 8006680:	2300      	movs	r3, #0
 8006682:	3401      	adds	r4, #1
 8006684:	9305      	str	r3, [sp, #20]
 8006686:	4619      	mov	r1, r3
 8006688:	f04f 0c0a 	mov.w	ip, #10
 800668c:	4620      	mov	r0, r4
 800668e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006692:	3a30      	subs	r2, #48	@ 0x30
 8006694:	2a09      	cmp	r2, #9
 8006696:	d903      	bls.n	80066a0 <_vfiprintf_r+0x1cc>
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0c6      	beq.n	800662a <_vfiprintf_r+0x156>
 800669c:	9105      	str	r1, [sp, #20]
 800669e:	e7c4      	b.n	800662a <_vfiprintf_r+0x156>
 80066a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80066a4:	4604      	mov	r4, r0
 80066a6:	2301      	movs	r3, #1
 80066a8:	e7f0      	b.n	800668c <_vfiprintf_r+0x1b8>
 80066aa:	ab03      	add	r3, sp, #12
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	462a      	mov	r2, r5
 80066b0:	4b12      	ldr	r3, [pc, #72]	@ (80066fc <_vfiprintf_r+0x228>)
 80066b2:	a904      	add	r1, sp, #16
 80066b4:	4630      	mov	r0, r6
 80066b6:	f3af 8000 	nop.w
 80066ba:	4607      	mov	r7, r0
 80066bc:	1c78      	adds	r0, r7, #1
 80066be:	d1d6      	bne.n	800666e <_vfiprintf_r+0x19a>
 80066c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066c2:	07d9      	lsls	r1, r3, #31
 80066c4:	d405      	bmi.n	80066d2 <_vfiprintf_r+0x1fe>
 80066c6:	89ab      	ldrh	r3, [r5, #12]
 80066c8:	059a      	lsls	r2, r3, #22
 80066ca:	d402      	bmi.n	80066d2 <_vfiprintf_r+0x1fe>
 80066cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066ce:	f7ff fc77 	bl	8005fc0 <__retarget_lock_release_recursive>
 80066d2:	89ab      	ldrh	r3, [r5, #12]
 80066d4:	065b      	lsls	r3, r3, #25
 80066d6:	f53f af1f 	bmi.w	8006518 <_vfiprintf_r+0x44>
 80066da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066dc:	e71e      	b.n	800651c <_vfiprintf_r+0x48>
 80066de:	ab03      	add	r3, sp, #12
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	462a      	mov	r2, r5
 80066e4:	4b05      	ldr	r3, [pc, #20]	@ (80066fc <_vfiprintf_r+0x228>)
 80066e6:	a904      	add	r1, sp, #16
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f879 	bl	80067e0 <_printf_i>
 80066ee:	e7e4      	b.n	80066ba <_vfiprintf_r+0x1e6>
 80066f0:	08006fff 	.word	0x08006fff
 80066f4:	08007009 	.word	0x08007009
 80066f8:	00000000 	.word	0x00000000
 80066fc:	080064af 	.word	0x080064af
 8006700:	08007005 	.word	0x08007005

08006704 <_printf_common>:
 8006704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	4616      	mov	r6, r2
 800670a:	4698      	mov	r8, r3
 800670c:	688a      	ldr	r2, [r1, #8]
 800670e:	690b      	ldr	r3, [r1, #16]
 8006710:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006714:	4293      	cmp	r3, r2
 8006716:	bfb8      	it	lt
 8006718:	4613      	movlt	r3, r2
 800671a:	6033      	str	r3, [r6, #0]
 800671c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006720:	4607      	mov	r7, r0
 8006722:	460c      	mov	r4, r1
 8006724:	b10a      	cbz	r2, 800672a <_printf_common+0x26>
 8006726:	3301      	adds	r3, #1
 8006728:	6033      	str	r3, [r6, #0]
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	0699      	lsls	r1, r3, #26
 800672e:	bf42      	ittt	mi
 8006730:	6833      	ldrmi	r3, [r6, #0]
 8006732:	3302      	addmi	r3, #2
 8006734:	6033      	strmi	r3, [r6, #0]
 8006736:	6825      	ldr	r5, [r4, #0]
 8006738:	f015 0506 	ands.w	r5, r5, #6
 800673c:	d106      	bne.n	800674c <_printf_common+0x48>
 800673e:	f104 0a19 	add.w	sl, r4, #25
 8006742:	68e3      	ldr	r3, [r4, #12]
 8006744:	6832      	ldr	r2, [r6, #0]
 8006746:	1a9b      	subs	r3, r3, r2
 8006748:	42ab      	cmp	r3, r5
 800674a:	dc26      	bgt.n	800679a <_printf_common+0x96>
 800674c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	3b00      	subs	r3, #0
 8006754:	bf18      	it	ne
 8006756:	2301      	movne	r3, #1
 8006758:	0692      	lsls	r2, r2, #26
 800675a:	d42b      	bmi.n	80067b4 <_printf_common+0xb0>
 800675c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006760:	4641      	mov	r1, r8
 8006762:	4638      	mov	r0, r7
 8006764:	47c8      	blx	r9
 8006766:	3001      	adds	r0, #1
 8006768:	d01e      	beq.n	80067a8 <_printf_common+0xa4>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	6922      	ldr	r2, [r4, #16]
 800676e:	f003 0306 	and.w	r3, r3, #6
 8006772:	2b04      	cmp	r3, #4
 8006774:	bf02      	ittt	eq
 8006776:	68e5      	ldreq	r5, [r4, #12]
 8006778:	6833      	ldreq	r3, [r6, #0]
 800677a:	1aed      	subeq	r5, r5, r3
 800677c:	68a3      	ldr	r3, [r4, #8]
 800677e:	bf0c      	ite	eq
 8006780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006784:	2500      	movne	r5, #0
 8006786:	4293      	cmp	r3, r2
 8006788:	bfc4      	itt	gt
 800678a:	1a9b      	subgt	r3, r3, r2
 800678c:	18ed      	addgt	r5, r5, r3
 800678e:	2600      	movs	r6, #0
 8006790:	341a      	adds	r4, #26
 8006792:	42b5      	cmp	r5, r6
 8006794:	d11a      	bne.n	80067cc <_printf_common+0xc8>
 8006796:	2000      	movs	r0, #0
 8006798:	e008      	b.n	80067ac <_printf_common+0xa8>
 800679a:	2301      	movs	r3, #1
 800679c:	4652      	mov	r2, sl
 800679e:	4641      	mov	r1, r8
 80067a0:	4638      	mov	r0, r7
 80067a2:	47c8      	blx	r9
 80067a4:	3001      	adds	r0, #1
 80067a6:	d103      	bne.n	80067b0 <_printf_common+0xac>
 80067a8:	f04f 30ff 	mov.w	r0, #4294967295
 80067ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b0:	3501      	adds	r5, #1
 80067b2:	e7c6      	b.n	8006742 <_printf_common+0x3e>
 80067b4:	18e1      	adds	r1, r4, r3
 80067b6:	1c5a      	adds	r2, r3, #1
 80067b8:	2030      	movs	r0, #48	@ 0x30
 80067ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067be:	4422      	add	r2, r4
 80067c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067c8:	3302      	adds	r3, #2
 80067ca:	e7c7      	b.n	800675c <_printf_common+0x58>
 80067cc:	2301      	movs	r3, #1
 80067ce:	4622      	mov	r2, r4
 80067d0:	4641      	mov	r1, r8
 80067d2:	4638      	mov	r0, r7
 80067d4:	47c8      	blx	r9
 80067d6:	3001      	adds	r0, #1
 80067d8:	d0e6      	beq.n	80067a8 <_printf_common+0xa4>
 80067da:	3601      	adds	r6, #1
 80067dc:	e7d9      	b.n	8006792 <_printf_common+0x8e>
	...

080067e0 <_printf_i>:
 80067e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067e4:	7e0f      	ldrb	r7, [r1, #24]
 80067e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067e8:	2f78      	cmp	r7, #120	@ 0x78
 80067ea:	4691      	mov	r9, r2
 80067ec:	4680      	mov	r8, r0
 80067ee:	460c      	mov	r4, r1
 80067f0:	469a      	mov	sl, r3
 80067f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067f6:	d807      	bhi.n	8006808 <_printf_i+0x28>
 80067f8:	2f62      	cmp	r7, #98	@ 0x62
 80067fa:	d80a      	bhi.n	8006812 <_printf_i+0x32>
 80067fc:	2f00      	cmp	r7, #0
 80067fe:	f000 80d1 	beq.w	80069a4 <_printf_i+0x1c4>
 8006802:	2f58      	cmp	r7, #88	@ 0x58
 8006804:	f000 80b8 	beq.w	8006978 <_printf_i+0x198>
 8006808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800680c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006810:	e03a      	b.n	8006888 <_printf_i+0xa8>
 8006812:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006816:	2b15      	cmp	r3, #21
 8006818:	d8f6      	bhi.n	8006808 <_printf_i+0x28>
 800681a:	a101      	add	r1, pc, #4	@ (adr r1, 8006820 <_printf_i+0x40>)
 800681c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006820:	08006879 	.word	0x08006879
 8006824:	0800688d 	.word	0x0800688d
 8006828:	08006809 	.word	0x08006809
 800682c:	08006809 	.word	0x08006809
 8006830:	08006809 	.word	0x08006809
 8006834:	08006809 	.word	0x08006809
 8006838:	0800688d 	.word	0x0800688d
 800683c:	08006809 	.word	0x08006809
 8006840:	08006809 	.word	0x08006809
 8006844:	08006809 	.word	0x08006809
 8006848:	08006809 	.word	0x08006809
 800684c:	0800698b 	.word	0x0800698b
 8006850:	080068b7 	.word	0x080068b7
 8006854:	08006945 	.word	0x08006945
 8006858:	08006809 	.word	0x08006809
 800685c:	08006809 	.word	0x08006809
 8006860:	080069ad 	.word	0x080069ad
 8006864:	08006809 	.word	0x08006809
 8006868:	080068b7 	.word	0x080068b7
 800686c:	08006809 	.word	0x08006809
 8006870:	08006809 	.word	0x08006809
 8006874:	0800694d 	.word	0x0800694d
 8006878:	6833      	ldr	r3, [r6, #0]
 800687a:	1d1a      	adds	r2, r3, #4
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6032      	str	r2, [r6, #0]
 8006880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006884:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006888:	2301      	movs	r3, #1
 800688a:	e09c      	b.n	80069c6 <_printf_i+0x1e6>
 800688c:	6833      	ldr	r3, [r6, #0]
 800688e:	6820      	ldr	r0, [r4, #0]
 8006890:	1d19      	adds	r1, r3, #4
 8006892:	6031      	str	r1, [r6, #0]
 8006894:	0606      	lsls	r6, r0, #24
 8006896:	d501      	bpl.n	800689c <_printf_i+0xbc>
 8006898:	681d      	ldr	r5, [r3, #0]
 800689a:	e003      	b.n	80068a4 <_printf_i+0xc4>
 800689c:	0645      	lsls	r5, r0, #25
 800689e:	d5fb      	bpl.n	8006898 <_printf_i+0xb8>
 80068a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068a4:	2d00      	cmp	r5, #0
 80068a6:	da03      	bge.n	80068b0 <_printf_i+0xd0>
 80068a8:	232d      	movs	r3, #45	@ 0x2d
 80068aa:	426d      	negs	r5, r5
 80068ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068b0:	4858      	ldr	r0, [pc, #352]	@ (8006a14 <_printf_i+0x234>)
 80068b2:	230a      	movs	r3, #10
 80068b4:	e011      	b.n	80068da <_printf_i+0xfa>
 80068b6:	6821      	ldr	r1, [r4, #0]
 80068b8:	6833      	ldr	r3, [r6, #0]
 80068ba:	0608      	lsls	r0, r1, #24
 80068bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80068c0:	d402      	bmi.n	80068c8 <_printf_i+0xe8>
 80068c2:	0649      	lsls	r1, r1, #25
 80068c4:	bf48      	it	mi
 80068c6:	b2ad      	uxthmi	r5, r5
 80068c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80068ca:	4852      	ldr	r0, [pc, #328]	@ (8006a14 <_printf_i+0x234>)
 80068cc:	6033      	str	r3, [r6, #0]
 80068ce:	bf14      	ite	ne
 80068d0:	230a      	movne	r3, #10
 80068d2:	2308      	moveq	r3, #8
 80068d4:	2100      	movs	r1, #0
 80068d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068da:	6866      	ldr	r6, [r4, #4]
 80068dc:	60a6      	str	r6, [r4, #8]
 80068de:	2e00      	cmp	r6, #0
 80068e0:	db05      	blt.n	80068ee <_printf_i+0x10e>
 80068e2:	6821      	ldr	r1, [r4, #0]
 80068e4:	432e      	orrs	r6, r5
 80068e6:	f021 0104 	bic.w	r1, r1, #4
 80068ea:	6021      	str	r1, [r4, #0]
 80068ec:	d04b      	beq.n	8006986 <_printf_i+0x1a6>
 80068ee:	4616      	mov	r6, r2
 80068f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80068f4:	fb03 5711 	mls	r7, r3, r1, r5
 80068f8:	5dc7      	ldrb	r7, [r0, r7]
 80068fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068fe:	462f      	mov	r7, r5
 8006900:	42bb      	cmp	r3, r7
 8006902:	460d      	mov	r5, r1
 8006904:	d9f4      	bls.n	80068f0 <_printf_i+0x110>
 8006906:	2b08      	cmp	r3, #8
 8006908:	d10b      	bne.n	8006922 <_printf_i+0x142>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	07df      	lsls	r7, r3, #31
 800690e:	d508      	bpl.n	8006922 <_printf_i+0x142>
 8006910:	6923      	ldr	r3, [r4, #16]
 8006912:	6861      	ldr	r1, [r4, #4]
 8006914:	4299      	cmp	r1, r3
 8006916:	bfde      	ittt	le
 8006918:	2330      	movle	r3, #48	@ 0x30
 800691a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800691e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006922:	1b92      	subs	r2, r2, r6
 8006924:	6122      	str	r2, [r4, #16]
 8006926:	f8cd a000 	str.w	sl, [sp]
 800692a:	464b      	mov	r3, r9
 800692c:	aa03      	add	r2, sp, #12
 800692e:	4621      	mov	r1, r4
 8006930:	4640      	mov	r0, r8
 8006932:	f7ff fee7 	bl	8006704 <_printf_common>
 8006936:	3001      	adds	r0, #1
 8006938:	d14a      	bne.n	80069d0 <_printf_i+0x1f0>
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	b004      	add	sp, #16
 8006940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	f043 0320 	orr.w	r3, r3, #32
 800694a:	6023      	str	r3, [r4, #0]
 800694c:	4832      	ldr	r0, [pc, #200]	@ (8006a18 <_printf_i+0x238>)
 800694e:	2778      	movs	r7, #120	@ 0x78
 8006950:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	6831      	ldr	r1, [r6, #0]
 8006958:	061f      	lsls	r7, r3, #24
 800695a:	f851 5b04 	ldr.w	r5, [r1], #4
 800695e:	d402      	bmi.n	8006966 <_printf_i+0x186>
 8006960:	065f      	lsls	r7, r3, #25
 8006962:	bf48      	it	mi
 8006964:	b2ad      	uxthmi	r5, r5
 8006966:	6031      	str	r1, [r6, #0]
 8006968:	07d9      	lsls	r1, r3, #31
 800696a:	bf44      	itt	mi
 800696c:	f043 0320 	orrmi.w	r3, r3, #32
 8006970:	6023      	strmi	r3, [r4, #0]
 8006972:	b11d      	cbz	r5, 800697c <_printf_i+0x19c>
 8006974:	2310      	movs	r3, #16
 8006976:	e7ad      	b.n	80068d4 <_printf_i+0xf4>
 8006978:	4826      	ldr	r0, [pc, #152]	@ (8006a14 <_printf_i+0x234>)
 800697a:	e7e9      	b.n	8006950 <_printf_i+0x170>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	f023 0320 	bic.w	r3, r3, #32
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	e7f6      	b.n	8006974 <_printf_i+0x194>
 8006986:	4616      	mov	r6, r2
 8006988:	e7bd      	b.n	8006906 <_printf_i+0x126>
 800698a:	6833      	ldr	r3, [r6, #0]
 800698c:	6825      	ldr	r5, [r4, #0]
 800698e:	6961      	ldr	r1, [r4, #20]
 8006990:	1d18      	adds	r0, r3, #4
 8006992:	6030      	str	r0, [r6, #0]
 8006994:	062e      	lsls	r6, r5, #24
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	d501      	bpl.n	800699e <_printf_i+0x1be>
 800699a:	6019      	str	r1, [r3, #0]
 800699c:	e002      	b.n	80069a4 <_printf_i+0x1c4>
 800699e:	0668      	lsls	r0, r5, #25
 80069a0:	d5fb      	bpl.n	800699a <_printf_i+0x1ba>
 80069a2:	8019      	strh	r1, [r3, #0]
 80069a4:	2300      	movs	r3, #0
 80069a6:	6123      	str	r3, [r4, #16]
 80069a8:	4616      	mov	r6, r2
 80069aa:	e7bc      	b.n	8006926 <_printf_i+0x146>
 80069ac:	6833      	ldr	r3, [r6, #0]
 80069ae:	1d1a      	adds	r2, r3, #4
 80069b0:	6032      	str	r2, [r6, #0]
 80069b2:	681e      	ldr	r6, [r3, #0]
 80069b4:	6862      	ldr	r2, [r4, #4]
 80069b6:	2100      	movs	r1, #0
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7f9 fc09 	bl	80001d0 <memchr>
 80069be:	b108      	cbz	r0, 80069c4 <_printf_i+0x1e4>
 80069c0:	1b80      	subs	r0, r0, r6
 80069c2:	6060      	str	r0, [r4, #4]
 80069c4:	6863      	ldr	r3, [r4, #4]
 80069c6:	6123      	str	r3, [r4, #16]
 80069c8:	2300      	movs	r3, #0
 80069ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069ce:	e7aa      	b.n	8006926 <_printf_i+0x146>
 80069d0:	6923      	ldr	r3, [r4, #16]
 80069d2:	4632      	mov	r2, r6
 80069d4:	4649      	mov	r1, r9
 80069d6:	4640      	mov	r0, r8
 80069d8:	47d0      	blx	sl
 80069da:	3001      	adds	r0, #1
 80069dc:	d0ad      	beq.n	800693a <_printf_i+0x15a>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	079b      	lsls	r3, r3, #30
 80069e2:	d413      	bmi.n	8006a0c <_printf_i+0x22c>
 80069e4:	68e0      	ldr	r0, [r4, #12]
 80069e6:	9b03      	ldr	r3, [sp, #12]
 80069e8:	4298      	cmp	r0, r3
 80069ea:	bfb8      	it	lt
 80069ec:	4618      	movlt	r0, r3
 80069ee:	e7a6      	b.n	800693e <_printf_i+0x15e>
 80069f0:	2301      	movs	r3, #1
 80069f2:	4632      	mov	r2, r6
 80069f4:	4649      	mov	r1, r9
 80069f6:	4640      	mov	r0, r8
 80069f8:	47d0      	blx	sl
 80069fa:	3001      	adds	r0, #1
 80069fc:	d09d      	beq.n	800693a <_printf_i+0x15a>
 80069fe:	3501      	adds	r5, #1
 8006a00:	68e3      	ldr	r3, [r4, #12]
 8006a02:	9903      	ldr	r1, [sp, #12]
 8006a04:	1a5b      	subs	r3, r3, r1
 8006a06:	42ab      	cmp	r3, r5
 8006a08:	dcf2      	bgt.n	80069f0 <_printf_i+0x210>
 8006a0a:	e7eb      	b.n	80069e4 <_printf_i+0x204>
 8006a0c:	2500      	movs	r5, #0
 8006a0e:	f104 0619 	add.w	r6, r4, #25
 8006a12:	e7f5      	b.n	8006a00 <_printf_i+0x220>
 8006a14:	08007010 	.word	0x08007010
 8006a18:	08007021 	.word	0x08007021

08006a1c <__sflush_r>:
 8006a1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a24:	0716      	lsls	r6, r2, #28
 8006a26:	4605      	mov	r5, r0
 8006a28:	460c      	mov	r4, r1
 8006a2a:	d454      	bmi.n	8006ad6 <__sflush_r+0xba>
 8006a2c:	684b      	ldr	r3, [r1, #4]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	dc02      	bgt.n	8006a38 <__sflush_r+0x1c>
 8006a32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	dd48      	ble.n	8006aca <__sflush_r+0xae>
 8006a38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a3a:	2e00      	cmp	r6, #0
 8006a3c:	d045      	beq.n	8006aca <__sflush_r+0xae>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a44:	682f      	ldr	r7, [r5, #0]
 8006a46:	6a21      	ldr	r1, [r4, #32]
 8006a48:	602b      	str	r3, [r5, #0]
 8006a4a:	d030      	beq.n	8006aae <__sflush_r+0x92>
 8006a4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a4e:	89a3      	ldrh	r3, [r4, #12]
 8006a50:	0759      	lsls	r1, r3, #29
 8006a52:	d505      	bpl.n	8006a60 <__sflush_r+0x44>
 8006a54:	6863      	ldr	r3, [r4, #4]
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a5a:	b10b      	cbz	r3, 8006a60 <__sflush_r+0x44>
 8006a5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a5e:	1ad2      	subs	r2, r2, r3
 8006a60:	2300      	movs	r3, #0
 8006a62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a64:	6a21      	ldr	r1, [r4, #32]
 8006a66:	4628      	mov	r0, r5
 8006a68:	47b0      	blx	r6
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	89a3      	ldrh	r3, [r4, #12]
 8006a6e:	d106      	bne.n	8006a7e <__sflush_r+0x62>
 8006a70:	6829      	ldr	r1, [r5, #0]
 8006a72:	291d      	cmp	r1, #29
 8006a74:	d82b      	bhi.n	8006ace <__sflush_r+0xb2>
 8006a76:	4a2a      	ldr	r2, [pc, #168]	@ (8006b20 <__sflush_r+0x104>)
 8006a78:	40ca      	lsrs	r2, r1
 8006a7a:	07d6      	lsls	r6, r2, #31
 8006a7c:	d527      	bpl.n	8006ace <__sflush_r+0xb2>
 8006a7e:	2200      	movs	r2, #0
 8006a80:	6062      	str	r2, [r4, #4]
 8006a82:	04d9      	lsls	r1, r3, #19
 8006a84:	6922      	ldr	r2, [r4, #16]
 8006a86:	6022      	str	r2, [r4, #0]
 8006a88:	d504      	bpl.n	8006a94 <__sflush_r+0x78>
 8006a8a:	1c42      	adds	r2, r0, #1
 8006a8c:	d101      	bne.n	8006a92 <__sflush_r+0x76>
 8006a8e:	682b      	ldr	r3, [r5, #0]
 8006a90:	b903      	cbnz	r3, 8006a94 <__sflush_r+0x78>
 8006a92:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a96:	602f      	str	r7, [r5, #0]
 8006a98:	b1b9      	cbz	r1, 8006aca <__sflush_r+0xae>
 8006a9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a9e:	4299      	cmp	r1, r3
 8006aa0:	d002      	beq.n	8006aa8 <__sflush_r+0x8c>
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	f7ff fa9c 	bl	8005fe0 <_free_r>
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aac:	e00d      	b.n	8006aca <__sflush_r+0xae>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	47b0      	blx	r6
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	1c50      	adds	r0, r2, #1
 8006ab8:	d1c9      	bne.n	8006a4e <__sflush_r+0x32>
 8006aba:	682b      	ldr	r3, [r5, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0c6      	beq.n	8006a4e <__sflush_r+0x32>
 8006ac0:	2b1d      	cmp	r3, #29
 8006ac2:	d001      	beq.n	8006ac8 <__sflush_r+0xac>
 8006ac4:	2b16      	cmp	r3, #22
 8006ac6:	d11e      	bne.n	8006b06 <__sflush_r+0xea>
 8006ac8:	602f      	str	r7, [r5, #0]
 8006aca:	2000      	movs	r0, #0
 8006acc:	e022      	b.n	8006b14 <__sflush_r+0xf8>
 8006ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ad2:	b21b      	sxth	r3, r3
 8006ad4:	e01b      	b.n	8006b0e <__sflush_r+0xf2>
 8006ad6:	690f      	ldr	r7, [r1, #16]
 8006ad8:	2f00      	cmp	r7, #0
 8006ada:	d0f6      	beq.n	8006aca <__sflush_r+0xae>
 8006adc:	0793      	lsls	r3, r2, #30
 8006ade:	680e      	ldr	r6, [r1, #0]
 8006ae0:	bf08      	it	eq
 8006ae2:	694b      	ldreq	r3, [r1, #20]
 8006ae4:	600f      	str	r7, [r1, #0]
 8006ae6:	bf18      	it	ne
 8006ae8:	2300      	movne	r3, #0
 8006aea:	eba6 0807 	sub.w	r8, r6, r7
 8006aee:	608b      	str	r3, [r1, #8]
 8006af0:	f1b8 0f00 	cmp.w	r8, #0
 8006af4:	dde9      	ble.n	8006aca <__sflush_r+0xae>
 8006af6:	6a21      	ldr	r1, [r4, #32]
 8006af8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006afa:	4643      	mov	r3, r8
 8006afc:	463a      	mov	r2, r7
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b0      	blx	r6
 8006b02:	2800      	cmp	r0, #0
 8006b04:	dc08      	bgt.n	8006b18 <__sflush_r+0xfc>
 8006b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b0e:	81a3      	strh	r3, [r4, #12]
 8006b10:	f04f 30ff 	mov.w	r0, #4294967295
 8006b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b18:	4407      	add	r7, r0
 8006b1a:	eba8 0800 	sub.w	r8, r8, r0
 8006b1e:	e7e7      	b.n	8006af0 <__sflush_r+0xd4>
 8006b20:	20400001 	.word	0x20400001

08006b24 <_fflush_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	690b      	ldr	r3, [r1, #16]
 8006b28:	4605      	mov	r5, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	b913      	cbnz	r3, 8006b34 <_fflush_r+0x10>
 8006b2e:	2500      	movs	r5, #0
 8006b30:	4628      	mov	r0, r5
 8006b32:	bd38      	pop	{r3, r4, r5, pc}
 8006b34:	b118      	cbz	r0, 8006b3e <_fflush_r+0x1a>
 8006b36:	6a03      	ldr	r3, [r0, #32]
 8006b38:	b90b      	cbnz	r3, 8006b3e <_fflush_r+0x1a>
 8006b3a:	f7ff f8a7 	bl	8005c8c <__sinit>
 8006b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d0f3      	beq.n	8006b2e <_fflush_r+0xa>
 8006b46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b48:	07d0      	lsls	r0, r2, #31
 8006b4a:	d404      	bmi.n	8006b56 <_fflush_r+0x32>
 8006b4c:	0599      	lsls	r1, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_fflush_r+0x32>
 8006b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b52:	f7ff fa34 	bl	8005fbe <__retarget_lock_acquire_recursive>
 8006b56:	4628      	mov	r0, r5
 8006b58:	4621      	mov	r1, r4
 8006b5a:	f7ff ff5f 	bl	8006a1c <__sflush_r>
 8006b5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b60:	07da      	lsls	r2, r3, #31
 8006b62:	4605      	mov	r5, r0
 8006b64:	d4e4      	bmi.n	8006b30 <_fflush_r+0xc>
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	059b      	lsls	r3, r3, #22
 8006b6a:	d4e1      	bmi.n	8006b30 <_fflush_r+0xc>
 8006b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b6e:	f7ff fa27 	bl	8005fc0 <__retarget_lock_release_recursive>
 8006b72:	e7dd      	b.n	8006b30 <_fflush_r+0xc>

08006b74 <__swbuf_r>:
 8006b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b76:	460e      	mov	r6, r1
 8006b78:	4614      	mov	r4, r2
 8006b7a:	4605      	mov	r5, r0
 8006b7c:	b118      	cbz	r0, 8006b86 <__swbuf_r+0x12>
 8006b7e:	6a03      	ldr	r3, [r0, #32]
 8006b80:	b90b      	cbnz	r3, 8006b86 <__swbuf_r+0x12>
 8006b82:	f7ff f883 	bl	8005c8c <__sinit>
 8006b86:	69a3      	ldr	r3, [r4, #24]
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	071a      	lsls	r2, r3, #28
 8006b8e:	d501      	bpl.n	8006b94 <__swbuf_r+0x20>
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	b943      	cbnz	r3, 8006ba6 <__swbuf_r+0x32>
 8006b94:	4621      	mov	r1, r4
 8006b96:	4628      	mov	r0, r5
 8006b98:	f000 f82a 	bl	8006bf0 <__swsetup_r>
 8006b9c:	b118      	cbz	r0, 8006ba6 <__swbuf_r+0x32>
 8006b9e:	f04f 37ff 	mov.w	r7, #4294967295
 8006ba2:	4638      	mov	r0, r7
 8006ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	6922      	ldr	r2, [r4, #16]
 8006baa:	1a98      	subs	r0, r3, r2
 8006bac:	6963      	ldr	r3, [r4, #20]
 8006bae:	b2f6      	uxtb	r6, r6
 8006bb0:	4283      	cmp	r3, r0
 8006bb2:	4637      	mov	r7, r6
 8006bb4:	dc05      	bgt.n	8006bc2 <__swbuf_r+0x4e>
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	4628      	mov	r0, r5
 8006bba:	f7ff ffb3 	bl	8006b24 <_fflush_r>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d1ed      	bne.n	8006b9e <__swbuf_r+0x2a>
 8006bc2:	68a3      	ldr	r3, [r4, #8]
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	60a3      	str	r3, [r4, #8]
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	1c5a      	adds	r2, r3, #1
 8006bcc:	6022      	str	r2, [r4, #0]
 8006bce:	701e      	strb	r6, [r3, #0]
 8006bd0:	6962      	ldr	r2, [r4, #20]
 8006bd2:	1c43      	adds	r3, r0, #1
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d004      	beq.n	8006be2 <__swbuf_r+0x6e>
 8006bd8:	89a3      	ldrh	r3, [r4, #12]
 8006bda:	07db      	lsls	r3, r3, #31
 8006bdc:	d5e1      	bpl.n	8006ba2 <__swbuf_r+0x2e>
 8006bde:	2e0a      	cmp	r6, #10
 8006be0:	d1df      	bne.n	8006ba2 <__swbuf_r+0x2e>
 8006be2:	4621      	mov	r1, r4
 8006be4:	4628      	mov	r0, r5
 8006be6:	f7ff ff9d 	bl	8006b24 <_fflush_r>
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d0d9      	beq.n	8006ba2 <__swbuf_r+0x2e>
 8006bee:	e7d6      	b.n	8006b9e <__swbuf_r+0x2a>

08006bf0 <__swsetup_r>:
 8006bf0:	b538      	push	{r3, r4, r5, lr}
 8006bf2:	4b29      	ldr	r3, [pc, #164]	@ (8006c98 <__swsetup_r+0xa8>)
 8006bf4:	4605      	mov	r5, r0
 8006bf6:	6818      	ldr	r0, [r3, #0]
 8006bf8:	460c      	mov	r4, r1
 8006bfa:	b118      	cbz	r0, 8006c04 <__swsetup_r+0x14>
 8006bfc:	6a03      	ldr	r3, [r0, #32]
 8006bfe:	b90b      	cbnz	r3, 8006c04 <__swsetup_r+0x14>
 8006c00:	f7ff f844 	bl	8005c8c <__sinit>
 8006c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c08:	0719      	lsls	r1, r3, #28
 8006c0a:	d422      	bmi.n	8006c52 <__swsetup_r+0x62>
 8006c0c:	06da      	lsls	r2, r3, #27
 8006c0e:	d407      	bmi.n	8006c20 <__swsetup_r+0x30>
 8006c10:	2209      	movs	r2, #9
 8006c12:	602a      	str	r2, [r5, #0]
 8006c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c18:	81a3      	strh	r3, [r4, #12]
 8006c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c1e:	e033      	b.n	8006c88 <__swsetup_r+0x98>
 8006c20:	0758      	lsls	r0, r3, #29
 8006c22:	d512      	bpl.n	8006c4a <__swsetup_r+0x5a>
 8006c24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c26:	b141      	cbz	r1, 8006c3a <__swsetup_r+0x4a>
 8006c28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c2c:	4299      	cmp	r1, r3
 8006c2e:	d002      	beq.n	8006c36 <__swsetup_r+0x46>
 8006c30:	4628      	mov	r0, r5
 8006c32:	f7ff f9d5 	bl	8005fe0 <_free_r>
 8006c36:	2300      	movs	r3, #0
 8006c38:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c3a:	89a3      	ldrh	r3, [r4, #12]
 8006c3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c40:	81a3      	strh	r3, [r4, #12]
 8006c42:	2300      	movs	r3, #0
 8006c44:	6063      	str	r3, [r4, #4]
 8006c46:	6923      	ldr	r3, [r4, #16]
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	89a3      	ldrh	r3, [r4, #12]
 8006c4c:	f043 0308 	orr.w	r3, r3, #8
 8006c50:	81a3      	strh	r3, [r4, #12]
 8006c52:	6923      	ldr	r3, [r4, #16]
 8006c54:	b94b      	cbnz	r3, 8006c6a <__swsetup_r+0x7a>
 8006c56:	89a3      	ldrh	r3, [r4, #12]
 8006c58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c60:	d003      	beq.n	8006c6a <__swsetup_r+0x7a>
 8006c62:	4621      	mov	r1, r4
 8006c64:	4628      	mov	r0, r5
 8006c66:	f000 f897 	bl	8006d98 <__smakebuf_r>
 8006c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c6e:	f013 0201 	ands.w	r2, r3, #1
 8006c72:	d00a      	beq.n	8006c8a <__swsetup_r+0x9a>
 8006c74:	2200      	movs	r2, #0
 8006c76:	60a2      	str	r2, [r4, #8]
 8006c78:	6962      	ldr	r2, [r4, #20]
 8006c7a:	4252      	negs	r2, r2
 8006c7c:	61a2      	str	r2, [r4, #24]
 8006c7e:	6922      	ldr	r2, [r4, #16]
 8006c80:	b942      	cbnz	r2, 8006c94 <__swsetup_r+0xa4>
 8006c82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c86:	d1c5      	bne.n	8006c14 <__swsetup_r+0x24>
 8006c88:	bd38      	pop	{r3, r4, r5, pc}
 8006c8a:	0799      	lsls	r1, r3, #30
 8006c8c:	bf58      	it	pl
 8006c8e:	6962      	ldrpl	r2, [r4, #20]
 8006c90:	60a2      	str	r2, [r4, #8]
 8006c92:	e7f4      	b.n	8006c7e <__swsetup_r+0x8e>
 8006c94:	2000      	movs	r0, #0
 8006c96:	e7f7      	b.n	8006c88 <__swsetup_r+0x98>
 8006c98:	2000001c 	.word	0x2000001c

08006c9c <memmove>:
 8006c9c:	4288      	cmp	r0, r1
 8006c9e:	b510      	push	{r4, lr}
 8006ca0:	eb01 0402 	add.w	r4, r1, r2
 8006ca4:	d902      	bls.n	8006cac <memmove+0x10>
 8006ca6:	4284      	cmp	r4, r0
 8006ca8:	4623      	mov	r3, r4
 8006caa:	d807      	bhi.n	8006cbc <memmove+0x20>
 8006cac:	1e43      	subs	r3, r0, #1
 8006cae:	42a1      	cmp	r1, r4
 8006cb0:	d008      	beq.n	8006cc4 <memmove+0x28>
 8006cb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cba:	e7f8      	b.n	8006cae <memmove+0x12>
 8006cbc:	4402      	add	r2, r0
 8006cbe:	4601      	mov	r1, r0
 8006cc0:	428a      	cmp	r2, r1
 8006cc2:	d100      	bne.n	8006cc6 <memmove+0x2a>
 8006cc4:	bd10      	pop	{r4, pc}
 8006cc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cce:	e7f7      	b.n	8006cc0 <memmove+0x24>

08006cd0 <_sbrk_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4d06      	ldr	r5, [pc, #24]	@ (8006cec <_sbrk_r+0x1c>)
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	4608      	mov	r0, r1
 8006cda:	602b      	str	r3, [r5, #0]
 8006cdc:	f7f9 ff46 	bl	8000b6c <_sbrk>
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d102      	bne.n	8006cea <_sbrk_r+0x1a>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	b103      	cbz	r3, 8006cea <_sbrk_r+0x1a>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	bd38      	pop	{r3, r4, r5, pc}
 8006cec:	20001638 	.word	0x20001638

08006cf0 <_realloc_r>:
 8006cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	4614      	mov	r4, r2
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	b921      	cbnz	r1, 8006d06 <_realloc_r+0x16>
 8006cfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d00:	4611      	mov	r1, r2
 8006d02:	f7ff b9d9 	b.w	80060b8 <_malloc_r>
 8006d06:	b92a      	cbnz	r2, 8006d14 <_realloc_r+0x24>
 8006d08:	f7ff f96a 	bl	8005fe0 <_free_r>
 8006d0c:	4625      	mov	r5, r4
 8006d0e:	4628      	mov	r0, r5
 8006d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d14:	f000 f89e 	bl	8006e54 <_malloc_usable_size_r>
 8006d18:	4284      	cmp	r4, r0
 8006d1a:	4606      	mov	r6, r0
 8006d1c:	d802      	bhi.n	8006d24 <_realloc_r+0x34>
 8006d1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d22:	d8f4      	bhi.n	8006d0e <_realloc_r+0x1e>
 8006d24:	4621      	mov	r1, r4
 8006d26:	4638      	mov	r0, r7
 8006d28:	f7ff f9c6 	bl	80060b8 <_malloc_r>
 8006d2c:	4680      	mov	r8, r0
 8006d2e:	b908      	cbnz	r0, 8006d34 <_realloc_r+0x44>
 8006d30:	4645      	mov	r5, r8
 8006d32:	e7ec      	b.n	8006d0e <_realloc_r+0x1e>
 8006d34:	42b4      	cmp	r4, r6
 8006d36:	4622      	mov	r2, r4
 8006d38:	4629      	mov	r1, r5
 8006d3a:	bf28      	it	cs
 8006d3c:	4632      	movcs	r2, r6
 8006d3e:	f7ff f940 	bl	8005fc2 <memcpy>
 8006d42:	4629      	mov	r1, r5
 8006d44:	4638      	mov	r0, r7
 8006d46:	f7ff f94b 	bl	8005fe0 <_free_r>
 8006d4a:	e7f1      	b.n	8006d30 <_realloc_r+0x40>

08006d4c <__swhatbuf_r>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	460c      	mov	r4, r1
 8006d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d54:	2900      	cmp	r1, #0
 8006d56:	b096      	sub	sp, #88	@ 0x58
 8006d58:	4615      	mov	r5, r2
 8006d5a:	461e      	mov	r6, r3
 8006d5c:	da0d      	bge.n	8006d7a <__swhatbuf_r+0x2e>
 8006d5e:	89a3      	ldrh	r3, [r4, #12]
 8006d60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d64:	f04f 0100 	mov.w	r1, #0
 8006d68:	bf14      	ite	ne
 8006d6a:	2340      	movne	r3, #64	@ 0x40
 8006d6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d70:	2000      	movs	r0, #0
 8006d72:	6031      	str	r1, [r6, #0]
 8006d74:	602b      	str	r3, [r5, #0]
 8006d76:	b016      	add	sp, #88	@ 0x58
 8006d78:	bd70      	pop	{r4, r5, r6, pc}
 8006d7a:	466a      	mov	r2, sp
 8006d7c:	f000 f848 	bl	8006e10 <_fstat_r>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	dbec      	blt.n	8006d5e <__swhatbuf_r+0x12>
 8006d84:	9901      	ldr	r1, [sp, #4]
 8006d86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d8e:	4259      	negs	r1, r3
 8006d90:	4159      	adcs	r1, r3
 8006d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d96:	e7eb      	b.n	8006d70 <__swhatbuf_r+0x24>

08006d98 <__smakebuf_r>:
 8006d98:	898b      	ldrh	r3, [r1, #12]
 8006d9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d9c:	079d      	lsls	r5, r3, #30
 8006d9e:	4606      	mov	r6, r0
 8006da0:	460c      	mov	r4, r1
 8006da2:	d507      	bpl.n	8006db4 <__smakebuf_r+0x1c>
 8006da4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	6123      	str	r3, [r4, #16]
 8006dac:	2301      	movs	r3, #1
 8006dae:	6163      	str	r3, [r4, #20]
 8006db0:	b003      	add	sp, #12
 8006db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006db4:	ab01      	add	r3, sp, #4
 8006db6:	466a      	mov	r2, sp
 8006db8:	f7ff ffc8 	bl	8006d4c <__swhatbuf_r>
 8006dbc:	9f00      	ldr	r7, [sp, #0]
 8006dbe:	4605      	mov	r5, r0
 8006dc0:	4639      	mov	r1, r7
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	f7ff f978 	bl	80060b8 <_malloc_r>
 8006dc8:	b948      	cbnz	r0, 8006dde <__smakebuf_r+0x46>
 8006dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dce:	059a      	lsls	r2, r3, #22
 8006dd0:	d4ee      	bmi.n	8006db0 <__smakebuf_r+0x18>
 8006dd2:	f023 0303 	bic.w	r3, r3, #3
 8006dd6:	f043 0302 	orr.w	r3, r3, #2
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	e7e2      	b.n	8006da4 <__smakebuf_r+0xc>
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	6020      	str	r0, [r4, #0]
 8006de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006de6:	81a3      	strh	r3, [r4, #12]
 8006de8:	9b01      	ldr	r3, [sp, #4]
 8006dea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006dee:	b15b      	cbz	r3, 8006e08 <__smakebuf_r+0x70>
 8006df0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006df4:	4630      	mov	r0, r6
 8006df6:	f000 f81d 	bl	8006e34 <_isatty_r>
 8006dfa:	b128      	cbz	r0, 8006e08 <__smakebuf_r+0x70>
 8006dfc:	89a3      	ldrh	r3, [r4, #12]
 8006dfe:	f023 0303 	bic.w	r3, r3, #3
 8006e02:	f043 0301 	orr.w	r3, r3, #1
 8006e06:	81a3      	strh	r3, [r4, #12]
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	431d      	orrs	r5, r3
 8006e0c:	81a5      	strh	r5, [r4, #12]
 8006e0e:	e7cf      	b.n	8006db0 <__smakebuf_r+0x18>

08006e10 <_fstat_r>:
 8006e10:	b538      	push	{r3, r4, r5, lr}
 8006e12:	4d07      	ldr	r5, [pc, #28]	@ (8006e30 <_fstat_r+0x20>)
 8006e14:	2300      	movs	r3, #0
 8006e16:	4604      	mov	r4, r0
 8006e18:	4608      	mov	r0, r1
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	602b      	str	r3, [r5, #0]
 8006e1e:	f7f9 fe7c 	bl	8000b1a <_fstat>
 8006e22:	1c43      	adds	r3, r0, #1
 8006e24:	d102      	bne.n	8006e2c <_fstat_r+0x1c>
 8006e26:	682b      	ldr	r3, [r5, #0]
 8006e28:	b103      	cbz	r3, 8006e2c <_fstat_r+0x1c>
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	bd38      	pop	{r3, r4, r5, pc}
 8006e2e:	bf00      	nop
 8006e30:	20001638 	.word	0x20001638

08006e34 <_isatty_r>:
 8006e34:	b538      	push	{r3, r4, r5, lr}
 8006e36:	4d06      	ldr	r5, [pc, #24]	@ (8006e50 <_isatty_r+0x1c>)
 8006e38:	2300      	movs	r3, #0
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	4608      	mov	r0, r1
 8006e3e:	602b      	str	r3, [r5, #0]
 8006e40:	f7f9 fe7b 	bl	8000b3a <_isatty>
 8006e44:	1c43      	adds	r3, r0, #1
 8006e46:	d102      	bne.n	8006e4e <_isatty_r+0x1a>
 8006e48:	682b      	ldr	r3, [r5, #0]
 8006e4a:	b103      	cbz	r3, 8006e4e <_isatty_r+0x1a>
 8006e4c:	6023      	str	r3, [r4, #0]
 8006e4e:	bd38      	pop	{r3, r4, r5, pc}
 8006e50:	20001638 	.word	0x20001638

08006e54 <_malloc_usable_size_r>:
 8006e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e58:	1f18      	subs	r0, r3, #4
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	bfbc      	itt	lt
 8006e5e:	580b      	ldrlt	r3, [r1, r0]
 8006e60:	18c0      	addlt	r0, r0, r3
 8006e62:	4770      	bx	lr

08006e64 <_init>:
 8006e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e66:	bf00      	nop
 8006e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e6a:	bc08      	pop	{r3}
 8006e6c:	469e      	mov	lr, r3
 8006e6e:	4770      	bx	lr

08006e70 <_fini>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	bf00      	nop
 8006e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e76:	bc08      	pop	{r3}
 8006e78:	469e      	mov	lr, r3
 8006e7a:	4770      	bx	lr
