[["A scalable approach to thread-level speculation.", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372", 12], ["Architectural support for scalable speculative parallelization in shared-memory multiprocessors.", ["Marcelo H. Cintra", "Jose F. Martinez", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854373", 12], ["Transient fault detection via simultaneous multithreading.", ["Steven K. Reinhardt", "Shubhendu S. Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854375", 12], ["Trace preconstruction.", ["Quinn Jacobson", "James E. Smith"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854376", 10], ["Completion time multiple branch prediction for enhancing trace cache performance.", ["Ryan N. Rakvic", "Bryan Black", "John Paul Shen"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854377", 12], ["A hardware mechanism for dynamic extraction and relayout of program hot spots.", ["Matthew C. Merten", "Andrew R. Trick", "Erik M. Nystrom", "Ronald D. Barnes", "Wen-mei W. Hwu"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378", 12], ["HLS: combining statistical and symbolic simulation to guide microprocessor designs.", ["Mark Oskin", "Frederic T. Chong", "Matthew K. Farrens"], "https://doi.org/10.1109/ISCA.2000.854379", 12], ["Wattch: a framework for architectural-level power analysis and optimizations.", ["David M. Brooks", "Vivek Tiwari", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2000.854380", 12], ["Energy-driven integrated hardware-software optimizations using SimplePower.", ["Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "Hyun Suk Kim", "Wu Ye"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381", 12], ["A fully associative software-managed cache design.", ["Erik G. Hallnor", "Steven K. Reinhardt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854382", 10], ["Recency-based TLB preloading.", ["Ashley Saulsbury", "Fredrik Dahlgren", "Per Stenstrom"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854383", 11], ["Memory access scheduling.", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Peter R. Mattson", "John D. Owens"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384", 11], ["Selective, accurate, and timely self-invalidation using last-touch prediction.", ["An-Chow Lai", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2000.854385", 10], ["An embedded DRAM architecture for large-scale spatial-lattice computations.", ["Norman Margolus"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854386", 12], ["Smart Memories: a modular reconfigurable architecture.", ["Ken Mai", "Tim Paaske", "Nuwan Jayasena", "Ron Ho", "William J. Dally", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.2000.854387", 11], ["Understanding the backward slices of performance degrading instructions.", ["Craig B. Zilles", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854388", 10], ["On the value locality of store instructions.", ["Kevin M. Lepak", "Mikko H. Lipasti"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854389", 10], ["Performance analysis of the Alpha 21264-based Compaq ES40 system.", ["Zarka Cvetanovic", "Richard E. Kessler"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854390", 11], ["Lx: a technology platform for customizable VLIW embedded processing.", ["Paolo Faraboschi", "Geoffrey Brown", "Joseph A. Fisher", "Giuseppe Desoli", "Fred Homewood"], "https://doi.org/10.1109/ISCA.2000.854391", 11], ["Reconfigurable caches and their application to media processing.", ["Parthasarathy Ranganathan", "Sarita V. Adve", "Norman P. Jouppi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854392", 11], ["CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit.", ["Zhi Alex Ye", "Andreas Moshovos", "Scott Hauck", "Prithviraj Banerjee"], "https://doi.org/10.1109/ISCA.2000.854393", 11], ["Circuits for wide-window superscalar processors.", ["Dana S. Henry", "Bradley C. Kuszmaul", "Gabriel H. Loh", "Rahul Sami"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394", 12], ["Clock rate versus IPC: the end of the road for conventional microarchitectures.", ["Vikas Agarwal", "M. S. Hrishikesh", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/ISCA.2000.854395", 12], ["Vector instruction set support for conditional operations.", ["James E. Smith", "Greg Faanes", "Rabin A. Sugumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854396", 10], ["Instruction path coprocessors.", ["Yuan C. Chou", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2000.854397", 12], ["Piranha: a scalable architecture based on single-chip multiprocessing.", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert McNamara", "Andreas Nowatzyk", "Shaz Qadeer", "Barton Sano", "Scott Smith", "Robert Stets", "Ben Verghese"], "https://doi.org/10.1109/ISCA.2000.854398", 12], ["Allowing for ILP in an embedded Java processor.", ["Ramesh Radhakrishnan", "Deependra Talla", "Lizy Kurian John"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854399", 12], ["Early load address resolution via register tracking.", ["Michael Bekerman", "Adi Yoaz", "Freddy Gabbay", "Stephan Jourdan", "Maxim Kalaev", "Ronny Ronen"], "https://doi.org/10.1109/ISCA.2000.854400", 10], ["Multiple-banked register file architectures.", ["Jose-Lorenzo Cruz", "Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401", 10]]