=====
SETUP
8.996
25.012
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_4_1_s
25.012
=====
SETUP
9.121
24.896
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_2_1_s
24.896
=====
SETUP
9.540
24.468
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_4_1_s
24.468
=====
SETUP
9.540
24.477
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_2_1_s
24.477
=====
SETUP
9.633
24.374
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_4_3_s
24.374
=====
SETUP
9.788
24.219
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_4_1_s
24.219
=====
SETUP
9.876
24.141
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_5_3_s
24.141
=====
SETUP
10.133
23.884
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_4_6_s
23.884
=====
SETUP
10.196
23.821
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_2_1_s
23.821
=====
SETUP
10.240
23.777
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_4_4_s
23.777
=====
SETUP
10.333
23.674
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_4_0_s
23.674
=====
SETUP
10.351
23.631
33.981
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_hi_mem_hi_3_1_s
23.631
=====
SETUP
10.396
23.631
34.026
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_2_3_s
23.631
=====
SETUP
10.420
23.597
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_5_3_s
23.597
=====
SETUP
10.426
23.546
33.972
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_2_0_s
23.546
=====
SETUP
10.536
23.499
34.036
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_5_0_s
23.499
=====
SETUP
10.626
23.382
34.008
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_4_0_s
23.382
=====
SETUP
10.749
23.268
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_5_3_s
23.268
=====
SETUP
10.774
23.243
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_0_3_s
23.243
=====
SETUP
10.840
23.123
33.963
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2553_s3
11.374
11.882
n2553_s2
12.263
12.842
mem_lo_mem_lo_3_0_s
23.123
=====
SETUP
10.843
23.138
33.981
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_hi_mem_hi_3_1_s
23.138
=====
SETUP
10.873
23.099
33.972
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_2_0_s
23.099
=====
SETUP
11.043
22.983
34.026
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2556_s3
10.976
11.264
n2556_s2
12.347
12.768
mem_lo_mem_lo_2_3_s
22.983
=====
SETUP
11.089
22.928
34.017
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.684
mem_lo_mem_lo_7_4_s
22.928
=====
SETUP
11.101
22.934
34.036
CLK2_ibuf
0.000
0.683
sdhd_inst/state_4_s0
6.657
7.039
sdhd_inst/sd_mosi_d_s0
10.262
10.551
n2559_s3
11.734
12.282
n2559_s2
13.117
13.534
mem_lo_mem_lo_5_0_s
22.934
=====
HOLD
-1.122
30.421
31.543
SCTL_n_ibuf
27.778
28.455
SCTL_n0_s0
30.421
=====
HOLD
-0.163
31.278
31.441
ALE_n_ibuf
27.778
28.455
ALE_n0_s0
31.278
=====
HOLD
0.075
3.211
3.137
ALE_n_ibuf
0.000
0.675
ALE_monitor_s1
2.776
2.918
led_array_b_38_s0
3.211
=====
HOLD
0.198
3.320
3.122
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_9_s0
3.076
3.217
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.320
=====
HOLD
0.213
3.336
3.122
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_7_s0
3.072
3.213
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.336
=====
HOLD
0.247
3.374
3.126
CLK2_ibuf
0.000
0.675
sdtape_inst/read_buf_5_s0
3.072
3.213
sdtape_inst/mem_readbuf_mem_readbuf_0_0_s
3.374
=====
HOLD
0.247
3.374
3.126
CLK2_ibuf
0.000
0.675
sdtape_inst/read_buf_3_s0
3.072
3.213
sdtape_inst/mem_readbuf_mem_readbuf_0_0_s
3.374
=====
HOLD
0.253
3.380
3.126
CLK2_ibuf
0.000
0.675
sdtape_inst/read_buf_7_s0
3.081
3.222
sdtape_inst/mem_readbuf_mem_readbuf_0_0_s
3.380
=====
HOLD
0.256
3.383
3.126
CLK2_ibuf
0.000
0.675
sdtape_inst/read_buf_1_s0
3.081
3.222
sdtape_inst/mem_readbuf_mem_readbuf_0_0_s
3.383
=====
HOLD
0.258
3.381
3.122
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_8_s0
3.072
3.213
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.381
=====
HOLD
0.258
3.381
3.122
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_tail_6_s0
3.076
3.217
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.381
=====
HOLD
0.261
3.378
3.117
CLK2_ibuf
0.000
0.675
uart_tx_inst/tx_head_3_s0
3.068
3.209
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.378
=====
HOLD
0.266
3.388
3.122
CLK2_ibuf
0.000
0.675
tx_data_7_s0
3.094
3.238
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.388
=====
HOLD
0.266
3.388
3.122
CLK2_ibuf
0.000
0.675
tx_data_3_s0
3.100
3.244
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.388
=====
HOLD
0.269
3.391
3.122
CLK2_ibuf
0.000
0.675
tx_data_1_s0
3.094
3.235
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.391
=====
HOLD
0.269
3.388
3.118
CLK2_ibuf
0.000
0.675
uart_tx_inst_dbg/tx_tail_3_s0
3.090
3.234
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
3.387
=====
HOLD
0.272
3.392
3.119
CLK2_ibuf
0.000
0.675
sdhd_inst/read_dma_cnt_6_s0
3.103
3.244
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.392
=====
HOLD
0.272
3.392
3.119
CLK2_ibuf
0.000
0.675
sdhd_inst/read_dma_cnt_5_s0
3.103
3.244
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.392
=====
HOLD
0.275
3.184
2.908
sys_clk50_ibuf
0.000
0.675
ws2812_inst/clk_cnt_25_s1
2.883
3.024
ws2812_inst/n1386_s12
3.030
3.183
ws2812_inst/clk_cnt_25_s1
3.183
=====
HOLD
0.275
3.169
2.894
sys_clk50_ibuf
0.000
0.675
ws2812_inst/led_cnt_7_s0
2.868
3.010
ws2812_inst/n1028_s1
3.016
3.168
ws2812_inst/led_cnt_7_s0
3.168
=====
HOLD
0.275
3.401
3.125
CLK2_ibuf
0.000
0.675
sdtape_inst/write_bit_cnt_3_s0
3.100
3.241
sdtape_inst/n1377_s2
3.247
3.400
sdtape_inst/write_bit_cnt_3_s0
3.400
=====
HOLD
0.275
3.390
3.115
CLK2_ibuf
0.000
0.675
sdtape_inst/r1_bit_cnt_1_s0
3.090
3.231
sdtape_inst/n660_s0
3.237
3.390
sdtape_inst/r1_bit_cnt_1_s0
3.390
=====
HOLD
0.275
3.380
3.105
CLK2_ibuf
0.000
0.675
sdtape_inst/reset_cnt_0_s0
3.079
3.220
sdtape_inst/n143_s2
3.227
3.379
sdtape_inst/reset_cnt_0_s0
3.379
=====
HOLD
0.275
3.373
3.098
CLK2_ibuf
0.000
0.675
sdhd_inst/dma_start_address_13_s0
3.072
3.214
sdhd_inst/n3138_s40
3.220
3.372
sdhd_inst/dma_start_address_13_s0
3.372
=====
HOLD
0.275
3.372
3.097
CLK2_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_17_s0
3.072
3.213
uart_tx_inst/n388_s5
3.219
3.372
uart_tx_inst/cycle_cnt_17_s0
3.372
